{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590441888880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590441888885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 18:24:48 2020 " "Processing started: Mon May 25 18:24:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590441888885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441888885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ConsoleFPGA -c ConsoleFPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441888886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590441889654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590441889654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda " "Found entity 1: collenda" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_irq_mapper " "Found entity 1: collenda_irq_mapper" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_irq_mapper.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0 " "Found entity 1: collenda_mm_interconnect_0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_avalon_st_adapter " "Found entity 1: collenda_mm_interconnect_0_avalon_st_adapter" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_rsp_mux " "Found entity 1: collenda_mm_interconnect_0_rsp_mux" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908969 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_rsp_demux " "Found entity 1: collenda_mm_interconnect_0_rsp_demux" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_cmd_mux " "Found entity 1: collenda_mm_interconnect_0_cmd_mux" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_cmd_demux " "Found entity 1: collenda_mm_interconnect_0_cmd_demux" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel collenda_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at collenda_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590441908974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel collenda_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at collenda_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590441908974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_router_002_default_decode " "Found entity 1: collenda_mm_interconnect_0_router_002_default_decode" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908975 ""} { "Info" "ISGN_ENTITY_NAME" "2 collenda_mm_interconnect_0_router_002 " "Found entity 2: collenda_mm_interconnect_0_router_002" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908975 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel collenda_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at collenda_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590441908976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel collenda_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at collenda_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1590441908976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_mm_interconnect_0_router_default_decode " "Found entity 1: collenda_mm_interconnect_0_router_default_decode" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908977 ""} { "Info" "ISGN_ENTITY_NAME" "2 collenda_mm_interconnect_0_router " "Found entity 2: collenda_mm_interconnect_0_router" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_slave_translator " "Found entity 1: altera_customins_slave_translator" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect " "Found entity 1: collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_customins_master_translator " "Found entity 1: altera_customins_master_translator" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908995 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(62) " "Verilog HDL warning at controlUnit.v(62): extended using \"x\" or \"z\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1590441908996 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlUnit.v(108) " "Verilog HDL information at controlUnit.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1590441908996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/controlUnit.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908997 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoderInstruction.v(69) " "Verilog HDL warning at decoderInstruction.v(69): extended using \"x\" or \"z\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1590441908998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 decorderInstruction " "Found entity 1: decorderInstruction" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/decoderInstruction.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/demultiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/demultiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexador " "Found entity 1: demultiplexador" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/demultiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441908999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441908999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_print_module " "Found entity 1: full_print_module" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync " "Found entity 1: VGA_sync" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/multiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/multiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/printModule.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/printModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 printModule " "Found entity 1: printModule" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/printModule.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/registerFile.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/registerFile.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_line_counter " "Found entity 1: sprite_line_counter" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_memory " "Found entity 1: sprite_memory" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_processor " "Found entity 1: video_processor" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_onchip_memory2_0 " "Found entity 1: collenda_onchip_memory2_0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0 " "Found entity 1: collenda_nios2_gen2_0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: collenda_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "2 collenda_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: collenda_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "3 collenda_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: collenda_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "4 collenda_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: collenda_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "5 collenda_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: collenda_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "6 collenda_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: collenda_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "7 collenda_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: collenda_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "8 collenda_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: collenda_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "9 collenda_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: collenda_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "10 collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "11 collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "12 collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "13 collenda_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: collenda_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "14 collenda_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: collenda_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "15 collenda_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: collenda_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "16 collenda_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: collenda_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "17 collenda_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: collenda_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "18 collenda_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: collenda_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "19 collenda_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: collenda_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "20 collenda_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: collenda_nios2_gen2_0_cpu_nios2_oci" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""} { "Info" "ISGN_ENTITY_NAME" "21 collenda_nios2_gen2_0_cpu " "Found entity 21: collenda_nios2_gen2_0_cpu" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: collenda_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_cpu_test_bench " "Found entity 1: collenda_nios2_gen2_0_cpu_test_bench" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_test_bench.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: collenda_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: collenda_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_jtag_uart_0_sim_scfifo_w " "Found entity 1: collenda_jtag_uart_0_sim_scfifo_w" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909054 ""} { "Info" "ISGN_ENTITY_NAME" "2 collenda_jtag_uart_0_scfifo_w " "Found entity 2: collenda_jtag_uart_0_scfifo_w" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909054 ""} { "Info" "ISGN_ENTITY_NAME" "3 collenda_jtag_uart_0_sim_scfifo_r " "Found entity 3: collenda_jtag_uart_0_sim_scfifo_r" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909054 ""} { "Info" "ISGN_ENTITY_NAME" "4 collenda_jtag_uart_0_scfifo_r " "Found entity 4: collenda_jtag_uart_0_scfifo_r" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909054 ""} { "Info" "ISGN_ENTITY_NAME" "5 collenda_jtag_uart_0 " "Found entity 5: collenda_jtag_uart_0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_check_print.v 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_check_print.v" { { "Info" "ISGN_ENTITY_NAME" "1 collenda_check_print " "Found entity 1: collenda_check_print" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_check_print.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_check_print.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/Top_level/video_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/Top_level/video_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_processor " "Found entity 1: video_processor" {  } { { "modulos/Top_level/video_processor.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/Top_level/video_processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/sprite_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/sprite_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_memory " "Found entity 1: sprite_memory" {  } { { "modulos/sprite_memory/sprite_memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/sprite_memory.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/interfaceVGA/VGA_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/interfaceVGA/VGA_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync " "Found entity 1: VGA_sync" {  } { { "modulos/interfaceVGA/VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/interfaceVGA/VGA_sync.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/full_print_module/full_print_module.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/full_print_module/full_print_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_print_module " "Found entity 1: full_print_module" {  } { { "modulos/full_print_module/full_print_module.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/full_print_module/full_print_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/multiplexador/multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/multiplexador/multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "modulos/multiplexador/multiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/multiplexador/multiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_line_counter/sprite_line_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_line_counter/sprite_line_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_line_counter " "Found entity 1: sprite_line_counter" {  } { { "modulos/sprite_line_counter/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_line_counter/sprite_line_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/printModule/printModule.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/printModule/printModule.v" { { "Info" "ISGN_ENTITY_NAME" "1 printModule " "Found entity 1: printModule" {  } { { "modulos/printModule/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/printModule/printModule.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/registerFile/registerFile.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/registerFile/registerFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "modulos/registerFile/registerFile.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/registerFile/registerFile.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/demultiplexador/demultiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/demultiplexador/demultiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 demultiplexador " "Found entity 1: demultiplexador" {  } { { "modulos/demultiplexador/demultiplexador.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/demultiplexador/demultiplexador.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909071 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controlUnit.v(62) " "Verilog HDL warning at controlUnit.v(62): extended using \"x\" or \"z\"" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 62 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1590441909072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "controlUnit.v(108) " "Verilog HDL information at controlUnit.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1590441909073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/ControlUnit/controlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/ControlUnit/controlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "modulos/ControlUnit/controlUnit.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/ControlUnit/controlUnit.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909073 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoderInstruction.v(69) " "Verilog HDL warning at decoderInstruction.v(69): extended using \"x\" or \"z\"" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 69 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1590441909074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/decoderInstruction/decoderInstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/decoderInstruction/decoderInstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 decorderInstruction " "Found entity 1: decorderInstruction" {  } { { "modulos/decoderInstruction/decoderInstruction.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/decoderInstruction/decoderInstruction.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/sprite_memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/sprite_memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "modulos/sprite_memory/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/sprite_memory/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulos/PLL/clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file modulos/PLL/clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "modulos/PLL/clock_pll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/modulos/PLL/clock_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 consoleCollenda " "Found entity 1: consoleCollenda" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf" "" { Schematic "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909080 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "consoleCollenda " "Elaborating entity \"consoleCollenda\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590441909281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda collenda:inst " "Elaborating entity \"collenda\" for hierarchy \"collenda:inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf" "inst" { Schematic "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/consoleCollenda.bdf" { { 40 176 608 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441909290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_check_print collenda:inst\|collenda_check_print:check_print " "Elaborating entity \"collenda_check_print\" for hierarchy \"collenda:inst\|collenda_check_print:check_print\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "check_print" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441909356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_jtag_uart_0 collenda:inst\|collenda_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"collenda_jtag_uart_0\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "jtag_uart_0" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441909366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_jtag_uart_0_scfifo_w collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w " "Elaborating entity \"collenda_jtag_uart_0_scfifo_w\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "the_collenda_jtag_uart_0_scfifo_w" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441909383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "wfifo" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441909725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441909732 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441909732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441909732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441909732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441909732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441909732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441909732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441909732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441909732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441909732 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441909732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441909795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/gabriel/Documents/ConsoleFPGA/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441909804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441909816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441909883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441909958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441909958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441909960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441910033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441910033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_w:the_collenda_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/gabriel/Documents/ConsoleFPGA/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441910034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_jtag_uart_0_scfifo_r collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_r:the_collenda_jtag_uart_0_scfifo_r " "Elaborating entity \"collenda_jtag_uart_0_scfifo_r\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|collenda_jtag_uart_0_scfifo_r:the_collenda_jtag_uart_0_scfifo_r\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "the_collenda_jtag_uart_0_scfifo_r" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441910049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "collenda_jtag_uart_0_alt_jtag_atlantic" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441910559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441910598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441910598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441910598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441910598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441910598 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441910598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441911563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"collenda:inst\|collenda_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:collenda_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441911861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0 collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"collenda_nios2_gen2_0\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "nios2_gen2_0" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441911957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu " "Elaborating entity \"collenda_nios2_gen2_0_cpu\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0.v" "cpu" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441911977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_test_bench collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_test_bench:the_collenda_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"collenda_nios2_gen2_0_cpu_test_bench\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_test_bench:the_collenda_nios2_gen2_0_cpu_test_bench\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_test_bench" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 3598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_register_bank_a_module collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"collenda_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "collenda_nios2_gen2_0_cpu_register_bank_a" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 4128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912260 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912261 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441912261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441912335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441912335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_a_module:collenda_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_register_bank_b_module collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_b_module:collenda_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"collenda_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_register_bank_b_module:collenda_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "collenda_nios2_gen2_0_cpu_register_bank_b" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 4146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 4665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_debug collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_debug" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912465 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_debug:the_collenda_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912466 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441912466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_break collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_break:the_collenda_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_break:the_collenda_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_break" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_xbrk collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_xbrk:the_collenda_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_xbrk:the_collenda_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_dbrk collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_dbrk:the_collenda_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_dbrk:the_collenda_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_itrace collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_itrace:the_collenda_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_itrace:the_collenda_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_dtrace collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_dtrace:the_collenda_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_dtrace:the_collenda_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_td_mode collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_dtrace:the_collenda_nios2_gen2_0_cpu_nios2_oci_dtrace\|collenda_nios2_gen2_0_cpu_nios2_oci_td_mode:collenda_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_dtrace:the_collenda_nios2_gen2_0_cpu_nios2_oci_dtrace\|collenda_nios2_gen2_0_cpu_nios2_oci_td_mode:collenda_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "collenda_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_fifo collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo\|collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo\|collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo\|collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_pib collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_pib:the_collenda_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_pib:the_collenda_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_pib" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_oci_im collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_im:the_collenda_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_oci_im:the_collenda_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_oci_im" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_avalon_reg collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_avalon_reg:the_collenda_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_avalon_reg:the_collenda_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_nios2_ocimem collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"collenda_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_nios2_ocimem" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_ociram_sp_ram_module collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"collenda_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "collenda_nios2_gen2_0_cpu_ociram_sp_ram" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441912951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441912951 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441912951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441913023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441913023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_nios2_ocimem:the_collenda_nios2_gen2_0_cpu_nios2_ocimem\|collenda_nios2_gen2_0_cpu_ociram_sp_ram_module:collenda_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_debug_slave_wrapper collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"collenda_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_debug_slave_tck collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|collenda_nios2_gen2_0_cpu_debug_slave_tck:the_collenda_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"collenda_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|collenda_nios2_gen2_0_cpu_debug_slave_tck:the_collenda_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_collenda_nios2_gen2_0_cpu_debug_slave_tck" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_cpu_debug_slave_sysclk collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|collenda_nios2_gen2_0_cpu_debug_slave_sysclk:the_collenda_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"collenda_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|collenda_nios2_gen2_0_cpu_debug_slave_sysclk:the_collenda_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_collenda_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" "collenda_nios2_gen2_0_cpu_debug_slave_phy" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913282 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441913282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913283 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0:nios2_gen2_0\|collenda_nios2_gen2_0_cpu:cpu\|collenda_nios2_gen2_0_cpu_nios2_oci:the_collenda_nios2_gen2_0_cpu_nios2_oci\|collenda_nios2_gen2_0_cpu_debug_slave_wrapper:the_collenda_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:collenda_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_onchip_memory2_0 collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"collenda_onchip_memory2_0\" for hierarchy \"collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "onchip_memory2_0" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" "the_altsyncram" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913330 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_mem.hex " "Parameter \"init_file\" = \"onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913344 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441913344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cpf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cpf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cpf1 " "Found entity 1: altsyncram_cpf1" {  } { { "db/altsyncram_cpf1.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_cpf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441913416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441913416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cpf1 collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_cpf1:auto_generated " "Elaborating entity \"altsyncram_cpf1\" for hierarchy \"collenda:inst\|collenda_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_cpf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913418 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/home/gabriel/Documents/ConsoleFPGA/onchip_mem.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /home/gabriel/Documents/ConsoleFPGA/onchip_mem.hex -- setting all initial values to 0" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_onchip_memory2_0.v" 69 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1590441913426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_processor collenda:inst\|video_processor:video_processor_0 " "Elaborating entity \"video_processor\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "video_processor_0" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst " "Elaborating entity \"clock_pll\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "clock_pll_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" "altpll_component" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441913568 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/clock_pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441913568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll_altpll " "Found entity 1: clock_pll_altpll" {  } { { "db/clock_pll_altpll.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/clock_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441913641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441913641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll_altpll collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated " "Elaborating entity \"clock_pll_altpll\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|clock_pll:clock_pll_inst\|altpll:altpll_component\|clock_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decorderInstruction collenda:inst\|video_processor:video_processor_0\|decorderInstruction:decorderInstruction_inst " "Elaborating entity \"decorderInstruction\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|decorderInstruction:decorderInstruction_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "decorderInstruction_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit collenda:inst\|video_processor:video_processor_0\|controlUnit:controlUnit_inst " "Elaborating entity \"controlUnit\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|controlUnit:controlUnit_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "controlUnit_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexador collenda:inst\|video_processor:video_processor_0\|demultiplexador:demultiplexador_inst_address " "Elaborating entity \"demultiplexador\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|demultiplexador:demultiplexador_inst_address\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "demultiplexador_inst_address" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demultiplexador collenda:inst\|video_processor:video_processor_0\|demultiplexador:demultiplexador_inst_data " "Elaborating entity \"demultiplexador\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|demultiplexador:demultiplexador_inst_data\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "demultiplexador_inst_data" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile collenda:inst\|video_processor:video_processor_0\|registerFile:registerFile_inst " "Elaborating entity \"registerFile\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|registerFile:registerFile_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "registerFile_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441913692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_print_module collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst " "Elaborating entity \"full_print_module\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "full_print_module_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printModule collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|printModule:printModule_inst " "Elaborating entity \"printModule\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|printModule:printModule_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" "printModule_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914106 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "printModule.v(126) " "Verilog HDL Case Statement information at printModule.v(126): all case item expressions in this case statement are onehot" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/printModule.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/printModule.v" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1590441914110 "|consoleCollenda|collenda:inst|video_processor:video_processor_0|full_print_module:full_print_module_inst|printModule:printModule_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_line_counter collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst " "Elaborating entity \"sprite_line_counter\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" "sprite_line_counter_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|multiplexador:multiplexador_inst " "Elaborating entity \"multiplexador\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|multiplexador:multiplexador_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" "multiplexador_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/full_print_module.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_memory collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst " "Elaborating entity \"sprite_memory\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "sprite_memory_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst " "Elaborating entity \"memory\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v" "memory_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_memory.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" "altsyncram_component" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441914198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441914198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./modulos/sprite_memory/sprites.mif " "Parameter \"init_file\" = \"./modulos/sprite_memory/sprites.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441914198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441914198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441914198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441914198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441914198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441914198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441914198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441914198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441914198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441914198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441914198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441914198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441914198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441914198 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441914198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ssk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ssk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ssk1 " "Found entity 1: altsyncram_ssk1" {  } { { "db/altsyncram_ssk1.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ssk1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441914267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441914267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ssk1 collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated " "Elaborating entity \"altsyncram_ssk1\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441914404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441914404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_jsa collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|decode_jsa:decode3 " "Elaborating entity \"decode_jsa\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|decode_jsa:decode3\"" {  } { { "db/altsyncram_ssk1.tdf" "decode3" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ssk1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441914463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441914463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_c8a collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|decode_c8a:rden_decode " "Elaborating entity \"decode_c8a\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|decode_c8a:rden_decode\"" {  } { { "db/altsyncram_ssk1.tdf" "rden_decode" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ssk1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nb " "Found entity 1: mux_4nb" {  } { { "db/mux_4nb.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/mux_4nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441914533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441914533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nb collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|mux_4nb:mux2 " "Elaborating entity \"mux_4nb\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|sprite_memory:sprite_memory_inst\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_ssk1:auto_generated\|mux_4nb:mux2\"" {  } { { "db/altsyncram_ssk1.tdf" "mux2" { Text "/home/gabriel/Documents/ConsoleFPGA/db/altsyncram_ssk1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_sync collenda:inst\|video_processor:video_processor_0\|VGA_sync:VGA_sync_inst " "Elaborating entity \"VGA_sync\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|VGA_sync:VGA_sync_inst\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "VGA_sync_inst" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914546 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_sync.v(57) " "Verilog HDL assignment warning at VGA_sync.v(57): truncated value with size 32 to match size of target (10)" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590441914548 "|consoleCollenda|collenda:inst|video_processor:video_processor_0|VGA_sync:VGA_sync_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_sync.v(78) " "Verilog HDL assignment warning at VGA_sync.v(78): truncated value with size 32 to match size of target (9)" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/VGA_sync.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590441914549 "|consoleCollenda|collenda:inst|video_processor:video_processor_0|VGA_sync:VGA_sync_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador collenda:inst\|video_processor:video_processor_0\|multiplexador:multiplexador_inst_color " "Elaborating entity \"multiplexador\" for hierarchy \"collenda:inst\|video_processor:video_processor_0\|multiplexador:multiplexador_inst_color\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" "multiplexador_inst_color" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/video_processor.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_master_translator collenda:inst\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator " "Elaborating entity \"altera_customins_master_translator\" for hierarchy \"collenda:inst\|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "nios2_gen2_0_custom_instruction_master_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914565 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ci_slave_multi_result altera_customins_master_translator.v(51) " "Output port \"ci_slave_multi_result\" at altera_customins_master_translator.v(51) has no driver" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_master_translator.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1590441914568 "|consoleCollenda|collenda:inst|altera_customins_master_translator:nios2_gen2_0_custom_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect collenda:inst\|collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect " "Elaborating entity \"collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect\" for hierarchy \"collenda:inst\|collenda_nios2_gen2_0_custom_instruction_master_multi_xconnect:nios2_gen2_0_custom_instruction_master_multi_xconnect\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "nios2_gen2_0_custom_instruction_master_multi_xconnect" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_customins_slave_translator collenda:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0 " "Elaborating entity \"altera_customins_slave_translator\" for hierarchy \"collenda:inst\|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "nios2_gen2_0_custom_instruction_master_multi_slave_translator0" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(126) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(126): truncated value with size 32 to match size of target (2)" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590441914594 "|consoleCollenda|collenda:inst|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(132) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(132): truncated value with size 32 to match size of target (2)" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590441914594 "|consoleCollenda|collenda:inst|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_customins_slave_translator.sv(135) " "Verilog HDL assignment warning at altera_customins_slave_translator.sv(135): truncated value with size 32 to match size of target (2)" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_customins_slave_translator.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590441914594 "|consoleCollenda|collenda:inst|altera_customins_slave_translator:nios2_gen2_0_custom_instruction_master_multi_slave_translator0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0 collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"collenda_mm_interconnect_0\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "mm_interconnect_0" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441914982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:check_print_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:check_print_s1_translator\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "check_print_s1_translator" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 1181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_router collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_router:router " "Elaborating entity \"collenda_mm_interconnect_0_router\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_router:router\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "router" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 1697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_router_default_decode collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_router:router\|collenda_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"collenda_mm_interconnect_0_router_default_decode\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_router:router\|collenda_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_router_002 collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"collenda_mm_interconnect_0_router_002\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_router_002:router_002\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "router_002" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 1729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_router_002_default_decode collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_router_002:router_002\|collenda_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"collenda_mm_interconnect_0_router_002_default_decode\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_router_002:router_002\|collenda_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_cmd_demux collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"collenda_mm_interconnect_0_cmd_demux\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "cmd_demux" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 1834 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_cmd_mux collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"collenda_mm_interconnect_0_cmd_mux\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "cmd_mux" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 1898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_rsp_demux collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"collenda_mm_interconnect_0_rsp_demux\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "rsp_demux" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_rsp_mux collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"collenda_mm_interconnect_0_rsp_mux\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "rsp_mux" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 2146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_avalon_st_adapter collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"collenda_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0.v" 2216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0 collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"collenda:inst\|collenda_mm_interconnect_0:mm_interconnect_0\|collenda_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|collenda_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collenda_irq_mapper collenda:inst\|collenda_irq_mapper:irq_mapper " "Elaborating entity \"collenda_irq_mapper\" for hierarchy \"collenda:inst\|collenda_irq_mapper:irq_mapper\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "irq_mapper" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller collenda:inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"collenda:inst\|altera_reset_controller:rst_controller\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "rst_controller" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer collenda:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"collenda:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer collenda:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"collenda:inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller collenda:inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"collenda:inst\|altera_reset_controller:rst_controller_001\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" "rst_controller_001" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/collenda.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441915504 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1590441917856 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.05.25.18:25:27 Progress: Loading slda7bfb580/alt_sld_fab_wrapper_hw.tcl " "2020.05.25.18:25:27 Progress: Loading slda7bfb580/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441927051 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441931389 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441931790 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441933954 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441934250 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441934519 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441934825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441934833 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441934833 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1590441935553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7bfb580/alt_sld_fab.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441936070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441936070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441936298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441936298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441936300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441936300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441936486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441936486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441936702 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441936702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441936702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/ip/slda7bfb580/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441936888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441936888 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|Mult0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "Mult0" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590441943575 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1590441943575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\"" {  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441943667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441943667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441943667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441943667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441943667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441943667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441943667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441943667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441943667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590441943667 ""}  } { { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590441943667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441943721 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441943745 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441943775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441943854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441943854 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441943865 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441943879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qgh " "Found entity 1: add_sub_qgh" {  } { { "db/add_sub_qgh.tdf" "" { Text "/home/gabriel/Documents/ConsoleFPGA/db/add_sub_qgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590441943958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441943958 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"collenda:inst\|video_processor:video_processor_0\|full_print_module:full_print_module_inst\|sprite_line_counter:sprite_line_counter_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/sprite_line_counter.v" 154 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441943973 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1590441944779 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 398 -1 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 3553 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_jtag_uart_0.v" 352 -1 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2912 -1 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" "" { Text "/home/gabriel/Documents/ConsoleFPGA/arquiteturaQsys/arquiteturaQsys/synthesis/submodules/collenda_nios2_gen2_0_cpu.v" 2099 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1590441945010 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1590441945011 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441947409 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1590441952984 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg " "Generated suppressed messages file /home/gabriel/Documents/ConsoleFPGA/output_files/ConsoleFPGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441953782 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590441958420 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590441958420 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2976 " "Implemented 2976 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590441958985 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590441958985 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2795 " "Implemented 2795 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590441958985 ""} { "Info" "ICUT_CUT_TM_RAMS" "162 " "Implemented 162 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1590441958985 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1590441958985 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590441958985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1093 " "Peak virtual memory: 1093 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590441959055 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 18:25:59 2020 " "Processing ended: Mon May 25 18:25:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590441959055 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590441959055 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:10 " "Total CPU time (on all processors): 00:02:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590441959055 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590441959055 ""}
