{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 11 00:05:00 2012 " "Info: Processing started: Wed Apr 11 00:05:00 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off BoardTest -c BoardTest --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off BoardTest -c BoardTest --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 13 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:U_1HzClkDivider\|clk_out " "Info: Detected ripple clock \"clk_div:U_1HzClkDivider\|clk_out\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/clk_div.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:U_1HzClkDivider\|clk_out" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clk_div:U_1HzClkDivider\|cnt\[1\] register clk_div:U_1HzClkDivider\|cnt\[5\] 156.03 MHz 6.409 ns Internal " "Info: Clock \"clk\" has Internal fmax of 156.03 MHz between source register \"clk_div:U_1HzClkDivider\|cnt\[1\]\" and destination register \"clk_div:U_1HzClkDivider\|cnt\[5\]\" (period= 6.409 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.127 ns + Longest register register " "Info: + Longest register to register delay is 6.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_div:U_1HzClkDivider\|cnt\[1\] 1 REG LCFF_X12_Y11_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y11_N11; Fanout = 3; REG Node = 'clk_div:U_1HzClkDivider\|cnt\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_div:U_1HzClkDivider|cnt[1] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/clk_div.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.046 ns) + CELL(0.499 ns) 2.545 ns clk_div:U_1HzClkDivider\|Equal0~1 2 COMB LCCOMB_X12_Y1_N0 1 " "Info: 2: + IC(2.046 ns) + CELL(0.499 ns) = 2.545 ns; Loc. = LCCOMB_X12_Y1_N0; Fanout = 1; COMB Node = 'clk_div:U_1HzClkDivider\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { clk_div:U_1HzClkDivider|cnt[1] clk_div:U_1HzClkDivider|Equal0~1 } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/clk_div.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.206 ns) 4.680 ns clk_div:U_1HzClkDivider\|Equal0~4 3 COMB LCCOMB_X12_Y11_N6 11 " "Info: 3: + IC(1.929 ns) + CELL(0.206 ns) = 4.680 ns; Loc. = LCCOMB_X12_Y11_N6; Fanout = 11; COMB Node = 'clk_div:U_1HzClkDivider\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { clk_div:U_1HzClkDivider|Equal0~1 clk_div:U_1HzClkDivider|Equal0~4 } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/clk_div.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.133 ns) + CELL(0.206 ns) 6.019 ns clk_div:U_1HzClkDivider\|cnt~6 4 COMB LCCOMB_X13_Y10_N0 1 " "Info: 4: + IC(1.133 ns) + CELL(0.206 ns) = 6.019 ns; Loc. = LCCOMB_X13_Y10_N0; Fanout = 1; COMB Node = 'clk_div:U_1HzClkDivider\|cnt~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.339 ns" { clk_div:U_1HzClkDivider|Equal0~4 clk_div:U_1HzClkDivider|cnt~6 } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/clk_div.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.127 ns clk_div:U_1HzClkDivider\|cnt\[5\] 5 REG LCFF_X13_Y10_N1 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 6.127 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 3; REG Node = 'clk_div:U_1HzClkDivider\|cnt\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { clk_div:U_1HzClkDivider|cnt~6 clk_div:U_1HzClkDivider|cnt[5] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/clk_div.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.019 ns ( 16.63 % ) " "Info: Total cell delay = 1.019 ns ( 16.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.108 ns ( 83.37 % ) " "Info: Total interconnect delay = 5.108 ns ( 83.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { clk_div:U_1HzClkDivider|cnt[1] clk_div:U_1HzClkDivider|Equal0~1 clk_div:U_1HzClkDivider|Equal0~4 clk_div:U_1HzClkDivider|cnt~6 clk_div:U_1HzClkDivider|cnt[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { clk_div:U_1HzClkDivider|cnt[1] {} clk_div:U_1HzClkDivider|Equal0~1 {} clk_div:U_1HzClkDivider|Equal0~4 {} clk_div:U_1HzClkDivider|cnt~6 {} clk_div:U_1HzClkDivider|cnt[5] {} } { 0.000ns 2.046ns 1.929ns 1.133ns 0.000ns } { 0.000ns 0.499ns 0.206ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.018 ns - Smallest " "Info: - Smallest clock skew is -0.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.769 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.769 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns clk~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.666 ns) 2.769 ns clk_div:U_1HzClkDivider\|cnt\[5\] 3 REG LCFF_X13_Y10_N1 3 " "Info: 3: + IC(0.874 ns) + CELL(0.666 ns) = 2.769 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 3; REG Node = 'clk_div:U_1HzClkDivider\|cnt\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { clk~clkctrl clk_div:U_1HzClkDivider|cnt[5] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/clk_div.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 63.42 % ) " "Info: Total cell delay = 1.756 ns ( 63.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 36.58 % ) " "Info: Total interconnect delay = 1.013 ns ( 36.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { clk clk~clkctrl clk_div:U_1HzClkDivider|cnt[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { clk {} clk~combout {} clk~clkctrl {} clk_div:U_1HzClkDivider|cnt[5] {} } { 0.000ns 0.000ns 0.139ns 0.874ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.787 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns clk~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.892 ns) + CELL(0.666 ns) 2.787 ns clk_div:U_1HzClkDivider\|cnt\[1\] 3 REG LCFF_X12_Y11_N11 3 " "Info: 3: + IC(0.892 ns) + CELL(0.666 ns) = 2.787 ns; Loc. = LCFF_X12_Y11_N11; Fanout = 3; REG Node = 'clk_div:U_1HzClkDivider\|cnt\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.558 ns" { clk~clkctrl clk_div:U_1HzClkDivider|cnt[1] } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/clk_div.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 63.01 % ) " "Info: Total cell delay = 1.756 ns ( 63.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.031 ns ( 36.99 % ) " "Info: Total interconnect delay = 1.031 ns ( 36.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { clk clk~clkctrl clk_div:U_1HzClkDivider|cnt[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { clk {} clk~combout {} clk~clkctrl {} clk_div:U_1HzClkDivider|cnt[1] {} } { 0.000ns 0.000ns 0.139ns 0.892ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { clk clk~clkctrl clk_div:U_1HzClkDivider|cnt[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { clk {} clk~combout {} clk~clkctrl {} clk_div:U_1HzClkDivider|cnt[5] {} } { 0.000ns 0.000ns 0.139ns 0.874ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { clk clk~clkctrl clk_div:U_1HzClkDivider|cnt[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { clk {} clk~combout {} clk~clkctrl {} clk_div:U_1HzClkDivider|cnt[1] {} } { 0.000ns 0.000ns 0.139ns 0.892ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/clk_div.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/clk_div.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { clk_div:U_1HzClkDivider|cnt[1] clk_div:U_1HzClkDivider|Equal0~1 clk_div:U_1HzClkDivider|Equal0~4 clk_div:U_1HzClkDivider|cnt~6 clk_div:U_1HzClkDivider|cnt[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { clk_div:U_1HzClkDivider|cnt[1] {} clk_div:U_1HzClkDivider|Equal0~1 {} clk_div:U_1HzClkDivider|Equal0~4 {} clk_div:U_1HzClkDivider|cnt~6 {} clk_div:U_1HzClkDivider|cnt[5] {} } { 0.000ns 2.046ns 1.929ns 1.133ns 0.000ns } { 0.000ns 0.499ns 0.206ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.769 ns" { clk clk~clkctrl clk_div:U_1HzClkDivider|cnt[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.769 ns" { clk {} clk~combout {} clk~clkctrl {} clk_div:U_1HzClkDivider|cnt[5] {} } { 0.000ns 0.000ns 0.139ns 0.874ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { clk clk~clkctrl clk_div:U_1HzClkDivider|cnt[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { clk {} clk~combout {} clk~clkctrl {} clk_div:U_1HzClkDivider|cnt[1] {} } { 0.000ns 0.000ns 0.139ns 0.892ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "BLED_Blue\[0\]~reg0 PIC_PBUS_Data\[4\] clk 5.165 ns register " "Info: tsu for register \"BLED_Blue\[0\]~reg0\" (data pin = \"PIC_PBUS_Data\[4\]\", clock pin = \"clk\") is 5.165 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.032 ns + Longest pin register " "Info: + Longest pin to register delay is 8.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PIC_PBUS_Data\[4\] 1 PIN PIN_118 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_118; Fanout = 1; PIN Node = 'PIC_PBUS_Data\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIC_PBUS_Data[4] } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.924 ns) 0.924 ns PIC_PBUS_Data\[4\]~12 2 COMB IOC_X28_Y19_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = IOC_X28_Y19_N0; Fanout = 1; COMB Node = 'PIC_PBUS_Data\[4\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { PIC_PBUS_Data[4] PIC_PBUS_Data[4]~12 } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.794 ns) + CELL(0.206 ns) 7.924 ns BLED_Blue\[0\]~reg0feeder 3 COMB LCCOMB_X32_Y1_N0 1 " "Info: 3: + IC(6.794 ns) + CELL(0.206 ns) = 7.924 ns; Loc. = LCCOMB_X32_Y1_N0; Fanout = 1; COMB Node = 'BLED_Blue\[0\]~reg0feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { PIC_PBUS_Data[4]~12 BLED_Blue[0]~reg0feeder } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.032 ns BLED_Blue\[0\]~reg0 4 REG LCFF_X32_Y1_N1 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 8.032 ns; Loc. = LCFF_X32_Y1_N1; Fanout = 1; REG Node = 'BLED_Blue\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { BLED_Blue[0]~reg0feeder BLED_Blue[0]~reg0 } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.238 ns ( 15.41 % ) " "Info: Total cell delay = 1.238 ns ( 15.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.794 ns ( 84.59 % ) " "Info: Total interconnect delay = 6.794 ns ( 84.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.032 ns" { PIC_PBUS_Data[4] PIC_PBUS_Data[4]~12 BLED_Blue[0]~reg0feeder BLED_Blue[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.032 ns" { PIC_PBUS_Data[4] {} PIC_PBUS_Data[4]~12 {} BLED_Blue[0]~reg0feeder {} BLED_Blue[0]~reg0 {} } { 0.000ns 0.000ns 6.794ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 160 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.827 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.827 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns clk~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.666 ns) 2.827 ns BLED_Blue\[0\]~reg0 3 REG LCFF_X32_Y1_N1 1 " "Info: 3: + IC(0.932 ns) + CELL(0.666 ns) = 2.827 ns; Loc. = LCFF_X32_Y1_N1; Fanout = 1; REG Node = 'BLED_Blue\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { clk~clkctrl BLED_Blue[0]~reg0 } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 160 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.12 % ) " "Info: Total cell delay = 1.756 ns ( 62.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns ( 37.88 % ) " "Info: Total interconnect delay = 1.071 ns ( 37.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { clk clk~clkctrl BLED_Blue[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { clk {} clk~combout {} clk~clkctrl {} BLED_Blue[0]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.932ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.032 ns" { PIC_PBUS_Data[4] PIC_PBUS_Data[4]~12 BLED_Blue[0]~reg0feeder BLED_Blue[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.032 ns" { PIC_PBUS_Data[4] {} PIC_PBUS_Data[4]~12 {} BLED_Blue[0]~reg0feeder {} BLED_Blue[0]~reg0 {} } { 0.000ns 0.000ns 6.794ns 0.000ns } { 0.000ns 0.924ns 0.206ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.827 ns" { clk clk~clkctrl BLED_Blue[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.827 ns" { clk {} clk~combout {} clk~clkctrl {} BLED_Blue[0]~reg0 {} } { 0.000ns 0.000ns 0.139ns 0.932ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk TLED_Orange_1 TLED_Orange_1~reg0 12.136 ns register " "Info: tco from clock \"clk\" to destination pin \"TLED_Orange_1\" through register \"TLED_Orange_1~reg0\" is 12.136 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.335 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.335 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.970 ns) 3.517 ns clk_div:U_1HzClkDivider\|clk_out 2 REG LCFF_X13_Y10_N15 1 " "Info: 2: + IC(1.457 ns) + CELL(0.970 ns) = 3.517 ns; Loc. = LCFF_X13_Y10_N15; Fanout = 1; REG Node = 'clk_div:U_1HzClkDivider\|clk_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.427 ns" { clk clk_div:U_1HzClkDivider|clk_out } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.262 ns) + CELL(0.000 ns) 5.779 ns clk_div:U_1HzClkDivider\|clk_out~clkctrl 3 COMB CLKCTRL_G0 2 " "Info: 3: + IC(2.262 ns) + CELL(0.000 ns) = 5.779 ns; Loc. = CLKCTRL_G0; Fanout = 2; COMB Node = 'clk_div:U_1HzClkDivider\|clk_out~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.262 ns" { clk_div:U_1HzClkDivider|clk_out clk_div:U_1HzClkDivider|clk_out~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 7.335 ns TLED_Orange_1~reg0 4 REG LCFF_X3_Y8_N25 1 " "Info: 4: + IC(0.890 ns) + CELL(0.666 ns) = 7.335 ns; Loc. = LCFF_X3_Y8_N25; Fanout = 1; REG Node = 'TLED_Orange_1~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clk_div:U_1HzClkDivider|clk_out~clkctrl TLED_Orange_1~reg0 } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.726 ns ( 37.16 % ) " "Info: Total cell delay = 2.726 ns ( 37.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.609 ns ( 62.84 % ) " "Info: Total interconnect delay = 4.609 ns ( 62.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.335 ns" { clk clk_div:U_1HzClkDivider|clk_out clk_div:U_1HzClkDivider|clk_out~clkctrl TLED_Orange_1~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.335 ns" { clk {} clk~combout {} clk_div:U_1HzClkDivider|clk_out {} clk_div:U_1HzClkDivider|clk_out~clkctrl {} TLED_Orange_1~reg0 {} } { 0.000ns 0.000ns 1.457ns 2.262ns 0.890ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 149 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.497 ns + Longest register pin " "Info: + Longest register to pin delay is 4.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TLED_Orange_1~reg0 1 REG LCFF_X3_Y8_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y8_N25; Fanout = 1; REG Node = 'TLED_Orange_1~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TLED_Orange_1~reg0 } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 149 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.441 ns) + CELL(3.056 ns) 4.497 ns TLED_Orange_1 2 PIN PIN_28 0 " "Info: 2: + IC(1.441 ns) + CELL(3.056 ns) = 4.497 ns; Loc. = PIN_28; Fanout = 0; PIN Node = 'TLED_Orange_1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { TLED_Orange_1~reg0 TLED_Orange_1 } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.056 ns ( 67.96 % ) " "Info: Total cell delay = 3.056 ns ( 67.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.441 ns ( 32.04 % ) " "Info: Total interconnect delay = 1.441 ns ( 32.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { TLED_Orange_1~reg0 TLED_Orange_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.497 ns" { TLED_Orange_1~reg0 {} TLED_Orange_1 {} } { 0.000ns 1.441ns } { 0.000ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.335 ns" { clk clk_div:U_1HzClkDivider|clk_out clk_div:U_1HzClkDivider|clk_out~clkctrl TLED_Orange_1~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.335 ns" { clk {} clk~combout {} clk_div:U_1HzClkDivider|clk_out {} clk_div:U_1HzClkDivider|clk_out~clkctrl {} TLED_Orange_1~reg0 {} } { 0.000ns 0.000ns 1.457ns 2.262ns 0.890ns } { 0.000ns 1.090ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.497 ns" { TLED_Orange_1~reg0 TLED_Orange_1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.497 ns" { TLED_Orange_1~reg0 {} TLED_Orange_1 {} } { 0.000ns 1.441ns } { 0.000ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SPI_Slave:U_PICSPI_Slave\|SCKr\[0\] PIC_SPI_SCLK clk -3.822 ns register " "Info: th for register \"SPI_Slave:U_PICSPI_Slave\|SCKr\[0\]\" (data pin = \"PIC_SPI_SCLK\", clock pin = \"clk\") is -3.822 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.822 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.822 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clk 1 CLK PIN_17 2 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns clk~clkctrl 2 COMB CLKCTRL_G2 63 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 63; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.666 ns) 2.822 ns SPI_Slave:U_PICSPI_Slave\|SCKr\[0\] 3 REG LCFF_X9_Y18_N17 1 " "Info: 3: + IC(0.927 ns) + CELL(0.666 ns) = 2.822 ns; Loc. = LCFF_X9_Y18_N17; Fanout = 1; REG Node = 'SPI_Slave:U_PICSPI_Slave\|SCKr\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { clk~clkctrl SPI_Slave:U_PICSPI_Slave|SCKr[0] } "NODE_NAME" } } { "SPI_Slave.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/SPI_Slave.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.23 % ) " "Info: Total cell delay = 1.756 ns ( 62.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 37.77 % ) " "Info: Total interconnect delay = 1.066 ns ( 37.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { clk clk~clkctrl SPI_Slave:U_PICSPI_Slave|SCKr[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { clk {} clk~combout {} clk~clkctrl {} SPI_Slave:U_PICSPI_Slave|SCKr[0] {} } { 0.000ns 0.000ns 0.139ns 0.927ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "SPI_Slave.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/SPI_Slave.vhd" 54 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.950 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns PIC_SPI_SCLK 1 PIN PIN_132 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_132; Fanout = 1; PIN Node = 'PIC_SPI_SCLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PIC_SPI_SCLK } "NODE_NAME" } } { "BoardTest.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/BoardTest.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.702 ns) + CELL(0.206 ns) 6.842 ns SPI_Slave:U_PICSPI_Slave\|SCKr\[0\]~feeder 2 COMB LCCOMB_X9_Y18_N16 1 " "Info: 2: + IC(5.702 ns) + CELL(0.206 ns) = 6.842 ns; Loc. = LCCOMB_X9_Y18_N16; Fanout = 1; COMB Node = 'SPI_Slave:U_PICSPI_Slave\|SCKr\[0\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { PIC_SPI_SCLK SPI_Slave:U_PICSPI_Slave|SCKr[0]~feeder } "NODE_NAME" } } { "SPI_Slave.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/SPI_Slave.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 6.950 ns SPI_Slave:U_PICSPI_Slave\|SCKr\[0\] 3 REG LCFF_X9_Y18_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.950 ns; Loc. = LCFF_X9_Y18_N17; Fanout = 1; REG Node = 'SPI_Slave:U_PICSPI_Slave\|SCKr\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { SPI_Slave:U_PICSPI_Slave|SCKr[0]~feeder SPI_Slave:U_PICSPI_Slave|SCKr[0] } "NODE_NAME" } } { "SPI_Slave.vhd" "" { Text "C:/Users/David/Desktop/Ad-Flier/code_cyclone2/BoardTest/SPI_Slave.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.248 ns ( 17.96 % ) " "Info: Total cell delay = 1.248 ns ( 17.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.702 ns ( 82.04 % ) " "Info: Total interconnect delay = 5.702 ns ( 82.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.950 ns" { PIC_SPI_SCLK SPI_Slave:U_PICSPI_Slave|SCKr[0]~feeder SPI_Slave:U_PICSPI_Slave|SCKr[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.950 ns" { PIC_SPI_SCLK {} PIC_SPI_SCLK~combout {} SPI_Slave:U_PICSPI_Slave|SCKr[0]~feeder {} SPI_Slave:U_PICSPI_Slave|SCKr[0] {} } { 0.000ns 0.000ns 5.702ns 0.000ns } { 0.000ns 0.934ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.822 ns" { clk clk~clkctrl SPI_Slave:U_PICSPI_Slave|SCKr[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.822 ns" { clk {} clk~combout {} clk~clkctrl {} SPI_Slave:U_PICSPI_Slave|SCKr[0] {} } { 0.000ns 0.000ns 0.139ns 0.927ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.950 ns" { PIC_SPI_SCLK SPI_Slave:U_PICSPI_Slave|SCKr[0]~feeder SPI_Slave:U_PICSPI_Slave|SCKr[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.950 ns" { PIC_SPI_SCLK {} PIC_SPI_SCLK~combout {} SPI_Slave:U_PICSPI_Slave|SCKr[0]~feeder {} SPI_Slave:U_PICSPI_Slave|SCKr[0] {} } { 0.000ns 0.000ns 5.702ns 0.000ns } { 0.000ns 0.934ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Peak virtual memory: 175 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 11 00:05:00 2012 " "Info: Processing ended: Wed Apr 11 00:05:00 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
