

================================================================
== Vivado HLS Report for 'ex2'
================================================================
* Date:           Fri May 12 17:05:12 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        Exercise2_prelim
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.238 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       85|       85| 0.850 us | 0.850 us |   85|   85|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_I   |       84|       84|        14|          -|          -|     6|    no    |
        | + LOOP_J  |       12|       12|         2|          -|          -|     6|    no    |
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      1|       -|       -|    -|
|Expression       |        -|      -|       0|      72|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      48|    -|
|Register         |        -|      -|      37|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      1|      37|     120|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |ex2_mac_muladd_5sbkb_U1  |ex2_mac_muladd_5sbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_182_p2  |     +    |      0|  0|  15|           7|           7|
    |i_fu_121_p2         |     +    |      0|  0|  12|           3|           1|
    |j_fu_167_p2         |     +    |      0|  0|  12|           3|           1|
    |sub_ln10_fu_155_p2  |     -    |      0|  0|  15|           7|           7|
    |icmp_ln7_fu_115_p2  |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln9_fu_161_p2  |   icmp   |      0|  0|   9|           3|           3|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  72|          26|          22|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |acc_0_reg_103  |   9|          2|   12|         24|
    |ap_NS_fsm      |  21|          5|    1|          5|
    |i_0_reg_81     |   9|          2|    3|          6|
    |j_0_reg_92     |   9|          2|    3|          6|
    +---------------+----+-----------+-----+-----------+
    |Total          |  48|         11|   19|         41|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |acc_0_reg_103      |  12|   0|   12|          0|
    |ap_CS_fsm          |   4|   0|    4|          0|
    |i_0_reg_81         |   3|   0|    3|          0|
    |i_reg_216          |   3|   0|    3|          0|
    |j_0_reg_92         |   3|   0|    3|          0|
    |j_reg_234          |   3|   0|    3|          0|
    |sub_ln10_reg_226   |   6|   0|    7|          1|
    |zext_ln10_reg_221  |   3|   0|   64|         61|
    +-------------------+----+----+-----+-----------+
    |Total              |  37|   0|   99|         62|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |      ex2     | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |      ex2     | return value |
|ap_start    |  in |    1| ap_ctrl_hs |      ex2     | return value |
|ap_done     | out |    1| ap_ctrl_hs |      ex2     | return value |
|ap_idle     | out |    1| ap_ctrl_hs |      ex2     | return value |
|ap_ready    | out |    1| ap_ctrl_hs |      ex2     | return value |
|A_address0  | out |    6|  ap_memory |       A      |     array    |
|A_ce0       | out |    1|  ap_memory |       A      |     array    |
|A_q0        |  in |    5|  ap_memory |       A      |     array    |
|B_address0  | out |    3|  ap_memory |       B      |     array    |
|B_ce0       | out |    1|  ap_memory |       B      |     array    |
|B_q0        |  in |    5|  ap_memory |       B      |     array    |
|C_address0  | out |    3|  ap_memory |       C      |     array    |
|C_ce0       | out |    1|  ap_memory |       C      |     array    |
|C_we0       | out |    1|  ap_memory |       C      |     array    |
|C_d0        | out |    6|  ap_memory |       C      |     array    |
+------------+-----+-----+------------+--------------+--------------+

