Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: TopLevel.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopLevel.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopLevel"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : TopLevel
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/fred/git/EECE151/Lab7/ADC_Datapath.vhd" into library work
Parsing entity <Datapath>.
Parsing architecture <Behavioral> of entity <datapath>.
Parsing VHDL file "/home/fred/git/EECE151/Lab7/ADC_Controller.vhd" into library work
Parsing entity <Controller>.
Parsing architecture <Behavioral> of entity <controller>.
Parsing VHDL file "/home/fred/git/EECE151/Lab7/HEXon7segDisp.vhd" into library work
Parsing entity <HEXon7segDisp>.
Parsing architecture <Behavioral> of entity <hexon7segdisp>.
Parsing VHDL file "/home/fred/git/EECE151/Lab7/DivideByN.vhd" into library work
Parsing entity <DivideByN>.
Parsing architecture <Behavioral> of entity <dividebyn>.
Parsing VHDL file "/home/fred/git/EECE151/Lab7/DeltaSigma_DAC.vhd" into library work
Parsing entity <DeltaSigma_DAC>.
Parsing architecture <Behavioral> of entity <deltasigma_dac>.
Parsing VHDL file "/home/fred/git/EECE151/Lab7/DAC_Test_Source.vhd" into library work
Parsing entity <DAC_Test_Source>.
Parsing architecture <Behavioral> of entity <dac_test_source>.
Parsing VHDL file "/home/fred/git/EECE151/Lab7/ADC_Interface.vhd" into library work
Parsing entity <ADC_Interface>.
Parsing architecture <Behavioral> of entity <adc_interface>.
Parsing VHDL file "/home/fred/git/EECE151/Lab7/TopLevel.vhd" into library work
Parsing entity <TopLevel>.
Parsing architecture <Behavioral> of entity <toplevel>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TopLevel> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DivideByN> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ADC_Interface> (architecture <Behavioral>) from library <work>.

Elaborating entity <Datapath> (architecture <Behavioral>) from library <work>.

Elaborating entity <Controller> (architecture <Behavioral>) from library <work>.

Elaborating entity <HEXon7segDisp> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "/home/fred/git/EECE151/Lab7/TopLevel.vhd" Line 79: <dcm1> remains a black-box since it has no binding entity.

Elaborating entity <DeltaSigma_DAC> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <DAC_Test_Source> (architecture <Behavioral>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopLevel>.
    Related source file is "/home/fred/git/EECE151/Lab7/TopLevel.vhd".
        DAC_MSB = 11
    Summary:
	inferred   1 Multiplexer(s).
Unit <TopLevel> synthesized.

Synthesizing Unit <DivideByN>.
    Related source file is "/home/fred/git/EECE151/Lab7/DivideByN.vhd".
        N = 64
    Found 1-bit register for signal <clk_out>.
    Found 6-bit register for signal <counter>.
    Found 6-bit adder for signal <counter[5]_GND_7_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <DivideByN> synthesized.

Synthesizing Unit <ADC_Interface>.
    Related source file is "/home/fred/git/EECE151/Lab7/ADC_Interface.vhd".
    Summary:
	no macro.
Unit <ADC_Interface> synthesized.

Synthesizing Unit <Datapath>.
    Related source file is "/home/fred/git/EECE151/Lab7/ADC_Datapath.vhd".
    Found 1-bit register for signal <SPI_MOSI>.
    Found 4-bit register for signal <ctrl>.
    Found 12-bit register for signal <data_reg>.
    Found 12-bit register for signal <ADC_data_out>.
    Found 5-bit register for signal <counter>.
    Found 5-bit adder for signal <counter[4]_GND_9_o_add_0_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Datapath> synthesized.

Synthesizing Unit <Controller>.
    Related source file is "/home/fred/git/EECE151/Lab7/ADC_Controller.vhd".
    Found 2-bit register for signal <control_state>.
    Found 2-bit register for signal <data_state>.
    Found 2-bit register for signal <shift_state>.
    Found finite state machine <FSM_0> for signal <control_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | load_control                                   |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <data_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | load_data                                      |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <shift_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | clear                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   3 Finite State Machine(s).
Unit <Controller> synthesized.

Synthesizing Unit <HEXon7segDisp>.
    Related source file is "/home/fred/git/EECE151/Lab7/HEXon7segDisp.vhd".
    Found 11-bit register for signal <Counter>.
    Found 11-bit adder for signal <Counter[10]_GND_11_o_add_0_OUT> created at line 1241.
    Found 16x4-bit Read Only RAM for signal <an_out>
    Found 16x7-bit Read Only RAM for signal <seg_out>
    Found 1-bit 4-to-1 multiplexer for signal <HexSel<3>> created at line 94.
    Found 1-bit 4-to-1 multiplexer for signal <HexSel<2>> created at line 94.
    Found 1-bit 4-to-1 multiplexer for signal <HexSel<1>> created at line 94.
    Found 1-bit 4-to-1 multiplexer for signal <HexSel<0>> created at line 94.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  11 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <HEXon7segDisp> synthesized.

Synthesizing Unit <DeltaSigma_DAC>.
    Related source file is "/home/fred/git/EECE151/Lab7/DeltaSigma_DAC.vhd".
        MSB = 11
    Found 1-bit register for signal <DAC_output>.
    Found 12-bit register for signal <Sigma_Reg>.
    Found 12-bit adder for signal <Delta_Adder> created at line 33.
    Found 12-bit adder for signal <Sigma_Adder> created at line 34.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 D-type flip-flop(s).
Unit <DeltaSigma_DAC> synthesized.

Synthesizing Unit <DAC_Test_Source>.
    Related source file is "/home/fred/git/EECE151/Lab7/DAC_Test_Source.vhd".
        MSB = 11
    Found 12-bit register for signal <voltage>.
    Found 12-bit adder for signal <voltage[11]_GND_17_o_add_1_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
Unit <DAC_Test_Source> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit single-port Read Only RAM                    : 1
 16x7-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 6
 11-bit adder                                          : 1
 12-bit adder                                          : 3
 5-bit adder                                           : 1
 6-bit adder                                           : 1
# Registers                                            : 11
 1-bit register                                        : 3
 11-bit register                                       : 1
 12-bit register                                       : 4
 4-bit register                                        : 1
 5-bit register                                        : 1
 6-bit register                                        : 1
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 4
 12-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DAC_Test_Source>.
The following registers are absorbed into counter <voltage>: 1 register on signal <voltage>.
Unit <DAC_Test_Source> synthesized (advanced).

Synthesizing (advanced) Unit <Datapath>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Datapath> synthesized (advanced).

Synthesizing (advanced) Unit <DivideByN>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <DivideByN> synthesized (advanced).

Synthesizing (advanced) Unit <HEXon7segDisp>.
The following registers are absorbed into counter <Counter>: 1 register on signal <Counter>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_an_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Counter>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an_out>        |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seg_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <HexSel>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg_out>       |          |
    -----------------------------------------------------------------------
Unit <HEXon7segDisp> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x4-bit single-port distributed Read Only RAM        : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 2
# Counters                                             : 4
 11-bit up counter                                     : 1
 12-bit up counter                                     : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 43
 Flip-Flops                                            : 43
# Multiplexers                                         : 9
 1-bit 2-to-1 multiplexer                              : 3
 1-bit 4-to-1 multiplexer                              : 4
 12-bit 2-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <shift_state[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 clear      | 00
 wait_shift | 01
 count      | 10
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <data_state[1:2]> with user encoding.
------------------------
 State      | Encoding
------------------------
 load_data  | 00
 wait_data  | 01
 shift_data | 10
------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <control_state[1:2]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 load_control  | 00
 shift_control | 01
 wait_control  | 10
---------------------------
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    Sigma_Reg_9 in unit <DeltaSigma_DAC>


Optimizing unit <DeltaSigma_DAC> ...

Optimizing unit <TopLevel> ...

Optimizing unit <Datapath> ...
INFO:Xst:2261 - The FF/Latch <DivideByN_1/counter_0> in Unit <TopLevel> is equivalent to the following FF/Latch, which will be removed : <HEXon7segDisp1/Counter_0> 
INFO:Xst:3203 - The FF/Latch <DivideByN_1/counter_1> in Unit <TopLevel> is the opposite to the following FF/Latch, which will be removed : <HEXon7segDisp1/Counter_1> 

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <LED<0>> driven by black box <dcm1>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopLevel, actual ratio is 2.
WARNING:Xst:1426 - The value init of the FF/Latch DeltaSigma_DAC1/Sigma_Reg_9_LD hinder the constant cleaning in the block TopLevel.
   You should achieve better results by setting this init to 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 82
 Flip-Flops                                            : 82

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopLevel.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 167
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 20
#      LUT2                        : 14
#      LUT3                        : 26
#      LUT4                        : 20
#      LUT5                        : 9
#      LUT6                        : 4
#      MUXCY                       : 32
#      VCC                         : 1
#      XORCY                       : 33
# FlipFlops/Latches                : 83
#      FD                          : 24
#      FDC                         : 13
#      FDE                         : 40
#      FDRE                        : 5
#      LD                          : 1
# Shift Registers                  : 1
#      SRL16E                      : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 31
#      IBUF                        : 5
#      IBUFG                       : 1
#      OBUF                        : 25
# Others                           : 1
#      dcm1                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              83  out of  11440     0%  
 Number of Slice LUTs:                  101  out of   5720     1%  
    Number used as Logic:               100  out of   5720     1%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    111
   Number with an unused Flip Flop:      28  out of    111    25%  
   Number with an unused LUT:            10  out of    111     9%  
   Number of fully used LUT-FF pairs:    73  out of    111    65%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          31
 Number of bonded IOBs:                  31  out of    102    30%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)               | Load  |
-----------------------------------+-------------------------------------+-------+
Osc_Clk_Buf                        | NONE(DivideByN_1/clk_out)           | 68    |
Osc_Clk                            | IBUFG                               | 1     |
DAC_clk                            | NONE(DeltaSigma_DAC1/DAC_output)    | 14    |
LED_0_OBUF                         | NONE(DeltaSigma_DAC1/Sigma_Reg_9_LD)| 1     |
-----------------------------------+-------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.292ns (Maximum Frequency: 232.978MHz)
   Minimum input arrival time before clock: 5.619ns
   Maximum output required time after clock: 7.218ns
   Maximum combinational path delay: 3.637ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Osc_Clk_Buf'
  Clock period: 3.405ns (frequency: 293.686MHz)
  Total number of paths / destination ports: 319 / 117
-------------------------------------------------------------------------
Delay:               3.405ns (Levels of Logic = 2)
  Source:            ADC_Interface1/dp/counter_2 (FF)
  Destination:       ADC_Interface1/ctrl/control_state_FSM_FFd2 (FF)
  Source Clock:      Osc_Clk_Buf rising
  Destination Clock: Osc_Clk_Buf rising

  Data Path: ADC_Interface1/dp/counter_2 to ADC_Interface1/ctrl/control_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             7   0.525   1.186  ADC_Interface1/dp/counter_2 (ADC_Interface1/dp/counter_2)
     LUT4:I0->O            1   0.254   1.112  ADC_Interface1/ctrl/control_state_FSM_FFd2-In_SW0 (N0)
     LUT6:I1->O            1   0.254   0.000  ADC_Interface1/ctrl/control_state_FSM_FFd2-In (ADC_Interface1/ctrl/control_state_FSM_FFd2-In)
     FD:D                      0.074          ADC_Interface1/ctrl/control_state_FSM_FFd2
    ----------------------------------------
    Total                      3.405ns (1.107ns logic, 2.298ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DAC_clk'
  Clock period: 4.292ns (frequency: 232.978MHz)
  Total number of paths / destination ports: 249 / 14
-------------------------------------------------------------------------
Delay:               4.292ns (Levels of Logic = 6)
  Source:            DeltaSigma_DAC1/Sigma_Reg_9_P_9 (FF)
  Destination:       DeltaSigma_DAC1/Sigma_Reg_11 (FF)
  Source Clock:      DAC_clk rising
  Destination Clock: DAC_clk rising

  Data Path: DeltaSigma_DAC1/Sigma_Reg_9_P_9 to DeltaSigma_DAC1/Sigma_Reg_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.834  DeltaSigma_DAC1/Sigma_Reg_9_P_9 (DeltaSigma_DAC1/Sigma_Reg_9_P_9)
     LUT3:I1->O            3   0.250   0.994  DeltaSigma_DAC1/Sigma_Reg_91 (DeltaSigma_DAC1/Sigma_Reg_9)
     LUT3:I0->O            1   0.235   0.682  DeltaSigma_DAC1/Madd_Sigma_Adder8 (DeltaSigma_DAC1/Madd_Sigma_Adder8)
     LUT4:I3->O            1   0.254   0.000  DeltaSigma_DAC1/Madd_Sigma_Adder_lut<0>9 (DeltaSigma_DAC1/Madd_Sigma_Adder_lut<0>9)
     MUXCY:S->O            1   0.215   0.000  DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>_8 (DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>9)
     MUXCY:CI->O           0   0.023   0.000  DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>_9 (DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>10)
     XORCY:CI->O           1   0.206   0.000  DeltaSigma_DAC1/Madd_Sigma_Adder_xor<0>_10 (DeltaSigma_DAC1/Sigma_Adder<11>)
     FDC:D                     0.074          DeltaSigma_DAC1/Sigma_Reg_11
    ----------------------------------------
    Total                      4.292ns (1.782ns logic, 2.510ns route)
                                       (41.5% logic, 58.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Osc_Clk_Buf'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.338ns (Levels of Logic = 2)
  Source:            Switch<7> (PAD)
  Destination:       ADC_Interface1/dp/ctrl_2 (FF)
  Destination Clock: Osc_Clk_Buf rising

  Data Path: Switch<7> to ADC_Interface1/dp/ctrl_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.682  Switch_7_IBUF (Switch_7_IBUF)
     LUT3:I2->O            1   0.254   0.000  ADC_Interface1/dp/Mmux_ctrl[2]_GND_9_o_mux_3_OUT31 (ADC_Interface1/dp/ctrl[2]_GND_9_o_mux_3_OUT<2>)
     FDE:D                     0.074          ADC_Interface1/dp/ctrl_2
    ----------------------------------------
    Total                      2.338ns (1.656ns logic, 0.682ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DAC_clk'
  Total number of paths / destination ports: 236 / 26
-------------------------------------------------------------------------
Offset:              5.619ns (Levels of Logic = 14)
  Source:            Switch<4> (PAD)
  Destination:       DeltaSigma_DAC1/Sigma_Reg_11 (FF)
  Destination Clock: DAC_clk rising

  Data Path: Switch<4> to DeltaSigma_DAC1/Sigma_Reg_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   1.328   1.355  Switch_4_IBUF (Switch_4_IBUF)
     LUT3:I0->O            2   0.235   0.834  Mmux_DAC_data_in41 (DAC_data_in<1>)
     LUT2:I0->O            1   0.250   0.682  DeltaSigma_DAC1/Madd_Sigma_Adder1 (DeltaSigma_DAC1/Madd_Sigma_Adder1)
     LUT3:I2->O            1   0.254   0.000  DeltaSigma_DAC1/Madd_Sigma_Adder_lut<0>2 (DeltaSigma_DAC1/Madd_Sigma_Adder_lut<0>2)
     MUXCY:S->O            1   0.215   0.000  DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>_1 (DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>2)
     MUXCY:CI->O           1   0.023   0.000  DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>_2 (DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>_3 (DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>_4 (DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>_5 (DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>_6 (DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>7)
     MUXCY:CI->O           1   0.023   0.000  DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>_7 (DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>8)
     MUXCY:CI->O           1   0.023   0.000  DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>_8 (DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>9)
     MUXCY:CI->O           0   0.023   0.000  DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>_9 (DeltaSigma_DAC1/Madd_Sigma_Adder_cy<0>10)
     XORCY:CI->O           1   0.206   0.000  DeltaSigma_DAC1/Madd_Sigma_Adder_xor<0>_10 (DeltaSigma_DAC1/Sigma_Adder<11>)
     FDC:D                     0.074          DeltaSigma_DAC1/Sigma_Reg_11
    ----------------------------------------
    Total                      5.619ns (2.748ns logic, 2.871ns route)
                                       (48.9% logic, 51.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Osc_Clk_Buf'
  Total number of paths / destination ports: 160 / 14
-------------------------------------------------------------------------
Offset:              7.218ns (Levels of Logic = 3)
  Source:            HEXon7segDisp1/Counter_9 (FF)
  Destination:       Seg7_SEG<6> (PAD)
  Source Clock:      Osc_Clk_Buf rising

  Data Path: HEXon7segDisp1/Counter_9 to Seg7_SEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.525   1.406  HEXon7segDisp1/Counter_9 (HEXon7segDisp1/Counter_9)
     LUT5:I0->O            7   0.254   1.186  HEXon7segDisp1/Mmux_HexSel<0>11 (HEXon7segDisp1/HexSel<0>)
     LUT4:I0->O            1   0.254   0.681  HEXon7segDisp1/Mram_seg_out111 (Seg7_SEG_1_OBUF)
     OBUF:I->O                 2.912          Seg7_SEG_1_OBUF (Seg7_SEG<1>)
    ----------------------------------------
    Total                      7.218ns (3.945ns logic, 3.273ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DAC_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            DeltaSigma_DAC1/DAC_output (FF)
  Destination:       Audio (PAD)
  Source Clock:      DAC_clk rising

  Data Path: DeltaSigma_DAC1/DAC_output to Audio
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.525   0.681  DeltaSigma_DAC1/DAC_output (DeltaSigma_DAC1/DAC_output)
     OBUF:I->O                 2.912          Audio_OBUF (Audio)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Osc_Clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.746ns (Levels of Logic = 0)
  Source:            SRL16E_inst (FF)
  Destination:       dcm1_1:RESET (PAD)
  Source Clock:      Osc_Clk rising

  Data Path: SRL16E_inst to dcm1_1:RESET
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         0   1.746   0.000  SRL16E_inst (reset_DCM)
    dcm1:RESET                 0.000          dcm1_1
    ----------------------------------------
    Total                      1.746ns (1.746ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               3.637ns (Levels of Logic = 1)
  Source:            dcm1_1:LOCKED (PAD)
  Destination:       LED<0> (PAD)

  Data Path: dcm1_1:LOCKED to LED<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    dcm1:LOCKED            2   0.000   0.725  dcm1_1 (LED_0_OBUF)
     OBUF:I->O                 2.912          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      3.637ns (2.912ns logic, 0.725ns route)
                                       (80.1% logic, 19.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock DAC_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DAC_clk        |    4.292|         |         |         |
LED_0_OBUF     |    4.453|         |         |         |
Osc_Clk_Buf    |    4.310|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock Osc_Clk_Buf
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Osc_Clk_Buf    |    3.405|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 5.09 secs
 
--> 


Total memory usage is 413108 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    5 (   0 filtered)

