cacheL1(8,4,2,4,wt)
cacheL2(16,4,2,8,wt)
cacheL2(32,4,2,16,wb)
cacheL2(64,4,2,16,wb)

.ORG 16
loop : addi r1 , r2 , 4
test: addi r4 , r1 , 20
loop : sw r1 , r5 , 20
test: div r1 , r3 , r2