-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Tue Jan  9 21:29:21 2018
-- Host        : JavierPC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               f:/ProyectosARTY/DDR_Access/DDR_Access.srcs/sources_1/bd/design_1/ip/design_1_axi_vfifo_ctrl_0_0/design_1_axi_vfifo_ctrl_0_0_sim_netlist.vhdl
-- Design      : design_1_axi_vfifo_ctrl_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is 5;
  attribute INIT : string;
  attribute INIT of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst : entity is "SYNC_RST";
end design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ : entity is "SYNC_RST";
end \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ : entity is "SYNC_RST";
end \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ : entity is "SYNC_RST";
end \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ : entity is "SYNC_RST";
end \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is 5;
  attribute INIT : string;
  attribute INIT of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "TRUE";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ : entity is "SYNC_RST";
end \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[4]\ : label is std.standard.true;
  attribute XPM_CDC of \syncstages_ff_reg[4]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(4);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
\syncstages_ff_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(3),
      Q => syncstages_ff(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0\ is
  port (
    counts_matched : out STD_LOGIC;
    mem_init_done_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \plusOp__1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    mem_init_done_reg_0 : in STD_LOGIC;
    sdpo_int : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0\ : entity is "axi_vfifo_ctrl_v2_0_17_compare";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal carrynet_4 : STD_LOGIC;
  signal carrynet_5 : STD_LOGIC;
  signal carrynet_6 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => mem_init_done_reg(1),
      S(2 downto 1) => v1_reg(2 downto 1),
      S(0) => mem_init_done_reg(0)
    );
\gmux.gm[1].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(0),
      I1 => mem_init_done_reg_0,
      I2 => sdpo_int(0),
      I3 => \plusOp__1\(1),
      I4 => sdpo_int(1),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(2),
      I1 => mem_init_done_reg_0,
      I2 => sdpo_int(2),
      I3 => \plusOp__1\(3),
      I4 => sdpo_int(3),
      O => v1_reg(2)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3) => counts_matched,
      CO(2) => carrynet_6,
      CO(1) => carrynet_5,
      CO(0) => carrynet_4,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => v1_reg(7),
      S(2) => mem_init_done_reg(2),
      S(1 downto 0) => v1_reg(5 downto 4)
    );
\gmux.gm[4].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(4),
      I1 => mem_init_done_reg_0,
      I2 => sdpo_int(4),
      I3 => \plusOp__1\(5),
      I4 => sdpo_int(5),
      O => v1_reg(4)
    );
\gmux.gm[5].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(6),
      I1 => mem_init_done_reg_0,
      I2 => sdpo_int(6),
      I3 => \plusOp__1\(7),
      I4 => sdpo_int(7),
      O => v1_reg(5)
    );
\gmux.gm[7].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(8),
      I1 => mem_init_done_reg_0,
      I2 => sdpo_int(8),
      I3 => \plusOp__1\(9),
      I4 => sdpo_int(9),
      O => v1_reg(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay is
  port (
    B : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_2\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC;
    \gstage1.q_dly_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay is
  signal \^b\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gstage1.q_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[31]\ : STD_LOGIC;
begin
  B(12 downto 0) <= \^b\(12 downto 0);
\eqOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^b\(0),
      I1 => A(0),
      O => \gstage1.q_dly_reg[0]_0\(0)
    );
eqOp_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[1]\,
      I1 => \gstage1.q_dly_reg_n_0_[2]\,
      I2 => \gstage1.q_dly_reg[31]_0\(0),
      I3 => \gstage1.q_dly_reg_n_0_[0]\,
      O => S(0)
    );
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(0),
      Q => \gstage1.q_dly_reg_n_0_[0]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(10),
      Q => \gstage1.q_dly_reg[0]_2\(7),
      R => Q(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(11),
      Q => \gstage1.q_dly_reg[0]_2\(8),
      R => Q(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(12),
      Q => \gstage1.q_dly_reg[0]_2\(9),
      R => Q(0)
    );
\gstage1.q_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(13),
      Q => \gstage1.q_dly_reg[0]_2\(10),
      R => Q(0)
    );
\gstage1.q_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(14),
      Q => \gstage1.q_dly_reg[0]_2\(11),
      R => Q(0)
    );
\gstage1.q_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(15),
      Q => \^b\(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(16),
      Q => \^b\(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(17),
      Q => \^b\(2),
      R => Q(0)
    );
\gstage1.q_dly_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(18),
      Q => \^b\(3),
      R => Q(0)
    );
\gstage1.q_dly_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(19),
      Q => \^b\(4),
      R => Q(0)
    );
\gstage1.q_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(1),
      Q => \gstage1.q_dly_reg_n_0_[1]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(20),
      Q => \^b\(5),
      R => Q(0)
    );
\gstage1.q_dly_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(21),
      Q => \^b\(6),
      R => Q(0)
    );
\gstage1.q_dly_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(22),
      Q => \^b\(7),
      R => Q(0)
    );
\gstage1.q_dly_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(23),
      Q => \^b\(8),
      R => Q(0)
    );
\gstage1.q_dly_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(24),
      Q => \^b\(9),
      R => Q(0)
    );
\gstage1.q_dly_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(25),
      Q => \^b\(10),
      R => Q(0)
    );
\gstage1.q_dly_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(26),
      Q => \^b\(11),
      R => Q(0)
    );
\gstage1.q_dly_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(27),
      Q => \^b\(12),
      R => Q(0)
    );
\gstage1.q_dly_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(28),
      Q => \gstage1.q_dly_reg[0]_2\(12),
      R => Q(0)
    );
\gstage1.q_dly_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(29),
      Q => \gstage1.q_dly_reg[0]_2\(13),
      R => Q(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(2),
      Q => \gstage1.q_dly_reg_n_0_[2]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(30),
      Q => \gstage1.q_dly_reg[0]_2\(14),
      R => Q(0)
    );
\gstage1.q_dly_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(31),
      Q => \gstage1.q_dly_reg_n_0_[31]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(3),
      Q => \gstage1.q_dly_reg[0]_2\(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(4),
      Q => \gstage1.q_dly_reg[0]_2\(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(5),
      Q => \gstage1.q_dly_reg[0]_2\(2),
      R => Q(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(6),
      Q => \gstage1.q_dly_reg[0]_2\(3),
      R => Q(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(7),
      Q => \gstage1.q_dly_reg[0]_2\(4),
      R => Q(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(8),
      Q => \gstage1.q_dly_reg[0]_2\(5),
      R => Q(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sdpo_int(9),
      Q => \gstage1.q_dly_reg[0]_2\(6),
      R => Q(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[31]\,
      I1 => \gstage1.q_dly_reg[31]_0\(1),
      O => \gstage1.q_dly_reg[0]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129 is
  port (
    A : out STD_LOGIC_VECTOR ( 12 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gstage1.q_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[0]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_2\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_3\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_4\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_5\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_6\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_7\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_8\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_9\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_10\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_11\ : in STD_LOGIC;
    \gstage1.q_dly_reg[30]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129 : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129 is
  signal \^a\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \gstage1.q_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[13]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[14]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[28]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[29]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[30]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[3]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \gstage1.q_dly_reg_n_0_[9]\ : STD_LOGIC;
begin
  A(12 downto 0) <= \^a\(12 downto 0);
\eqOp_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[12]\,
      I1 => \gstage1.q_dly_reg[30]_0\(9),
      I2 => \gstage1.q_dly_reg[30]_0\(11),
      I3 => \gstage1.q_dly_reg_n_0_[14]\,
      I4 => \gstage1.q_dly_reg[30]_0\(10),
      I5 => \gstage1.q_dly_reg_n_0_[13]\,
      O => \gstage1.q_dly_reg[0]\(0)
    );
eqOp_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[9]\,
      I1 => \gstage1.q_dly_reg[30]_0\(6),
      I2 => \gstage1.q_dly_reg[30]_0\(8),
      I3 => \gstage1.q_dly_reg_n_0_[11]\,
      I4 => \gstage1.q_dly_reg[30]_0\(7),
      I5 => \gstage1.q_dly_reg_n_0_[10]\,
      O => S(2)
    );
eqOp_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[6]\,
      I1 => \gstage1.q_dly_reg[30]_0\(3),
      I2 => \gstage1.q_dly_reg[30]_0\(5),
      I3 => \gstage1.q_dly_reg_n_0_[8]\,
      I4 => \gstage1.q_dly_reg[30]_0\(4),
      I5 => \gstage1.q_dly_reg_n_0_[7]\,
      O => S(1)
    );
eqOp_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[3]\,
      I1 => \gstage1.q_dly_reg[30]_0\(0),
      I2 => \gstage1.q_dly_reg[30]_0\(2),
      I3 => \gstage1.q_dly_reg_n_0_[5]\,
      I4 => \gstage1.q_dly_reg[30]_0\(1),
      I5 => \gstage1.q_dly_reg_n_0_[4]\,
      O => S(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => \gstage1.q_dly_reg_n_0_[10]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => \gstage1.q_dly_reg_n_0_[11]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => \gstage1.q_dly_reg_n_0_[12]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => \gstage1.q_dly_reg_n_0_[13]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => \gstage1.q_dly_reg_n_0_[14]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\,
      Q => \^a\(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^a\(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_1\,
      Q => \^a\(2),
      R => Q(0)
    );
\gstage1.q_dly_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_2\,
      Q => \^a\(3),
      R => Q(0)
    );
\gstage1.q_dly_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_3\,
      Q => \^a\(4),
      R => Q(0)
    );
\gstage1.q_dly_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_4\,
      Q => \^a\(5),
      R => Q(0)
    );
\gstage1.q_dly_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_5\,
      Q => \^a\(6),
      R => Q(0)
    );
\gstage1.q_dly_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_6\,
      Q => \^a\(7),
      R => Q(0)
    );
\gstage1.q_dly_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_7\,
      Q => \^a\(8),
      R => Q(0)
    );
\gstage1.q_dly_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_8\,
      Q => \^a\(9),
      R => Q(0)
    );
\gstage1.q_dly_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_9\,
      Q => \^a\(10),
      R => Q(0)
    );
\gstage1.q_dly_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_10\,
      Q => \^a\(11),
      R => Q(0)
    );
\gstage1.q_dly_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_11\,
      Q => \^a\(12),
      R => Q(0)
    );
\gstage1.q_dly_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(13),
      Q => \gstage1.q_dly_reg_n_0_[28]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(14),
      Q => \gstage1.q_dly_reg_n_0_[29]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \gstage1.q_dly_reg[0]_2\(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(15),
      Q => \gstage1.q_dly_reg_n_0_[30]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(16),
      Q => \gstage1.q_dly_reg[0]_2\(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \gstage1.q_dly_reg_n_0_[3]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => \gstage1.q_dly_reg_n_0_[4]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => \gstage1.q_dly_reg_n_0_[5]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => \gstage1.q_dly_reg_n_0_[6]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => \gstage1.q_dly_reg_n_0_[7]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => \gstage1.q_dly_reg_n_0_[8]\,
      R => Q(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => \gstage1.q_dly_reg_n_0_[9]\,
      R => Q(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \gstage1.q_dly_reg_n_0_[28]\,
      I1 => \gstage1.q_dly_reg[30]_0\(12),
      I2 => \gstage1.q_dly_reg[30]_0\(14),
      I3 => \gstage1.q_dly_reg_n_0_[30]\,
      I4 => \gstage1.q_dly_reg[30]_0\(13),
      I5 => \gstage1.q_dly_reg_n_0_[29]\,
      O => \gstage1.q_dly_reg[0]_1\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^a\(10),
      I1 => B(9),
      I2 => B(11),
      I3 => \^a\(12),
      I4 => B(10),
      I5 => \^a\(11),
      O => \gstage1.q_dly_reg[0]_0\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^a\(7),
      I1 => B(6),
      I2 => B(8),
      I3 => \^a\(9),
      I4 => B(7),
      I5 => \^a\(8),
      O => \gstage1.q_dly_reg[0]_0\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^a\(4),
      I1 => B(3),
      I2 => B(5),
      I3 => \^a\(6),
      I4 => B(4),
      I5 => \^a\(5),
      O => \gstage1.q_dly_reg[0]_0\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^a\(1),
      I1 => B(0),
      I2 => B(2),
      I3 => \^a\(3),
      I4 => B(1),
      I5 => \^a\(2),
      O => \gstage1.q_dly_reg[0]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0\ is
  port (
    pntrs_eql_dly : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0\ is
  signal pntrs_eql : STD_LOGIC;
begin
\gstage1.q_dly[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \gstage1.q_dly_reg[15]\(0),
      O => pntrs_eql
    );
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntrs_eql,
      Q => pntrs_eql_dly,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1\ is
  port (
    I147 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1\ is
  signal \gnstage1.q_dly_reg_n_0_[0][0]\ : STD_LOGIC;
begin
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(0),
      Q => \gnstage1.q_dly_reg_n_0_[0][0]\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg_n_0_[0][0]\,
      Q => I147(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15\ is
  port (
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_ar_txn : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC;
    aclk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15\ is
  signal \^gcc0.gc0.count_d1_reg[3]\ : STD_LOGIC;
  signal \gnstage1.q_dly_reg[0]_13\ : STD_LOGIC;
begin
  \gcc0.gc0.count_d1_reg[3]\ <= \^gcc0.gc0.count_d1_reg[3]\;
\gcc0.gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => \out\,
      O => p_19_out
    );
\gcc0.gc0.count_d1[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => ram_full_fb_i_reg,
      O => \gcc0.gc0.count_d1_reg[3]_0\(0)
    );
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => bram_rd_en,
      Q => \gnstage1.q_dly_reg[0]_13\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg[0]_13\,
      Q => \^gcc0.gc0.count_d1_reg[3]\,
      R => Q(0)
    );
\ram_reg_0_1_0_5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => mem_init_done,
      O => we_ar_txn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54\ is
  port (
    DIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54\ is
  signal \gnstage1.q_dly_reg_n_0_[0][0]\ : STD_LOGIC;
begin
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\(0),
      Q => \gnstage1.q_dly_reg_n_0_[0][0]\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg_n_0_[0][0]\,
      Q => DIN(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55\ is
  port (
    mcpf_to_argen_tvalid : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55\ is
  signal \gnstage1.q_dly_reg[0]_17\ : STD_LOGIC;
  signal \^mcpf_to_argen_tvalid\ : STD_LOGIC;
begin
  mcpf_to_argen_tvalid <= \^mcpf_to_argen_tvalid\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mcpf_to_argen_tvalid\,
      I1 => \out\,
      O => WEBWE(0)
    );
\gnstage1.q_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => bram_rd_en,
      Q => \gnstage1.q_dly_reg[0]_17\,
      R => Q(0)
    );
\gnstage1.q_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg[0]_17\,
      Q => \^mcpf_to_argen_tvalid\,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    mem_init_done : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
begin
  Q(14 downto 0) <= \^q\(14 downto 0);
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => \^q\(10),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => \^q\(11),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => \^q\(12),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(13),
      Q => \^q\(13),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(14),
      Q => \^q\(14),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => \^q\(6),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => \^q\(7),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => \^q\(8),
      R => \wr_rst_reg_reg[15]\(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => \^q\(9),
      R => \wr_rst_reg_reg[15]\(0)
    );
\ram_reg_0_1_0_5_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(1),
      O => WR_DATA(1)
    );
ram_reg_0_1_0_5_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(0),
      O => WR_DATA(0)
    );
\ram_reg_0_1_0_5_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(3),
      O => WR_DATA(3)
    );
\ram_reg_0_1_0_5_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(2),
      O => WR_DATA(2)
    );
ram_reg_0_1_12_17_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(11),
      O => WR_DATA(11)
    );
ram_reg_0_1_12_17_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(10),
      O => WR_DATA(10)
    );
ram_reg_0_1_12_17_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(13),
      O => WR_DATA(13)
    );
ram_reg_0_1_12_17_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(12),
      O => WR_DATA(12)
    );
ram_reg_0_1_12_17_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(15),
      O => WR_DATA(15)
    );
ram_reg_0_1_12_17_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(14),
      O => WR_DATA(14)
    );
ram_reg_0_1_18_23_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(17),
      O => WR_DATA(17)
    );
ram_reg_0_1_18_23_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(16),
      O => WR_DATA(16)
    );
ram_reg_0_1_18_23_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(19),
      O => WR_DATA(19)
    );
ram_reg_0_1_18_23_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(18),
      O => WR_DATA(18)
    );
ram_reg_0_1_18_23_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(21),
      O => WR_DATA(21)
    );
ram_reg_0_1_18_23_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(20),
      O => WR_DATA(20)
    );
ram_reg_0_1_24_29_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(22),
      O => WR_DATA(22)
    );
ram_reg_0_1_24_29_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(24),
      O => WR_DATA(24)
    );
ram_reg_0_1_24_29_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(23),
      O => WR_DATA(23)
    );
ram_reg_0_1_24_29_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(26),
      O => WR_DATA(26)
    );
ram_reg_0_1_24_29_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(25),
      O => WR_DATA(25)
    );
\ram_reg_0_1_30_31_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \gnstage1.q_dly_reg[1][0]\(28),
      I1 => \^q\(14),
      I2 => mem_init_done,
      O => WR_DATA(28)
    );
ram_reg_0_1_30_31_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(27),
      O => WR_DATA(27)
    );
\ram_reg_0_1_6_11_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(5),
      O => WR_DATA(5)
    );
\ram_reg_0_1_6_11_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(4),
      O => WR_DATA(4)
    );
\ram_reg_0_1_6_11_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(7),
      O => WR_DATA(7)
    );
\ram_reg_0_1_6_11_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(6),
      O => WR_DATA(6)
    );
\ram_reg_0_1_6_11_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(9),
      O => WR_DATA(9)
    );
\ram_reg_0_1_6_11_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(14),
      I1 => mem_init_done,
      I2 => \gnstage1.q_dly_reg[1][0]\(8),
      O => WR_DATA(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3\ is
  port (
    DIN : out STD_LOGIC_VECTOR ( 0 to 0 );
    curr_state_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    active_ch_dly_reg_r_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3\ is
  signal \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\ : STD_LOGIC;
  signal \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \gnstage1.q_dly_reg_gate_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1] ";
  attribute srl_name : string;
  attribute srl_name of \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/trans_dly_inst/gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1 ";
begin
\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => curr_state_reg(0),
      Q => \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\
    );
\gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_n_0\,
      Q => \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      R => '0'
    );
\gnstage1.q_dly_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gnstage1.q_dly_reg_gate_n_0\,
      Q => DIN(0),
      R => Q(0)
    );
\gnstage1.q_dly_reg_gate\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gnstage1.q_dly_reg[2][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      I1 => active_ch_dly_reg_r_2,
      O => \gnstage1.q_dly_reg_gate_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4\ is
  port (
    DIN : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4\ : entity is "axi_vfifo_ctrl_v2_0_17_delay";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4\ is
begin
\gstage1.q_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => DIN(0),
      R => Q(0)
    );
\gstage1.q_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(10),
      Q => DIN(10),
      R => Q(0)
    );
\gstage1.q_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(11),
      Q => DIN(11),
      R => Q(0)
    );
\gstage1.q_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(12),
      Q => DIN(12),
      R => Q(0)
    );
\gstage1.q_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => DIN(1),
      R => Q(0)
    );
\gstage1.q_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => DIN(2),
      R => Q(0)
    );
\gstage1.q_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => DIN(3),
      R => Q(0)
    );
\gstage1.q_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(4),
      Q => DIN(4),
      R => Q(0)
    );
\gstage1.q_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(5),
      Q => DIN(5),
      R => Q(0)
    );
\gstage1.q_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(6),
      Q => DIN(6),
      R => Q(0)
    );
\gstage1.q_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(7),
      Q => DIN(7),
      R => Q(0)
    );
\gstage1.q_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(8),
      Q => DIN(8),
      R => Q(0)
    );
\gstage1.q_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(9),
      Q => DIN(9),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axic_register_slice is
  port (
    Q_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    ADDRC : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_arb_rs_in : out STD_LOGIC;
    DIA : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC;
    Q_reg_1 : out STD_LOGIC;
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    mux4_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC;
    mem_init_done_reg : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \ch_arb_cntr_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    DOA : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_init_done_reg_0 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ch_mask_mm2s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reset_addr : in STD_LOGIC;
    counts_matched : in STD_LOGIC;
    next_channel14_out : in STD_LOGIC;
    reg_slice_payload_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \vfifo_mm2s_channel_full_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_2_in : in STD_LOGIC;
    Q_reg_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_axic_register_slice : entity is "axic_register_slice";
end design_1_axi_vfifo_ctrl_0_0_axic_register_slice;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axic_register_slice is
  signal \/FSM_onehot_gfwd_rev.state[0]_i_1_n_0\ : STD_LOGIC;
  signal \/FSM_onehot_gfwd_rev.state[1]_i_1_n_0\ : STD_LOGIC;
  signal \/FSM_onehot_gfwd_rev.state[2]_i_1_n_0\ : STD_LOGIC;
  signal \^addrc\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gfwd_rev.state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gfwd_rev.state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gfwd_rev.state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\ : signal is "yes";
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Q_i_3_n_0 : STD_LOGIC;
  signal areset_d1_0 : STD_LOGIC;
  signal \gfwd_rev.s_ready_i_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.state[0]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.state[1]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.state_reg_n_0_[1]\ : STD_LOGIC;
  signal \gfwd_rev.storage_data1[0]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.storage_data1[1]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.storage_data2[0]_i_1_n_0\ : STD_LOGIC;
  signal \gfwd_rev.storage_data2[1]_i_1_n_0\ : STD_LOGIC;
  signal load_s1 : STD_LOGIC;
  signal load_s1_from_s2 : STD_LOGIC;
  attribute RTL_KEEP of load_s1_from_s2 : signal is "yes";
  signal ram_reg_0_1_0_3_i_8_n_0 : STD_LOGIC;
  signal reg_slice_payload_out : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^s_axis_tready_arb_rs_in\ : STD_LOGIC;
  signal storage_data2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gfwd_rev.state_reg[0]\ : label is "zero:0010,one:0100,two:1000,iSTATE:0001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gfwd_rev.state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gfwd_rev.state_reg[1]\ : label is "zero:0010,one:0100,two:1000,iSTATE:0001";
  attribute KEEP of \FSM_onehot_gfwd_rev.state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gfwd_rev.state_reg[2]\ : label is "zero:0010,one:0100,two:1000,iSTATE:0001";
  attribute KEEP of \FSM_onehot_gfwd_rev.state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gfwd_rev.state_reg[3]\ : label is "zero:0010,one:0100,two:1000,iSTATE:0001";
  attribute KEEP of \FSM_onehot_gfwd_rev.state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Q_i_2__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \Q_i_2__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gfwd_rev.state[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of ram_reg_0_1_0_3_i_8 : label is "soft_lutpair30";
begin
  ADDRC(0) <= \^addrc\(0);
  Q(0) <= \^q\(0);
  s_axis_tready_arb_rs_in <= \^s_axis_tready_arb_rs_in\;
\/FSM_onehot_gfwd_rev.state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888BBB8"
    )
        port map (
      I0 => Q_reg_2,
      I1 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \gpfs.prog_full_i_reg_1\,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      O => \/FSM_onehot_gfwd_rev.state[0]_i_1_n_0\
    );
\/FSM_onehot_gfwd_rev.state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA02"
    )
        port map (
      I0 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I1 => \gpfs.prog_full_i_reg_0\,
      I2 => \gpfs.prog_full_i_reg_1\,
      I3 => Q_reg_2,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      O => \/FSM_onehot_gfwd_rev.state[1]_i_1_n_0\
    );
\/FSM_onehot_gfwd_rev.state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444447"
    )
        port map (
      I0 => Q_reg_2,
      I1 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \gpfs.prog_full_i_reg_1\,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      O => \/FSM_onehot_gfwd_rev.state[2]_i_1_n_0\
    );
\FSM_onehot_gfwd_rev.state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AFAD8F88"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg\,
      I1 => load_s1_from_s2,
      I2 => Q_reg_2,
      I3 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I5 => areset_d1_0,
      O => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\
    );
\FSM_onehot_gfwd_rev.state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg_0\,
      I1 => \gpfs.prog_full_i_reg_1\,
      I2 => Q_reg_2,
      I3 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      O => \FSM_onehot_gfwd_rev.state[3]_i_2_n_0\
    );
\FSM_onehot_gfwd_rev.state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \/FSM_onehot_gfwd_rev.state[0]_i_1_n_0\,
      Q => \FSM_onehot_gfwd_rev.state_reg_n_0_[0]\,
      R => \wr_rst_reg_reg[1]\(0)
    );
\FSM_onehot_gfwd_rev.state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \/FSM_onehot_gfwd_rev.state[1]_i_1_n_0\,
      Q => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      S => \wr_rst_reg_reg[1]\(0)
    );
\FSM_onehot_gfwd_rev.state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \/FSM_onehot_gfwd_rev.state[2]_i_1_n_0\,
      Q => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      R => \wr_rst_reg_reg[1]\(0)
    );
\FSM_onehot_gfwd_rev.state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \FSM_onehot_gfwd_rev.state[3]_i_2_n_0\,
      Q => load_s1_from_s2,
      R => \wr_rst_reg_reg[1]\(0)
    );
Q_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE000E"
    )
        port map (
      I0 => mem_init_done_reg_0,
      I1 => \gfwd_mode.storage_data1_reg[36]\(0),
      I2 => Q_i_3_n_0,
      I3 => \^addrc\(0),
      I4 => ch_mask_mm2s(0),
      I5 => \wr_rst_reg_reg[1]\(0),
      O => Q_reg_0
    );
\Q_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDD0D00"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[36]\(0),
      I1 => mem_init_done_reg_0,
      I2 => Q_i_3_n_0,
      I3 => \^addrc\(0),
      I4 => ch_mask_mm2s(1),
      I5 => \wr_rst_reg_reg[1]\(0),
      O => Q_reg_1
    );
\Q_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \^addrc\(0),
      I1 => counts_matched,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \^q\(0),
      I4 => \gpfs.prog_full_i_reg_1\,
      O => mux4_out(1)
    );
\Q_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^addrc\(0),
      I1 => counts_matched,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \^q\(0),
      I4 => \gpfs.prog_full_i_reg_1\,
      O => mux4_out(0)
    );
Q_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => reg_slice_payload_out(1),
      I1 => \gpfs.prog_full_i_reg_1\,
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \^q\(0),
      O => Q_i_3_n_0
    );
\ch_arb_cntr_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A0020"
    )
        port map (
      I0 => curr_state,
      I1 => \ch_arb_cntr_reg_reg[1]\(0),
      I2 => \^s_axis_tready_arb_rs_in\,
      I3 => Q_reg_2,
      I4 => \ch_arb_cntr_reg_reg[1]\(1),
      O => D(0)
    );
\gfwd_mode.storage_data1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^addrc\(0),
      I1 => argen_to_mctf_tvalid,
      I2 => areset_d1,
      I3 => sdp_rd_addr_in_i,
      O => \gfwd_mode.storage_data1_reg[0]\
    );
\gfwd_rev.areset_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \wr_rst_reg_reg[1]\(0),
      Q => areset_d1_0,
      R => '0'
    );
\gfwd_rev.s_ready_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFCFFFFF8888"
    )
        port map (
      I0 => load_s1_from_s2,
      I1 => \gpfs.prog_full_i_reg\,
      I2 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I3 => Q_reg_2,
      I4 => areset_d1_0,
      I5 => \^s_axis_tready_arb_rs_in\,
      O => \gfwd_rev.s_ready_i_i_1_n_0\
    );
\gfwd_rev.s_ready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.s_ready_i_i_1_n_0\,
      Q => \^s_axis_tready_arb_rs_in\,
      R => \wr_rst_reg_reg[1]\(0)
    );
\gfwd_rev.state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5551111D"
    )
        port map (
      I0 => Q_reg_2,
      I1 => \^q\(0),
      I2 => \gpfs.prog_full_i_reg_0\,
      I3 => \gpfs.prog_full_i_reg_1\,
      I4 => \gfwd_rev.state_reg_n_0_[1]\,
      O => \gfwd_rev.state[0]_i_1_n_0\
    );
\gfwd_rev.state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"838383CF"
    )
        port map (
      I0 => \gfwd_rev.state_reg_n_0_[1]\,
      I1 => \^q\(0),
      I2 => Q_reg_2,
      I3 => \gpfs.prog_full_i_reg_0\,
      I4 => \gpfs.prog_full_i_reg_1\,
      O => \gfwd_rev.state[1]_i_1_n_0\
    );
\gfwd_rev.state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \gfwd_rev.state[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
\gfwd_rev.state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \FSM_onehot_gfwd_rev.state[3]_i_1_n_0\,
      D => \gfwd_rev.state[1]_i_1_n_0\,
      Q => \gfwd_rev.state_reg_n_0_[1]\,
      S => \wr_rst_reg_reg[1]\(0)
    );
\gfwd_rev.storage_data1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => storage_data2(0),
      I1 => load_s1_from_s2,
      I2 => reg_slice_payload_in(0),
      I3 => load_s1,
      I4 => \^addrc\(0),
      O => \gfwd_rev.storage_data1[0]_i_1_n_0\
    );
\gfwd_rev.storage_data1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => storage_data2(1),
      I1 => load_s1_from_s2,
      I2 => next_channel14_out,
      I3 => load_s1,
      I4 => reg_slice_payload_out(1),
      O => \gfwd_rev.storage_data1[1]_i_1_n_0\
    );
\gfwd_rev.storage_data1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CFFFF000C000E"
    )
        port map (
      I0 => \FSM_onehot_gfwd_rev.state_reg_n_0_[2]\,
      I1 => load_s1_from_s2,
      I2 => \gpfs.prog_full_i_reg_1\,
      I3 => \gpfs.prog_full_i_reg_0\,
      I4 => Q_reg_2,
      I5 => \FSM_onehot_gfwd_rev.state_reg_n_0_[1]\,
      O => load_s1
    );
\gfwd_rev.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data1[0]_i_1_n_0\,
      Q => \^addrc\(0),
      R => '0'
    );
\gfwd_rev.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data1[1]_i_1_n_0\,
      Q => reg_slice_payload_out(1),
      R => '0'
    );
\gfwd_rev.storage_data2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF001000000010"
    )
        port map (
      I0 => Q_reg_4,
      I1 => \vfifo_mm2s_channel_full_reg_reg[1]\(0),
      I2 => p_2_in,
      I3 => ch_mask_mm2s(1),
      I4 => Q_reg_5,
      I5 => storage_data2(0),
      O => \gfwd_rev.storage_data2[0]_i_1_n_0\
    );
\gfwd_rev.storage_data2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => next_channel14_out,
      I1 => \^s_axis_tready_arb_rs_in\,
      I2 => Q_reg_2,
      I3 => storage_data2(1),
      O => \gfwd_rev.storage_data2[1]_i_1_n_0\
    );
\gfwd_rev.storage_data2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data2[0]_i_1_n_0\,
      Q => storage_data2(0),
      R => '0'
    );
\gfwd_rev.storage_data2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data2[1]_i_1_n_0\,
      Q => storage_data2(1),
      R => '0'
    );
\ram_reg_0_1_0_3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \gpfs.prog_full_i_reg_1\,
      I1 => \gpfs.prog_full_i_reg_0\,
      I2 => \^q\(0),
      I3 => mem_init_done_reg,
      O => Q_reg
    );
ram_reg_0_1_0_3_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808AAAA02A20000"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => Q_reg_3,
      I2 => \^addrc\(0),
      I3 => Q_reg_4,
      I4 => ram_reg_0_1_0_3_i_8_n_0,
      I5 => DOA(0),
      O => DIA(0)
    );
ram_reg_0_1_0_3_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^addrc\(0),
      I1 => mem_init_done_reg,
      I2 => reset_addr,
      O => ADDRD(0)
    );
ram_reg_0_1_0_3_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gpfs.prog_full_i_reg_0\,
      I2 => \gpfs.prog_full_i_reg_1\,
      O => ram_reg_0_1_0_3_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\ is
  port (
    p_0_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    \tstart_reg_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \tstart_reg_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \arb_granularity_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \end_of_txn_reg[1]\ : out STD_LOGIC;
    \end_of_txn_reg[0]\ : out STD_LOGIC;
    \tid_r_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tready_i : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC;
    tstart_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tvalid : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tid_r : in STD_LOGIC;
    \arb_granularity_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    payload_s2mm_awg1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \arb_granularity_reg[0]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    end_of_txn1 : in STD_LOGIC;
    \s_axis_tid[0]\ : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \gfwd_mode.m_valid_i_i_1_n_0\ : STD_LOGIC;
  signal \^p_0_out\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \arb_granularity[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \end_of_txn[0]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[32]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[9]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[9]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \tid_r[0]_i_1\ : label is "soft_lutpair36";
begin
  Q(39 downto 0) <= \^q\(39 downto 0);
  p_0_out <= \^p_0_out\;
\arb_granularity[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \wr_rst_reg_reg[15]\(0),
      I1 => s_axis_tready_i,
      I2 => \^p_0_out\,
      O => SR(0)
    );
\arb_granularity[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => s_axis_tready_i,
      I2 => \arb_granularity_reg[6]\(0),
      O => \arb_granularity_reg[0]\(0)
    );
\end_of_txn[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000CEE"
    )
        port map (
      I0 => payload_s2mm_awg1(0),
      I1 => end_of_txn1,
      I2 => \^p_0_out\,
      I3 => s_axis_tready_i,
      I4 => \wr_rst_reg_reg[15]\(0),
      O => \end_of_txn_reg[0]\
    );
\end_of_txn[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFA0BFBFA0A0A0A0"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => payload_s2mm_awg1(0),
      I2 => s_axis_tready_i,
      I3 => \arb_granularity_reg[0]_0\,
      I4 => \arb_granularity_reg[6]\(0),
      I5 => p_0_in,
      O => \end_of_txn_reg[1]\
    );
\gfwd_mode.m_valid_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => s_axis_tready_i,
      I2 => s_axis_tvalid,
      I3 => \gfwd_mode.areset_d1_reg\,
      O => \gfwd_mode.m_valid_i_i_1_n_0\
    );
\gfwd_mode.m_valid_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => s_axis_tready_i,
      I1 => \^p_0_out\,
      I2 => payload_s2mm_awg1(0),
      I3 => \gfwd_mode.areset_d1_reg\,
      O => \gfwd_mode.m_valid_i_reg_1\
    );
\gfwd_mode.m_valid_i_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^p_0_out\,
      I1 => s_axis_tready_i,
      I2 => \gfwd_mode.areset_d1_reg\,
      O => \gfwd_mode.m_valid_i_reg_0\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_i_1_n_0\,
      Q => \^p_0_out\,
      R => '0'
    );
\gfwd_mode.storage_data1[32]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s_axis_tready_i,
      I1 => \^p_0_out\,
      I2 => \gfwd_mode.areset_d1_reg\,
      O => E(0)
    );
\gfwd_mode.storage_data1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^p_0_out\,
      I2 => s_axis_tready_i,
      I3 => \gfwd_mode.areset_d1_reg\,
      O => p_0_out_0
    );
\gfwd_mode.storage_data1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tstart_reg(1),
      I1 => \^q\(0),
      I2 => tstart_reg(0),
      O => D(0)
    );
\gfwd_mode.storage_data1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EA"
    )
        port map (
      I0 => payload_s2mm_awg1(0),
      I1 => \^p_0_out\,
      I2 => s_axis_tready_i,
      I3 => \gfwd_mode.areset_d1_reg\,
      O => \gfwd_mode.storage_data1_reg[9]_0\(0)
    );
\gfwd_mode.storage_data1[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tid_r,
      I1 => \^q\(0),
      O => D(1)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(10),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(11),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(12),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(13),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(14),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(15),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(16),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(17),
      Q => \^q\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(18),
      Q => \^q\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(19),
      Q => \^q\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(1),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(20),
      Q => \^q\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(21),
      Q => \^q\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(22),
      Q => \^q\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(23),
      Q => \^q\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(24),
      Q => \^q\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(25),
      Q => \^q\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(26),
      Q => \^q\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(27),
      Q => \^q\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(28),
      Q => \^q\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(29),
      Q => \^q\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(2),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(30),
      Q => \^q\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(31),
      Q => \^q\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(32),
      Q => \^q\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(33),
      Q => \^q\(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(34),
      Q => \^q\(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(35),
      Q => \^q\(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(36),
      Q => \^q\(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(37),
      Q => \^q\(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(38),
      Q => \^q\(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(39),
      Q => \^q\(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(3),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(4),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(5),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(6),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(7),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(8),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_0_out_0,
      D => \s_axis_tid[0]\(9),
      Q => \^q\(9),
      R => '0'
    );
\tid_r[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^p_0_out\,
      I2 => s_axis_tready_i,
      I3 => tid_r,
      O => \tid_r_reg[0]\
    );
\tstart_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \^q\(33),
      I1 => s_axis_tready_i,
      I2 => \^p_0_out\,
      I3 => \^q\(0),
      I4 => tstart_reg(0),
      O => \tstart_reg_reg[0]\
    );
\tstart_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \^q\(33),
      I1 => s_axis_tready_i,
      I2 => \^p_0_out\,
      I3 => \^q\(0),
      I4 => tstart_reg(1),
      O => \tstart_reg_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\ is
  port (
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : in STD_LOGIC;
    s_axis_tready_i : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    \end_of_txn_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\ is
  signal \^gfwd_mode.m_valid_i_reg_0\ : STD_LOGIC;
  signal valid_s2mm_awg2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[9]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of s_axis_tready_INST_0 : label is "soft_lutpair39";
begin
  \gfwd_mode.m_valid_i_reg_0\ <= \^gfwd_mode.m_valid_i_reg_0\;
\gfwd_mode.areset_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q(0),
      Q => \^gfwd_mode.m_valid_i_reg_0\,
      R => '0'
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s_axis_tready_i_reg\,
      Q => valid_s2mm_awg2,
      R => '0'
    );
\gfwd_mode.storage_data1[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => valid_s2mm_awg2,
      I1 => \^gfwd_mode.m_valid_i_reg_0\,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(0),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(1),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(2),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(3),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(4),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(5),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(6),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(7),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(8),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \end_of_txn_reg[0]\(0),
      D => D(9),
      Q => \gfwd_mode.storage_data1_reg[9]_0\(9),
      R => '0'
    );
s_axis_tready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^gfwd_mode.m_valid_i_reg_0\,
      I1 => s_axis_tready_i,
      I2 => p_0_out,
      O => s_axis_tready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\ is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axi_awvalid_i : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    addr_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    areset_d1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \aw_addr_r_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\ is
  signal \^addra\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^m_axi_awvalid_i\ : STD_LOGIC;
begin
  ADDRA(0) <= \^addra\(0);
  E(0) <= \^e\(0);
  m_axi_awvalid_i <= \^m_axi_awvalid_i\;
\gcc0.gc0.count_d1[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_awvalid_i\,
      I1 => \out\,
      O => \gcc0.gc0.count_d1_reg[3]\(0)
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^e\(0),
      Q => \^m_axi_awvalid_i\,
      R => '0'
    );
\gfwd_mode.storage_data1[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_ready_reg(0),
      I1 => areset_d1,
      O => \^e\(0)
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(5),
      Q => DI(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(6),
      Q => DI(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(7),
      Q => DI(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(0),
      Q => DI(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(1),
      Q => DI(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(2),
      Q => DI(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(3),
      Q => DI(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(4),
      Q => DI(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(5),
      Q => DI(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(6),
      Q => DI(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(7),
      Q => DI(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(8),
      Q => DI(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(9),
      Q => DI(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(10),
      Q => DI(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(11),
      Q => DI(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(12),
      Q => DI(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(13),
      Q => DI(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(14),
      Q => DI(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(15),
      Q => DI(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(16),
      Q => DI(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(17),
      Q => DI(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(18),
      Q => DI(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(19),
      Q => DI(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(20),
      Q => DI(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(21),
      Q => DI(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(22),
      Q => DI(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(23),
      Q => DI(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(24),
      Q => DI(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(25),
      Q => DI(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(26),
      Q => DI(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => '1',
      Q => m_axi_awsize(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(27),
      Q => DI(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(28),
      Q => DI(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(29),
      Q => DI(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(30),
      Q => DI(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => \aw_addr_r_reg[31]\(31),
      Q => DI(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => D(0),
      Q => \^addra\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(0),
      Q => DI(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(1),
      Q => DI(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(2),
      Q => DI(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(3),
      Q => DI(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \^e\(0),
      D => Q(4),
      Q => DI(4),
      R => '0'
    );
\greg_out.QSPO[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^addra\(0),
      O => \greg_out.QSPO_reg[15]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\ is
  port (
    m_axi_wvalid_i : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]_0\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[33]_1\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    mcdf_to_awgen_tvalid : in STD_LOGIC;
    addr_ready : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    \packet_cnt_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[32]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gfwd_mode.m_valid_i_i_4_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[33]_i_1__0_n_0\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[33]_0\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[33]_1\ : STD_LOGIC;
  signal \^m_axi_wvalid_i\ : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  \gfwd_mode.storage_data1_reg[33]_0\ <= \^gfwd_mode.storage_data1_reg[33]_0\;
  \gfwd_mode.storage_data1_reg[33]_1\ <= \^gfwd_mode.storage_data1_reg[33]_1\;
  m_axi_wvalid_i <= \^m_axi_wvalid_i\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axi_wvalid_i\,
      I1 => ram_full_fb_i_reg,
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0)
    );
\gfwd_mode.m_valid_i_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A8AA"
    )
        port map (
      I0 => addr_ready,
      I1 => \gfwd_mode.m_valid_i_reg_0\,
      I2 => \^gfwd_mode.storage_data1_reg[33]_0\,
      I3 => \^gfwd_mode.storage_data1_reg[33]_1\,
      I4 => \gfwd_mode.m_valid_i_i_4_n_0\,
      O => \^d\(0)
    );
\gfwd_mode.m_valid_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      O => \^gfwd_mode.storage_data1_reg[33]_1\
    );
\gfwd_mode.m_valid_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      O => \gfwd_mode.m_valid_i_i_4_n_0\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      Q => \^m_axi_wvalid_i\,
      R => '0'
    );
\gfwd_mode.storage_data1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \^d\(0),
      I2 => addr_ready,
      I3 => areset_d1,
      O => \gfwd_mode.storage_data1[33]_i_1__0_n_0\
    );
\gfwd_mode.storage_data1[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \packet_cnt_reg[2]\(2),
      I1 => \packet_cnt_reg[2]\(1),
      I2 => \packet_cnt_reg[2]\(0),
      O => \^gfwd_mode.storage_data1_reg[33]_0\
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(9),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(10),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(11),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(12),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(13),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(14),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(15),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(16),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(17),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(18),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(19),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(20),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(21),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(22),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(23),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(24),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(25),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(26),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(27),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(28),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(1),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(29),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(30),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(31),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \^d\(0),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(2),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(3),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(4),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(5),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(6),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(7),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.storage_data1[33]_i_1__0_n_0\,
      D => \gfwd_mode.storage_data1_reg[32]_0\(8),
      Q => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\ is
  port (
    m_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rready : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\ is
  signal \gfwd_mode.m_valid_i_i_1__7_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_wr_in_i\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[31]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of m_axi_rready_INST_0 : label is "soft_lutpair49";
begin
  m_axis_tvalid_wr_in_i <= \^m_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF88A8"
    )
        port map (
      I0 => \^m_axis_tvalid_wr_in_i\,
      I1 => \out\,
      I2 => \gfwd_mode.m_valid_i_reg_0\,
      I3 => m_axis_tready,
      I4 => m_axi_rvalid,
      I5 => areset_d1,
      O => \gfwd_mode.m_valid_i_i_1__7_n_0\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_i_1__7_n_0\,
      Q => \^m_axis_tvalid_wr_in_i\,
      R => '0'
    );
\gfwd_mode.storage_data1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02020002"
    )
        port map (
      I0 => \^m_axis_tvalid_wr_in_i\,
      I1 => \out\,
      I2 => areset_d1,
      I3 => \gfwd_mode.m_valid_i_reg_0\,
      I4 => m_axis_tready,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(0),
      Q => Q(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(10),
      Q => Q(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(11),
      Q => Q(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(12),
      Q => Q(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(13),
      Q => Q(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(14),
      Q => Q(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(15),
      Q => Q(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(16),
      Q => Q(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(17),
      Q => Q(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(18),
      Q => Q(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(19),
      Q => Q(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(1),
      Q => Q(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(20),
      Q => Q(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(21),
      Q => Q(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(22),
      Q => Q(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(23),
      Q => Q(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(24),
      Q => Q(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(25),
      Q => Q(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(26),
      Q => Q(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(27),
      Q => Q(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(28),
      Q => Q(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(29),
      Q => Q(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(2),
      Q => Q(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(30),
      Q => Q(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(31),
      Q => Q(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(3),
      Q => Q(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(4),
      Q => Q(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(5),
      Q => Q(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(6),
      Q => Q(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(7),
      Q => Q(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(8),
      Q => Q(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => empty_fwft_i_reg(0),
      D => m_axi_rdata(9),
      Q => Q(9),
      R => '0'
    );
m_axi_rready_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"005500DF"
    )
        port map (
      I0 => \^m_axis_tvalid_wr_in_i\,
      I1 => m_axis_tready,
      I2 => \gfwd_mode.m_valid_i_reg_0\,
      I3 => areset_d1,
      I4 => \out\,
      O => m_axi_rready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\ is
  port (
    m_axis_tvalid : out STD_LOGIC;
    we_mm2s_valid : out STD_LOGIC;
    Q_reg : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \gfwd_mode.storage_data1_reg[34]_0\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    mm2s_to_tdf_tvalid : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    next_state : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    curr_state_reg_0 : in STD_LOGIC;
    \goreg_bm.dout_i_reg[9]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[6]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[7]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[2]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    m_axis_tvalid_wr_in_i : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_bm.dout_i_reg[14]\ : in STD_LOGIC_VECTOR ( 38 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\ is
  signal \^q_reg\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \^curr_state_reg\ : STD_LOGIC;
  signal \gfwd_mode.m_valid_i_i_1__8_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[35]_i_3_n_0\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[34]_0\ : STD_LOGIC;
  signal \^gpregsm1.curr_fwft_state_reg[1]\ : STD_LOGIC;
  signal \^gpregsm1.curr_fwft_state_reg[1]_0\ : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal s_axis_payload_wr_out_i : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \tlen_cntr_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \tlen_cntr_reg[6]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gfwd_mode.m_valid_i_i_1__8\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[39]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[39]_i_5\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[6]_i_3\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[6]_i_4\ : label is "soft_lutpair52";
begin
  Q_reg(40 downto 0) <= \^q_reg\(40 downto 0);
  curr_state_reg <= \^curr_state_reg\;
  \gfwd_mode.storage_data1_reg[34]_0\ <= \^gfwd_mode.storage_data1_reg[34]_0\;
  \gpregsm1.curr_fwft_state_reg[1]\ <= \^gpregsm1.curr_fwft_state_reg[1]\;
  \gpregsm1.curr_fwft_state_reg[1]_0\ <= \^gpregsm1.curr_fwft_state_reg[1]_0\;
  m_axis_tvalid <= \^m_axis_tvalid\;
\curr_state_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44FA44FF44FF44"
    )
        port map (
      I0 => \^curr_state_reg\,
      I1 => \goreg_bm.dout_i_reg[9]\,
      I2 => Q(0),
      I3 => curr_state_reg_0,
      I4 => \tlen_cntr_reg_reg[5]\,
      I5 => Q(1),
      O => next_state
    );
\gfwd_mode.m_valid_i_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => m_axis_tready,
      I2 => areset_d1,
      O => \gfwd_mode.m_valid_i_reg_0\
    );
\gfwd_mode.m_valid_i_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000044F4"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^m_axis_tvalid\,
      I2 => m_axis_tvalid_wr_in_i,
      I3 => \out\,
      I4 => areset_d1,
      O => \gfwd_mode.m_valid_i_i_1__8_n_0\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_i_1__8_n_0\,
      Q => \^m_axis_tvalid\,
      R => '0'
    );
\gfwd_mode.storage_data1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \^q_reg\(36),
      I1 => m_axis_tready,
      I2 => \^m_axis_tvalid\,
      I3 => areset_d1,
      I4 => sdp_rd_addr_in_i,
      O => \gfwd_mode.storage_data1_reg[0]_0\
    );
\gfwd_mode.storage_data1[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101333300000000"
    )
        port map (
      I0 => \out\,
      I1 => areset_d1,
      I2 => \^m_axis_tvalid\,
      I3 => m_axis_tready,
      I4 => m_axis_tvalid_wr_in_i,
      I5 => m_axi_rvalid,
      O => \gfwd_mode.storage_data1_reg[31]_0\(0)
    );
\gfwd_mode.storage_data1[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[34]_0\,
      I1 => \goreg_bm.dout_i_reg[12]\(1),
      O => s_axis_payload_wr_out_i(34)
    );
\gfwd_mode.storage_data1[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFEAFFFF"
    )
        port map (
      I0 => \^curr_state_reg\,
      I1 => Q(0),
      I2 => curr_state_reg_0,
      I3 => \goreg_bm.dout_i_reg[9]\,
      I4 => \goreg_bm.dout_i_reg[12]\(0),
      I5 => \gfwd_mode.storage_data1[35]_i_3_n_0\,
      O => \^gfwd_mode.storage_data1_reg[34]_0\
    );
\gfwd_mode.storage_data1[35]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD00"
    )
        port map (
      I0 => Q(1),
      I1 => \tlen_cntr_reg[6]_i_4_n_0\,
      I2 => Q(6),
      I3 => curr_state_reg_0,
      O => \gfwd_mode.storage_data1[35]_i_3_n_0\
    );
\gfwd_mode.storage_data1[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF4FFFF"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^m_axis_tvalid\,
      I2 => areset_d1,
      I3 => \out\,
      I4 => m_axis_tvalid_wr_in_i,
      O => \^curr_state_reg\
    );
\gfwd_mode.storage_data1[39]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(0),
      I1 => curr_state_reg_0,
      I2 => Q(2),
      I3 => Q(1),
      O => \^gpregsm1.curr_fwft_state_reg[1]_0\
    );
\gfwd_mode.storage_data1[39]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(4),
      I3 => Q(3),
      O => \^gpregsm1.curr_fwft_state_reg[1]\
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(0),
      Q => \^q_reg\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(10),
      Q => \^q_reg\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(11),
      Q => \^q_reg\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(12),
      Q => \^q_reg\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(13),
      Q => \^q_reg\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(14),
      Q => \^q_reg\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(15),
      Q => \^q_reg\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(16),
      Q => \^q_reg\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(17),
      Q => \^q_reg\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(18),
      Q => \^q_reg\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(19),
      Q => \^q_reg\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(1),
      Q => \^q_reg\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(20),
      Q => \^q_reg\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(21),
      Q => \^q_reg\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(22),
      Q => \^q_reg\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(23),
      Q => \^q_reg\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(24),
      Q => \^q_reg\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(25),
      Q => \^q_reg\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(26),
      Q => \^q_reg\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(27),
      Q => \^q_reg\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(28),
      Q => \^q_reg\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(29),
      Q => \^q_reg\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(2),
      Q => \^q_reg\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(30),
      Q => \^q_reg\(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(31),
      Q => \^q_reg\(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => '1',
      Q => \^q_reg\(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(32),
      Q => \^q_reg\(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => s_axis_payload_wr_out_i(34),
      Q => \^q_reg\(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(33),
      Q => \^q_reg\(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(34),
      Q => \^q_reg\(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(35),
      Q => \^q_reg\(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(36),
      Q => \^q_reg\(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(37),
      Q => \^q_reg\(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(3),
      Q => \^q_reg\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(38),
      Q => \^q_reg\(40),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(4),
      Q => \^q_reg\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(5),
      Q => \^q_reg\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(6),
      Q => \^q_reg\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(7),
      Q => \^q_reg\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(8),
      Q => \^q_reg\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \goreg_bm.dout_i_reg[14]\(9),
      Q => \^q_reg\(9),
      R => '0'
    );
\goreg_bm.dout_i[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F888"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[12]_0\,
      I1 => \goreg_bm.dout_i_reg[6]\,
      I2 => \^gpregsm1.curr_fwft_state_reg[1]\,
      I3 => \^gpregsm1.curr_fwft_state_reg[1]_0\,
      I4 => \^curr_state_reg\,
      O => mm2s_to_tdf_tvalid
    );
ram_reg_0_1_0_3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => \^m_axis_tvalid\,
      I1 => \^q_reg\(40),
      I2 => m_axis_tready,
      I3 => mem_init_done,
      O => we_mm2s_valid
    );
\tlen_cntr_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"909F"
    )
        port map (
      I0 => Q(0),
      I1 => \^curr_state_reg\,
      I2 => curr_state_reg_0,
      I3 => \goreg_bm.dout_i_reg[12]\(2),
      O => D(0)
    );
\tlen_cntr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8882DDD7DDD78882"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => Q(1),
      I2 => \^curr_state_reg\,
      I3 => Q(0),
      I4 => \goreg_bm.dout_i_reg[12]\(3),
      I5 => \goreg_bm.dout_i_reg[12]\(2),
      O => D(1)
    );
\tlen_cntr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"84B7B784B784B784"
    )
        port map (
      I0 => \tlen_cntr_reg[6]_i_3_n_0\,
      I1 => curr_state_reg_0,
      I2 => Q(2),
      I3 => \goreg_bm.dout_i_reg[12]\(4),
      I4 => \goreg_bm.dout_i_reg[12]\(3),
      I5 => \goreg_bm.dout_i_reg[12]\(2),
      O => D(2)
    );
\tlen_cntr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A0A0F5D78282D7"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => \tlen_cntr_reg[6]_i_3_n_0\,
      I2 => Q(3),
      I3 => \goreg_bm.dout_i_reg[12]\(5),
      I4 => \goreg_bm.dout_i_reg[7]\,
      I5 => Q(2),
      O => D(3)
    );
\tlen_cntr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A0A0F5D78282D7"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => \tlen_cntr_reg[6]_i_3_n_0\,
      I2 => Q(4),
      I3 => \goreg_bm.dout_i_reg[12]\(6),
      I4 => \goreg_bm.dout_i_reg[8]\,
      I5 => \tlen_cntr_reg_reg[2]\,
      O => D(4)
    );
\tlen_cntr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5A0A0F5D78282D7"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => \tlen_cntr_reg[6]_i_3_n_0\,
      I2 => Q(5),
      I3 => \goreg_bm.dout_i_reg[12]\(7),
      I4 => \goreg_bm.dout_i_reg[9]_0\,
      I5 => \tlen_cntr_reg_reg[3]\,
      O => D(5)
    );
\tlen_cntr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EDEDED21212121ED"
    )
        port map (
      I0 => \goreg_bm.dout_i_reg[10]\,
      I1 => curr_state_reg_0,
      I2 => \goreg_bm.dout_i_reg[12]\(8),
      I3 => \tlen_cntr_reg[6]_i_3_n_0\,
      I4 => \tlen_cntr_reg[6]_i_4_n_0\,
      I5 => Q(6),
      O => D(6)
    );
\tlen_cntr_reg[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(0),
      I1 => \^curr_state_reg\,
      I2 => Q(1),
      O => \tlen_cntr_reg[6]_i_3_n_0\
    );
\tlen_cntr_reg[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(5),
      O => \tlen_cntr_reg[6]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154\ is
  port (
    \gfwd_mode.storage_data1_reg[33]\ : out STD_LOGIC;
    \tdest_r_reg[0]\ : out STD_LOGIC;
    PAYLOAD_S2MM : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \tuser_r_reg[0]\ : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcdf_to_awgen_tvalid : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154\ is
  signal \^payload_s2mm\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal s2mm_to_awgen_payload : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal s2mm_to_awgen_tvalid : STD_LOGIC;
begin
  PAYLOAD_S2MM(5 downto 0) <= \^payload_s2mm\(5 downto 0);
\gfwd_mode.m_valid_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => s2mm_to_awgen_tvalid,
      I1 => s2mm_to_awgen_payload(9),
      I2 => \gfwd_mode.storage_data1_reg[65]\(0),
      I3 => s2mm_to_awgen_payload(8),
      O => \gfwd_mode.storage_data1_reg[33]\
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => s2mm_to_awgen_tvalid,
      R => '0'
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(0),
      Q => s2mm_to_awgen_payload(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(1),
      Q => \^payload_s2mm\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(2),
      Q => \^payload_s2mm\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(3),
      Q => \^payload_s2mm\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(4),
      Q => \^payload_s2mm\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(5),
      Q => s2mm_to_awgen_payload(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(6),
      Q => \^payload_s2mm\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(7),
      Q => \^payload_s2mm\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(8),
      Q => s2mm_to_awgen_payload(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \gfwd_mode.storage_data1_reg[9]_0\(9),
      Q => s2mm_to_awgen_payload(9),
      R => '0'
    );
\tdest_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => s2mm_to_awgen_payload(0),
      I1 => mcdf_to_awgen_tvalid,
      I2 => awgen_to_mctf_tvalid,
      I3 => \^payload_s2mm\(5),
      I4 => D(1),
      O => \tdest_r_reg[0]\
    );
\tuser_r[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBF8880"
    )
        port map (
      I0 => s2mm_to_awgen_payload(5),
      I1 => mcdf_to_awgen_tvalid,
      I2 => awgen_to_mctf_tvalid,
      I3 => \^payload_s2mm\(5),
      I4 => D(0),
      O => \tuser_r_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\ is
  port (
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D_0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    ram_init_done_i_reg_rep : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gno_bkp_on_tready.s_axis_tready_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[32]_0\ : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[66]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[12]_i_1\ : label is "soft_lutpair44";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => '0'
    );
\gfwd_mode.storage_data1[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(0),
      Q => \^d\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(10),
      Q => Q(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(11),
      Q => Q(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(12),
      Q => Q(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(13),
      Q => Q(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(14),
      Q => Q(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(15),
      Q => Q(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(16),
      Q => Q(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(17),
      Q => Q(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(18),
      Q => Q(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(19),
      Q => Q(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(1),
      Q => Q(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(20),
      Q => Q(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(21),
      Q => Q(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(22),
      Q => Q(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(23),
      Q => Q(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(24),
      Q => Q(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(25),
      Q => Q(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(26),
      Q => Q(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(27),
      Q => Q(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(28),
      Q => Q(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(29),
      Q => Q(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(2),
      Q => Q(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(30),
      Q => Q(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(31),
      Q => Q(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(32),
      Q => Q(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(3),
      Q => Q(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(4),
      Q => Q(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(5),
      Q => Q(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(6),
      Q => Q(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(7),
      Q => Q(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(8),
      Q => Q(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gno_bkp_on_tready.s_axis_tready_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(9),
      Q => Q(8),
      R => '0'
    );
\gin_reg.wr_pntr_pf_dly[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(0),
      O => D_0(0)
    );
\gin_reg.wr_pntr_pf_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(9),
      O => D_0(9)
    );
\gin_reg.wr_pntr_pf_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(10),
      O => D_0(10)
    );
\gin_reg.wr_pntr_pf_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_2\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(11),
      O => D_0(11)
    );
\gin_reg.wr_pntr_pf_dly[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(1),
      O => D_0(1)
    );
\gin_reg.wr_pntr_pf_dly[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(2),
      O => D_0(2)
    );
\gin_reg.wr_pntr_pf_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(3),
      O => D_0(3)
    );
\gin_reg.wr_pntr_pf_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(4),
      O => D_0(4)
    );
\gin_reg.wr_pntr_pf_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(5),
      O => D_0(5)
    );
\gin_reg.wr_pntr_pf_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(6),
      O => D_0(6)
    );
\gin_reg.wr_pntr_pf_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(7),
      O => D_0(7)
    );
\gin_reg.wr_pntr_pf_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(8),
      O => D_0(8)
    );
\greg_out.QSPO[24]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \^d\(1)
    );
\ram_reg_0_1_0_5_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i_reg_rep,
      O => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[32]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166\ is
begin
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(9),
      Q => Q(9),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(10),
      Q => Q(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(11),
      Q => Q(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(12),
      Q => Q(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(13),
      Q => Q(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(14),
      Q => Q(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(15),
      Q => Q(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(16),
      Q => Q(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(17),
      Q => Q(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(18),
      Q => Q(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(0),
      Q => Q(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(19),
      Q => Q(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(20),
      Q => Q(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(21),
      Q => Q(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(22),
      Q => Q(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(23),
      Q => Q(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(24),
      Q => Q(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(25),
      Q => Q(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(26),
      Q => Q(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(27),
      Q => Q(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(28),
      Q => Q(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(1),
      Q => Q(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(29),
      Q => Q(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(30),
      Q => Q(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(31),
      Q => Q(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(2),
      Q => Q(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(3),
      Q => Q(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(4),
      Q => Q(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(5),
      Q => Q(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(6),
      Q => Q(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(7),
      Q => Q(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \gfwd_mode.storage_data1_reg[32]_0\(8),
      Q => Q(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\ is
  port (
    addr_rollover_r_reg : out STD_LOGIC;
    \aw_len_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \packet_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg_0 : out STD_LOGIC_VECTOR ( 66 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    PAYLOAD_S2MM : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 65 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\ is
  signal \^addr_rollover_r_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aw_len_i[7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[32]_i_1\ : label is "soft_lutpair43";
begin
  addr_rollover_r_reg <= \^addr_rollover_r_reg\;
\aw_len_i[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^addr_rollover_r_reg\,
      I1 => awgen_to_mctf_tvalid,
      O => \aw_len_i_reg[7]\(0)
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => \^addr_rollover_r_reg\,
      R => '0'
    );
\gfwd_mode.storage_data1[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^addr_rollover_r_reg\,
      I1 => areset_d1,
      O => \gfwd_mode.storage_data1_reg[1]_0\(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => addr_rollover_r_reg_0(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => addr_rollover_r_reg_0(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => addr_rollover_r_reg_0(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => addr_rollover_r_reg_0(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => addr_rollover_r_reg_0(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => addr_rollover_r_reg_0(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => addr_rollover_r_reg_0(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => addr_rollover_r_reg_0(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(17),
      Q => addr_rollover_r_reg_0(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(18),
      Q => addr_rollover_r_reg_0(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(19),
      Q => addr_rollover_r_reg_0(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => addr_rollover_r_reg_0(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(20),
      Q => addr_rollover_r_reg_0(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(21),
      Q => addr_rollover_r_reg_0(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(22),
      Q => addr_rollover_r_reg_0(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(23),
      Q => addr_rollover_r_reg_0(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(24),
      Q => addr_rollover_r_reg_0(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(25),
      Q => addr_rollover_r_reg_0(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(26),
      Q => addr_rollover_r_reg_0(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(27),
      Q => addr_rollover_r_reg_0(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(28),
      Q => addr_rollover_r_reg_0(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(29),
      Q => addr_rollover_r_reg_0(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => addr_rollover_r_reg_0(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(30),
      Q => addr_rollover_r_reg_0(30),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(31),
      Q => addr_rollover_r_reg_0(31),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(32),
      Q => addr_rollover_r_reg_0(32),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(33),
      Q => addr_rollover_r_reg_0(33),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(34),
      Q => addr_rollover_r_reg_0(34),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(35),
      Q => addr_rollover_r_reg_0(35),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(36),
      Q => addr_rollover_r_reg_0(36),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(37),
      Q => addr_rollover_r_reg_0(37),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(38),
      Q => addr_rollover_r_reg_0(38),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(39),
      Q => addr_rollover_r_reg_0(39),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => addr_rollover_r_reg_0(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(40),
      Q => addr_rollover_r_reg_0(40),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(41),
      Q => addr_rollover_r_reg_0(41),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(42),
      Q => addr_rollover_r_reg_0(42),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(43),
      Q => addr_rollover_r_reg_0(43),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(44),
      Q => addr_rollover_r_reg_0(44),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(45),
      Q => addr_rollover_r_reg_0(45),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(46),
      Q => addr_rollover_r_reg_0(46),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(47),
      Q => addr_rollover_r_reg_0(47),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(48),
      Q => addr_rollover_r_reg_0(48),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(49),
      Q => addr_rollover_r_reg_0(49),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => addr_rollover_r_reg_0(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(50),
      Q => addr_rollover_r_reg_0(50),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(51),
      Q => addr_rollover_r_reg_0(51),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(52),
      Q => addr_rollover_r_reg_0(52),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(53),
      Q => addr_rollover_r_reg_0(53),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(54),
      Q => addr_rollover_r_reg_0(54),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(55),
      Q => addr_rollover_r_reg_0(55),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(56),
      Q => addr_rollover_r_reg_0(56),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(57),
      Q => addr_rollover_r_reg_0(57),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(58),
      Q => addr_rollover_r_reg_0(58),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(59),
      Q => addr_rollover_r_reg_0(59),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => addr_rollover_r_reg_0(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(60),
      Q => addr_rollover_r_reg_0(60),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(61),
      Q => addr_rollover_r_reg_0(61),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(62),
      Q => addr_rollover_r_reg_0(62),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(63),
      Q => addr_rollover_r_reg_0(63),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(64),
      Q => addr_rollover_r_reg_0(64),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(65),
      Q => addr_rollover_r_reg_0(65),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => CO(0),
      Q => addr_rollover_r_reg_0(66),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => addr_rollover_r_reg_0(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => addr_rollover_r_reg_0(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => addr_rollover_r_reg_0(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => addr_rollover_r_reg_0(9),
      R => '0'
    );
\packet_cnt[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_rollover_r_reg\,
      I1 => PAYLOAD_S2MM(0),
      O => \packet_cnt_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\ is
  port (
    storage_data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\ is
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
  signal \^storage_data1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
  storage_data1(0) <= \^storage_data1\(0);
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => argen_to_mctf_tvalid,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_rev.storage_data1_reg[0]\,
      Q => \^storage_data1\(0),
      R => '0'
    );
\greg_out.QSPO[15]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^storage_data1\(0),
      O => \greg_out.QSPO_reg[15]\
    );
\ram_reg_0_1_0_0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i,
      O => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    we_int : out STD_LOGIC;
    WR_DATA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gstage1.q_dly_reg[24]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[31]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gstage1.q_dly_reg[15]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[16]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[17]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[18]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[19]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[20]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[21]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[22]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[23]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[25]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[26]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[27]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    ram_init_done_i_reg_rep : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 24 downto 0 );
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gstage1.q_dly[28]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \gstage1.q_dly[2]_i_1\ : label is "soft_lutpair42";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg_0\,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => '0'
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[36]\,
      Q => \^d\(0),
      R => '0'
    );
\greg_out.QSPO[24]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^d\(0),
      O => \^d\(1)
    );
\gstage1.q_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(3),
      O => \gstage1.q_dly_reg[31]\(3)
    );
\gstage1.q_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_2\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(4),
      O => \gstage1.q_dly_reg[31]\(4)
    );
\gstage1.q_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_2\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(5),
      O => \gstage1.q_dly_reg[31]\(5)
    );
\gstage1.q_dly[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_2\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(6),
      O => \gstage1.q_dly_reg[31]\(6)
    );
\gstage1.q_dly[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_2\(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(7),
      O => \gstage1.q_dly_reg[31]\(7)
    );
\gstage1.q_dly[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(8),
      O => \gstage1.q_dly_reg[15]\
    );
\gstage1.q_dly[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(9),
      O => \gstage1.q_dly_reg[16]\
    );
\gstage1.q_dly[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(10),
      O => \gstage1.q_dly_reg[17]\
    );
\gstage1.q_dly[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(11),
      O => \gstage1.q_dly_reg[18]\
    );
\gstage1.q_dly[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_4\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(12),
      O => \gstage1.q_dly_reg[19]\
    );
\gstage1.q_dly[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_4\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(13),
      O => \gstage1.q_dly_reg[20]\
    );
\gstage1.q_dly[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_4\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(14),
      O => \gstage1.q_dly_reg[21]\
    );
\gstage1.q_dly[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_4\(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(15),
      O => \gstage1.q_dly_reg[22]\
    );
\gstage1.q_dly[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(16),
      O => \gstage1.q_dly_reg[23]\
    );
\gstage1.q_dly[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => O(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => rom_rd_addr_int,
      I4 => sdpo_int(17),
      O => \gstage1.q_dly_reg[24]\
    );
\gstage1.q_dly[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(18),
      O => \gstage1.q_dly_reg[25]\
    );
\gstage1.q_dly[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(19),
      O => \gstage1.q_dly_reg[26]\
    );
\gstage1.q_dly[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_5\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(20),
      O => \gstage1.q_dly_reg[27]\
    );
\gstage1.q_dly[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_5\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(21),
      O => \gstage1.q_dly_reg[31]\(8)
    );
\gstage1.q_dly[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_5\(2),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(22),
      O => \gstage1.q_dly_reg[31]\(9)
    );
\gstage1.q_dly[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => CO(0),
      I2 => sdpo_int(0),
      O => \gstage1.q_dly_reg[31]\(0)
    );
\gstage1.q_dly[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_5\(3),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(23),
      O => \gstage1.q_dly_reg[31]\(10)
    );
\gstage1.q_dly[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(24),
      O => \gstage1.q_dly_reg[31]\(11)
    );
\gstage1.q_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(1),
      O => \gstage1.q_dly_reg[31]\(1)
    );
\gstage1.q_dly[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(2),
      O => \gstage1.q_dly_reg[31]\(2)
    );
ram_reg_0_1_0_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i_reg_rep,
      O => we_int
    );
\ram_reg_0_1_24_29_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF80B08FFFF0000"
    )
        port map (
      I0 => O(1),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(17),
      I4 => rom_rd_addr_int,
      I5 => ram_init_done_i_reg_rep,
      O => WR_DATA(0)
    );
\ram_reg_0_1_30_31_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBF8FFFF"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I1 => \^s_axis_tvalid_wr_in_i\,
      I2 => CO(0),
      I3 => sdpo_int(24),
      I4 => ram_init_done_i_reg_rep,
      O => WR_DATA(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85\ is
  port (
    storage_data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    argen_to_mcpf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85\ is
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
  signal \^storage_data1\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
  storage_data1(0) <= \^storage_data1\(0);
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => argen_to_mcpf_tvalid,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[16]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \goreg_dm.dout_i_reg[0]\,
      Q => \^storage_data1\(0),
      R => '0'
    );
\greg_out.QSPO[15]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^storage_data1\(0),
      O => \greg_out.QSPO_reg[15]\
    );
\ram_reg_0_1_0_0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i,
      O => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\ is
  port (
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    areset_d1 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    aclk : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\ is
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
begin
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => awgen_to_mctf_tvalid,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(6),
      Q => Q(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(0),
      Q => Q(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(1),
      Q => Q(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(2),
      Q => Q(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(3),
      Q => Q(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(4),
      Q => Q(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => addr_rollover_r_reg(5),
      Q => Q(5),
      R => '0'
    );
\ram_reg_0_1_0_0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i,
      O => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    ENA_I_10 : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 30 downto 0 );
    ENA_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\ is
  signal ADDRA_1 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal bram_wr_en : STD_LOGIC;
begin
  Q(29 downto 0) <= \^q\(29 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(26),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0\,
      I2 => ENA_dly_D,
      O => ENA_I_4
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_5
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      I2 => bram_wr_en,
      I3 => ADDRA_1(4),
      I4 => ENA_dly_D,
      O => ENA_I_6
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      I2 => bram_wr_en,
      I3 => ADDRA_1(4),
      I4 => \^q\(27),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ADDRA_1(4),
      I1 => bram_wr_en,
      I2 => ENA_dly_D,
      O => ENA_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_0
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_2
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_3
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_7
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_8
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_9
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \^q\(27),
      I1 => ADDRA_1(4),
      I2 => bram_wr_en,
      I3 => \^q\(29),
      I4 => \^q\(28),
      I5 => ENA_dly_D,
      O => ENA_I_10
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => bram_wr_en,
      R => areset_d1
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(10),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(11),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(12),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(13),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(14),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(15),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(16),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(17),
      Q => \^q\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(18),
      Q => \^q\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(19),
      Q => \^q\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(20),
      Q => \^q\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(21),
      Q => \^q\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(22),
      Q => \^q\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(23),
      Q => \^q\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(24),
      Q => \^q\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(25),
      Q => \^q\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(26),
      Q => \^q\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(27),
      Q => \^q\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(28),
      Q => \^q\(28),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(29),
      Q => \^q\(29),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(2),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(30),
      Q => ADDRA_1(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(3),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(4),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(5),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(6),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(7),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(8),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\ is
  port (
    \gnstage1.q_dly_reg[0][0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENB_I : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    ENB_I_20 : out STD_LOGIC;
    ENB_I_21 : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^gnstage1.q_dly_reg[0][0]\ : STD_LOGIC;
begin
  Q(16 downto 0) <= \^q\(16 downto 0);
  \gnstage1.q_dly_reg[0][0]\ <= \^gnstage1.q_dly_reg[0][0]\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(12),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0\,
      I2 => ENB_dly_D,
      O => ENB_I_15
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_16
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(16),
      I4 => ENB_dly_D,
      O => ENB_I_17
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(16),
      I4 => \^q\(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^gnstage1.q_dly_reg[0][0]\,
      I2 => ENB_dly_D,
      O => ENB_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_11
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_12
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_13
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_14
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_18
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_19
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_20
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_21
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => \^gnstage1.q_dly_reg[0][0]\,
      R => areset_d1
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(9),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(10),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(11),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(12),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(13),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(14),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(15),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(0),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(1),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(2),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(3),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(4),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(5),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(6),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(7),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(8),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84\ is
  port (
    \gnstage1.q_dly_reg[0][0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENB_I : out STD_LOGIC;
    ENB_I_10 : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 15 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^gnstage1.q_dly_reg[0][0]\ : STD_LOGIC;
begin
  Q(16 downto 0) <= \^q\(16 downto 0);
  \gnstage1.q_dly_reg[0][0]\ <= \^gnstage1.q_dly_reg[0][0]\;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(12),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0\,
      I2 => ENB_dly_D,
      O => ENB_I_14
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_15
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^q\(15),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(16),
      I4 => \^q\(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4__0_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_11
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_12
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_13
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_16
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_17
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_18
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_19
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^gnstage1.q_dly_reg[0][0]\,
      I2 => ENB_dly_D,
      O => ENB_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(16),
      I2 => \^gnstage1.q_dly_reg[0][0]\,
      I3 => \^q\(15),
      I4 => \^q\(14),
      I5 => ENB_dly_D,
      O => ENB_I_10
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => \^gnstage1.q_dly_reg[0][0]\,
      R => areset_d1
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(9),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(10),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(11),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(12),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(13),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(14),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(15),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(0),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(1),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(2),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(3),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(4),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(5),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(6),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(7),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => sdpo_int(8),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\ is
  port (
    s_axis_tvalid_wr_in_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_int : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 13 downto 0 );
    areset_d1 : in STD_LOGIC;
    awgen_to_mcpf_tvalid : in STD_LOGIC;
    aclk : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.areset_d1_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstart_reg : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^s_axis_tvalid_wr_in_i\ : STD_LOGIC;
begin
  Q(13 downto 0) <= \^q\(13 downto 0);
  s_axis_tvalid_wr_in_i <= \^s_axis_tvalid_wr_in_i\;
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => awgen_to_mcpf_tvalid,
      Q => \^s_axis_tvalid_wr_in_i\,
      R => areset_d1
    );
\gfwd_mode.storage_data1[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => areset_d1,
      O => E(0)
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(10),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(11),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(12),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(13),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(1),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(2),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(3),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(4),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(5),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(6),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(7),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(8),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.areset_d1_reg\(0),
      D => tstart_reg(9),
      Q => \^q\(9),
      R => '0'
    );
\greg_out.QSPO[15]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \greg_out.QSPO_reg[15]\
    );
\ram_reg_0_1_0_0_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tvalid_wr_in_i\,
      I1 => ram_init_done_i,
      O => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 27 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_PAYLOAD_DATA : in STD_LOGIC_VECTOR ( 28 downto 0 );
    ENA_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\ : entity is "axic_register_slice";
end \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\ is
  signal ADDRA : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal bram_wr_en : STD_LOGIC;
begin
  Q(27 downto 0) <= \^q\(27 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^q\(24),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0\,
      I2 => ENA_dly_D,
      O => ENA_I_4
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000040"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_5
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \^q\(26),
      I1 => \^q\(27),
      I2 => bram_wr_en,
      I3 => ADDRA(4),
      I4 => \^q\(25),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_3__0_n_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_1
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000020"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_2
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000010"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_3
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20000000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_6
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_7
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00002000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_8
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_9
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => ADDRA(4),
      I1 => bram_wr_en,
      I2 => ENA_dly_D,
      O => ENA_I
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00200000"
    )
        port map (
      I0 => \^q\(25),
      I1 => ADDRA(4),
      I2 => bram_wr_en,
      I3 => \^q\(27),
      I4 => \^q\(26),
      I5 => ENA_dly_D,
      O => ENA_I_0
    );
\gfwd_mode.m_valid_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => bram_wr_en,
      R => areset_d1
    );
\gfwd_mode.storage_data1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(0),
      Q => \^q\(0),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(10),
      Q => \^q\(10),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(11),
      Q => \^q\(11),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(12),
      Q => \^q\(12),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(13),
      Q => \^q\(13),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(14),
      Q => \^q\(14),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(15),
      Q => \^q\(15),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(16),
      Q => \^q\(16),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(17),
      Q => \^q\(17),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(18),
      Q => \^q\(18),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(19),
      Q => \^q\(19),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(1),
      Q => \^q\(1),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(20),
      Q => \^q\(20),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(21),
      Q => \^q\(21),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(22),
      Q => \^q\(22),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(23),
      Q => \^q\(23),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(24),
      Q => \^q\(24),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(25),
      Q => \^q\(25),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(26),
      Q => \^q\(26),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(27),
      Q => \^q\(27),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(28),
      Q => ADDRA(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(2),
      Q => \^q\(2),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(3),
      Q => \^q\(3),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(4),
      Q => \^q\(4),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(5),
      Q => \^q\(5),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(6),
      Q => \^q\(6),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(7),
      Q => \^q\(7),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(8),
      Q => \^q\(8),
      R => '0'
    );
\gfwd_mode.storage_data1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => S_PAYLOAD_DATA(9),
      Q => \^q\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    bram_rd_en : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    aclk : in STD_LOGIC;
    p_2_out : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\ is
  signal \gstage1.q_dly[10]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[10]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[11]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[11]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[12]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[12]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[13]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[13]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[14]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[14]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[14]_i_4_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[9]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[9]_i_3_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gstage1.q_dly[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(0),
      I2 => sel_pipe(2),
      I3 => sel_pipe(4),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0),
      O => D(0)
    );
\gstage1.q_dly[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[10]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(4),
      I3 => \gstage1.q_dly[10]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(10)
    );
\gstage1.q_dly[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4),
      O => \gstage1.q_dly[10]_i_2_n_0\
    );
\gstage1.q_dly[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4),
      O => \gstage1.q_dly[10]_i_3_n_0\
    );
\gstage1.q_dly[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[11]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(5),
      I3 => \gstage1.q_dly[11]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(11)
    );
\gstage1.q_dly[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5),
      O => \gstage1.q_dly[11]_i_2_n_0\
    );
\gstage1.q_dly[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5),
      O => \gstage1.q_dly[11]_i_3_n_0\
    );
\gstage1.q_dly[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[12]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(6),
      I3 => \gstage1.q_dly[12]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(12)
    );
\gstage1.q_dly[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6),
      O => \gstage1.q_dly[12]_i_2_n_0\
    );
\gstage1.q_dly[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6),
      O => \gstage1.q_dly[12]_i_3_n_0\
    );
\gstage1.q_dly[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[13]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(7),
      I3 => \gstage1.q_dly[13]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(13)
    );
\gstage1.q_dly[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7),
      O => \gstage1.q_dly[13]_i_2_n_0\
    );
\gstage1.q_dly[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7),
      O => \gstage1.q_dly[13]_i_3_n_0\
    );
\gstage1.q_dly[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[14]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(8),
      I3 => \gstage1.q_dly[14]_i_4_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(14)
    );
\gstage1.q_dly[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOPBDOP(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0),
      O => \gstage1.q_dly[14]_i_2_n_0\
    );
\gstage1.q_dly[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(1),
      I2 => sel_pipe(4),
      I3 => sel_pipe(3),
      I4 => sel_pipe(0),
      O => \gstage1.q_dly[14]_i_3_n_0\
    );
\gstage1.q_dly[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0),
      O => \gstage1.q_dly[14]_i_4_n_0\
    );
\gstage1.q_dly[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sel_pipe(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(1),
      I2 => sel_pipe(2),
      I3 => sel_pipe(4),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0),
      O => D(1)
    );
\gstage1.q_dly[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0),
      O => D(2)
    );
\gstage1.q_dly[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(1),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0),
      O => D(3)
    );
\gstage1.q_dly[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(2),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0),
      O => D(4)
    );
\gstage1.q_dly[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(3),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0),
      O => D(5)
    );
\gstage1.q_dly[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[6]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(0),
      I3 => \gstage1.q_dly[6]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(6)
    );
\gstage1.q_dly[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      O => \gstage1.q_dly[6]_i_2_n_0\
    );
\gstage1.q_dly[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0),
      O => \gstage1.q_dly[6]_i_3_n_0\
    );
\gstage1.q_dly[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[7]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(1),
      I3 => \gstage1.q_dly[7]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(7)
    );
\gstage1.q_dly[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1),
      O => \gstage1.q_dly[7]_i_2_n_0\
    );
\gstage1.q_dly[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1),
      O => \gstage1.q_dly[7]_i_3_n_0\
    );
\gstage1.q_dly[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[8]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(2),
      I3 => \gstage1.q_dly[8]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(8)
    );
\gstage1.q_dly[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2),
      O => \gstage1.q_dly[8]_i_2_n_0\
    );
\gstage1.q_dly[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2),
      O => \gstage1.q_dly[8]_i_3_n_0\
    );
\gstage1.q_dly[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[9]_i_2_n_0\,
      I1 => \gstage1.q_dly[14]_i_3_n_0\,
      I2 => p_2_out(3),
      I3 => \gstage1.q_dly[9]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(9)
    );
\gstage1.q_dly[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => DOBDO(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3),
      O => \gstage1.q_dly[9]_i_2_n_0\
    );
\gstage1.q_dly[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3),
      O => \gstage1.q_dly[9]_i_3_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(4),
      Q => sel_pipe(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    bram_rd_en : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    aclk : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\ : entity is "blk_mem_gen_mux";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\ is
  signal \gstage1.q_dly[10]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[10]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[11]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[11]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[12]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[12]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[12]_i_4_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[4]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[4]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[5]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[5]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[6]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[7]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[8]_i_3_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[9]_i_2_n_0\ : STD_LOGIC;
  signal \gstage1.q_dly[9]_i_3_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
\gstage1.q_dly[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0),
      O => D(0)
    );
\gstage1.q_dly[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[10]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(6),
      I3 => \gstage1.q_dly[10]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(10)
    );
\gstage1.q_dly[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6),
      O => \gstage1.q_dly[10]_i_2_n_0\
    );
\gstage1.q_dly[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(6),
      O => \gstage1.q_dly[10]_i_3_n_0\
    );
\gstage1.q_dly[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[11]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(7),
      I3 => \gstage1.q_dly[11]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(11)
    );
\gstage1.q_dly[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7),
      O => \gstage1.q_dly[11]_i_2_n_0\
    );
\gstage1.q_dly[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(7),
      O => \gstage1.q_dly[11]_i_3_n_0\
    );
\gstage1.q_dly[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[12]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOPBDOP(0),
      I3 => \gstage1.q_dly[12]_i_4_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(12)
    );
\gstage1.q_dly[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0),
      O => \gstage1.q_dly[12]_i_2_n_0\
    );
\gstage1.q_dly[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => sel_pipe(2),
      I1 => sel_pipe(1),
      I2 => sel_pipe(4),
      I3 => sel_pipe(3),
      I4 => sel_pipe(0),
      O => \gstage1.q_dly[12]_i_3_n_0\
    );
\gstage1.q_dly[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0),
      O => \gstage1.q_dly[12]_i_4_n_0\
    );
\gstage1.q_dly[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(1),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0),
      O => D(1)
    );
\gstage1.q_dly[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(2),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0),
      O => D(2)
    );
\gstage1.q_dly[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(3),
      I1 => sel_pipe(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => sel_pipe(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0),
      O => D(3)
    );
\gstage1.q_dly[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[4]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(0),
      I3 => \gstage1.q_dly[4]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(4)
    );
\gstage1.q_dly[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0),
      O => \gstage1.q_dly[4]_i_2_n_0\
    );
\gstage1.q_dly[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0),
      O => \gstage1.q_dly[4]_i_3_n_0\
    );
\gstage1.q_dly[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[5]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(1),
      I3 => \gstage1.q_dly[5]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(5)
    );
\gstage1.q_dly[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1),
      O => \gstage1.q_dly[5]_i_2_n_0\
    );
\gstage1.q_dly[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(1),
      O => \gstage1.q_dly[5]_i_3_n_0\
    );
\gstage1.q_dly[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[6]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(2),
      I3 => \gstage1.q_dly[6]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(6)
    );
\gstage1.q_dly[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2),
      O => \gstage1.q_dly[6]_i_2_n_0\
    );
\gstage1.q_dly[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(2),
      O => \gstage1.q_dly[6]_i_3_n_0\
    );
\gstage1.q_dly[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[7]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(3),
      I3 => \gstage1.q_dly[7]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(7)
    );
\gstage1.q_dly[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3),
      O => \gstage1.q_dly[7]_i_2_n_0\
    );
\gstage1.q_dly[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(3),
      O => \gstage1.q_dly[7]_i_3_n_0\
    );
\gstage1.q_dly[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[8]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(4),
      I3 => \gstage1.q_dly[8]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(8)
    );
\gstage1.q_dly[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4),
      O => \gstage1.q_dly[8]_i_2_n_0\
    );
\gstage1.q_dly[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(4),
      O => \gstage1.q_dly[8]_i_3_n_0\
    );
\gstage1.q_dly[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C0FFC0EAEA"
    )
        port map (
      I0 => \gstage1.q_dly[9]_i_2_n_0\,
      I1 => \gstage1.q_dly[12]_i_3_n_0\,
      I2 => DOBDO(5),
      I3 => \gstage1.q_dly[9]_i_3_n_0\,
      I4 => sel_pipe(3),
      I5 => sel_pipe(4),
      O => D(9)
    );
\gstage1.q_dly[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5),
      O => \gstage1.q_dly[9]_i_2_n_0\
    );
\gstage1.q_dly[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5),
      I2 => sel_pipe(1),
      I3 => sel_pipe(2),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(5),
      O => \gstage1.q_dly[9]_i_3_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => bram_rd_en,
      D => \gfwd_mode.storage_data1_reg[16]\(4),
      Q => sel_pipe(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper : entity is "blk_mem_gen_prim_wrapper";
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal ENA_I : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => \gc0.count_d1_reg[8]\(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => \gfwd_mode.storage_data1_reg[33]\(15 downto 8),
      DIADI(7 downto 1) => \gfwd_mode.storage_data1_reg[33]\(6 downto 0),
      DIADI(0) => \gfwd_mode.storage_data1_reg[33]\(32),
      DIBDI(15 downto 0) => \gfwd_mode.storage_data1_reg[33]\(31 downto 16),
      DIPADIP(1) => '0',
      DIPADIP(0) => \gfwd_mode.storage_data1_reg[33]\(7),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => D(16 downto 9),
      DOADO(7 downto 0) => D(7 downto 0),
      DOBDO(15 downto 0) => D(32 downto 17),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => D(8),
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_B,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => E(0),
      WEBWE(2) => E(0),
      WEBWE(1) => E(0),
      WEBWE(0) => E(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => m_axi_wvalid_i,
      I2 => \out\,
      O => ENA_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  port (
    \gstage1.q_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[0]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \gfwd_mode.storage_data1_reg[13]\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(13 downto 1) => Q(14 downto 2),
      ADDRARDADDR(0) => '0',
      ADDRBWRADDR(13 downto 1) => \gfwd_mode.storage_data1_reg[13]\(12 downto 0),
      ADDRBWRADDR(0) => '0',
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 2) => B"00000000000000",
      DIADI(1 downto 0) => Q(1 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 2),
      DOBDO(1 downto 0) => \gstage1.q_dly_reg[1]\(1 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ENA_I_0,
      ENBWREN => ENB_I_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_8,
      ENBWREN => ENB_I_9,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_10,
      ENBWREN => ENB_I_11,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_12,
      ENBWREN => ENB_I_13,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_14,
      ENBWREN => ENB_I_15,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_16,
      ENBWREN => ENB_I_17,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_18,
      ENBWREN => ENB_I_19,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16\ is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \gfwd_mode.storage_data1_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(19 downto 9),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => \gfwd_mode.storage_data1_reg[11]\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => Q(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => p_2_out(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => p_2_out(8),
      ENARDEN => ENA_I_20,
      ENBWREN => ENB_I_21,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17\ is
  port (
    \gstage1.q_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[0]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => Q(15 downto 4),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 4) => B"000000000000",
      DIADI(3 downto 0) => Q(3 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 4),
      DOBDO(3 downto 0) => \gstage1.q_dly_reg[3]\(3 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ENA_I_0,
      ENBWREN => ENB_I_1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[1]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[1]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20\ is
  port (
    \gstage1.q_dly_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[2]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[3]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_2,
      ENBWREN => ENB_I_3,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_4,
      ENBWREN => ENB_I_5,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_6,
      ENBWREN => ENB_I_7,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_8,
      ENBWREN => ENB_I_9,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_10,
      ENBWREN => ENB_I_11,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_12,
      ENBWREN => ENB_I_13,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_14,
      ENBWREN => ENB_I_15,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[12]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_16,
      ENBWREN => ENB_I_17,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  port (
    \gstage1.q_dly_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[2]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \gfwd_mode.storage_data1_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(19 downto 9),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 3) => \gfwd_mode.storage_data1_reg[11]\(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1) => '0',
      DIPADIP(0) => Q(8),
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1),
      DOPBDOP(0) => DOPBDOP(0),
      ENARDEN => ENA_I_18,
      ENBWREN => ENB_I_19,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b_2,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    POR_B : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ENB_dly_D : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\ : STD_LOGIC;
  signal ENA_I : STD_LOGIC;
  signal doutb : STD_LOGIC_VECTOR ( 13 to 13 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 5) => \gc0.count_d1_reg[8]\(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(13 downto 5) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 12) => B"0000",
      DIADI(11 downto 8) => DIN(7 downto 4),
      DIADI(7 downto 4) => B"0000",
      DIADI(3 downto 0) => DIN(3 downto 0),
      DIBDI(15 downto 11) => B"00000",
      DIBDI(10 downto 8) => DIN(14 downto 12),
      DIBDI(7 downto 4) => B"0000",
      DIBDI(3 downto 0) => DIN(11 downto 8),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_0\,
      DOADO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_1\,
      DOADO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_2\,
      DOADO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_3\,
      DOADO(11 downto 8) => D(7 downto 4),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_8\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_9\,
      DOADO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_10\,
      DOADO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_11\,
      DOADO(3 downto 0) => D(3 downto 0),
      DOBDO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_16\,
      DOBDO(14) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_17\,
      DOBDO(13) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_18\,
      DOBDO(12) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_19\,
      DOBDO(11) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_20\,
      DOBDO(10) => D(13),
      DOBDO(9) => doutb(13),
      DOBDO(8) => D(12),
      DOBDO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_24\,
      DOBDO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_25\,
      DOBDO(5) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_26\,
      DOBDO(4) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_27\,
      DOBDO(3 downto 0) => D(11 downto 8),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_32\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_33\,
      DOPBDOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_34\,
      DOPBDOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_n_35\,
      ENARDEN => ENB_I,
      ENBWREN => ENA_I,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => POR_B,
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => WEBWE(0),
      WEBWE(2) => WEBWE(0),
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => \out\,
      I2 => mcpf_to_argen_tvalid,
      O => ENA_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  port (
    \gstage1.q_dly_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => Q(15 downto 4),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 2) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"00",
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DIADI(15 downto 4) => B"000000000000",
      DIADI(3 downto 0) => Q(3 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 0),
      DOBDO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 4),
      DOBDO(3 downto 0) => \gstage1.q_dly_reg[5]\(3 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ENA_I_2,
      ENBWREN => ENB_I_3,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"11",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[3]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  port (
    \gstage1.q_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[4]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7\ is
  port (
    \gstage1.q_dly_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => Q(15 downto 1),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => Q(0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \gstage1.q_dly_reg[5]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I,
      ENBWREN => ENB_I,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \gstage1.q_dly_reg[14]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_4,
      ENBWREN => ENB_I_5,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9\ : entity is "blk_mem_gen_prim_wrapper";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => Q(20 downto 9),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => Q(8),
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOPBDOP(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA_I_6,
      ENBWREN => ENB_I_7,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => \SAFETY_CKT_GEN.POR_A_reg\,
      RSTRAMB => ram_rstram_b,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_dmem is
  port (
    D : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_dmem : entity is "dmem";
end design_1_axi_vfifo_ctrl_0_0_dmem;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_dmem is
  signal p_0_out : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_36_40 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_11 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(1 downto 0),
      DIB(1 downto 0) => DI(3 downto 2),
      DIC(1 downto 0) => DI(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(13 downto 12),
      DIB(1 downto 0) => DI(15 downto 14),
      DIC(1 downto 0) => DI(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(13 downto 12),
      DOB(1 downto 0) => p_0_out(15 downto 14),
      DOC(1 downto 0) => p_0_out(17 downto 16),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(19 downto 18),
      DIB(1 downto 0) => DI(21 downto 20),
      DIC(1 downto 0) => DI(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(19 downto 18),
      DOB(1 downto 0) => p_0_out(21 downto 20),
      DOC(1 downto 0) => p_0_out(23 downto 22),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(25 downto 24),
      DIB(1 downto 0) => DI(27 downto 26),
      DIC(1 downto 0) => DI(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(25 downto 24),
      DOB(1 downto 0) => p_0_out(27 downto 26),
      DOC(1 downto 0) => p_0_out(29 downto 28),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(31 downto 30),
      DIB(1 downto 0) => DI(33 downto 32),
      DIC(1 downto 0) => DI(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(31 downto 30),
      DOB(1 downto 0) => p_0_out(33 downto 32),
      DOC(1 downto 0) => p_0_out(35 downto 34),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_36_40: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(37 downto 36),
      DIB(1 downto 0) => DI(39 downto 38),
      DIC(1) => '0',
      DIC(0) => DI(40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(37 downto 36),
      DOB(1 downto 0) => p_0_out(39 downto 38),
      DOC(1) => NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED(1),
      DOC(0) => p_0_out(40),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => DI(7 downto 6),
      DIB(1 downto 0) => DI(9 downto 8),
      DIC(1 downto 0) => DI(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(7 downto 6),
      DOB(1 downto 0) => p_0_out(9 downto 8),
      DOC(1 downto 0) => p_0_out(11 downto 10),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(0),
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(10),
      Q => D(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(11),
      Q => D(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(12),
      Q => D(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(13),
      Q => D(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(14),
      Q => D(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(15),
      Q => D(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(16),
      Q => D(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(17),
      Q => D(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(18),
      Q => D(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(19),
      Q => D(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(1),
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(20),
      Q => D(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(21),
      Q => D(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(22),
      Q => D(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(23),
      Q => D(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(24),
      Q => D(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(25),
      Q => D(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(26),
      Q => D(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(27),
      Q => D(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(28),
      Q => D(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(29),
      Q => D(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(2),
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(30),
      Q => D(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(31),
      Q => D(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(32),
      Q => D(32),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(33),
      Q => D(33),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(34),
      Q => D(34),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(35),
      Q => D(35),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(36),
      Q => D(36),
      R => '0'
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(37),
      Q => D(37),
      R => '0'
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(38),
      Q => D(38),
      R => '0'
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(39),
      Q => D(39),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(3),
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(40),
      Q => D(40),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(4),
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(5),
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(6),
      Q => D(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(7),
      Q => D(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(8),
      Q => D(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(9),
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_dmem_186 is
  port (
    D : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_dmem_186 : entity is "dmem";
end design_1_axi_vfifo_ctrl_0_0_dmem_186;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_dmem_186 is
  signal RAM_reg_0_15_0_5_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_0_5_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_12_17_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_18_23_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_24_29_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_30_35_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_36_40_n_5 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_0 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_1 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_2 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_3 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_4 : STD_LOGIC;
  signal RAM_reg_0_15_6_11_n_5 : STD_LOGIC;
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_36_40 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_11 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(1 downto 0),
      DIB(1 downto 0) => I147(3 downto 2),
      DIC(1 downto 0) => I147(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_0_5_n_0,
      DOA(0) => RAM_reg_0_15_0_5_n_1,
      DOB(1) => RAM_reg_0_15_0_5_n_2,
      DOB(0) => RAM_reg_0_15_0_5_n_3,
      DOC(1) => RAM_reg_0_15_0_5_n_4,
      DOC(0) => RAM_reg_0_15_0_5_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(13 downto 12),
      DIB(1 downto 0) => I147(15 downto 14),
      DIC(1 downto 0) => I147(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_12_17_n_0,
      DOA(0) => RAM_reg_0_15_12_17_n_1,
      DOB(1) => RAM_reg_0_15_12_17_n_2,
      DOB(0) => RAM_reg_0_15_12_17_n_3,
      DOC(1) => RAM_reg_0_15_12_17_n_4,
      DOC(0) => RAM_reg_0_15_12_17_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(19 downto 18),
      DIB(1 downto 0) => I147(21 downto 20),
      DIC(1 downto 0) => I147(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_18_23_n_0,
      DOA(0) => RAM_reg_0_15_18_23_n_1,
      DOB(1) => RAM_reg_0_15_18_23_n_2,
      DOB(0) => RAM_reg_0_15_18_23_n_3,
      DOC(1) => RAM_reg_0_15_18_23_n_4,
      DOC(0) => RAM_reg_0_15_18_23_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(25 downto 24),
      DIB(1 downto 0) => I147(27 downto 26),
      DIC(1 downto 0) => I147(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_24_29_n_0,
      DOA(0) => RAM_reg_0_15_24_29_n_1,
      DOB(1) => RAM_reg_0_15_24_29_n_2,
      DOB(0) => RAM_reg_0_15_24_29_n_3,
      DOC(1) => RAM_reg_0_15_24_29_n_4,
      DOC(0) => RAM_reg_0_15_24_29_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(31 downto 30),
      DIB(1 downto 0) => I147(33 downto 32),
      DIC(1 downto 0) => I147(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_30_35_n_0,
      DOA(0) => RAM_reg_0_15_30_35_n_1,
      DOB(1) => RAM_reg_0_15_30_35_n_2,
      DOB(0) => RAM_reg_0_15_30_35_n_3,
      DOC(1) => RAM_reg_0_15_30_35_n_4,
      DOC(0) => RAM_reg_0_15_30_35_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_36_40: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(37 downto 36),
      DIB(1 downto 0) => I147(39 downto 38),
      DIC(1) => '0',
      DIC(0) => I147(40),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_36_40_n_0,
      DOA(0) => RAM_reg_0_15_36_40_n_1,
      DOB(1) => RAM_reg_0_15_36_40_n_2,
      DOB(0) => RAM_reg_0_15_36_40_n_3,
      DOC(1) => NLW_RAM_reg_0_15_36_40_DOC_UNCONNECTED(1),
      DOC(0) => RAM_reg_0_15_36_40_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_36_40_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
RAM_reg_0_15_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => Q(3 downto 0),
      DIA(1 downto 0) => I147(7 downto 6),
      DIB(1 downto 0) => I147(9 downto 8),
      DIC(1 downto 0) => I147(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1) => RAM_reg_0_15_6_11_n_0,
      DOA(0) => RAM_reg_0_15_6_11_n_1,
      DOB(1) => RAM_reg_0_15_6_11_n_2,
      DOB(0) => RAM_reg_0_15_6_11_n_3,
      DOC(1) => RAM_reg_0_15_6_11_n_4,
      DOC(0) => RAM_reg_0_15_6_11_n_5,
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_1,
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_5,
      Q => D(10),
      R => '0'
    );
\gpr1.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_4,
      Q => D(11),
      R => '0'
    );
\gpr1.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_1,
      Q => D(12),
      R => '0'
    );
\gpr1.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_0,
      Q => D(13),
      R => '0'
    );
\gpr1.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_3,
      Q => D(14),
      R => '0'
    );
\gpr1.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_2,
      Q => D(15),
      R => '0'
    );
\gpr1.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_5,
      Q => D(16),
      R => '0'
    );
\gpr1.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_12_17_n_4,
      Q => D(17),
      R => '0'
    );
\gpr1.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_1,
      Q => D(18),
      R => '0'
    );
\gpr1.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_0,
      Q => D(19),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_0,
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_3,
      Q => D(20),
      R => '0'
    );
\gpr1.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_2,
      Q => D(21),
      R => '0'
    );
\gpr1.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_5,
      Q => D(22),
      R => '0'
    );
\gpr1.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_18_23_n_4,
      Q => D(23),
      R => '0'
    );
\gpr1.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_1,
      Q => D(24),
      R => '0'
    );
\gpr1.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_0,
      Q => D(25),
      R => '0'
    );
\gpr1.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_3,
      Q => D(26),
      R => '0'
    );
\gpr1.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_2,
      Q => D(27),
      R => '0'
    );
\gpr1.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_5,
      Q => D(28),
      R => '0'
    );
\gpr1.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_24_29_n_4,
      Q => D(29),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_3,
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_1,
      Q => D(30),
      R => '0'
    );
\gpr1.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_0,
      Q => D(31),
      R => '0'
    );
\gpr1.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_3,
      Q => D(32),
      R => '0'
    );
\gpr1.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_2,
      Q => D(33),
      R => '0'
    );
\gpr1.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_5,
      Q => D(34),
      R => '0'
    );
\gpr1.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_30_35_n_4,
      Q => D(35),
      R => '0'
    );
\gpr1.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_36_40_n_1,
      Q => D(36),
      R => '0'
    );
\gpr1.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_36_40_n_0,
      Q => D(37),
      R => '0'
    );
\gpr1.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_36_40_n_3,
      Q => D(38),
      R => '0'
    );
\gpr1.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_36_40_n_2,
      Q => D(39),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_2,
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_36_40_n_5,
      Q => D(40),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_5,
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_0_5_n_4,
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_1,
      Q => D(6),
      R => '0'
    );
\gpr1.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_0,
      Q => D(7),
      R => '0'
    );
\gpr1.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_3,
      Q => D(8),
      R => '0'
    );
\gpr1.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => RAM_reg_0_15_6_11_n_2,
      Q => D(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0\ is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0\ : entity is "dmem";
end \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0\ is
  signal p_0_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_15_6_6 : label is "";
begin
RAM_reg_0_15_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1 downto 0) => PAYLOAD_FROM_MTF(1 downto 0),
      DIB(1 downto 0) => PAYLOAD_FROM_MTF(3 downto 2),
      DIC(1 downto 0) => PAYLOAD_FROM_MTF(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => p_0_out(1 downto 0),
      DOB(1 downto 0) => p_0_out(3 downto 2),
      DOC(1 downto 0) => p_0_out(5 downto 4),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
RAM_reg_0_15_6_6: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => count_d10_in(3 downto 0),
      DIA(1) => '0',
      DIA(0) => PAYLOAD_FROM_MTF(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => NLW_RAM_reg_0_15_6_6_DOA_UNCONNECTED(1),
      DOA(0) => p_0_out(6),
      DOB(1 downto 0) => NLW_RAM_reg_0_15_6_6_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_RAM_reg_0_15_6_6_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_RAM_reg_0_15_6_6_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => p_19_out
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(0),
      Q => D(0),
      R => '0'
    );
\gpr1.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(1),
      Q => D(1),
      R => '0'
    );
\gpr1.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(2),
      Q => D(2),
      R => '0'
    );
\gpr1.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(3),
      Q => D(3),
      R => '0'
    );
\gpr1.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(4),
      Q => D(4),
      R => '0'
    );
\gpr1.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(5),
      Q => D(5),
      R => '0'
    );
\gpr1.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => dm_rd_en,
      D => p_0_out(6),
      Q => D(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1\ is
  port (
    dout_i : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1\ : entity is "dmem";
end \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1\ is
  signal RAM_reg_0_63_0_1_n_1 : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of RAM_reg_0_63_0_1 : label is "";
begin
RAM_reg_0_63_0_1: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRB(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRC(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      ADDRD(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      DIA => D(0),
      DIB => D(1),
      DIC => '0',
      DID => '0',
      DOA => p_0_out(0),
      DOB => RAM_reg_0_63_0_1_n_1,
      DOC => NLW_RAM_reg_0_63_0_1_DOC_UNCONNECTED,
      DOD => NLW_RAM_reg_0_63_0_1_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => E(0)
    );
\gpr1.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gpregsm1.curr_fwft_state_reg[0]\,
      D => p_0_out(0),
      Q => dout_i(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0\ is
  port (
    comp0 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0\ is
  port (
    ram_full_i_reg : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal \ram_full_fb_i_i_2__2_n_0\ : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \gc0.count_d1_reg[8]\(2 downto 0),
      S(0) => v1_reg_0(0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\(3)
    );
\ram_full_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEAAEEAFFFAAEE"
    )
        port map (
      I0 => SR(0),
      I1 => \ram_full_fb_i_i_2__2_n_0\,
      I2 => comp0,
      I3 => E(0),
      I4 => \out\,
      I5 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      O => ram_full_i_reg
    );
\ram_full_fb_i_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => comp1,
      I1 => m_axi_wvalid_i,
      I2 => \out\,
      O => \ram_full_fb_i_i_2__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    comp1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gc0.count_d1_reg[6]\,
      S(2) => \gc0.count_d1_reg[4]\,
      S(1) => \gc0.count_d1_reg[2]\,
      S(0) => \gc0.count_d1_reg[0]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
\ram_empty_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAF2F2FAFAF2F2"
    )
        port map (
      I0 => \out\,
      I1 => comp0,
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I3 => E(0),
      I4 => ram_full_fb_i_reg,
      I5 => comp1,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13\ is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    comp1 : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \gcc0.gc0.count_d1_reg[6]\,
      S(2) => \gcc0.gc0.count_d1_reg[4]\,
      S(1) => \gcc0.gc0.count_d1_reg[2]\,
      S(0) => \gcc0.gc0.count_d1_reg[0]\
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
\ram_empty_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCFCCC4444FCCC"
    )
        port map (
      I0 => comp0,
      I1 => \out\,
      I2 => E(0),
      I3 => comp1,
      I4 => mcpf_to_argen_tvalid,
      I5 => ram_full_fb_i_reg,
      O => ram_empty_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \gcc0.gc0.count_d1_reg[6]\(2 downto 0),
      S(0) => v1_reg(0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => v1_reg(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8\ is
  port (
    \ram_full_comb__6\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    comp1 : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp0,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
\ram_full_fb_i_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055000000FFC0C0"
    )
        port map (
      I0 => comp0,
      I1 => mcpf_to_argen_tvalid,
      I2 => comp1,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I4 => \out\,
      I5 => p_8_out,
      O => \ram_full_comb__6\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9\ is
  port (
    comp1 : out STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9\ : entity is "fifo_generator_v13_2_1_compare";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9\ is
  signal carrynet_0 : STD_LOGIC;
  signal carrynet_1 : STD_LOGIC;
  signal carrynet_2 : STD_LOGIC;
  signal carrynet_3 : STD_LOGIC;
  signal \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \gmux.gm[0].gm1.m1_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type : string;
  attribute box_type of \gmux.gm[0].gm1.m1_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \gmux.gm[4].gms.ms_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \gmux.gm[4].gms.ms_CARRY4\ : label is "PRIMITIVE";
begin
\gmux.gm[0].gm1.m1_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carrynet_3,
      CO(2) => carrynet_2,
      CO(1) => carrynet_1,
      CO(0) => carrynet_0,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_gmux.gm[0].gm1.m1_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => v1_reg_0(3 downto 0)
    );
\gmux.gm[4].gms.ms_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carrynet_3,
      CO(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => comp1,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_gmux.gm[4].gms.ms_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_gmux.gm[4].gms.ms_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => \gc0.count_d1_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss is
  port (
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss : entity is "fifo_generator_v13_2_1_wr_pf_ss";
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \eqOp__2\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1_n_0\ : STD_LOGIC;
  signal \^gpfs.prog_full_i_reg_0\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
begin
  \gpfs.prog_full_i_reg_0\ <= \^gpfs.prog_full_i_reg_0\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => diff_pntr_pad(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => diff_pntr_pad(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => diff_pntr_pad(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => diff_pntr_pad(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpfs.prog_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55150400"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => \eqOp__2\,
      I2 => ram_rd_en_i,
      I3 => ram_wr_en_i,
      I4 => \^gpfs.prog_full_i_reg_0\,
      O => \gpfs.prog_full_i_i_1_n_0\
    );
\gpfs.prog_full_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => diff_pntr_pad(1),
      I1 => diff_pntr_pad(2),
      I2 => diff_pntr_pad(4),
      I3 => diff_pntr_pad(3),
      O => \eqOp__2\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1_n_0\,
      Q => \^gpfs.prog_full_i_reg_0\,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_8_out,
      Q => ram_rd_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_19_out,
      Q => ram_wr_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177 is
  port (
    TREADY_S2MM : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177 : entity is "fifo_generator_v13_2_1_wr_pf_ss";
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177 is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \gpfs.prog_full_i_i_1__2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2__2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \prog_full_i__0\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
begin
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => diff_pntr_pad(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => diff_pntr_pad(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => diff_pntr_pad(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => diff_pntr_pad(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gno_bkp_on_tready.s_axis_tready_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \prog_full_i__0\,
      I1 => \gpfs.prog_full_i_reg_0\,
      I2 => prog_full_i,
      O => TREADY_S2MM
    );
\gpfs.prog_full_i_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8880"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_2__2_n_0\,
      I1 => \gpfs.prog_full_i_i_3__0_n_0\,
      I2 => \gpfs.prog_full_i_i_4_n_0\,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I4 => \prog_full_i__0\,
      O => \gpfs.prog_full_i_i_1__2_n_0\
    );
\gpfs.prog_full_i_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => ram_wr_en_i,
      I2 => ram_rd_en_i,
      I3 => diff_pntr_pad(4),
      O => \gpfs.prog_full_i_i_2__2_n_0\
    );
\gpfs.prog_full_i_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => diff_pntr_pad(3),
      I1 => diff_pntr_pad(2),
      I2 => diff_pntr_pad(1),
      O => \gpfs.prog_full_i_i_3__0_n_0\
    );
\gpfs.prog_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000200000"
    )
        port map (
      I0 => diff_pntr_pad(3),
      I1 => diff_pntr_pad(4),
      I2 => diff_pntr_pad(2),
      I3 => diff_pntr_pad(1),
      I4 => ram_wr_en_i,
      I5 => ram_rd_en_i,
      O => \gpfs.prog_full_i_i_4_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__2_n_0\,
      Q => \prog_full_i__0\,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_8_out,
      Q => ram_rd_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => ram_wr_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187 is
  port (
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187 : entity is "fifo_generator_v13_2_1_wr_pf_ss";
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187 is
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1__4_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2__4_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3__2_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_4__0_n_0\ : STD_LOGIC;
  signal \^gpfs.prog_full_i_reg_0\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
begin
  \gpfs.prog_full_i_reg_0\ <= \^gpfs.prog_full_i_reg_0\;
\FSM_onehot_gfwd_rev.state[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gpfs.prog_full_i_reg_0\,
      I1 => prog_full_i,
      O => \gfwd_rev.s_ready_i_reg\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(2),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(3),
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpfs.prog_full_i_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8880"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_2__4_n_0\,
      I1 => \gpfs.prog_full_i_i_3__2_n_0\,
      I2 => \gpfs.prog_full_i_i_4__0_n_0\,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I4 => \^gpfs.prog_full_i_reg_0\,
      O => \gpfs.prog_full_i_i_1__4_n_0\
    );
\gpfs.prog_full_i_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => ram_wr_en_i,
      I2 => ram_rd_en_i,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      O => \gpfs.prog_full_i_i_2__4_n_0\
    );
\gpfs.prog_full_i_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      O => \gpfs.prog_full_i_i_3__2_n_0\
    );
\gpfs.prog_full_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000200000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      I4 => ram_wr_en_i,
      I5 => ram_rd_en_i,
      O => \gpfs.prog_full_i_i_4__0_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__4_n_0\,
      Q => \^gpfs.prog_full_i_reg_0\,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_8_out,
      Q => ram_rd_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => ram_wr_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0\ is
  port (
    \gpfs.prog_full_i_reg_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0\ : entity is "fifo_generator_v13_2_1_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0\ is
  signal \eqOp__7\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\ : STD_LOGIC;
  signal \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1__3_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3__1_n_0\ : STD_LOGIC;
  signal \^gpfs.prog_full_i_reg_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  \gpfs.prog_full_i_reg_0\ <= \^gpfs.prog_full_i_reg_0\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp_carry_n_7,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp_carry_n_6,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp_carry_n_5,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp_carry_n_4,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__0_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__0_n_6\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__0_n_5\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__0_n_4\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      R => SR(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \plusOp_carry__1_n_7\,
      Q => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      R => SR(0)
    );
\gpfs.prog_full_i_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550040"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => \eqOp__7\,
      I2 => ram_wr_en_i,
      I3 => ram_rd_en_i,
      I4 => \^gpfs.prog_full_i_reg_0\,
      O => \gpfs.prog_full_i_i_1__3_n_0\
    );
\gpfs.prog_full_i_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_3__1_n_0\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[1]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[2]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[3]\,
      O => \eqOp__7\
    );
\gpfs.prog_full_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[5]\,
      I1 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[4]\,
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[6]\,
      I3 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[7]\,
      I4 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[9]\,
      I5 => \gdiff.gcry_1_sym.diff_pntr_pad_reg_n_0_[8]\,
      O => \gpfs.prog_full_i_i_3__1_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__3_n_0\,
      Q => \^gpfs.prog_full_i_reg_0\,
      S => SR(0)
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => ram_rd_en_i,
      R => SR(0)
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(0),
      Q => ram_wr_en_i,
      R => SR(0)
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => p_3_out,
      DI(3 downto 0) => Q(3 downto 0),
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => \gcc0.gc0.count_reg[7]\(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \gc0.count_d1_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1\ is
  port (
    prog_full_i : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1\ : entity is "fifo_generator_v13_2_1_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1\ is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \eqOp__7\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_1__0_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \^prog_full_i\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  prog_full_i <= \^prog_full_i\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(1),
      Q => diff_pntr_pad(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(2),
      Q => diff_pntr_pad(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(3),
      Q => diff_pntr_pad(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(4),
      Q => diff_pntr_pad(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(5),
      Q => diff_pntr_pad(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(6),
      Q => diff_pntr_pad(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(7),
      Q => diff_pntr_pad(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(8),
      Q => diff_pntr_pad(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(9),
      Q => diff_pntr_pad(9),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpfs.prog_full_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45550040"
    )
        port map (
      I0 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I1 => ram_wr_en_i,
      I2 => \eqOp__7\,
      I3 => ram_rd_en_i,
      I4 => \^prog_full_i\,
      O => \gpfs.prog_full_i_i_1__0_n_0\
    );
\gpfs.prog_full_i_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => diff_pntr_pad(1),
      I1 => diff_pntr_pad(2),
      I2 => diff_pntr_pad(3),
      I3 => diff_pntr_pad(5),
      I4 => \gpfs.prog_full_i_i_3_n_0\,
      O => \eqOp__7\
    );
\gpfs.prog_full_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => diff_pntr_pad(8),
      I1 => diff_pntr_pad(9),
      I2 => diff_pntr_pad(4),
      I3 => diff_pntr_pad(6),
      I4 => diff_pntr_pad(7),
      O => \gpfs.prog_full_i_i_3_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__0_n_0\,
      Q => \^prog_full_i\,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_8_out,
      Q => ram_rd_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => WEBWE(0),
      Q => ram_wr_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => ram_full_fb_i_reg,
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => plusOp(8 downto 5),
      S(3 downto 0) => \gcc0.gc0.count_reg[7]\(3 downto 0)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__1_O_UNCONNECTED\(3 downto 1),
      O(0) => plusOp(9),
      S(3 downto 1) => B"000",
      S(0) => \gcc0.gc0.count_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2\ is
  port (
    prog_full_i_1 : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2\ : entity is "fifo_generator_v13_2_1_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2\ is
  signal diff_pntr_pad : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \gpfs.prog_full_i_i_1__1_n_0\ : STD_LOGIC;
  signal \gpfs.prog_full_i_i_2__1_n_0\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal \^prog_full_i_1\ : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal \NLW_plusOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
begin
  prog_full_i_1 <= \^prog_full_i_1\;
\gdiff.gcry_1_sym.diff_pntr_pad_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(1),
      Q => diff_pntr_pad(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(2),
      Q => diff_pntr_pad(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(3),
      Q => diff_pntr_pad(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(4),
      Q => diff_pntr_pad(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(5),
      Q => diff_pntr_pad(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => plusOp(6),
      Q => diff_pntr_pad(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpfs.prog_full_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F70020"
    )
        port map (
      I0 => \gpfs.prog_full_i_i_2__1_n_0\,
      I1 => ram_rd_en_i,
      I2 => ram_wr_en_i,
      I3 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      I4 => \^prog_full_i_1\,
      O => \gpfs.prog_full_i_i_1__1_n_0\
    );
\gpfs.prog_full_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => diff_pntr_pad(4),
      I1 => diff_pntr_pad(1),
      I2 => diff_pntr_pad(3),
      I3 => diff_pntr_pad(5),
      I4 => diff_pntr_pad(2),
      I5 => diff_pntr_pad(6),
      O => \gpfs.prog_full_i_i_2__1_n_0\
    );
\gpfs.prog_full_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpfs.prog_full_i_i_1__1_n_0\,
      Q => \^prog_full_i_1\,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => E(0),
      Q => ram_rd_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_wr_en_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg(0),
      Q => ram_wr_en_i,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => ram_full_fb_i_reg_0,
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => plusOp(4 downto 1),
      S(3 downto 0) => S(3 downto 0)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3 downto 1) => \NLW_plusOp_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => Q(4),
      O(3 downto 2) => \NLW_plusOp_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => plusOp(6 downto 5),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \gc0.count_d1_reg[5]\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_19_out : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr : entity is "rd_bin_cntr";
end design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1\ : label is "soft_lutpair9";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
\gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      O => plusOp(0)
    );
\gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      O => plusOp(1)
    );
\gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      O => plusOp(2)
    );
\gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(1),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      I3 => \^gc0.count_d1_reg[3]_0\(3),
      O => plusOp(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(0),
      Q => \^gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(1),
      Q => \^gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(2),
      Q => \^gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => plusOp(3),
      Q => \^gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2BB4D444D44B2BB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc0.count_reg[2]\(0),
      I2 => E(0),
      I3 => p_19_out,
      I4 => \^q\(1),
      I5 => \gcc0.gc0.count_reg[2]\(1),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gcc0.gc0.count_reg[2]\(1),
      I2 => ram_empty_fb_i_reg,
      I3 => \^q\(2),
      I4 => \gcc0.gc0.count_reg[2]\(2),
      O => D(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22B2B2BBDD4D4D44"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gcc0.gc0.count_reg[2]\(2),
      I2 => \^q\(1),
      I3 => \gcc0.gc0.count_reg[2]\(1),
      I4 => ram_empty_fb_i_reg,
      I5 => \gcc0.gc0.count_reg[3]\,
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182 : entity is "rd_bin_cntr";
end design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_full_fb_i_i_3__1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__2\ : label is "soft_lutpair4";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
\gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(1),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(2),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(1),
      I3 => \^gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__0\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AEF751075108AEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => E(0),
      I2 => \gfwd_mode.m_valid_i_reg\(0),
      I3 => \gcc0.gc0.count_reg[3]\(0),
      I4 => \^q\(1),
      I5 => \gcc0.gc0.count_reg[3]\(1),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \gcc0.gc0.count_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0\,
      I3 => \^q\(3),
      I4 => \gcc0.gc0.count_reg[3]\(3),
      O => D(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222B222B2B2BBB2"
    )
        port map (
      I0 => \gcc0.gc0.count_reg[3]\(1),
      I1 => \^q\(1),
      I2 => \gcc0.gc0.count_reg[3]\(0),
      I3 => \gfwd_mode.m_valid_i_reg\(0),
      I4 => E(0),
      I5 => \^q\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__0_n_0\
    );
\ram_full_fb_i_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \ram_full_fb_i_i_3__1_n_0\,
      I1 => \^q\(3),
      I2 => \gcc0.gc0.count_reg[3]\(3),
      I3 => \^q\(2),
      I4 => \gcc0.gc0.count_reg[3]\(2),
      I5 => ram_empty_fb_i_reg,
      O => ram_full_i_reg
    );
\ram_full_fb_i_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc0.count_reg[3]\(0),
      I2 => \^q\(1),
      I3 => \gcc0.gc0.count_reg[3]\(1),
      O => \ram_full_fb_i_i_3__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192 : entity is "rd_bin_cntr";
end design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \plusOp__4\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_full_fb_i_i_3__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__4\ : label is "soft_lutpair0";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
\gc0.count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      O => \plusOp__4\(0)
    );
\gc0.count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__4\(1)
    );
\gc0.count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(1),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      O => \plusOp__4\(2)
    );
\gc0.count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(2),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(1),
      I3 => \^gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__4\(3)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(0),
      Q => \^gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(1),
      Q => \^gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(2),
      Q => \^gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__4\(3),
      Q => \^gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AEF751075108AEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => E(0),
      I2 => \gnstage1.q_dly_reg[1][0]\(0),
      I3 => \gcc0.gc0.count_reg[3]\(0),
      I4 => \^q\(1),
      I5 => \gcc0.gc0.count_reg[3]\(1),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \gcc0.gc0.count_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0\,
      I3 => \^q\(3),
      I4 => \gcc0.gc0.count_reg[3]\(3),
      O => D(1)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222B222B2B2BBB2"
    )
        port map (
      I0 => \gcc0.gc0.count_reg[3]\(1),
      I1 => \^q\(1),
      I2 => \gcc0.gc0.count_reg[3]\(0),
      I3 => \gnstage1.q_dly_reg[1][0]\(0),
      I4 => E(0),
      I5 => \^q\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2__1_n_0\
    );
\ram_full_fb_i_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \ram_full_fb_i_i_3__2_n_0\,
      I1 => \^q\(3),
      I2 => \gcc0.gc0.count_reg[3]\(3),
      I3 => \^q\(2),
      I4 => \gcc0.gc0.count_reg[3]\(2),
      I5 => ram_empty_fb_i_reg,
      O => ram_full_i_reg
    );
\ram_full_fb_i_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gcc0.gc0.count_reg[3]\(0),
      I2 => \^q\(1),
      I3 => \gcc0.gc0.count_reg[3]\(1),
      O => \ram_full_fb_i_i_3__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\ is
  port (
    v1_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    ram_empty_i_reg_3 : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\ : entity is "rd_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gc0.count[6]_i_2_n_0\ : STD_LOGIC;
  signal \gc0.count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \gc0.count[6]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1__0\ : label is "soft_lutpair72";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8 downto 0);
  Q(5 downto 0) <= \^q\(5 downto 0);
\gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      O => \plusOp__2\(0)
    );
\gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      O => \plusOp__2\(1)
    );
\gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rd_pntr_plus1(0),
      I1 => rd_pntr_plus1(1),
      I2 => \^q\(0),
      O => \plusOp__2\(2)
    );
\gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => \^q\(1),
      O => \plusOp__2\(3)
    );
\gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(1),
      I1 => rd_pntr_plus1(0),
      I2 => rd_pntr_plus1(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \plusOp__2\(4)
    );
\gc0.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => rd_pntr_plus1(1),
      I2 => rd_pntr_plus1(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \plusOp__2\(5)
    );
\gc0.count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \gc0.count[6]_i_2_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \plusOp__2\(6)
    );
\gc0.count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      O => \gc0.count[6]_i_2_n_0\
    );
\gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(5),
      O => \plusOp__2\(7)
    );
\gc0.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(4),
      I3 => rd_pntr_plus1(8),
      O => \plusOp__2\(8)
    );
\gc0.count[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => rd_pntr_plus1(1),
      I3 => rd_pntr_plus1(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \gc0.count[8]_i_2__0_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(0),
      Q => rd_pntr_plus1(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(1),
      Q => rd_pntr_plus1(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(2),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(3),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(4),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(5),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(6),
      Q => \^q\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(7),
      Q => \^q\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__2\(8),
      Q => rd_pntr_plus1(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gmux.gm[0].gm1.m1_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => rd_pntr_plus1(1),
      I1 => rd_pntr_plus1(0),
      I2 => \gcc0.gc0.count_d1_reg[8]\(1),
      I3 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gcc0.gc0.count_d1_reg[8]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gcc0.gc0.count_d1_reg[8]\(1),
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gcc0.gc0.count_d1_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gcc0.gc0.count_d1_reg[8]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gcc0.gc0.count_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gcc0.gc0.count_reg[8]\(1),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gcc0.gc0.count_d1_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gcc0.gc0.count_d1_reg[8]\(3),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gcc0.gc0.count_d1_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gcc0.gc0.count_d1_reg[8]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gcc0.gc0.count_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gcc0.gc0.count_reg[8]\(3),
      O => v1_reg(1)
    );
\gmux.gm[2].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gcc0.gc0.count_d1_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gcc0.gc0.count_d1_reg[8]\(5),
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gcc0.gc0.count_d1_reg[8]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gcc0.gc0.count_d1_reg[8]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gcc0.gc0.count_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gcc0.gc0.count_reg[8]\(5),
      O => v1_reg(2)
    );
\gmux.gm[3].gms.ms_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gcc0.gc0.count_d1_reg[8]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gcc0.gc0.count_d1_reg[8]\(7),
      O => ram_empty_i_reg_2
    );
\gmux.gm[4].gms.ms_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      I1 => \gcc0.gc0.count_reg[8]\(6),
      O => v1_reg(3)
    );
\gmux.gm[4].gms.ms_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(8),
      O => v1_reg_0(4)
    );
\gmux.gm[4].gms.ms_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(8),
      O => v1_reg_1(1)
    );
\gmux.gm[4].gms.ms_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(8),
      O => ram_empty_i_reg_3
    );
\plusOp_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      I1 => \gcc0.gc0.count_reg[8]\(6),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\ is
  port (
    ram_full_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_full_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    \gc0.count_d1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\ : entity is "rd_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \^gc0.count_d1_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 8 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gc0.count[7]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gc0.count[8]_i_1\ : label is "soft_lutpair56";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  \gc0.count_d1_reg[7]_0\(7 downto 0) <= \^gc0.count_d1_reg[7]_0\(7 downto 0);
\gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(0),
      I1 => \^gc0.count_d1_reg[7]_0\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(0),
      I1 => \^gc0.count_d1_reg[7]_0\(1),
      I2 => \^gc0.count_d1_reg[7]_0\(2),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(1),
      I1 => \^gc0.count_d1_reg[7]_0\(0),
      I2 => \^gc0.count_d1_reg[7]_0\(2),
      I3 => \^gc0.count_d1_reg[7]_0\(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(2),
      I1 => \^gc0.count_d1_reg[7]_0\(0),
      I2 => \^gc0.count_d1_reg[7]_0\(1),
      I3 => \^gc0.count_d1_reg[7]_0\(3),
      I4 => \^gc0.count_d1_reg[7]_0\(4),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(3),
      I1 => \^gc0.count_d1_reg[7]_0\(1),
      I2 => \^gc0.count_d1_reg[7]_0\(0),
      I3 => \^gc0.count_d1_reg[7]_0\(2),
      I4 => \^gc0.count_d1_reg[7]_0\(4),
      I5 => \^gc0.count_d1_reg[7]_0\(5),
      O => \plusOp__0\(5)
    );
\gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => \^gc0.count_d1_reg[7]_0\(6),
      O => \plusOp__0\(6)
    );
\gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gc0.count[8]_i_2_n_0\,
      I1 => \^gc0.count_d1_reg[7]_0\(6),
      I2 => \^gc0.count_d1_reg[7]_0\(7),
      O => \plusOp__0\(7)
    );
\gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(6),
      I1 => \gc0.count[8]_i_2_n_0\,
      I2 => \^gc0.count_d1_reg[7]_0\(7),
      I3 => rd_pntr_plus1(8),
      O => \plusOp__0\(8)
    );
\gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^gc0.count_d1_reg[7]_0\(5),
      I1 => \^gc0.count_d1_reg[7]_0\(3),
      I2 => \^gc0.count_d1_reg[7]_0\(1),
      I3 => \^gc0.count_d1_reg[7]_0\(0),
      I4 => \^gc0.count_d1_reg[7]_0\(2),
      I5 => \^gc0.count_d1_reg[7]_0\(4),
      O => \gc0.count[8]_i_2_n_0\
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(4),
      Q => \^q\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(5),
      Q => \^q\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(6),
      Q => \^q\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[7]_0\(7),
      Q => \^q\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(8),
      Q => \^q\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gc0.count_d1_reg[7]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gc0.count_d1_reg[7]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gc0.count_d1_reg[7]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gc0.count_d1_reg[7]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => \^gc0.count_d1_reg[7]_0\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => \^gc0.count_d1_reg[7]_0\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(6),
      Q => \^gc0.count_d1_reg[7]_0\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(7),
      Q => \^gc0.count_d1_reg[7]_0\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(8),
      Q => rd_pntr_plus1(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gmux.gm[4].gms.ms_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_full_i_reg
    );
\gmux.gm[4].gms.ms_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_pntr_plus1(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_empty_i_reg
    );
\gmux.gm[4].gms.ms_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc0.count_reg[8]\(0),
      O => ram_full_i_reg_0
    );
\gmux.gm[4].gms.ms_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gcc0.gc0.count_d1_reg[8]\(0),
      O => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\ is
  port (
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[1]_0\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\ : entity is "rd_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\ is
  signal \^gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gpr1.dout_i_reg[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \ram_empty_fb_i_i_2__0_n_0\ : STD_LOGIC;
  signal ram_empty_fb_i_i_6_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_7_n_0 : STD_LOGIC;
  signal \^ram_empty_fb_i_reg_0\ : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 5 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count[1]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gc0.count[2]_i_1__1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \gc0.count[3]_i_1__1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \gc0.count[4]_i_1__0\ : label is "soft_lutpair66";
begin
  \gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gc0.count_d1_reg[3]_0\(3 downto 0);
  \gpr1.dout_i_reg[0]\(5 downto 0) <= \^gpr1.dout_i_reg[0]\(5 downto 0);
  ram_empty_fb_i_reg_0 <= \^ram_empty_fb_i_reg_0\;
\gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      O => \plusOp__0\(0)
    );
\gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(0),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__0\(1)
    );
\gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(2),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__0\(2)
    );
\gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gc0.count_d1_reg[3]_0\(1),
      I1 => \^gc0.count_d1_reg[3]_0\(0),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      I3 => \^gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__0\(3)
    );
\gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus1(4),
      I1 => \^gc0.count_d1_reg[3]_0\(1),
      I2 => \^gc0.count_d1_reg[3]_0\(0),
      I3 => \^gc0.count_d1_reg[3]_0\(2),
      I4 => \^gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__0\(4)
    );
\gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rd_pntr_plus1(5),
      I1 => \^gc0.count_d1_reg[3]_0\(3),
      I2 => \^gc0.count_d1_reg[3]_0\(2),
      I3 => \^gc0.count_d1_reg[3]_0\(0),
      I4 => \^gc0.count_d1_reg[3]_0\(1),
      I5 => rd_pntr_plus1(4),
      O => \plusOp__0\(5)
    );
\gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(0),
      Q => \^gpr1.dout_i_reg[0]\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(1),
      Q => \^gpr1.dout_i_reg[0]\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(2),
      Q => \^gpr1.dout_i_reg[0]\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gc0.count_d1_reg[3]_0\(3),
      Q => \^gpr1.dout_i_reg[0]\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(4),
      Q => \^gpr1.dout_i_reg[0]\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => rd_pntr_plus1(5),
      Q => \^gpr1.dout_i_reg[0]\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(0),
      Q => \^gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(1),
      Q => \^gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(2),
      Q => \^gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(3),
      Q => \^gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(4),
      Q => rd_pntr_plus1(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__0\(5),
      Q => rd_pntr_plus1(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\plusOp_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(5),
      I1 => \gcc0.gc0.count_reg[5]\(2),
      O => S(0)
    );
\ram_empty_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFFF8FFF8"
    )
        port map (
      I0 => \ram_empty_fb_i_i_2__0_n_0\,
      I1 => ram_full_fb_i_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^ram_empty_fb_i_reg_0\,
      I5 => \out\,
      O => ram_empty_fb_i_reg
    );
\ram_empty_fb_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000082000082"
    )
        port map (
      I0 => E(0),
      I1 => \gcc0.gc0.count_d1_reg[5]\(5),
      I2 => rd_pntr_plus1(5),
      I3 => \gcc0.gc0.count_d1_reg[5]\(4),
      I4 => rd_pntr_plus1(4),
      I5 => \gc0.count_reg[1]_0\,
      O => \ram_empty_fb_i_i_2__0_n_0\
    );
\ram_empty_fb_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEFFFFBEFFFFFFFF"
    )
        port map (
      I0 => ram_empty_fb_i_i_6_n_0,
      I1 => \^gpr1.dout_i_reg[0]\(2),
      I2 => \gcc0.gc0.count_d1_reg[5]\(2),
      I3 => \^gpr1.dout_i_reg[0]\(3),
      I4 => \gcc0.gc0.count_d1_reg[5]\(3),
      I5 => ram_empty_fb_i_i_7_n_0,
      O => \^ram_empty_fb_i_reg_0\
    );
ram_empty_fb_i_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(0),
      I1 => \gcc0.gc0.count_d1_reg[5]\(0),
      I2 => \^gpr1.dout_i_reg[0]\(1),
      I3 => \gcc0.gc0.count_d1_reg[5]\(1),
      O => ram_empty_fb_i_i_6_n_0
    );
ram_empty_fb_i_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(4),
      I1 => \gcc0.gc0.count_d1_reg[5]\(4),
      I2 => \^gpr1.dout_i_reg[0]\(5),
      I3 => \gcc0.gc0.count_d1_reg[5]\(5),
      O => ram_empty_fb_i_i_7_n_0
    );
\ram_full_fb_i_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(4),
      I1 => \gcc0.gc0.count_reg[5]\(1),
      I2 => \^gpr1.dout_i_reg[0]\(1),
      I3 => \gcc0.gc0.count_reg[5]\(0),
      I4 => \gcc0.gc0.count_reg[5]\(2),
      I5 => \^gpr1.dout_i_reg[0]\(5),
      O => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ENB_I : out STD_LOGIC;
    p_3_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_fwft : entity is "rd_fwft";
end design_1_axi_vfifo_ctrl_0_0_rd_fwft;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__3_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__2_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_wready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      I4 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I5 => ENB_dly_D,
      O => ENB_I
    );
\aempty_fwft_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFEAAEEAAFFAA"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I1 => ram_empty_fb_i_reg,
      I2 => m_axi_wready,
      I3 => aempty_fwft_fb_i,
      I4 => curr_fwft_state(1),
      I5 => curr_fwft_state(0),
      O => \aempty_fwft_fb_i_i_1__3_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__3_n_0\,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__3_n_0\,
      Q => aempty_fwft_i,
      R => '0'
    );
\empty_fwft_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFFFEFEFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => empty_fwft_fb_i,
      I3 => curr_fwft_state(0),
      I4 => m_axi_wready,
      I5 => curr_fwft_state(1),
      O => \empty_fwft_fb_i_i_1__2_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__2_n_0\,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EC"
    )
        port map (
      I0 => m_axi_wready,
      I1 => empty_fwft_fb_o_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__2_n_0\,
      Q => empty_fwft_i,
      R => '0'
    );
\gpregsm1.curr_fwft_state[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_wready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_wready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_wready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => E(0)
    );
m_axi_wvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_wvalid
    );
plusOp_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020222020202020"
    )
        port map (
      I0 => m_axi_wvalid_i,
      I1 => ram_full_fb_i_reg,
      I2 => ram_empty_fb_i_reg,
      I3 => curr_fwft_state(0),
      I4 => m_axi_wready,
      I5 => curr_fwft_state(1),
      O => p_3_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft_10 is
  port (
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_fwft_10 : entity is "rd_fwft";
end design_1_axi_vfifo_ctrl_0_0_rd_fwft_10;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft_10 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal \aempty_fwft_i0__2\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \empty_fwft_i0__1\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \gfwd_mode.storage_data1_reg[31]\ <= empty_fwft_i;
\aempty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => mm2s_to_tdf_tvalid,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \out\,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_i0__2\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_i0__2\,
      Q => aempty_fwft_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\empty_fwft_fb_i_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD40"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => mm2s_to_tdf_tvalid,
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_i0__1\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\empty_fwft_fb_o_i_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD40"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => mm2s_to_tdf_tvalid,
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_i0__1\,
      Q => empty_fwft_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\goreg_bm.dout_i[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000B0"
    )
        port map (
      I0 => mm2s_to_tdf_tvalid,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => Q(0),
      I4 => Q(1),
      O => E(0)
    );
\gpregsm1.curr_fwft_state[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => mm2s_to_tdf_tvalid,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => mm2s_to_tdf_tvalid,
      I2 => curr_fwft_state(0),
      I3 => \out\,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\greg.ram_rd_en_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => \out\,
      I1 => mm2s_to_tdf_tvalid,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => \gc0.count_reg[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft_174 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    pkt_cntr_one : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pkt_cnt_reg_reg[4]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    \pkt_cnt_reg_reg[3]\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    ar_fifo_dout_zero : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_fwft_174 : entity is "rd_fwft";
end design_1_axi_vfifo_ctrl_0_0_rd_fwft_174;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft_174 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal aempty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal empty_fwft_fb_i_i_1_n_0 : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \^gfwd_mode.m_valid_i_reg_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^pkt_cntr_one\ : STD_LOGIC;
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pkt_cnt_reg[3]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pkt_cnt_reg[5]_i_2\ : label is "soft_lutpair8";
begin
  E(0) <= \^e\(0);
  \gfwd_mode.m_valid_i_reg\ <= empty_fwft_i;
  \gfwd_mode.m_valid_i_reg_0\ <= \^gfwd_mode.m_valid_i_reg_0\;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
  pkt_cntr_one <= \^pkt_cntr_one\;
aempty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEEEEAEAEEEAEE"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I1 => aempty_fwft_fb_i,
      I2 => ram_empty_fb_i_reg,
      I3 => curr_fwft_state(1),
      I4 => curr_state_reg_0,
      I5 => curr_fwft_state(0),
      O => aempty_fwft_fb_i_i_1_n_0
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => aempty_fwft_fb_i_i_1_n_0,
      Q => aempty_fwft_i,
      R => '0'
    );
\curr_state_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F001FF01"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => ar_fifo_dout_zero,
      I2 => prog_full_i,
      I3 => curr_state,
      I4 => \^pkt_cntr_one\,
      O => curr_state_reg
    );
curr_state_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]\(2),
      I1 => \pkt_cnt_reg_reg[5]\(3),
      I2 => \pkt_cnt_reg_reg[5]\(0),
      I3 => \pkt_cnt_reg_reg[5]\(1),
      I4 => \pkt_cnt_reg_reg[5]\(5),
      I5 => \pkt_cnt_reg_reg[5]\(4),
      O => \^pkt_cntr_one\
    );
empty_fwft_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFCFCFFFEFFFC"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => Q(1),
      I2 => Q(0),
      I3 => empty_fwft_fb_i,
      I4 => curr_fwft_state(0),
      I5 => curr_fwft_state(1),
      O => empty_fwft_fb_i_i_1_n_0
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_fb_i,
      R => '0'
    );
empty_fwft_fb_o_i_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0EA"
    )
        port map (
      I0 => empty_fwft_fb_o_i,
      I1 => curr_state_reg_0,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_i_i_1_n_0,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => curr_state_reg_0,
      I3 => ram_empty_fb_i_reg,
      O => \^e\(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0404FB"
    )
        port map (
      I0 => \^e\(0),
      I1 => \gnstage1.q_dly_reg[1][0]\,
      I2 => ram_full_fb_i_reg,
      I3 => \gc0.count_d1_reg[0]\(0),
      I4 => \gcc0.gc0.count_reg[0]\(0),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\
    );
\gfwd_mode.m_valid_i_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"23"
    )
        port map (
      I0 => curr_state,
      I1 => prog_full_i,
      I2 => empty_fwft_i,
      O => \^gfwd_mode.m_valid_i_reg_0\
    );
\gpregsm1.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => curr_state_reg_0,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_state_reg_0,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\pkt_cnt_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]\(1),
      I1 => \pkt_cnt_reg_reg[5]\(0),
      I2 => \^gfwd_mode.m_valid_i_reg_0\,
      I3 => \pkt_cnt_reg_reg[5]\(2),
      O => \pkt_cnt_reg_reg[3]\
    );
\pkt_cnt_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \pkt_cnt_reg_reg[5]\(2),
      I1 => \^gfwd_mode.m_valid_i_reg_0\,
      I2 => \pkt_cnt_reg_reg[5]\(0),
      I3 => \pkt_cnt_reg_reg[5]\(1),
      I4 => \pkt_cnt_reg_reg[5]\(3),
      O => \pkt_cnt_reg_reg[4]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft_180 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dm_rd_en : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_fwft_180 : entity is "rd_fwft";
end design_1_axi_vfifo_ctrl_0_0_rd_fwft_180;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft_180 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__2_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__1_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\aempty_fwft_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFEAAEEAAFFAA"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I1 => ram_empty_fb_i_reg,
      I2 => m_axi_awready,
      I3 => aempty_fwft_fb_i,
      I4 => curr_fwft_state(1),
      I5 => curr_fwft_state(0),
      O => \aempty_fwft_fb_i_i_1__2_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__2_n_0\,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__2_n_0\,
      Q => aempty_fwft_i,
      R => '0'
    );
\empty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFFFEFEFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => empty_fwft_fb_i,
      I3 => curr_fwft_state(0),
      I4 => m_axi_awready,
      I5 => curr_fwft_state(1),
      O => \empty_fwft_fb_i_i_1__1_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__1_n_0\,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EC"
    )
        port map (
      I0 => m_axi_awready,
      I1 => empty_fwft_fb_o_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__1_n_0\,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_awready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => E(0)
    );
\gpr1.dout_i[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000101010101"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => ram_empty_fb_i_reg,
      I3 => curr_fwft_state(0),
      I4 => m_axi_awready,
      I5 => curr_fwft_state(1),
      O => dm_rd_en
    );
\gpregsm1.curr_fwft_state[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_awready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_awready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
m_axi_awvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_awvalid
    );
\ram_full_fb_i_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5155FFFFFFFF"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => curr_fwft_state(0),
      I2 => m_axi_awready,
      I3 => curr_fwft_state(1),
      I4 => ram_full_fb_i_reg,
      I5 => m_axi_awvalid_i,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft_190 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dm_rd_en : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \^m_axi_arvalid\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_fwft_190 : entity is "rd_fwft";
end design_1_axi_vfifo_ctrl_0_0_rd_fwft_190;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft_190 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__4_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__3_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\aempty_fwft_fb_i_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFEAAEEAAFFAA"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I1 => ram_empty_fb_i_reg,
      I2 => m_axi_arready,
      I3 => aempty_fwft_fb_i,
      I4 => curr_fwft_state(1),
      I5 => curr_fwft_state(0),
      O => \aempty_fwft_fb_i_i_1__4_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__4_n_0\,
      Q => aempty_fwft_fb_i,
      R => '0'
    );
aempty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__4_n_0\,
      Q => aempty_fwft_i,
      R => '0'
    );
\empty_fwft_fb_i_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEEFEEEFFFEFEFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => empty_fwft_fb_i,
      I3 => curr_fwft_state(0),
      I4 => m_axi_arready,
      I5 => curr_fwft_state(1),
      O => \empty_fwft_fb_i_i_1__3_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__3_n_0\,
      Q => empty_fwft_fb_i,
      R => '0'
    );
\empty_fwft_fb_o_i_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0EC"
    )
        port map (
      I0 => m_axi_arready,
      I1 => empty_fwft_fb_o_i,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__3_n_0\,
      Q => empty_fwft_i,
      R => '0'
    );
\gc0.count_d1[3]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_arready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => E(0)
    );
\gpr1.dout_i[40]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101000101010101"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => ram_empty_fb_i_reg,
      I3 => curr_fwft_state(0),
      I4 => m_axi_arready,
      I5 => curr_fwft_state(1),
      O => dm_rd_en
    );
\gpregsm1.curr_fwft_state[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_arready,
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_arready,
      I2 => curr_fwft_state(0),
      I3 => ram_empty_fb_i_reg,
      O => next_fwft_state(1)
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(1),
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
m_axi_arvalid_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => \^m_axi_arvalid\
    );
\ram_full_fb_i_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5155FFFFFFFF"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => curr_fwft_state(0),
      I2 => m_axi_arready,
      I3 => curr_fwft_state(1),
      I4 => ram_full_fb_i_reg,
      I5 => M_AXI_ARVALID,
      O => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_fwft_4 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_bcnt : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_fwft_4 : entity is "rd_fwft";
end design_1_axi_vfifo_ctrl_0_0_rd_fwft_4;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_fwft_4 is
  signal aempty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of aempty_fwft_fb_i : signal is std.standard.true;
  signal \aempty_fwft_fb_i_i_1__1_n_0\ : STD_LOGIC;
  signal aempty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of aempty_fwft_i : signal is std.standard.true;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute DONT_TOUCH of curr_fwft_state : signal is std.standard.true;
  signal empty_fwft_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_i : signal is std.standard.true;
  signal \empty_fwft_fb_i_i_1__0_n_0\ : STD_LOGIC;
  signal empty_fwft_fb_o_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_fb_o_i : signal is std.standard.true;
  signal empty_fwft_fb_o_i_reg0 : STD_LOGIC;
  signal empty_fwft_i : STD_LOGIC;
  attribute DONT_TOUCH of empty_fwft_i : signal is std.standard.true;
  signal \gpregsm1.curr_fwft_state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal next_fwft_state : STD_LOGIC_VECTOR ( 0 to 0 );
  signal user_valid : STD_LOGIC;
  attribute DONT_TOUCH of user_valid : signal is std.standard.true;
  attribute DONT_TOUCH of aempty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of aempty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of aempty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of aempty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of aempty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of aempty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_fb_o_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_fb_o_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_fb_o_i_reg : label is "no";
  attribute DONT_TOUCH of empty_fwft_i_reg : label is std.standard.true;
  attribute KEEP of empty_fwft_i_reg : label is "yes";
  attribute equivalent_register_removal of empty_fwft_i_reg : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.curr_fwft_state_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.curr_fwft_state_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.curr_fwft_state_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \gpregsm1.user_valid_reg\ : label is std.standard.true;
  attribute KEEP of \gpregsm1.user_valid_reg\ : label is "yes";
  attribute equivalent_register_removal of \gpregsm1.user_valid_reg\ : label is "no";
begin
  Q_reg <= empty_fwft_i;
  \out\(1 downto 0) <= curr_fwft_state(1 downto 0);
\Q_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3AAA2"
    )
        port map (
      I0 => mux4_out(0),
      I1 => m_axi_bvalid,
      I2 => empty_fwft_i,
      I3 => \goreg_dm.dout_i_reg[0]\,
      I4 => Q_reg_1,
      O => Q_reg_0
    );
\aempty_fwft_fb_i_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCB8000"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => ram_empty_fb_i_reg,
      I4 => aempty_fwft_fb_i,
      O => \aempty_fwft_fb_i_i_1__1_n_0\
    );
aempty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__1_n_0\,
      Q => aempty_fwft_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
aempty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \aempty_fwft_fb_i_i_1__1_n_0\,
      Q => aempty_fwft_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\empty_fwft_fb_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_i,
      O => \empty_fwft_fb_i_i_1__0_n_0\
    );
empty_fwft_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__0_n_0\,
      Q => empty_fwft_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\empty_fwft_fb_o_i_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F320"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => empty_fwft_fb_o_i,
      O => empty_fwft_fb_o_i_reg0
    );
empty_fwft_fb_o_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_fb_o_i_reg0,
      Q => empty_fwft_fb_o_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
empty_fwft_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \empty_fwft_fb_i_i_1__0_n_0\,
      Q => empty_fwft_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gc0.count_d1[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5515"
    )
        port map (
      I0 => ram_empty_fb_i_reg,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => m_axi_bvalid,
      O => E(0)
    );
\gpr1.dout_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000BF"
    )
        port map (
      I0 => m_axi_bvalid,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => ram_empty_fb_i_reg,
      I4 => Q(1),
      I5 => Q(0),
      O => \gpr1.dout_i_reg[0]\
    );
\gpregsm1.curr_fwft_state[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => m_axi_bvalid,
      I2 => curr_fwft_state(0),
      O => next_fwft_state(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => curr_fwft_state(1),
      I1 => curr_fwft_state(0),
      I2 => m_axi_bvalid,
      I3 => ram_empty_fb_i_reg,
      O => \gpregsm1.curr_fwft_state[1]_i_1__4_n_0\
    );
\gpregsm1.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => curr_fwft_state(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gpregsm1.curr_fwft_state[1]_i_1__4_n_0\,
      Q => curr_fwft_state(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gpregsm1.user_valid_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => next_fwft_state(0),
      Q => user_valid,
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
m_axi_bready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fwft_i,
      O => m_axi_bready
    );
\plusOp_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222202000000"
    )
        port map (
      I0 => awgen_to_mctf_tvalid,
      I1 => ram_full_fb_i_reg,
      I2 => m_axi_bvalid,
      I3 => curr_fwft_state(0),
      I4 => curr_fwft_state(1),
      I5 => ram_empty_fb_i_reg,
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\
    );
\ram_reg_0_1_0_5_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => empty_fwft_i,
      I1 => m_axi_bvalid,
      I2 => mem_init_done,
      O => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    dm_rd_en : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    curr_state_reg : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss : entity is "rd_status_flags_ss";
end design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_fb_i_i_1_n_0 : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A0000FFFF888A"
    )
        port map (
      I0 => p_19_out,
      I1 => ram_empty_fb_i,
      I2 => curr_state_reg,
      I3 => \gpregsm1.curr_fwft_state_reg[1]\,
      I4 => \gcc0.gc0.count_reg[0]\(0),
      I5 => \gc0.count_d1_reg[0]\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\
    );
\gpr1.dout_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => Q(1),
      I2 => Q(0),
      I3 => E(0),
      O => dm_rd_en
    );
ram_empty_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF2AFF2AFF2A"
    )
        port map (
      I0 => ram_empty_fb_i,
      I1 => comp0,
      I2 => p_19_out,
      I3 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I4 => E(0),
      I5 => \gc0.count_reg[2]\,
      O => ram_empty_fb_i_i_1_n_0
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_i_1_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_i_1_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181 : entity is "rd_status_flags_ss";
end design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191 is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191 : entity is "rd_status_flags_ss";
end design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191 is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_empty_fb_i_reg_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\ : entity is "rd_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\ is
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
\greg_out.QSPO_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => \wr_rst_reg_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
\greg_out.QSPO_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => \wr_rst_reg_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]\,
      Q => D(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => D(1),
      R => Q(0)
    );
\greg_out.QSPO_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => D(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => ADDRA(0),
      Q => D(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => Q(0),
      Q => D(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83\ is
  port (
    pf_thresh_dly_reg_r : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83\ is
begin
\greg_out.QSPO_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => pf_thresh_dly_reg_r,
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => D(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81\ is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81\ : entity is "rom";
end \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81\ is
begin
\greg_out.QSPO_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => D(1),
      R => Q(0)
    );
\greg_out.QSPO_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => D(0),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_sdpram is
  port (
    DOA : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data_gcnt : out STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    DIA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRC : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_init_done_reg : in STD_LOGIC;
    Q_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_sdpram : entity is "sdpram";
end design_1_axi_vfifo_ctrl_0_0_sdpram;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_sdpram is
  signal \^doa\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_reg_0_1_0_3_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_3 : STD_LOGIC;
  signal \^wr_data_gcnt\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_3 : label is "";
begin
  DOA(0) <= \^doa\(0);
  wr_data_gcnt(2 downto 0) <= \^wr_data_gcnt\(2 downto 0);
ram_reg_0_1_0_3: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRC(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRC(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRC(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1) => \^wr_data_gcnt\(0),
      DIA(0) => DIA(0),
      DIB(1 downto 0) => \^wr_data_gcnt\(2 downto 1),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_1_0_3_n_0,
      DOA(0) => \^doa\(0),
      DOB(1) => ram_reg_0_1_0_3_n_2,
      DOB(0) => ram_reg_0_1_0_3_n_3,
      DOC(1 downto 0) => NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => \gpfs.prog_full_i_reg\
    );
ram_reg_0_1_0_3_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => Q_reg,
      I2 => \^doa\(0),
      I3 => ram_reg_0_1_0_3_n_0,
      O => \^wr_data_gcnt\(0)
    );
ram_reg_0_1_0_3_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA08000000"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => ram_reg_0_1_0_3_n_0,
      I2 => Q_reg,
      I3 => \^doa\(0),
      I4 => ram_reg_0_1_0_3_n_3,
      I5 => ram_reg_0_1_0_3_n_2,
      O => \^wr_data_gcnt\(2)
    );
ram_reg_0_1_0_3_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA0800"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \^doa\(0),
      I2 => Q_reg,
      I3 => ram_reg_0_1_0_3_n_0,
      I4 => ram_reg_0_1_0_3_n_3,
      O => \^wr_data_gcnt\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_sdpram_155 is
  port (
    DOA : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    we_mm2s_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_init_done_reg : in STD_LOGIC;
    reset_addr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_sdpram_155 : entity is "sdpram";
end design_1_axi_vfifo_ctrl_0_0_sdpram_155;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_sdpram_155 is
  signal \^dib\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^doa\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ram_reg_0_1_0_3_i_2__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_3_n_3 : STD_LOGIC;
  signal wr_addr_mm2s_cnt : STD_LOGIC;
  signal wr_data_mm2s_cnt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_3 : label is "";
begin
  DIB(1 downto 0) <= \^dib\(1 downto 0);
  DOA(1 downto 0) <= \^doa\(1 downto 0);
ram_reg_0_1_0_3: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => Q(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => Q(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => Q(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_mm2s_cnt,
      DIA(1) => \ram_reg_0_1_0_3_i_2__0_n_0\,
      DIA(0) => wr_data_mm2s_cnt(0),
      DIB(1 downto 0) => \^dib\(1 downto 0),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^doa\(1 downto 0),
      DOB(1) => ram_reg_0_1_0_3_n_2,
      DOB(0) => ram_reg_0_1_0_3_n_3,
      DOC(1 downto 0) => NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_mm2s_valid
    );
\ram_reg_0_1_0_3_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \^doa\(1),
      I1 => \^doa\(0),
      I2 => mem_init_done_reg,
      O => \ram_reg_0_1_0_3_i_2__0_n_0\
    );
\ram_reg_0_1_0_3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \^doa\(0),
      O => wr_data_mm2s_cnt(0)
    );
\ram_reg_0_1_0_3_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F800000"
    )
        port map (
      I0 => \^doa\(1),
      I1 => \^doa\(0),
      I2 => ram_reg_0_1_0_3_n_3,
      I3 => ram_reg_0_1_0_3_n_2,
      I4 => mem_init_done_reg,
      O => \^dib\(1)
    );
\ram_reg_0_1_0_3_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \^doa\(0),
      I2 => \^doa\(1),
      I3 => ram_reg_0_1_0_3_n_3,
      O => \^dib\(0)
    );
\ram_reg_0_1_0_3_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => mem_init_done_reg,
      I2 => reset_addr,
      O => wr_addr_mm2s_cnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_sdpram_156 is
  port (
    Q_reg : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    wr_data_gcnt : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mm2s_trans_last_arb : in STD_LOGIC;
    DOA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_init_done_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_sdpram_156 : entity is "sdpram";
end design_1_axi_vfifo_ctrl_0_0_sdpram_156;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_sdpram_156 is
  signal Q_i_4_n_0 : STD_LOGIC;
  signal rd_data_mm2s_gcnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_3 : label is "";
begin
Q_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => DIB(1),
      I1 => rd_data_mm2s_gcnt(3),
      I2 => Q_i_4_n_0,
      I3 => rd_data_mm2s_gcnt(2),
      I4 => DIB(0),
      O => Q_reg
    );
Q_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD7FFFFFDFF7DDDD"
    )
        port map (
      I0 => mm2s_trans_last_arb,
      I1 => rd_data_mm2s_gcnt(0),
      I2 => DOA(1),
      I3 => DOA(0),
      I4 => mem_init_done_reg,
      I5 => rd_data_mm2s_gcnt(1),
      O => Q_i_4_n_0
    );
ram_reg_0_1_0_3: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => Q(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => Q(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => Q(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => wr_data_gcnt(1 downto 0),
      DIB(1 downto 0) => wr_data_gcnt(3 downto 2),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_mm2s_gcnt(1 downto 0),
      DOB(1 downto 0) => rd_data_mm2s_gcnt(3 downto 2),
      DOC(1 downto 0) => NLW_ram_reg_0_1_0_3_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_3_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => \gpfs.prog_full_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[65]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[66]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[66]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[66]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[66]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_1 : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[66]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[66]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    \init_addr_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \gfwd_mode.storage_data1[65]_i_2_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  WR_DATA(29 downto 0) <= \^wr_data\(29 downto 0);
  sdpo_int(31 downto 0) <= \^sdpo_int\(31 downto 0);
\gfwd_mode.storage_data1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(3),
      I2 => \^sdpo_int\(2),
      I3 => \^sdpo_int\(5),
      I4 => \^sdpo_int\(6),
      I5 => \gfwd_mode.storage_data1[65]_i_2_n_0\,
      O => \gfwd_mode.storage_data1_reg[65]\(0)
    );
\gfwd_mode.storage_data1[65]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      I2 => \^sdpo_int\(7),
      I3 => \^sdpo_int\(8),
      I4 => \^sdpo_int\(9),
      O => \gfwd_mode.storage_data1[65]_i_2_n_0\
    );
\gin_reg.wr_pntr_pf_dly[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB0BF808"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => ADDRD(0),
      I4 => \^sdpo_int\(24),
      O => D_0(0)
    );
\pntr_rchd_end_addr0_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(17),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => D(0),
      I2 => ram_init_done_i_reg_rep,
      I3 => \init_addr_reg[0]\,
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => \^sdpo_int\(17),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gfwd_mode.storage_data1_reg[66]_2\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28222888"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gfwd_mode.storage_data1_reg[66]_2\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      O => \gfwd_mode.storage_data1_reg[66]_2\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      O => \gfwd_mode.storage_data1_reg[66]_2\(0)
    );
\pntr_rchd_end_addr0_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02A2"
    )
        port map (
      I0 => \^sdpo_int\(24),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(25),
      O => \gfwd_mode.storage_data1_reg[66]_1\(3)
    );
\pntr_rchd_end_addr0_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EEE000"
    )
        port map (
      I0 => \^sdpo_int\(22),
      I1 => \^sdpo_int\(23),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gfwd_mode.storage_data1_reg[66]_1\(2)
    );
\pntr_rchd_end_addr0_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(21),
      O => \gfwd_mode.storage_data1_reg[66]_1\(1)
    );
\pntr_rchd_end_addr0_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(19),
      O => \gfwd_mode.storage_data1_reg[66]_1\(0)
    );
\pntr_rchd_end_addr0_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009A95"
    )
        port map (
      I0 => \^sdpo_int\(24),
      I1 => D(0),
      I2 => ram_init_done_i_reg_rep,
      I3 => \init_addr_reg[0]\,
      I4 => \^sdpo_int\(25),
      O => S(3)
    );
\pntr_rchd_end_addr0_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(22),
      I1 => \^sdpo_int\(23),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => S(2)
    );
\pntr_rchd_end_addr0_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => \^sdpo_int\(21),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => S(1)
    );
\pntr_rchd_end_addr0_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => \^sdpo_int\(19),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => S(0)
    );
\pntr_rchd_end_addr0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(30),
      I1 => \^sdpo_int\(31),
      O => \gfwd_mode.storage_data1_reg[66]_4\(2)
    );
\pntr_rchd_end_addr0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => \^sdpo_int\(29),
      O => \gfwd_mode.storage_data1_reg[66]_4\(1)
    );
\pntr_rchd_end_addr0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => \^sdpo_int\(27),
      O => \gfwd_mode.storage_data1_reg[66]_4\(0)
    );
\pntr_rchd_end_addr0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(31),
      I1 => \^sdpo_int\(30),
      O => \gfwd_mode.storage_data1_reg[66]\(2)
    );
\pntr_rchd_end_addr0_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => \^sdpo_int\(29),
      O => \gfwd_mode.storage_data1_reg[66]\(1)
    );
\pntr_rchd_end_addr0_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => \^sdpo_int\(27),
      O => \gfwd_mode.storage_data1_reg[66]\(0)
    );
pntr_rchd_end_addr0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => \gfwd_mode.storage_data1_reg[66]_3\(0)
    );
pntr_rchd_end_addr0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      O => \gfwd_mode.storage_data1_reg[66]_0\(3)
    );
pntr_rchd_end_addr0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      O => \gfwd_mode.storage_data1_reg[66]_0\(2)
    );
pntr_rchd_end_addr0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => \gfwd_mode.storage_data1_reg[66]_0\(1)
    );
\pntr_rchd_end_addr0_carry_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => \^sdpo_int\(2),
      O => \gfwd_mode.storage_data1_reg[66]_0\(0)
    );
ram_reg_0_1_0_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => storage_data1(0),
      I1 => ram_init_done_i_reg_rep,
      I2 => \init_addr_reg[0]\,
      O => rom_rd_addr_int_1
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => \^wr_data\(1 downto 0),
      DIC(1 downto 0) => \^wr_data\(3 downto 2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_init_done_i_reg_rep,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(2)
    );
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(11 downto 10),
      DIB(1 downto 0) => \^wr_data\(13 downto 12),
      DIC(1 downto 0) => \^wr_data\(15 downto 14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => \^sdpo_int\(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_17_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_12_17_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(10)
    );
\ram_reg_0_1_12_17_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_12_17_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_17_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(17),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(15)
    );
\ram_reg_0_1_12_17_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(14)
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(17 downto 16),
      DIB(1 downto 0) => \^wr_data\(19 downto 18),
      DIC(1 downto 0) => \^wr_data\(21 downto 20),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(19 downto 18),
      DOB(1 downto 0) => \^sdpo_int\(21 downto 20),
      DOC(1 downto 0) => \^sdpo_int\(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_18_23_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(19),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(17)
    );
\ram_reg_0_1_18_23_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(16)
    );
\ram_reg_0_1_18_23_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(21),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(19)
    );
\ram_reg_0_1_18_23_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(18)
    );
\ram_reg_0_1_18_23_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(23),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(21)
    );
\ram_reg_0_1_18_23_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(22),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(20)
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(23 downto 22),
      DIB(1 downto 0) => \^wr_data\(25 downto 24),
      DIC(1 downto 0) => \^wr_data\(27 downto 26),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(25 downto 24),
      DOB(1 downto 0) => \^sdpo_int\(27 downto 26),
      DOC(1 downto 0) => \^sdpo_int\(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_24_29_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(25),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(23)
    );
ram_reg_0_1_24_29_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF80B08FFFF0000"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_3\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(24),
      I4 => ADDRD(0),
      I5 => ram_init_done_i_reg_rep,
      O => \^wr_data\(22)
    );
\ram_reg_0_1_24_29_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(27),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(25)
    );
\ram_reg_0_1_24_29_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(24)
    );
\ram_reg_0_1_24_29_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(29),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(27)
    );
\ram_reg_0_1_24_29_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(26)
    );
ram_reg_0_1_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(29 downto 28),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_30_31_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBF8FFFF"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_5\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(31),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(29)
    );
\ram_reg_0_1_30_31_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(30),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(28)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(5 downto 4),
      DIB(1 downto 0) => \^wr_data\(7 downto 6),
      DIC(1 downto 0) => \^wr_data\(9 downto 8),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_6_11_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(4)
    );
\ram_reg_0_1_6_11_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111\ is
  port (
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    \init_addr_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 29 downto 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111\ is
  signal \^addrd\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  ADDRD(0) <= \^addrd\(0);
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => WR_DATA(1 downto 0),
      DIC(1 downto 0) => WR_DATA(3 downto 2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(1 downto 0),
      DOB(1 downto 0) => \gstage1.q_dly_reg[31]\(3 downto 2),
      DOC(1 downto 0) => \gstage1.q_dly_reg[31]\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_0_5_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => D(0),
      I1 => ram_init_done_i_reg_rep,
      I2 => \init_addr_reg[0]\,
      O => \^addrd\(0)
    );
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(11 downto 10),
      DIB(1 downto 0) => WR_DATA(13 downto 12),
      DIC(1 downto 0) => WR_DATA(15 downto 14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(13 downto 12),
      DOB(1 downto 0) => \gstage1.q_dly_reg[31]\(15 downto 14),
      DOC(1 downto 0) => \gstage1.q_dly_reg[31]\(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(17 downto 16),
      DIB(1 downto 0) => WR_DATA(19 downto 18),
      DIC(1 downto 0) => WR_DATA(21 downto 20),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(19 downto 18),
      DOB(1 downto 0) => \gstage1.q_dly_reg[31]\(21 downto 20),
      DOC(1 downto 0) => \gstage1.q_dly_reg[31]\(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(23 downto 22),
      DIB(1 downto 0) => WR_DATA(25 downto 24),
      DIC(1 downto 0) => WR_DATA(27 downto 26),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(25 downto 24),
      DOB(1 downto 0) => \gstage1.q_dly_reg[31]\(27 downto 26),
      DOC(1 downto 0) => \gstage1.q_dly_reg[31]\(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(29 downto 28),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^addrd\(0),
      DIA(1 downto 0) => WR_DATA(5 downto 4),
      DIB(1 downto 0) => WR_DATA(7 downto 6),
      DIC(1 downto 0) => WR_DATA(9 downto 8),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gstage1.q_dly_reg[31]\(7 downto 6),
      DOB(1 downto 0) => \gstage1.q_dly_reg[31]\(9 downto 8),
      DOC(1 downto 0) => \gstage1.q_dly_reg[31]\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 29 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gstage1.q_dly_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[7]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gstage1.q_dly_reg[7]_5\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    \init_addr_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \ram_reg_0_1_0_5_i_1__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_4__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_n_1 : STD_LOGIC;
  signal \ram_reg_0_1_30_31_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_1__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_3__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_4__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_5__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_6__3_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  WR_DATA(16 downto 0) <= \^wr_data\(16 downto 0);
  sdpo_int(29 downto 0) <= \^sdpo_int\(29 downto 0);
\gstage1.q_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(1),
      O => \gstage1.q_dly_reg[7]_5\(0)
    );
\gstage1.q_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(2),
      O => \gstage1.q_dly_reg[7]_5\(1)
    );
\gstage1.q_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(3),
      O => \gstage1.q_dly_reg[7]_5\(2)
    );
\gstage1.q_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => O(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(4),
      O => \gstage1.q_dly_reg[7]_5\(3)
    );
\gstage1.q_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B08"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(5),
      O => \gstage1.q_dly_reg[7]_5\(4)
    );
\pntr_rchd_end_addr0_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(15),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A80"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => D(0),
      I2 => ram_init_done_i_reg_rep,
      I3 => \init_addr_reg[0]\,
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gstage1.q_dly_reg[7]_2\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28222888"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gstage1.q_dly_reg[7]_2\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      O => \gstage1.q_dly_reg[7]_2\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      O => \gstage1.q_dly_reg[7]_2\(0)
    );
\pntr_rchd_end_addr0_carry__1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02A2"
    )
        port map (
      I0 => \^sdpo_int\(22),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(23),
      O => \gstage1.q_dly_reg[7]_1\(3)
    );
\pntr_rchd_end_addr0_carry__1_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EEE000"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => \^sdpo_int\(21),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => \gstage1.q_dly_reg[7]_1\(2)
    );
\pntr_rchd_end_addr0_carry__1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(19),
      O => \gstage1.q_dly_reg[7]_1\(1)
    );
\pntr_rchd_end_addr0_carry__1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => \init_addr_reg[0]\,
      I2 => ram_init_done_i_reg_rep,
      I3 => D(0),
      I4 => \^sdpo_int\(17),
      O => \gstage1.q_dly_reg[7]_1\(0)
    );
\pntr_rchd_end_addr0_carry__1_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009A95"
    )
        port map (
      I0 => \^sdpo_int\(22),
      I1 => D(0),
      I2 => ram_init_done_i_reg_rep,
      I3 => \init_addr_reg[0]\,
      I4 => \^sdpo_int\(23),
      O => S(3)
    );
\pntr_rchd_end_addr0_carry__1_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => \^sdpo_int\(21),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => S(2)
    );
\pntr_rchd_end_addr0_carry__1_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => \^sdpo_int\(19),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => S(1)
    );
\pntr_rchd_end_addr0_carry__1_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => \^sdpo_int\(17),
      I2 => D(0),
      I3 => ram_init_done_i_reg_rep,
      I4 => \init_addr_reg[0]\,
      O => S(0)
    );
\pntr_rchd_end_addr0_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => \^sdpo_int\(29),
      O => \gstage1.q_dly_reg[7]_4\(2)
    );
\pntr_rchd_end_addr0_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => \^sdpo_int\(27),
      O => \gstage1.q_dly_reg[7]_4\(1)
    );
\pntr_rchd_end_addr0_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sdpo_int\(24),
      I1 => \^sdpo_int\(25),
      O => \gstage1.q_dly_reg[7]_4\(0)
    );
\pntr_rchd_end_addr0_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(29),
      I1 => \^sdpo_int\(28),
      O => \gstage1.q_dly_reg[7]\(2)
    );
\pntr_rchd_end_addr0_carry__2_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => \^sdpo_int\(27),
      O => \gstage1.q_dly_reg[7]\(1)
    );
\pntr_rchd_end_addr0_carry__2_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sdpo_int\(24),
      I1 => \^sdpo_int\(25),
      O => \gstage1.q_dly_reg[7]\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => \^sdpo_int\(1),
      O => \gstage1.q_dly_reg[7]_3\(0)
    );
\pntr_rchd_end_addr0_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      O => \gstage1.q_dly_reg[7]_0\(3)
    );
\pntr_rchd_end_addr0_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => \gstage1.q_dly_reg[7]_0\(2)
    );
\pntr_rchd_end_addr0_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => \gstage1.q_dly_reg[7]_0\(1)
    );
\pntr_rchd_end_addr0_carry_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => \gstage1.q_dly_reg[7]_0\(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => B"00",
      DIB(1) => \ram_reg_0_1_0_5_i_1__2_n_0\,
      DIB(0) => \ram_reg_0_1_0_5_i_2__3_n_0\,
      DIC(1) => \ram_reg_0_1_0_5_i_3__0_n_0\,
      DIC(0) => \ram_reg_0_1_0_5_i_4__3_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_1_0_5_n_0,
      DOA(0) => ram_reg_0_1_0_5_n_1,
      DOB(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOC(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(0),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_0_5_i_1__2_n_0\
    );
\ram_reg_0_1_0_5_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_0_5_i_2__3_n_0\
    );
\ram_reg_0_1_0_5_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(2),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_0_5_i_3__0_n_0\
    );
\ram_reg_0_1_0_5_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(1),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_0_5_i_4__3_n_0\
    );
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(1 downto 0),
      DIB(1 downto 0) => \^wr_data\(3 downto 2),
      DIC(1 downto 0) => \^wr_data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOB(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOC(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_17_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_12_17_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_12_17_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_12_17_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_12_17_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_12_17_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(4)
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(7 downto 6),
      DIB(1 downto 0) => \^wr_data\(9 downto 8),
      DIC(1 downto 0) => \^wr_data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(17 downto 16),
      DOB(1 downto 0) => \^sdpo_int\(19 downto 18),
      DOC(1 downto 0) => \^sdpo_int\(21 downto 20),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_18_23_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(17),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_18_23_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(16),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_1\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_18_23_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(19),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_18_23_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(18),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_18_23_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(21),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_18_23_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(20),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_2\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(10)
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1) => \^wr_data\(12),
      DIA(0) => \gfwd_mode.m_valid_i_reg\(0),
      DIB(1 downto 0) => \^wr_data\(14 downto 13),
      DIC(1 downto 0) => \^wr_data\(16 downto 15),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(23 downto 22),
      DOB(1 downto 0) => \^sdpo_int\(25 downto 24),
      DOC(1 downto 0) => \^sdpo_int\(27 downto 26),
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_24_29_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(23),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_24_29_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(25),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(14)
    );
\ram_reg_0_1_24_29_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(24),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_3\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_24_29_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(27),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(16)
    );
\ram_reg_0_1_24_29_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(26),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \^wr_data\(15)
    );
ram_reg_0_1_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1) => \gfwd_mode.m_valid_i_reg\(1),
      DIA(0) => \ram_reg_0_1_30_31_i_2__1_n_0\,
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(29 downto 28),
      DOB(1 downto 0) => NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_30_31_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(28),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_4\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_30_31_i_2__1_n_0\
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => D(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => D(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => D(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1) => \ram_reg_0_1_6_11_i_1__3_n_0\,
      DIA(0) => \ram_reg_0_1_6_11_i_2__3_n_0\,
      DIB(1) => \ram_reg_0_1_6_11_i_3__3_n_0\,
      DIB(0) => \ram_reg_0_1_6_11_i_4__3_n_0\,
      DIC(1) => \ram_reg_0_1_6_11_i_5__3_n_0\,
      DIC(0) => \ram_reg_0_1_6_11_i_6__3_n_0\,
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOB(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOC(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_1__3_n_0\
    );
\ram_reg_0_1_6_11_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => O(3),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_2__3_n_0\
    );
\ram_reg_0_1_6_11_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(2),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_3__3_n_0\
    );
\ram_reg_0_1_6_11_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(1),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_4__3_n_0\
    );
\ram_reg_0_1_6_11_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]_0\(0),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_5__3_n_0\
    );
\ram_reg_0_1_6_11_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32020000"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \gfwd_mode.storage_data1_reg[0]\(3),
      I4 => ram_init_done_i_reg_rep,
      O => \ram_reg_0_1_6_11_i_6__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135\ is
  port (
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135\ is
  signal ram_reg_0_1_12_17_n_0 : STD_LOGIC;
  signal ram_reg_0_1_12_17_n_1 : STD_LOGIC;
  signal ram_reg_0_1_12_17_n_3 : STD_LOGIC;
  signal ram_reg_0_1_24_29_n_4 : STD_LOGIC;
  signal ram_reg_0_1_24_29_n_5 : STD_LOGIC;
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
begin
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => ram_reg_0_1_12_17_n_0,
      DOA(0) => ram_reg_0_1_12_17_n_1,
      DOB(1) => \gin_reg.rd_pntr_pf_dly_reg[12]\(0),
      DOB(0) => ram_reg_0_1_12_17_n_3,
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(2 downto 1),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(4 downto 3),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(6 downto 5),
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(8 downto 7),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(13 downto 12),
      DIB(1 downto 0) => WR_DATA(15 downto 14),
      DIC(1 downto 0) => WR_DATA(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(10 downto 9),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 11),
      DOC(1) => ram_reg_0_1_24_29_n_4,
      DOC(0) => ram_reg_0_1_24_29_n_5,
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168\ is
  port (
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    I147 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_init_done_reg : in STD_LOGIC;
    \gstage1.q_dly_reg[14]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_addr : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    we_ar_txn : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168\ is
  signal \^i147\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ar_address_inc : STD_LOGIC_VECTOR ( 22 to 22 );
  signal \ram_reg_0_1_0_5_i_7__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__5_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__5_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__5_n_3\ : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_12_17_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_1 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_2 : STD_LOGIC;
  signal ram_reg_0_1_18_23_i_8_n_3 : STD_LOGIC;
  signal \ram_reg_0_1_24_29_i_2__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_24_29_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_1_30_31_i_3_n_3 : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__3_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__3_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__3_n_3\ : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_1 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_2 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_8_n_3 : STD_LOGIC;
  signal rom_rd_addr_i : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_30_31 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  I147(31 downto 0) <= \^i147\(31 downto 0);
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => WR_DATA(1 downto 0),
      DIC(1 downto 0) => WR_DATA(3 downto 2),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(1 downto 0),
      DOB(1 downto 0) => \^i147\(3 downto 2),
      DOC(1 downto 0) => \^i147\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
\ram_reg_0_1_0_5_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => PAYLOAD_FROM_MTF(0),
      I1 => mem_init_done_reg,
      I2 => reset_addr,
      O => rom_rd_addr_i
    );
\ram_reg_0_1_0_5_i_7__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_5_i_7__5_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_7__5_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_7__5_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_7__5_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^i147\(5 downto 2),
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
ram_reg_0_1_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1 downto 0) => WR_DATA(11 downto 10),
      DIB(1 downto 0) => WR_DATA(13 downto 12),
      DIC(1 downto 0) => WR_DATA(15 downto 14),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(13 downto 12),
      DOB(1 downto 0) => \^i147\(15 downto 14),
      DOC(1 downto 0) => \^i147\(17 downto 16),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
ram_reg_0_1_12_17_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_6_11_i_8_n_0,
      CO(3) => ram_reg_0_1_12_17_i_7_n_0,
      CO(2) => ram_reg_0_1_12_17_i_7_n_1,
      CO(1) => ram_reg_0_1_12_17_i_7_n_2,
      CO(0) => ram_reg_0_1_12_17_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(15 downto 12),
      S(3 downto 0) => \^i147\(17 downto 14)
    );
ram_reg_0_1_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1 downto 0) => WR_DATA(17 downto 16),
      DIB(1 downto 0) => WR_DATA(19 downto 18),
      DIC(1 downto 0) => WR_DATA(21 downto 20),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(19 downto 18),
      DOB(1 downto 0) => \^i147\(21 downto 20),
      DOC(1 downto 0) => \^i147\(23 downto 22),
      DOD(1 downto 0) => NLW_ram_reg_0_1_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
ram_reg_0_1_18_23_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_12_17_i_7_n_0,
      CO(3) => ram_reg_0_1_18_23_i_7_n_0,
      CO(2) => ram_reg_0_1_18_23_i_7_n_1,
      CO(1) => ram_reg_0_1_18_23_i_7_n_2,
      CO(0) => ram_reg_0_1_18_23_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(19 downto 16),
      S(3 downto 0) => \^i147\(21 downto 18)
    );
ram_reg_0_1_18_23_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_18_23_i_7_n_0,
      CO(3) => ram_reg_0_1_18_23_i_8_n_0,
      CO(2) => ram_reg_0_1_18_23_i_8_n_1,
      CO(1) => ram_reg_0_1_18_23_i_8_n_2,
      CO(0) => ram_reg_0_1_18_23_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \gpr1.dout_i_reg[37]\(22),
      O(2) => ar_address_inc(22),
      O(1 downto 0) => \gpr1.dout_i_reg[37]\(21 downto 20),
      S(3 downto 0) => \^i147\(25 downto 22)
    );
ram_reg_0_1_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1) => WR_DATA(22),
      DIA(0) => \ram_reg_0_1_24_29_i_2__1_n_0\,
      DIB(1 downto 0) => WR_DATA(24 downto 23),
      DIC(1 downto 0) => WR_DATA(26 downto 25),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(25 downto 24),
      DOB(1 downto 0) => \^i147\(27 downto 26),
      DOC(1 downto 0) => \^i147\(29 downto 28),
      DOD(1 downto 0) => NLW_ram_reg_0_1_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
\ram_reg_0_1_24_29_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB3BC808"
    )
        port map (
      I0 => ar_address_inc(22),
      I1 => mem_init_done_reg,
      I2 => \gstage1.q_dly_reg[14]\(0),
      I3 => PAYLOAD_FROM_MTF(0),
      I4 => reset_addr,
      O => \ram_reg_0_1_24_29_i_2__1_n_0\
    );
ram_reg_0_1_24_29_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_18_23_i_8_n_0,
      CO(3) => ram_reg_0_1_24_29_i_7_n_0,
      CO(2) => ram_reg_0_1_24_29_i_7_n_1,
      CO(1) => ram_reg_0_1_24_29_i_7_n_2,
      CO(0) => ram_reg_0_1_24_29_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(26 downto 23),
      S(3 downto 0) => \^i147\(29 downto 26)
    );
ram_reg_0_1_30_31: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1 downto 0) => WR_DATA(28 downto 27),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(31 downto 30),
      DOB(1 downto 0) => NLW_ram_reg_0_1_30_31_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ram_reg_0_1_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
ram_reg_0_1_30_31_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_24_29_i_7_n_0,
      CO(3 downto 1) => NLW_ram_reg_0_1_30_31_i_3_CO_UNCONNECTED(3 downto 1),
      CO(0) => ram_reg_0_1_30_31_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => NLW_ram_reg_0_1_30_31_i_3_O_UNCONNECTED(3 downto 2),
      O(1 downto 0) => \gpr1.dout_i_reg[37]\(28 downto 27),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^i147\(31 downto 30)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => PAYLOAD_FROM_MTF(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => PAYLOAD_FROM_MTF(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => PAYLOAD_FROM_MTF(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_i,
      DIA(1 downto 0) => WR_DATA(5 downto 4),
      DIB(1 downto 0) => WR_DATA(7 downto 6),
      DIC(1 downto 0) => WR_DATA(9 downto 8),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^i147\(7 downto 6),
      DOB(1 downto 0) => \^i147\(9 downto 8),
      DOC(1 downto 0) => \^i147\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_ar_txn
    );
\ram_reg_0_1_6_11_i_7__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_7__5_n_0\,
      CO(3) => \ram_reg_0_1_6_11_i_7__3_n_0\,
      CO(2) => \ram_reg_0_1_6_11_i_7__3_n_1\,
      CO(1) => \ram_reg_0_1_6_11_i_7__3_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^i147\(9 downto 6),
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(7 downto 4),
      S(3 downto 0) => \gstage1.q_dly_reg[13]\(3 downto 0)
    );
ram_reg_0_1_6_11_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_6_11_i_7__3_n_0\,
      CO(3) => ram_reg_0_1_6_11_i_8_n_0,
      CO(2) => ram_reg_0_1_6_11_i_8_n_1,
      CO(1) => ram_reg_0_1_6_11_i_8_n_2,
      CO(0) => ram_reg_0_1_6_11_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \gpr1.dout_i_reg[37]\(11 downto 8),
      S(3 downto 0) => \^i147\(13 downto 10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1\ is
  port (
    pntr_roll_over_reg : out STD_LOGIC;
    roll_over_int : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1\ is
  signal \^pntr_roll_over_reg\ : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  pntr_roll_over_reg <= \^pntr_roll_over_reg\;
  roll_over_int <= \^roll_over_int\;
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ADDRD(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => \^pntr_roll_over_reg\,
      DPRA0 => ADDRA(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^pntr_roll_over_reg\,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109\ is
  port (
    roll_over_int : out STD_LOGIC;
    pntr_roll_over : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109\ is
  signal pntr_roll_over_reg : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  roll_over_int <= \^roll_over_int\;
\gin_reg.wr_pntr_roll_over_dly_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ADDRD(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => pntr_roll_over_reg,
      DPRA0 => D(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i_reg_rep,
      I1 => pntr_roll_over_reg,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ADDRD(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => storage_data1(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132\ is
  port (
    roll_over_int : out STD_LOGIC;
    pntr_roll_over : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132\ is
  signal pntr_roll_over_reg : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  roll_over_int <= \^roll_over_int\;
\gin_reg.wr_pntr_roll_over_dly_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => pntr_roll_over_reg,
      DPRA0 => D(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i_reg_rep,
      I1 => pntr_roll_over_reg,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => \gfwd_mode.storage_data1_reg[0]\(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ADDRD(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => \gfwd_mode.storage_data1_reg[0]\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\ is
  port (
    pntr_roll_over_reg : out STD_LOGIC;
    roll_over_int : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\ is
  signal \^pntr_roll_over_reg\ : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  pntr_roll_over_reg <= \^pntr_roll_over_reg\;
  roll_over_int <= \^roll_over_int\;
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => \^pntr_roll_over_reg\,
      DPRA0 => storage_data1(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^pntr_roll_over_reg\,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => ADDRA(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\ is
  port (
    pntr_roll_over_reg : out STD_LOGIC;
    roll_over_int : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\ is
  signal \^pntr_roll_over_reg\ : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  pntr_roll_over_reg <= \^pntr_roll_over_reg\;
  roll_over_int <= \^roll_over_int\;
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gfwd_mode.storage_data1_reg[0]\(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => \^pntr_roll_over_reg\,
      DPRA0 => storage_data1(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^pntr_roll_over_reg\,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \gfwd_mode.storage_data1_reg[0]\(0),
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => \gfwd_mode.storage_data1_reg[0]_0\,
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87\ is
  port (
    pntr_roll_over_reg : out STD_LOGIC;
    roll_over_int : out STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87\ is
  signal \^pntr_roll_over_reg\ : STD_LOGIC;
  signal \^roll_over_int\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
  pntr_roll_over_reg <= \^pntr_roll_over_reg\;
  roll_over_int <= \^roll_over_int\;
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => \^roll_over_int\,
      DPO => \^pntr_roll_over_reg\,
      DPRA0 => storage_data1(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => ram_init_done_i,
      I1 => \^pntr_roll_over_reg\,
      I2 => CO(0),
      O => \^roll_over_int\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    roll_over_int : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88\ is
  signal NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_1_0_0 : label is "RAM16X1D";
begin
ram_reg_0_1_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rom_rd_addr_int,
      A1 => '0',
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => roll_over_int,
      DPO => \gin_reg.rd_pntr_roll_over_dly_reg\,
      DPRA0 => \gfwd_mode.storage_data1_reg[0]\(0),
      DPRA1 => '0',
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => NLW_ram_reg_0_1_0_0_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in1_in : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^p_0_in1_in\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal ram_reg_0_1_0_5_i_10_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_11_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_12_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_13_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_14_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_15_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_16_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_17_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_7_n_3 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_1 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_2 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_3 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_10_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_11_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_1 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_2 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_7_n_3 : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_9_n_0 : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_data_int_i_1_n_2 : STD_LOGIC;
  signal wr_data_int_i_1_n_3 : STD_LOGIC;
  signal wr_data_int_i_3_n_0 : STD_LOGIC;
  signal wr_data_int_i_4_n_0 : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_wr_data_int_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_wr_data_int_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5_i_8 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11_i_7 : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of wr_data_int_i_1 : label is "{SYNTH-8 {cell *THIS*}}";
begin
  WR_DATA(14 downto 0) <= \^wr_data\(14 downto 0);
  p_0_in1_in(14 downto 0) <= \^p_0_in1_in\(14 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
\gin_reg.wr_pntr_roll_over_dly_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
\pntr_rchd_end_addr0_carry__0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF0000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => ADDRA(0),
      I2 => ram_init_done_i,
      I3 => rom_rd_addr_i,
      I4 => \^sdpo_int\(15),
      O => DI(3)
    );
\pntr_rchd_end_addr0_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => ADDRA(0),
      I4 => \^sdpo_int\(13),
      O => DI(2)
    );
\pntr_rchd_end_addr0_carry__0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => ADDRA(0),
      I4 => \^sdpo_int\(11),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => ADDRA(0),
      I4 => \^sdpo_int\(9),
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42444222"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => ADDRA(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      I2 => ADDRA(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      I2 => ADDRA(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      I2 => ADDRA(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => ADDRA(0),
      I4 => \^sdpo_int\(7),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(1)
    );
\pntr_rchd_end_addr0_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => \^sdpo_int\(1),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(0)
    );
\pntr_rchd_end_addr0_carry_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      I2 => ADDRA(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => S(3)
    );
\pntr_rchd_end_addr0_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => S(2)
    );
pntr_rchd_end_addr0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => S(1)
    );
pntr_rchd_end_addr0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => S(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(1 downto 0),
      DIB(1 downto 0) => \^wr_data\(3 downto 2),
      DIC(1 downto 0) => \^wr_data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_0_5_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_10_n_0
    );
ram_reg_0_1_0_5_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_11_n_0
    );
ram_reg_0_1_0_5_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_12_n_0
    );
ram_reg_0_1_0_5_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_13_n_0
    );
ram_reg_0_1_0_5_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_14_n_0
    );
ram_reg_0_1_0_5_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_15_n_0
    );
ram_reg_0_1_0_5_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_16_n_0
    );
ram_reg_0_1_0_5_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      O => ram_reg_0_1_0_5_i_17_n_0
    );
\ram_reg_0_1_0_5_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(1),
      I4 => ram_init_done_i,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => s_axis_tvalid_wr_in_i,
      I1 => CO(0),
      I2 => \^sdpo_int\(0),
      I3 => ram_init_done_i,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(3),
      I4 => ram_init_done_i,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(2),
      I4 => ram_init_done_i,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(4),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(5),
      I4 => ram_init_done_i,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_0_5_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(4),
      I4 => ram_init_done_i,
      O => \^wr_data\(4)
    );
ram_reg_0_1_0_5_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram_reg_0_1_0_5_i_7_n_0,
      CO(2) => ram_reg_0_1_0_5_i_7_n_1,
      CO(1) => ram_reg_0_1_0_5_i_7_n_2,
      CO(0) => ram_reg_0_1_0_5_i_7_n_3,
      CYINIT => \gfwd_mode.storage_data1_reg[45]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(3 downto 0),
      S(3) => ram_reg_0_1_0_5_i_10_n_0,
      S(2) => ram_reg_0_1_0_5_i_11_n_0,
      S(1) => ram_reg_0_1_0_5_i_12_n_0,
      S(0) => ram_reg_0_1_0_5_i_13_n_0
    );
ram_reg_0_1_0_5_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_5_i_7_n_0,
      CO(3) => ram_reg_0_1_0_5_i_8_n_0,
      CO(2) => ram_reg_0_1_0_5_i_8_n_1,
      CO(1) => ram_reg_0_1_0_5_i_8_n_2,
      CO(0) => ram_reg_0_1_0_5_i_8_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(7 downto 4),
      S(3) => ram_reg_0_1_0_5_i_14_n_0,
      S(2) => ram_reg_0_1_0_5_i_15_n_0,
      S(1) => ram_reg_0_1_0_5_i_16_n_0,
      S(0) => ram_reg_0_1_0_5_i_17_n_0
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(13 downto 12),
      DIB(1) => \gfwd_mode.m_valid_i_reg\(0),
      DIB(0) => \^wr_data\(14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_15_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(12),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(13),
      I4 => ram_init_done_i,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_12_15_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(11),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(12),
      I4 => ram_init_done_i,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_15_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(13),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(14),
      I4 => ram_init_done_i,
      O => \^wr_data\(14)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => \^wr_data\(7 downto 6),
      DIB(1 downto 0) => \^wr_data\(9 downto 8),
      DIC(1 downto 0) => \^wr_data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      O => ram_reg_0_1_6_11_i_10_n_0
    );
ram_reg_0_1_6_11_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      O => ram_reg_0_1_6_11_i_11_n_0
    );
\ram_reg_0_1_6_11_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(6),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(7),
      I4 => ram_init_done_i,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(5),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(6),
      I4 => ram_init_done_i,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(8),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(9),
      I4 => ram_init_done_i,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(7),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(8),
      I4 => ram_init_done_i,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(10),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(11),
      I4 => ram_init_done_i,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_6_11_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(9),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(10),
      I4 => ram_init_done_i,
      O => \^wr_data\(10)
    );
ram_reg_0_1_6_11_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_0_5_i_8_n_0,
      CO(3) => ram_reg_0_1_6_11_i_7_n_0,
      CO(2) => ram_reg_0_1_6_11_i_7_n_1,
      CO(1) => ram_reg_0_1_6_11_i_7_n_2,
      CO(0) => ram_reg_0_1_6_11_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(11 downto 8),
      S(3) => \ram_reg_0_1_6_11_i_8__0_n_0\,
      S(2) => ram_reg_0_1_6_11_i_9_n_0,
      S(1) => ram_reg_0_1_6_11_i_10_n_0,
      S(0) => ram_reg_0_1_6_11_i_11_n_0
    );
\ram_reg_0_1_6_11_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_8__0_n_0\
    );
ram_reg_0_1_6_11_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      O => ram_reg_0_1_6_11_i_9_n_0
    );
wr_data_int_i_1: unisim.vcomponents.CARRY4
     port map (
      CI => ram_reg_0_1_6_11_i_7_n_0,
      CO(3 downto 2) => NLW_wr_data_int_i_1_CO_UNCONNECTED(3 downto 2),
      CO(1) => wr_data_int_i_1_n_2,
      CO(0) => wr_data_int_i_1_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_wr_data_int_i_1_O_UNCONNECTED(3),
      O(2 downto 0) => \^p_0_in1_in\(14 downto 12),
      S(3) => '0',
      S(2) => \gfwd_mode.storage_data1_reg[45]_0\(0),
      S(1) => wr_data_int_i_3_n_0,
      S(0) => wr_data_int_i_4_n_0
    );
wr_data_int_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      O => wr_data_int_i_3_n_0
    );
wr_data_int_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      O => wr_data_int_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\ is
  port (
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_init_done_reg : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    reset_addr : in STD_LOGIC;
    \plusOp__1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    aclk : in STD_LOGIC;
    we_arcnt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\ is
  signal \ram_reg_0_1_0_5_i_3__7_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_addr_arcnt : STD_LOGIC;
  signal wr_data_arcnt : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
\gmux.gm[0].gm1.m1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4800034B"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => mem_init_done_reg,
      I2 => \gfwd_rev.storage_data1_reg[0]\(0),
      I3 => \plusOp__1\(0),
      I4 => \gfwd_rev.storage_data1_reg[0]\(1),
      O => Q_reg(0)
    );
\gmux.gm[3].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(5),
      I1 => mem_init_done_reg,
      I2 => \gfwd_rev.storage_data1_reg[0]\(2),
      I3 => \plusOp__1\(6),
      I4 => \gfwd_rev.storage_data1_reg[0]\(3),
      O => Q_reg(1)
    );
\gmux.gm[6].gms.ms_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \plusOp__1\(11),
      I1 => mem_init_done_reg,
      I2 => \gfwd_rev.storage_data1_reg[0]\(4),
      I3 => \plusOp__1\(12),
      I4 => \gfwd_rev.storage_data1_reg[0]\(5),
      O => Q_reg(2)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_arcnt,
      DIA(1) => wr_data_arcnt(1),
      DIA(0) => \ram_reg_0_1_0_5_i_3__7_n_0\,
      DIB(1 downto 0) => wr_data_arcnt(3 downto 2),
      DIC(1 downto 0) => wr_data_arcnt(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_arcnt
    );
ram_reg_0_1_0_5_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(0),
      O => wr_data_arcnt(1)
    );
\ram_reg_0_1_0_5_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \^sdpo_int\(0),
      O => \ram_reg_0_1_0_5_i_3__7_n_0\
    );
ram_reg_0_1_0_5_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(2),
      O => wr_data_arcnt(3)
    );
ram_reg_0_1_0_5_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(1),
      O => wr_data_arcnt(2)
    );
\ram_reg_0_1_0_5_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(4),
      O => wr_data_arcnt(5)
    );
\ram_reg_0_1_0_5_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(3),
      O => wr_data_arcnt(4)
    );
\ram_reg_0_1_0_5_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axis_tid_arb_i,
      I1 => mem_init_done_reg,
      I2 => reset_addr,
      O => wr_addr_arcnt
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_arcnt,
      DIA(1 downto 0) => wr_data_arcnt(13 downto 12),
      DIB(1 downto 0) => wr_data_arcnt(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_arcnt
    );
ram_reg_0_1_12_15_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(12),
      O => wr_data_arcnt(13)
    );
ram_reg_0_1_12_15_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(11),
      O => wr_data_arcnt(12)
    );
ram_reg_0_1_12_15_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(14),
      O => wr_data_arcnt(15)
    );
ram_reg_0_1_12_15_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(13),
      O => wr_data_arcnt(14)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_arcnt,
      DIA(1 downto 0) => wr_data_arcnt(7 downto 6),
      DIB(1 downto 0) => wr_data_arcnt(9 downto 8),
      DIC(1 downto 0) => wr_data_arcnt(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_arcnt
    );
ram_reg_0_1_6_11_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(6),
      O => wr_data_arcnt(7)
    );
ram_reg_0_1_6_11_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(5),
      O => wr_data_arcnt(6)
    );
ram_reg_0_1_6_11_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(8),
      O => wr_data_arcnt(9)
    );
ram_reg_0_1_6_11_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(7),
      O => wr_data_arcnt(8)
    );
ram_reg_0_1_6_11_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(10),
      O => wr_data_arcnt(11)
    );
ram_reg_0_1_6_11_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \plusOp__1\(9),
      O => wr_data_arcnt(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\ is
  port (
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\ is
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(1 downto 0),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(3 downto 2),
      DOC(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => WR_DATA(13 downto 12),
      DIB(1 downto 0) => WR_DATA(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(13 downto 12),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => ADDRD(0),
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(7 downto 6),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(9 downto 8),
      DOC(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mem_init_done_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_bcnt : in STD_LOGIC;
    mem_init_done_reg_0 : in STD_LOGIC_VECTOR ( 14 downto 0 );
    tid_fifo_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_addr_bcnt : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  WR_DATA(0) <= \^wr_data\(0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => tid_fifo_dout(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => tid_fifo_dout(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => tid_fifo_dout(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_bcnt(0),
      DIA(1) => mem_init_done_reg_0(0),
      DIA(0) => \^wr_data\(0),
      DIB(1 downto 0) => mem_init_done_reg_0(2 downto 1),
      DIC(1 downto 0) => mem_init_done_reg_0(4 downto 3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
\ram_reg_0_1_0_5_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \^sdpo_int\(0),
      O => \^wr_data\(0)
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => tid_fifo_dout(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => tid_fifo_dout(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => tid_fifo_dout(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_bcnt(0),
      DIA(1 downto 0) => mem_init_done_reg_0(12 downto 11),
      DIB(1 downto 0) => mem_init_done_reg_0(14 downto 13),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => tid_fifo_dout(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => tid_fifo_dout(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => tid_fifo_dout(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => wr_addr_bcnt(0),
      DIA(1 downto 0) => mem_init_done_reg_0(6 downto 5),
      DIB(1 downto 0) => mem_init_done_reg_0(8 downto 7),
      DIC(1 downto 0) => mem_init_done_reg_0(10 downto 9),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171\ is
  port (
    wr_addr_bcnt : out STD_LOGIC_VECTOR ( 0 to 0 );
    WR_DATA : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tid_fifo_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_init_done_reg : in STD_LOGIC;
    reset_addr : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \goreg_dm.dout_i_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    we_bcnt : in STD_LOGIC;
    mem_init_done_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tid_arb_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^wr_addr_bcnt\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
  WR_DATA(14 downto 0) <= \^wr_data\(14 downto 0);
  wr_addr_bcnt(0) <= \^wr_addr_bcnt\(0);
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^wr_addr_bcnt\(0),
      DIA(1) => \^wr_data\(0),
      DIA(0) => mem_init_done_reg_0(0),
      DIB(1 downto 0) => \^wr_data\(2 downto 1),
      DIC(1 downto 0) => \^wr_data\(4 downto 3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => sdpo_int(1 downto 0),
      DOB(1 downto 0) => sdpo_int(3 downto 2),
      DOC(1 downto 0) => sdpo_int(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
\ram_reg_0_1_0_5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_1\(0),
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_1\(2),
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_1\(1),
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_0\(0),
      O => \^wr_data\(4)
    );
\ram_reg_0_1_0_5_i_7__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_1\(3),
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tid_fifo_dout(0),
      I1 => mem_init_done_reg,
      I2 => reset_addr,
      O => \^wr_addr_bcnt\(0)
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^wr_addr_bcnt\(0),
      DIA(1 downto 0) => \^wr_data\(12 downto 11),
      DIB(1 downto 0) => \^wr_data\(14 downto 13),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => sdpo_int(13 downto 12),
      DOB(1 downto 0) => sdpo_int(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
\ram_reg_0_1_12_15_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => O(0),
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_15_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]\(3),
      O => \^wr_data\(11)
    );
\ram_reg_0_1_12_15_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => O(2),
      O => \^wr_data\(14)
    );
\ram_reg_0_1_12_15_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => O(1),
      O => \^wr_data\(13)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => s_axis_tid_arb_i,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => s_axis_tid_arb_i,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => s_axis_tid_arb_i,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \^wr_addr_bcnt\(0),
      DIA(1 downto 0) => \^wr_data\(6 downto 5),
      DIB(1 downto 0) => \^wr_data\(8 downto 7),
      DIC(1 downto 0) => \^wr_data\(10 downto 9),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => sdpo_int(7 downto 6),
      DOB(1 downto 0) => sdpo_int(9 downto 8),
      DOC(1 downto 0) => sdpo_int(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_bcnt
    );
\ram_reg_0_1_6_11_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_0\(2),
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_0\(1),
      O => \^wr_data\(5)
    );
\ram_reg_0_1_6_11_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]\(0),
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]_0\(3),
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]\(2),
      O => \^wr_data\(10)
    );
\ram_reg_0_1_6_11_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mem_init_done_reg,
      I1 => \goreg_dm.dout_i_reg[0]\(1),
      O => \^wr_data\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\ is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[12]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[8]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_reg_0_1_0_5_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_12__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_13__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_14__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_15__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_16__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_17__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__0_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__0_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wr_data_int_i_1__0_n_2\ : STD_LOGIC;
  signal \wr_data_int_i_1__0_n_3\ : STD_LOGIC;
  signal \wr_data_int_i_3__0_n_0\ : STD_LOGIC;
  signal \wr_data_int_i_4__0_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_wr_data_int_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wr_data_int_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_7__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_8__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_6_11_i_7__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \wr_data_int_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  WR_DATA(14 downto 0) <= \^wr_data\(14 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
\gin_reg.wr_pntr_roll_over_dly_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
\pntr_rchd_end_addr0_carry__0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF0000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => storage_data1(0),
      I2 => ram_init_done_i,
      I3 => rom_rd_addr_i,
      I4 => \^sdpo_int\(15),
      O => DI(3)
    );
\pntr_rchd_end_addr0_carry__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(13),
      O => DI(2)
    );
\pntr_rchd_end_addr0_carry__0_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(11),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(9),
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42444222"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(7),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(1)
    );
\pntr_rchd_end_addr0_carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => \^sdpo_int\(1),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(0)
    );
\pntr_rchd_end_addr0_carry_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => S(3)
    );
\pntr_rchd_end_addr0_carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => S(2)
    );
\pntr_rchd_end_addr0_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => S(1)
    );
\pntr_rchd_end_addr0_carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => S(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(1 downto 0),
      DIB(1 downto 0) => \^wr_data\(3 downto 2),
      DIC(1 downto 0) => \^wr_data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_10__0_n_0\
    );
\ram_reg_0_1_0_5_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_11__0_n_0\
    );
\ram_reg_0_1_0_5_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_12__0_n_0\
    );
\ram_reg_0_1_0_5_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_13__0_n_0\
    );
\ram_reg_0_1_0_5_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_14__0_n_0\
    );
\ram_reg_0_1_0_5_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_15__0_n_0\
    );
\ram_reg_0_1_0_5_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_16__0_n_0\
    );
\ram_reg_0_1_0_5_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_17__0_n_0\
    );
\ram_reg_0_1_0_5_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(1),
      I4 => ram_init_done_i,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => s_axis_tvalid_wr_in_i,
      I1 => CO(0),
      I2 => \^sdpo_int\(0),
      I3 => ram_init_done_i,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(3),
      I4 => ram_init_done_i,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(2),
      I4 => ram_init_done_i,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(5),
      I4 => ram_init_done_i,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_0_5_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(4),
      I4 => ram_init_done_i,
      O => \^wr_data\(4)
    );
\ram_reg_0_1_0_5_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_5_i_7__0_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_7__0_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_7__0_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_7__0_n_3\,
      CYINIT => \gfwd_mode.storage_data1_reg[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0),
      S(3) => \ram_reg_0_1_0_5_i_10__0_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_11__0_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_12__0_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_13__0_n_0\
    );
\ram_reg_0_1_0_5_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_7__0_n_0\,
      CO(3) => \ram_reg_0_1_0_5_i_8__0_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_8__0_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_8__0_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_8__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0),
      S(3) => \ram_reg_0_1_0_5_i_14__0_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_15__0_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_16__0_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_17__0_n_0\
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(13 downto 12),
      DIB(1) => \gfwd_mode.m_valid_i_reg\(0),
      DIB(0) => \^wr_data\(14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_15_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^o\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(13),
      I4 => ram_init_done_i,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_12_15_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(12),
      I4 => ram_init_done_i,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_15_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^o\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(14),
      I4 => ram_init_done_i,
      O => \^wr_data\(14)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(7 downto 6),
      DIB(1 downto 0) => \^wr_data\(9 downto 8),
      DIC(1 downto 0) => \^wr_data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_10__0_n_0\
    );
\ram_reg_0_1_6_11_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_11__0_n_0\
    );
\ram_reg_0_1_6_11_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(7),
      I4 => ram_init_done_i,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(6),
      I4 => ram_init_done_i,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(9),
      I4 => ram_init_done_i,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(8),
      I4 => ram_init_done_i,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(11),
      I4 => ram_init_done_i,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_6_11_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(10),
      I4 => ram_init_done_i,
      O => \^wr_data\(10)
    );
\ram_reg_0_1_6_11_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_8__0_n_0\,
      CO(3) => \ram_reg_0_1_6_11_i_7__0_n_0\,
      CO(2) => \ram_reg_0_1_6_11_i_7__0_n_1\,
      CO(1) => \ram_reg_0_1_6_11_i_7__0_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0),
      S(3) => \ram_reg_0_1_6_11_i_8__1_n_0\,
      S(2) => \ram_reg_0_1_6_11_i_9__0_n_0\,
      S(1) => \ram_reg_0_1_6_11_i_10__0_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_11__0_n_0\
    );
\ram_reg_0_1_6_11_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_8__1_n_0\
    );
\ram_reg_0_1_6_11_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_9__0_n_0\
    );
\wr_data_int_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_6_11_i_7__0_n_0\,
      CO(3 downto 2) => \NLW_wr_data_int_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \wr_data_int_i_1__0_n_2\,
      CO(0) => \wr_data_int_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_wr_data_int_i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \^o\(2 downto 0),
      S(3) => '0',
      S(2) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      S(1) => \wr_data_int_i_3__0_n_0\,
      S(0) => \wr_data_int_i_4__0_n_0\
    );
\wr_data_int_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      O => \wr_data_int_i_3__0_n_0\
    );
\wr_data_int_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      O => \wr_data_int_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\ is
  port (
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\ is
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(1 downto 0),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(3 downto 2),
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(13 downto 12),
      DIB(1 downto 0) => WR_DATA(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(13 downto 12),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => ADDRA(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => ADDRA(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => ADDRA(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(7 downto 6),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(9 downto 8),
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in1_in : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\ is
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \i__i_1_n_2\ : STD_LOGIC;
  signal \i__i_1_n_3\ : STD_LOGIC;
  signal \i__i_3_n_0\ : STD_LOGIC;
  signal \i__i_4_n_0\ : STD_LOGIC;
  signal \^p_0_in1_in\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \ram_reg_0_1_0_5_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_11__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_12__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_13__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_14__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_15__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_16__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_17__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_11__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__1_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__1_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__1_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__1_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_i__i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i__i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \i__i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_7__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_8__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_6_11_i_7__1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  WR_DATA(14 downto 0) <= \^wr_data\(14 downto 0);
  p_0_in1_in(14 downto 0) <= \^p_0_in1_in\(14 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
\gin_reg.wr_pntr_roll_over_dly_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
\i__i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_6_11_i_7__1_n_0\,
      CO(3 downto 2) => \NLW_i__i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i__i_1_n_2\,
      CO(0) => \i__i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i__i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \^p_0_in1_in\(14 downto 12),
      S(3) => '0',
      S(2) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      S(1) => \i__i_3_n_0\,
      S(0) => \i__i_4_n_0\
    );
\i__i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      O => \i__i_3_n_0\
    );
\i__i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      O => \i__i_4_n_0\
    );
\pntr_rchd_end_addr0_carry__0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF0000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => storage_data1(0),
      I2 => ram_init_done_i,
      I3 => rom_rd_addr_i,
      I4 => \^sdpo_int\(15),
      O => DI(3)
    );
\pntr_rchd_end_addr0_carry__0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(13),
      O => DI(2)
    );
\pntr_rchd_end_addr0_carry__0_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(11),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(9),
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42444222"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(7),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(1)
    );
\pntr_rchd_end_addr0_carry_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => \^sdpo_int\(1),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(0)
    );
\pntr_rchd_end_addr0_carry_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => S(3)
    );
\pntr_rchd_end_addr0_carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => S(2)
    );
\pntr_rchd_end_addr0_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => S(1)
    );
\pntr_rchd_end_addr0_carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => S(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_1\(0),
      DIA(1 downto 0) => \^wr_data\(1 downto 0),
      DIB(1 downto 0) => \^wr_data\(3 downto 2),
      DIC(1 downto 0) => \^wr_data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_10__1_n_0\
    );
\ram_reg_0_1_0_5_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_11__1_n_0\
    );
\ram_reg_0_1_0_5_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_12__1_n_0\
    );
\ram_reg_0_1_0_5_i_13__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_13__1_n_0\
    );
\ram_reg_0_1_0_5_i_14__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_14__1_n_0\
    );
\ram_reg_0_1_0_5_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_15__1_n_0\
    );
\ram_reg_0_1_0_5_i_16__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_16__1_n_0\
    );
\ram_reg_0_1_0_5_i_17__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_17__1_n_0\
    );
\ram_reg_0_1_0_5_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(1),
      I4 => ram_init_done_i,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => s_axis_tvalid_wr_in_i,
      I1 => CO(0),
      I2 => \^sdpo_int\(0),
      I3 => ram_init_done_i,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(3),
      I4 => ram_init_done_i,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(2),
      I4 => ram_init_done_i,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(4),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(5),
      I4 => ram_init_done_i,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_0_5_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(4),
      I4 => ram_init_done_i,
      O => \^wr_data\(4)
    );
\ram_reg_0_1_0_5_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_5_i_7__1_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_7__1_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_7__1_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_7__1_n_3\,
      CYINIT => \gfwd_mode.storage_data1_reg[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(3 downto 0),
      S(3) => \ram_reg_0_1_0_5_i_10__1_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_11__1_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_12__1_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_13__1_n_0\
    );
\ram_reg_0_1_0_5_i_8__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_7__1_n_0\,
      CO(3) => \ram_reg_0_1_0_5_i_8__1_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_8__1_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_8__1_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_8__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(7 downto 4),
      S(3) => \ram_reg_0_1_0_5_i_14__1_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_15__1_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_16__1_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_17__1_n_0\
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_1\(0),
      DIA(1 downto 0) => \^wr_data\(13 downto 12),
      DIB(1) => \gfwd_mode.m_valid_i_reg\(0),
      DIB(0) => \^wr_data\(14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_15_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(12),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(13),
      I4 => ram_init_done_i,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_12_15_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(11),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(12),
      I4 => ram_init_done_i,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_15_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(13),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(14),
      I4 => ram_init_done_i,
      O => \^wr_data\(14)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_1\(0),
      DIA(1 downto 0) => \^wr_data\(7 downto 6),
      DIB(1 downto 0) => \^wr_data\(9 downto 8),
      DIC(1 downto 0) => \^wr_data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_10__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_10__1_n_0\
    );
\ram_reg_0_1_6_11_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_11__1_n_0\
    );
\ram_reg_0_1_6_11_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(6),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(7),
      I4 => ram_init_done_i,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(5),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(6),
      I4 => ram_init_done_i,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(8),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(9),
      I4 => ram_init_done_i,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(7),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(8),
      I4 => ram_init_done_i,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(10),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(11),
      I4 => ram_init_done_i,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_6_11_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^p_0_in1_in\(9),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(10),
      I4 => ram_init_done_i,
      O => \^wr_data\(10)
    );
\ram_reg_0_1_6_11_i_7__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_8__1_n_0\,
      CO(3) => \ram_reg_0_1_6_11_i_7__1_n_0\,
      CO(2) => \ram_reg_0_1_6_11_i_7__1_n_1\,
      CO(1) => \ram_reg_0_1_6_11_i_7__1_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^p_0_in1_in\(11 downto 8),
      S(3) => \ram_reg_0_1_6_11_i_8__2_n_0\,
      S(2) => \ram_reg_0_1_6_11_i_9__1_n_0\,
      S(1) => \ram_reg_0_1_6_11_i_10__1_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_11__1_n_0\
    );
\ram_reg_0_1_6_11_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_8__2_n_0\
    );
\ram_reg_0_1_6_11_i_9__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62\ is
  port (
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62\ is
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(1 downto 0),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(3 downto 2),
      DOC(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      DIA(1 downto 0) => WR_DATA(13 downto 12),
      DIB(1 downto 0) => WR_DATA(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(13 downto 12),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\,
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(7 downto 6),
      DOB(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(9 downto 8),
      DOC(1 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89\ is
  port (
    WR_DATA : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pntr_roll_over_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89\ is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^wr_data\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[12]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gin_reg.rd_pntr_pf_dly_reg[8]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \i__i_1__0_n_2\ : STD_LOGIC;
  signal \i__i_1__0_n_3\ : STD_LOGIC;
  signal \i__i_3__0_n_0\ : STD_LOGIC;
  signal \i__i_4__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_10__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_11__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_12__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_13__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_14__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_15__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_16__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_17__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_7__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_8__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_10__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_11__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__2_n_1\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__2_n_2\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_7__2_n_3\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_8__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_1_6_11_i_9__2_n_0\ : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_i__i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i__i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \i__i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_7__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_0_5_i_8__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of \ram_reg_0_1_6_11_i_7__2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  WR_DATA(14 downto 0) <= \^wr_data\(14 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0);
  \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0) <= \^gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
\gin_reg.wr_pntr_roll_over_dly_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => CO(0),
      I1 => pntr_roll_over_reg,
      O => pntr_roll_over
    );
\i__i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_6_11_i_7__2_n_0\,
      CO(3 downto 2) => \NLW_i__i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i__i_1__0_n_2\,
      CO(0) => \i__i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i__i_1__0_O_UNCONNECTED\(3),
      O(2 downto 0) => \^o\(2 downto 0),
      S(3) => '0',
      S(2) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      S(1) => \i__i_3__0_n_0\,
      S(0) => \i__i_4__0_n_0\
    );
\i__i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => CO(0),
      O => \i__i_3__0_n_0\
    );
\i__i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(13),
      I1 => CO(0),
      O => \i__i_4__0_n_0\
    );
\pntr_rchd_end_addr0_carry__0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF0000"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => storage_data1(0),
      I2 => ram_init_done_i,
      I3 => rom_rd_addr_i,
      I4 => \^sdpo_int\(15),
      O => DI(3)
    );
\pntr_rchd_end_addr0_carry__0_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(13),
      O => DI(2)
    );
\pntr_rchd_end_addr0_carry__0_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(11),
      O => DI(1)
    );
\pntr_rchd_end_addr0_carry__0_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(9),
      O => DI(0)
    );
\pntr_rchd_end_addr0_carry__0_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42444222"
    )
        port map (
      I0 => \^sdpo_int\(14),
      I1 => \^sdpo_int\(15),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3)
    );
\pntr_rchd_end_addr0_carry__0_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => \^sdpo_int\(13),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(2)
    );
\pntr_rchd_end_addr0_carry__0_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => \^sdpo_int\(11),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(1)
    );
\pntr_rchd_end_addr0_carry__0_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => \^sdpo_int\(9),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => \gin_reg.wr_pntr_roll_over_dly_reg_0\(0)
    );
\pntr_rchd_end_addr0_carry_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => rom_rd_addr_i,
      I2 => ram_init_done_i,
      I3 => storage_data1(0),
      I4 => \^sdpo_int\(7),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(1)
    );
\pntr_rchd_end_addr0_carry_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(0),
      I1 => \^sdpo_int\(1),
      O => \gin_reg.wr_pntr_roll_over_dly_reg\(0)
    );
\pntr_rchd_end_addr0_carry_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"18111888"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => \^sdpo_int\(7),
      I2 => storage_data1(0),
      I3 => ram_init_done_i,
      I4 => rom_rd_addr_i,
      O => S(3)
    );
\pntr_rchd_end_addr0_carry_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => \^sdpo_int\(5),
      O => S(2)
    );
\pntr_rchd_end_addr0_carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => \^sdpo_int\(3),
      O => S(1)
    );
\pntr_rchd_end_addr0_carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => \^sdpo_int\(0),
      O => S(0)
    );
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(1 downto 0),
      DIB(1 downto 0) => \^wr_data\(3 downto 2),
      DIC(1 downto 0) => \^wr_data\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(1 downto 0),
      DOB(1 downto 0) => \^sdpo_int\(3 downto 2),
      DOC(1 downto 0) => \^sdpo_int\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_0_5_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(4),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_10__2_n_0\
    );
\ram_reg_0_1_0_5_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(3),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_11__2_n_0\
    );
\ram_reg_0_1_0_5_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(2),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_12__2_n_0\
    );
\ram_reg_0_1_0_5_i_13__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(1),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_13__2_n_0\
    );
\ram_reg_0_1_0_5_i_14__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(8),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_14__2_n_0\
    );
\ram_reg_0_1_0_5_i_15__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(7),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_15__2_n_0\
    );
\ram_reg_0_1_0_5_i_16__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(6),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_16__2_n_0\
    );
\ram_reg_0_1_0_5_i_17__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(5),
      I1 => CO(0),
      O => \ram_reg_0_1_0_5_i_17__2_n_0\
    );
\ram_reg_0_1_0_5_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(1),
      I4 => ram_init_done_i,
      O => \^wr_data\(1)
    );
\ram_reg_0_1_0_5_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1200"
    )
        port map (
      I0 => s_axis_tvalid_wr_in_i,
      I1 => CO(0),
      I2 => \^sdpo_int\(0),
      I3 => ram_init_done_i,
      O => \^wr_data\(0)
    );
\ram_reg_0_1_0_5_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(3),
      I4 => ram_init_done_i,
      O => \^wr_data\(3)
    );
\ram_reg_0_1_0_5_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(2),
      I4 => ram_init_done_i,
      O => \^wr_data\(2)
    );
\ram_reg_0_1_0_5_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(5),
      I4 => ram_init_done_i,
      O => \^wr_data\(5)
    );
\ram_reg_0_1_0_5_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[4]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(4),
      I4 => ram_init_done_i,
      O => \^wr_data\(4)
    );
\ram_reg_0_1_0_5_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ram_reg_0_1_0_5_i_7__2_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_7__2_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_7__2_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_7__2_n_3\,
      CYINIT => \gfwd_mode.storage_data1_reg[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0),
      S(3) => \ram_reg_0_1_0_5_i_10__2_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_11__2_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_12__2_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_13__2_n_0\
    );
\ram_reg_0_1_0_5_i_8__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_7__2_n_0\,
      CO(3) => \ram_reg_0_1_0_5_i_8__2_n_0\,
      CO(2) => \ram_reg_0_1_0_5_i_8__2_n_1\,
      CO(1) => \ram_reg_0_1_0_5_i_8__2_n_2\,
      CO(0) => \ram_reg_0_1_0_5_i_8__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0),
      S(3) => \ram_reg_0_1_0_5_i_14__2_n_0\,
      S(2) => \ram_reg_0_1_0_5_i_15__2_n_0\,
      S(1) => \ram_reg_0_1_0_5_i_16__2_n_0\,
      S(0) => \ram_reg_0_1_0_5_i_17__2_n_0\
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(13 downto 12),
      DIB(1) => \gfwd_mode.m_valid_i_reg\(0),
      DIB(0) => \^wr_data\(14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(13 downto 12),
      DOB(1 downto 0) => \^sdpo_int\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_12_15_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^o\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(13),
      I4 => ram_init_done_i,
      O => \^wr_data\(13)
    );
\ram_reg_0_1_12_15_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(12),
      I4 => ram_init_done_i,
      O => \^wr_data\(12)
    );
\ram_reg_0_1_12_15_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^o\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(14),
      I4 => ram_init_done_i,
      O => \^wr_data\(14)
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => storage_data1(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => storage_data1(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => storage_data1(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => \^wr_data\(7 downto 6),
      DIB(1 downto 0) => \^wr_data\(9 downto 8),
      DIC(1 downto 0) => \^wr_data\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \^sdpo_int\(7 downto 6),
      DOB(1 downto 0) => \^sdpo_int\(9 downto 8),
      DOC(1 downto 0) => \^sdpo_int\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
\ram_reg_0_1_6_11_i_10__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(10),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_10__2_n_0\
    );
\ram_reg_0_1_6_11_i_11__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(9),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_11__2_n_0\
    );
\ram_reg_0_1_6_11_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(7),
      I4 => ram_init_done_i,
      O => \^wr_data\(7)
    );
\ram_reg_0_1_6_11_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(6),
      I4 => ram_init_done_i,
      O => \^wr_data\(6)
    );
\ram_reg_0_1_6_11_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(0),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(9),
      I4 => ram_init_done_i,
      O => \^wr_data\(9)
    );
\ram_reg_0_1_6_11_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[8]\(3),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(8),
      I4 => ram_init_done_i,
      O => \^wr_data\(8)
    );
\ram_reg_0_1_6_11_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(2),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(11),
      I4 => ram_init_done_i,
      O => \^wr_data\(11)
    );
\ram_reg_0_1_6_11_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B080000"
    )
        port map (
      I0 => \^gin_reg.rd_pntr_pf_dly_reg[12]\(1),
      I1 => s_axis_tvalid_wr_in_i,
      I2 => CO(0),
      I3 => \^sdpo_int\(10),
      I4 => ram_init_done_i,
      O => \^wr_data\(10)
    );
\ram_reg_0_1_6_11_i_7__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ram_reg_0_1_0_5_i_8__2_n_0\,
      CO(3) => \ram_reg_0_1_6_11_i_7__2_n_0\,
      CO(2) => \ram_reg_0_1_6_11_i_7__2_n_1\,
      CO(1) => \ram_reg_0_1_6_11_i_7__2_n_2\,
      CO(0) => \ram_reg_0_1_6_11_i_7__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0),
      S(3) => \ram_reg_0_1_6_11_i_8__3_n_0\,
      S(2) => \ram_reg_0_1_6_11_i_9__2_n_0\,
      S(1) => \ram_reg_0_1_6_11_i_10__2_n_0\,
      S(0) => \ram_reg_0_1_6_11_i_11__2_n_0\
    );
\ram_reg_0_1_6_11_i_8__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(12),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_8__3_n_0\
    );
\ram_reg_0_1_6_11_i_9__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sdpo_int\(11),
      I1 => CO(0),
      O => \ram_reg_0_1_6_11_i_9__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90\ is
  port (
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90\ : entity is "sdpram";
end \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90\ is
  signal NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_12_15 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_1_6_11 : label is "";
begin
ram_reg_0_1_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(1 downto 0),
      DIB(1 downto 0) => WR_DATA(3 downto 2),
      DIC(1 downto 0) => WR_DATA(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(1 downto 0),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(3 downto 2),
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(5 downto 4),
      DOD(1 downto 0) => NLW_ram_reg_0_1_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_12_15: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(13 downto 12),
      DIB(1 downto 0) => WR_DATA(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(13 downto 12),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 14),
      DOC(1 downto 0) => NLW_ram_reg_0_1_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ram_reg_0_1_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
ram_reg_0_1_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4 downto 1) => B"0000",
      ADDRA(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRB(4 downto 1) => B"0000",
      ADDRB(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRC(4 downto 1) => B"0000",
      ADDRC(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      ADDRD(4 downto 1) => B"0000",
      ADDRD(0) => rom_rd_addr_int,
      DIA(1 downto 0) => WR_DATA(7 downto 6),
      DIB(1 downto 0) => WR_DATA(9 downto 8),
      DIC(1 downto 0) => WR_DATA(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(7 downto 6),
      DOB(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(9 downto 8),
      DOC(1 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(11 downto 10),
      DOD(1 downto 0) => NLW_ram_reg_0_1_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff is
  port (
    ch_mask_mm2s : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ch_arb_cntr_reg_reg[2]\ : out STD_LOGIC;
    \ch_mask_reg[1]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_tready_arb_rs_in : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \vfifo_mm2s_channel_full_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    \ch_mask_reg[0]\ : in STD_LOGIC;
    reg_slice_payload_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff is
  signal \^ch_arb_cntr_reg_reg[2]\ : STD_LOGIC;
  signal \^ch_mask_mm2s\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \ch_arb_cntr_reg_reg[2]\ <= \^ch_arb_cntr_reg_reg[2]\;
  ch_mask_mm2s(0) <= \^ch_mask_mm2s\(0);
\FSM_onehot_gfwd_rev.state[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFB"
    )
        port map (
      I0 => \^ch_mask_mm2s\(0),
      I1 => \ch_mask_reg[0]\,
      I2 => \vfifo_mm2s_channel_full_reg_reg[1]\(0),
      I3 => Q_reg_1,
      I4 => reg_slice_payload_in(0),
      O => \^ch_arb_cntr_reg_reg[2]\
    );
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[36]\,
      Q => \^ch_mask_mm2s\(0),
      R => '0'
    );
\ch_arb_cntr_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => curr_state,
      I1 => \^ch_arb_cntr_reg_reg[2]\,
      I2 => s_axis_tready_arb_rs_in,
      I3 => Q(0),
      O => D(0)
    );
\ch_arb_cntr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF001000000000"
    )
        port map (
      I0 => Q(1),
      I1 => \^ch_arb_cntr_reg_reg[2]\,
      I2 => s_axis_tready_arb_rs_in,
      I3 => Q(0),
      I4 => Q(2),
      I5 => curr_state,
      O => D(1)
    );
\ch_mask[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"020202AA"
    )
        port map (
      I0 => \^ch_arb_cntr_reg_reg[2]\,
      I1 => \vfifo_mm2s_channel_full_reg_reg[1]\(1),
      I2 => Q_reg_0,
      I3 => \vfifo_mm2s_channel_full_reg_reg[1]\(0),
      I4 => Q_reg_1,
      O => \ch_mask_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157 is
  port (
    ch_mask_mm2s : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ch_arb_cntr_reg_reg[3]\ : out STD_LOGIC;
    next_state : out STD_LOGIC;
    next_channel14_out : out STD_LOGIC;
    reg_slice_payload_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ch_mask_reg[1]\ : out STD_LOGIC;
    \ch_mask_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    \vfifo_mm2s_channel_full_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ch_mask_reg[0]_0\ : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_arb_rs_in : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    \vfifo_mm2s_channel_full_reg_reg[1]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157 is
  signal \^ch_arb_cntr_reg_reg[3]\ : STD_LOGIC;
  signal \^ch_mask_mm2s\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^next_channel14_out\ : STD_LOGIC;
  signal \^reg_slice_payload_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ch_mask[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ch_mask[1]_i_1\ : label is "soft_lutpair32";
begin
  \ch_arb_cntr_reg_reg[3]\ <= \^ch_arb_cntr_reg_reg[3]\;
  ch_mask_mm2s(0) <= \^ch_mask_mm2s\(0);
  next_channel14_out <= \^next_channel14_out\;
  reg_slice_payload_in(0) <= \^reg_slice_payload_in\(0);
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[36]\,
      Q => \^ch_mask_mm2s\(0),
      R => '0'
    );
\ch_arb_cntr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0001FFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => \^ch_arb_cntr_reg_reg[3]\,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(3),
      I5 => curr_state,
      O => D(0)
    );
\ch_mask[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => p_2_in,
      I1 => \^next_channel14_out\,
      I2 => \vfifo_mm2s_channel_full_reg_reg[1]_0\,
      I3 => \ch_mask_reg[0]_0\,
      O => \ch_mask_reg[0]\
    );
\ch_mask[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \ch_mask_reg[0]_0\,
      I1 => \^next_channel14_out\,
      I2 => \vfifo_mm2s_channel_full_reg_reg[1]_0\,
      I3 => p_2_in,
      O => \ch_mask_reg[1]\
    );
curr_state_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFDFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => curr_state,
      I5 => \^ch_arb_cntr_reg_reg[3]\,
      O => next_state
    );
\gfwd_rev.storage_data1[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => Q_reg_2,
      I1 => \vfifo_mm2s_channel_full_reg_reg[1]\(1),
      I2 => p_2_in,
      I3 => \^ch_mask_mm2s\(0),
      O => \^reg_slice_payload_in\(0)
    );
\gfwd_rev.storage_data1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => curr_state,
      I3 => \^ch_arb_cntr_reg_reg[3]\,
      I4 => Q(0),
      I5 => Q(1),
      O => \^next_channel14_out\
    );
\gfwd_rev.storage_data2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555455FFFFFFFF"
    )
        port map (
      I0 => \^reg_slice_payload_in\(0),
      I1 => Q_reg_0,
      I2 => \vfifo_mm2s_channel_full_reg_reg[1]\(0),
      I3 => \ch_mask_reg[0]_0\,
      I4 => Q_reg_1(0),
      I5 => s_axis_tready_arb_rs_in,
      O => \^ch_arb_cntr_reg_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160 is
  port (
    mctf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mctf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161 is
  port (
    mctf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mctf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162 is
  port (
    mcpf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mcpf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163 is
  port (
    mcpf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mcpf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164 is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mcdf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165 is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165 : entity is "set_clr_ff";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165 is
begin
Q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => Q_reg_0,
      Q => mcdf_full(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\ is
  port (
    vfifo_idle : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[1][0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\ : entity is "set_clr_ff";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\ is
begin
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[1][0]\,
      Q => vfifo_idle(0),
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172\ is
  port (
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172\ : entity is "set_clr_ff";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172\ is
  signal \^vfifo_mm2s_channel_empty[0]\ : STD_LOGIC;
begin
  \vfifo_mm2s_channel_empty[0]\ <= \^vfifo_mm2s_channel_empty[0]\;
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_fwft_i_reg,
      Q => \^vfifo_mm2s_channel_empty[0]\,
      S => Q(0)
    );
ram_reg_0_1_0_3_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2FFFFFFFF"
    )
        port map (
      I0 => \^vfifo_mm2s_channel_empty[0]\,
      I1 => s_axis_tid_arb_i,
      I2 => Q_reg_1,
      I3 => \gpfs.prog_full_i_reg\,
      I4 => \gpfs.prog_full_i_reg_0\,
      I5 => \gfwd_rev.state_reg[0]\(0),
      O => Q_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173\ is
  port (
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    we_arcnt : out STD_LOGIC;
    argen_to_mctf_tvalid : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    mem_init_done_reg : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173\ : entity is "set_clr_ff";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173\ is
  signal \^argen_to_mctf_tvalid\ : STD_LOGIC;
  signal \^vfifo_mm2s_channel_empty[1]\ : STD_LOGIC;
begin
  argen_to_mctf_tvalid <= \^argen_to_mctf_tvalid\;
  \vfifo_mm2s_channel_empty[1]\ <= \^vfifo_mm2s_channel_empty[1]\;
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \goreg_dm.dout_i_reg[0]\,
      Q => \^vfifo_mm2s_channel_empty[1]\,
      S => Q(0)
    );
\gfwd_mode.m_valid_i_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000100030"
    )
        port map (
      I0 => \^vfifo_mm2s_channel_empty[1]\,
      I1 => \gpfs.prog_full_i_reg\,
      I2 => \gfwd_rev.state_reg[0]\(0),
      I3 => \gpfs.prog_full_i_reg_0\,
      I4 => s_axis_tid_arb_i,
      I5 => Q_reg_0,
      O => \^argen_to_mctf_tvalid\
    );
ram_reg_0_1_0_5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^argen_to_mctf_tvalid\,
      I1 => mem_init_done_reg,
      O => we_arcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\ is
  port (
    vfifo_idle : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\ : entity is "set_clr_ff";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\ is
begin
Q_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\,
      Q => vfifo_idle(0),
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk is
  port (
    ram_rstram_b : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_rstram_b_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    POR_A : in STD_LOGIC;
    POR_A_1 : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk : entity is "vfifo_reset_blk";
end design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal inverted_reset : STD_LOGIC;
  signal wr_rst_asreg : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of wr_rst_asreg : signal is "true";
  attribute msgon : string;
  attribute msgon of wr_rst_asreg : signal is "false";
  signal wr_rst_asreg_d1 : STD_LOGIC;
  attribute async_reg of wr_rst_asreg_d1 : signal is "true";
  attribute msgon of wr_rst_asreg_d1 : signal is "false";
  signal wr_rst_asreg_d2 : STD_LOGIC;
  attribute async_reg of wr_rst_asreg_d2 : signal is "true";
  attribute msgon of wr_rst_asreg_d2 : signal is "false";
  signal wr_rst_i : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \wr_rst_reg[15]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of wr_rst_asreg_d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of wr_rst_asreg_d1_reg : label is "yes";
  attribute msgon of wr_rst_asreg_d1_reg : label is "false";
  attribute ASYNC_REG_boolean of wr_rst_asreg_d2_reg : label is std.standard.true;
  attribute KEEP of wr_rst_asreg_d2_reg : label is "yes";
  attribute msgon of wr_rst_asreg_d2_reg : label is "false";
  attribute ASYNC_REG_boolean of wr_rst_asreg_reg : label is std.standard.true;
  attribute KEEP of wr_rst_asreg_reg : label is "yes";
  attribute msgon of wr_rst_asreg_reg : label is "false";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \wr_rst_reg_reg[0]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[10]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[11]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[12]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[13]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[14]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[15]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[1]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[2]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[3]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[4]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[5]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[6]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[7]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[8]\ : label is "no";
  attribute equivalent_register_removal of \wr_rst_reg_reg[9]\ : label is "no";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => POR_A,
      O => ram_rstram_b
    );
\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => POR_A_1,
      O => ram_rstram_b_0
    );
wr_rst_asreg_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_asreg,
      Q => wr_rst_asreg_d1,
      R => '0'
    );
wr_rst_asreg_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_asreg_d1,
      Q => wr_rst_asreg_d2,
      R => '0'
    );
wr_rst_asreg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => inverted_reset
    );
wr_rst_asreg_reg: unisim.vcomponents.FDSE
     port map (
      C => aclk,
      CE => wr_rst_asreg_d1,
      D => '0',
      Q => wr_rst_asreg,
      S => inverted_reset
    );
\wr_rst_reg[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wr_rst_asreg,
      I1 => wr_rst_asreg_d2,
      O => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '0',
      Q => wr_rst_i(0),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(9),
      Q => wr_rst_i(10),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(10),
      Q => wr_rst_i(11),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(11),
      Q => wr_rst_i(12),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(12),
      Q => wr_rst_i(13),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(13),
      Q => wr_rst_i(14),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(14),
      Q => \^q\(1),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(0),
      Q => \^q\(0),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^q\(0),
      Q => wr_rst_i(2),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(2),
      Q => wr_rst_i(3),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(3),
      Q => wr_rst_i(4),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(4),
      Q => wr_rst_i(5),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(5),
      Q => wr_rst_i(6),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(6),
      Q => wr_rst_i(7),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(7),
      Q => wr_rst_i(8),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
\wr_rst_reg_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_i(8),
      Q => wr_rst_i(9),
      S => \wr_rst_reg[15]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr is
  port (
    ram_full_fb_i_reg : out STD_LOGIC;
    comp0 : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_19_out : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr : entity is "wr_bin_cntr";
end design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^comp0\ : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_empty_fb_i_i_4_n_0 : STD_LOGIC;
  signal ram_empty_fb_i_i_5_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_2_n_0 : STD_LOGIC;
  signal ram_full_fb_i_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \gdiff.gcry_1_sym.diff_pntr_pad[4]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of ram_full_fb_i_i_2 : label is "soft_lutpair10";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  comp0 <= \^comp0\;
  \gcc0.gc0.count_d1_reg[2]_0\(2 downto 0) <= \^gcc0.gc0.count_d1_reg[2]_0\(2 downto 0);
\gcc0.gc0.count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      O => \plusOp__0\(0)
    );
\gcc0.gc0.count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      O => \plusOp__0\(1)
    );
\gcc0.gc0.count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      I2 => \^gcc0.gc0.count_d1_reg[2]_0\(2),
      O => \plusOp__0\(2)
    );
\gcc0.gc0.count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[2]_0\(2),
      I3 => p_13_out(3),
      O => \plusOp__0\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \^gcc0.gc0.count_d1_reg[2]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => p_13_out(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__0\(0),
      Q => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__0\(1),
      Q => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__0\(2),
      Q => \^gcc0.gc0.count_d1_reg[2]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => p_19_out,
      D => \plusOp__0\(3),
      Q => p_13_out(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => p_13_out(3),
      I1 => \gc0.count_d1_reg[3]\(3),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\
    );
ram_empty_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gc0.count_d1_reg[3]\(3),
      I3 => \^q\(3),
      I4 => ram_empty_fb_i_i_4_n_0,
      O => \^comp0\
    );
ram_empty_fb_i_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => ram_empty_fb_i_i_5_n_0,
      I1 => \gc0.count_reg[3]\(2),
      I2 => \^q\(2),
      I3 => \gc0.count_reg[3]\(3),
      I4 => \^q\(3),
      O => ram_empty_i_reg
    );
ram_empty_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[3]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[3]\(1),
      O => ram_empty_fb_i_i_4_n_0
    );
ram_empty_fb_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000090099009"
    )
        port map (
      I0 => \gc0.count_reg[3]\(1),
      I1 => \^q\(1),
      I2 => \gc0.count_reg[3]\(0),
      I3 => \^q\(0),
      I4 => \out\,
      I5 => \gnstage1.q_dly_reg[1][0]\,
      O => ram_empty_fb_i_i_5_n_0
    );
ram_full_fb_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEEAAEEAFFFAAEE"
    )
        port map (
      I0 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I1 => ram_full_fb_i_i_2_n_0,
      I2 => \^comp0\,
      I3 => p_8_out,
      I4 => \out\,
      I5 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      O => ram_full_fb_i_reg
    );
ram_full_fb_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000082"
    )
        port map (
      I0 => ram_full_fb_i_i_3_n_0,
      I1 => \^gcc0.gc0.count_d1_reg[2]_0\(2),
      I2 => \gc0.count_d1_reg[3]\(2),
      I3 => \gc0.count_d1_reg[3]\(3),
      I4 => p_13_out(3),
      O => ram_full_fb_i_i_2_n_0
    );
ram_full_fb_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000004004"
    )
        port map (
      I0 => \out\,
      I1 => \gnstage1.q_dly_reg[1][0]\,
      I2 => \gc0.count_d1_reg[3]\(0),
      I3 => \^gcc0.gc0.count_d1_reg[2]_0\(0),
      I4 => \gc0.count_d1_reg[3]\(1),
      I5 => \^gcc0.gc0.count_d1_reg[2]_0\(1),
      O => ram_full_fb_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179 : entity is "wr_bin_cntr";
end design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gcc0.gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_empty_fb_i_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_5__1_n_0\ : STD_LOGIC;
  signal \^ram_empty_i_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[0]_i_1__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2\ : label is "soft_lutpair5";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gcc0.gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gcc0.gc0.count_d1_reg[3]_0\(3 downto 0);
  ram_empty_i_reg_0 <= \^ram_empty_i_reg_0\;
\gcc0.gc0.count[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      O => \plusOp__1\(0)
    );
\gcc0.gc0.count[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__1\(1)
    );
\gcc0.gc0.count[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      O => \plusOp__1\(2)
    );
\gcc0.gc0.count[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__1\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(0),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(1),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(2),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__1\(3),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0\,
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I3 => \gc0.count_d1_reg[3]\(2),
      I4 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008AAAE"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I1 => m_axi_awvalid_i,
      I2 => \out\,
      I3 => p_8_out,
      I4 => \gc0.count_d1_reg[3]\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2_n_0\
    );
\ram_empty_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCC8C"
    )
        port map (
      I0 => \^ram_empty_i_reg_0\,
      I1 => ram_empty_fb_i_reg,
      I2 => m_axi_awvalid_i,
      I3 => \out\,
      I4 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I5 => \ram_empty_fb_i_i_3__1_n_0\,
      O => ram_empty_i_reg
    );
\ram_empty_fb_i_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gc0.count_d1_reg[3]\(3),
      I3 => \^q\(3),
      I4 => \ram_empty_fb_i_i_4__1_n_0\,
      O => \^ram_empty_i_reg_0\
    );
\ram_empty_fb_i_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_reg[3]\(3),
      I2 => \^q\(2),
      I3 => \gc0.count_reg[3]\(2),
      I4 => \ram_empty_fb_i_i_5__1_n_0\,
      I5 => p_8_out,
      O => \ram_empty_fb_i_i_3__1_n_0\
    );
\ram_empty_fb_i_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[3]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[3]\(1),
      O => \ram_empty_fb_i_i_4__1_n_0\
    );
\ram_empty_fb_i_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000090099009"
    )
        port map (
      I0 => \gc0.count_reg[3]\(1),
      I1 => \^q\(1),
      I2 => \gc0.count_reg[3]\(0),
      I3 => \^q\(0),
      I4 => \out\,
      I5 => m_axi_awvalid_i,
      O => \ram_empty_fb_i_i_5__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189 is
  port (
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_fb_i_reg : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189 : entity is "wr_bin_cntr";
end design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189 is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^gcc0.gc0.count_d1_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__5\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_empty_fb_i_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_4__2_n_0\ : STD_LOGIC;
  signal \ram_empty_fb_i_i_5__2_n_0\ : STD_LOGIC;
  signal \^ram_empty_i_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[0]_i_1__4\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0\ : label is "soft_lutpair1";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \gcc0.gc0.count_d1_reg[3]_0\(3 downto 0) <= \^gcc0.gc0.count_d1_reg[3]_0\(3 downto 0);
  ram_empty_i_reg_0 <= \^ram_empty_i_reg_0\;
\gcc0.gc0.count[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      O => \plusOp__5\(0)
    );
\gcc0.gc0.count[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      O => \plusOp__5\(1)
    );
\gcc0.gc0.count[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      O => \plusOp__5\(2)
    );
\gcc0.gc0.count[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      I1 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I3 => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      O => \plusOp__5\(3)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      Q => \^q\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(0),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(1),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(2),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => \plusOp__5\(3),
      Q => \^gcc0.gc0.count_d1_reg[3]_0\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB2B24D"
    )
        port map (
      I0 => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0\,
      I1 => \gc0.count_d1_reg[3]\(1),
      I2 => \^gcc0.gc0.count_d1_reg[3]_0\(1),
      I3 => \gc0.count_d1_reg[3]\(2),
      I4 => \^gcc0.gc0.count_d1_reg[3]_0\(2),
      O => D(0)
    );
\gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0008AAAE"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]_0\(0),
      I1 => M_AXI_ARVALID,
      I2 => \out\,
      I3 => p_8_out,
      I4 => \gc0.count_d1_reg[3]\(0),
      O => \gdiff.gcry_1_sym.diff_pntr_pad[3]_i_2__0_n_0\
    );
\ram_empty_fb_i_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFCC8C"
    )
        port map (
      I0 => \^ram_empty_i_reg_0\,
      I1 => ram_empty_fb_i_reg,
      I2 => M_AXI_ARVALID,
      I3 => \out\,
      I4 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      I5 => \ram_empty_fb_i_i_3__2_n_0\,
      O => ram_empty_i_reg
    );
\ram_empty_fb_i_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gc0.count_d1_reg[3]\(2),
      I1 => \^q\(2),
      I2 => \gc0.count_d1_reg[3]\(3),
      I3 => \^q\(3),
      I4 => \ram_empty_fb_i_i_4__2_n_0\,
      O => \^ram_empty_i_reg_0\
    );
\ram_empty_fb_i_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_reg[3]\(3),
      I2 => \^q\(2),
      I3 => \gc0.count_reg[3]\(2),
      I4 => \ram_empty_fb_i_i_5__2_n_0\,
      I5 => p_8_out,
      O => \ram_empty_fb_i_i_3__2_n_0\
    );
\ram_empty_fb_i_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[3]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[3]\(1),
      O => \ram_empty_fb_i_i_4__2_n_0\
    );
\ram_empty_fb_i_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000090099009"
    )
        port map (
      I0 => \gc0.count_reg[3]\(1),
      I1 => \^q\(1),
      I2 => \gc0.count_reg[3]\(0),
      I3 => \^q\(0),
      I4 => \out\,
      I5 => M_AXI_ARVALID,
      O => \ram_empty_fb_i_i_5__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\ is
  port (
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\ : entity is "wr_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gcc0.gc0.count[6]_i_2_n_0\ : STD_LOGIC;
  signal \gcc0.gc0.count[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \plusOp__3\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[6]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1__0\ : label is "soft_lutpair75";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
\gcc0.gc0.count[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__3\(0)
    );
\gcc0.gc0.count[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__3\(1)
    );
\gcc0.gc0.count[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__3\(2)
    );
\gcc0.gc0.count[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \plusOp__3\(3)
    );
\gcc0.gc0.count[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \plusOp__3\(4)
    );
\gcc0.gc0.count[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__3\(5)
    );
\gcc0.gc0.count[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \gcc0.gc0.count[6]_i_2_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \plusOp__3\(6)
    );
\gcc0.gc0.count[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \gcc0.gc0.count[6]_i_2_n_0\
    );
\gcc0.gc0.count[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(7),
      O => \plusOp__3\(7)
    );
\gcc0.gc0.count[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gcc0.gc0.count[8]_i_2__0_n_0\,
      I2 => \^q\(6),
      I3 => \^q\(8),
      O => \plusOp__3\(8)
    );
\gcc0.gc0.count[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \gcc0.gc0.count[8]_i_2__0_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(6),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(7),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      R => SR(0)
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \^q\(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      R => SR(0)
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(0),
      Q => \^q\(0),
      S => SR(0)
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \plusOp__3\(8),
      Q => \^q\(8),
      R => SR(0)
    );
\gmux.gm[0].gm1.m1_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \gc0.count_d1_reg[7]\(1),
      I3 => \gc0.count_d1_reg[7]\(0),
      O => v1_reg(0)
    );
\gmux.gm[1].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gc0.count_reg[7]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gc0.count_reg[7]\(1),
      O => ram_empty_i_reg(0)
    );
\gmux.gm[2].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gc0.count_reg[7]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gc0.count_reg[7]\(3),
      O => ram_empty_i_reg(1)
    );
\gmux.gm[3].gms.ms_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gc0.count_reg[7]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gc0.count_reg[7]\(5),
      O => ram_empty_i_reg(2)
    );
\plusOp_carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[7]\(7),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3)
    );
\plusOp_carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[7]\(6),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2)
    );
\plusOp_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[7]\(5),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1)
    );
\plusOp_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[7]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0)
    );
\plusOp_carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[7]\(3),
      O => S(3)
    );
\plusOp_carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[7]\(2),
      O => S(2)
    );
\plusOp_carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[7]\(1),
      O => S(1)
    );
\plusOp_carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[7]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    v1_reg_1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\ : entity is "wr_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\ is
  signal \^device_7series.no_bmm_info.sdp.wide_prim18.ram\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gcc0.gc0.count[8]_i_2_n_0\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[7]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[8]_i_1\ : label is "soft_lutpair59";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) <= \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8 downto 0);
  Q(8 downto 0) <= \^q\(8 downto 0);
\gcc0.gc0.count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__1\(0)
    );
\gcc0.gc0.count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__1\(1)
    );
\gcc0.gc0.count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \plusOp__1\(2)
    );
\gcc0.gc0.count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__1\(3)
    );
\gcc0.gc0.count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \plusOp__1\(4)
    );
\gcc0.gc0.count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => \plusOp__1\(5)
    );
\gcc0.gc0.count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      O => \plusOp__1\(6)
    );
\gcc0.gc0.count[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \gcc0.gc0.count[8]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => \plusOp__1\(7)
    );
\gcc0.gc0.count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gcc0.gc0.count[8]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => \plusOp__1\(8)
    );
\gcc0.gc0.count[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \gcc0.gc0.count[8]_i_2_n_0\
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(0),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(1),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(2),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(3),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(4),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(5),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(6),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(7),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \^q\(8),
      Q => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(0),
      Q => \^q\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(4),
      Q => \^q\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(5),
      Q => \^q\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(6),
      Q => \^q\(6),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(7),
      Q => \^q\(7),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => WEBWE(0),
      D => \plusOp__1\(8),
      Q => \^q\(8),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gmux.gm[0].gm1.m1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gc0.count_d1_reg[8]\(1),
      O => v1_reg_0(0)
    );
\gmux.gm[0].gm1.m1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gc0.count_reg[7]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gc0.count_reg[7]\(1),
      O => v1_reg(0)
    );
\gmux.gm[0].gm1.m1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      I2 => \^q\(1),
      I3 => \gc0.count_d1_reg[8]\(1),
      O => v1_reg_1(0)
    );
\gmux.gm[0].gm1.m1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(1),
      I3 => \gc0.count_d1_reg[8]\(1),
      O => ram_empty_i_reg
    );
\gmux.gm[1].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gc0.count_d1_reg[8]\(3),
      O => v1_reg_0(1)
    );
\gmux.gm[1].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gc0.count_reg[7]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gc0.count_reg[7]\(3),
      O => v1_reg(1)
    );
\gmux.gm[1].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[8]\(3),
      O => v1_reg_1(1)
    );
\gmux.gm[1].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(3),
      I3 => \gc0.count_d1_reg[8]\(3),
      O => ram_empty_i_reg_0
    );
\gmux.gm[2].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => v1_reg_0(2)
    );
\gmux.gm[2].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gc0.count_reg[7]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gc0.count_reg[7]\(5),
      O => v1_reg(2)
    );
\gmux.gm[2].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => \^q\(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => v1_reg_1(2)
    );
\gmux.gm[2].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(5),
      I3 => \gc0.count_d1_reg[8]\(5),
      O => ram_empty_i_reg_1
    );
\gmux.gm[3].gms.ms_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => v1_reg_0(3)
    );
\gmux.gm[3].gms.ms_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gc0.count_reg[7]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gc0.count_reg[7]\(7),
      O => v1_reg(3)
    );
\gmux.gm[3].gms.ms_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => \^q\(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => v1_reg_1(3)
    );
\gmux.gm[3].gms.ms_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      I2 => \^device_7series.no_bmm_info.sdp.wide_prim18.ram\(7),
      I3 => \gc0.count_d1_reg[8]\(7),
      O => ram_empty_i_reg_2
    );
\plusOp_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \gc0.count_d1_reg[8]\(7),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3)
    );
\plusOp_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gc0.count_d1_reg[8]\(6),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2)
    );
\plusOp_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gc0.count_d1_reg[8]\(5),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1)
    );
\plusOp_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[8]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0)
    );
\plusOp_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \gc0.count_d1_reg[8]\(8),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0)
    );
plusOp_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[8]\(3),
      O => S(3)
    );
plusOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[8]\(2),
      O => S(2)
    );
plusOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[8]\(1),
      O => S(1)
    );
plusOp_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[8]\(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\ is
  port (
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\ : entity is "wr_bin_cntr";
end \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^gpr1.dout_i_reg[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ram_empty_fb_i_i_8_n_0 : STD_LOGIC;
  signal \ram_full_fb_i_i_2__0_n_0\ : STD_LOGIC;
  signal ram_full_fb_i_i_4_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gcc0.gc0.count[1]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[2]_i_1__1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[3]_i_1__1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \gcc0.gc0.count[4]_i_1__0\ : label is "soft_lutpair68";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  \gpr1.dout_i_reg[0]\(5 downto 0) <= \^gpr1.dout_i_reg[0]\(5 downto 0);
\gcc0.gc0.count[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \plusOp__1\(0)
    );
\gcc0.gc0.count[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \plusOp__1\(1)
    );
\gcc0.gc0.count[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \plusOp__1\(2)
    );
\gcc0.gc0.count[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \plusOp__1\(3)
    );
\gcc0.gc0.count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(3),
      O => \plusOp__1\(4)
    );
\gcc0.gc0.count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(4),
      O => \plusOp__1\(5)
    );
\gcc0.gc0.count_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(0),
      Q => \^gpr1.dout_i_reg[0]\(0),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(1),
      Q => \^gpr1.dout_i_reg[0]\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(2),
      Q => \^gpr1.dout_i_reg[0]\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(3),
      Q => \^gpr1.dout_i_reg[0]\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(4),
      Q => \^gpr1.dout_i_reg[0]\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \^q\(5),
      Q => \^gpr1.dout_i_reg[0]\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(0),
      Q => \^q\(0),
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(1),
      Q => \^q\(1),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(2),
      Q => \^q\(2),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(3),
      Q => \^q\(3),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(4),
      Q => \^q\(4),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\gcc0.gc0.count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => ram_full_fb_i_reg_0(0),
      D => \plusOp__1\(5),
      Q => \^q\(5),
      R => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
\plusOp_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gc0.count_d1_reg[4]\(4),
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(0)
    );
\plusOp_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gc0.count_d1_reg[4]\(3),
      O => S(3)
    );
\plusOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[4]\(2),
      O => S(2)
    );
\plusOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gc0.count_d1_reg[4]\(1),
      O => S(1)
    );
\plusOp_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gc0.count_d1_reg[4]\(0),
      O => S(0)
    );
\ram_empty_fb_i_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \gc0.count_reg[3]\(1),
      I1 => \^gpr1.dout_i_reg[0]\(1),
      I2 => \gc0.count_reg[3]\(0),
      I3 => \^gpr1.dout_i_reg[0]\(0),
      I4 => ram_empty_fb_i_i_8_n_0,
      O => ram_empty_fb_i_reg
    );
ram_empty_fb_i_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^gpr1.dout_i_reg[0]\(3),
      I1 => \gc0.count_reg[3]\(3),
      I2 => \^gpr1.dout_i_reg[0]\(2),
      I3 => \gc0.count_reg[3]\(2),
      O => ram_empty_fb_i_i_8_n_0
    );
\ram_full_fb_i_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2FFF3F2F2F"
    )
        port map (
      I0 => \ram_full_fb_i_i_2__0_n_0\,
      I1 => E(0),
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I3 => \gc0.count_d1_reg[2]\,
      I4 => \out\,
      I5 => \grstd1.grst_full.grst_f.rst_d3_reg\,
      O => ram_full_fb_i_reg
    );
\ram_full_fb_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000008"
    )
        port map (
      I0 => \gc0.count_d1_reg[4]_0\,
      I1 => awgen_to_mctf_tvalid,
      I2 => \out\,
      I3 => \^q\(0),
      I4 => \gc0.count_d1_reg[4]\(0),
      I5 => ram_full_fb_i_i_4_n_0,
      O => \ram_full_fb_i_i_2__0_n_0\
    );
ram_full_fb_i_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gc0.count_d1_reg[4]\(2),
      I2 => \^q\(3),
      I3 => \gc0.count_d1_reg[4]\(3),
      O => ram_full_fb_i_i_4_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss is
  port (
    \out\ : out STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss : entity is "wr_status_flags_ss";
end design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178 is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178 : entity is "wr_status_flags_ss";
end design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
\gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD0202FD"
    )
        port map (
      I0 => m_axi_awvalid_i,
      I1 => ram_full_fb_i,
      I2 => p_8_out,
      I3 => \gc0.count_d1_reg[0]\(0),
      I4 => Q(0),
      O => D(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188 is
  port (
    \out\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188 : entity is "wr_status_flags_ss";
end design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188 is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
\gdiff.gcry_1_sym.diff_pntr_pad[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD0202FD"
    )
        port map (
      I0 => M_AXI_ARVALID,
      I1 => ram_full_fb_i,
      I2 => p_8_out,
      I3 => \gc0.count_d1_reg[0]\(0),
      I4 => Q(0),
      O => D(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_reg\,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\ : entity is "wr_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\ is
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
\ram_empty_fb_i_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => awgen_to_mctf_tvalid,
      O => ram_empty_fb_i_reg
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_full_fb_i_reg_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
hZClrjQL2xcvpkOw5/Rk0YfU4cLpkzqVyCWW+vyfGfIwRXry56MPNeJiKWSo2kvUzFNpnQa+st5p
3la0itKKWw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
cJPY46dnrBJ9tXvtxt0uojXUpj8Xad3TGOGCLvqfcn4WvGhwrOJZFUe/HwihZ6YPBs7rBkt5Uhyh
Xkm+k6ryH9Zyr/Cf0z3ghL5tiNSKvqVnr07tvQetVbBj1mTMYyrz9PaJbZ2GSQ3ef7FulEtNjb5d
Ef3ip+c6Tj3HkCyyiY8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
TFQ0extCZz/E4dn7YXorUbY21QuuDSbveq26pUf3opJgYPyzCKX0OQxTJaKwiG/DkXlSQ4470vtG
F64mjUEEXYREg0yfX2fIKjT3/pF8aLzpCfQ1udOc8Cqg/Nloo+JsSd2tPEDJWk2su97x6eFnk78x
PW3TR2MiO42VBivqermCpO29mieSZnNoskYUOHLuzvhIR/J/cMXMmiRcjbEh7EJOVeq/jItPudpb
5A7hITRte89rFpkFg/VWLnuc5MEctO7uT/RZTQKLJOglWXp7f+uSlAE8dDm9YI/IS/OO6o9HzTnl
ZjoPWmmJNO5eEka7WEI14Wnl+k/UI8CLPr7knw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
vcA6tVBzywmJsvOGZta29NRAU5c4+e//Nq67cIVRUCEbQtu/TBzGuVvmTJqBcU2b72sDpgdn6TWW
HdNlgPm1q0gl2L3X27zzFiw+iTqSprZuK9pz0e0O+7oFIGbnzvM76Betk1rhRGfCV3NKsrQsUZ4u
rDVDPXN7BJIa08/V/boRGCX5871PZGtOEHw8dBNIr2CfDxytdwsQYl6TPm+s32UscdK1DyJij6yT
56KtqClpqYfV67ZmyPtdLKDbmf+XaEr/i5QPah1raC09d1fb7MNxnT1kH7oV8klk6QbDqAwl7To9
5v+jCauuNWvCyX1my3fzbWm8CuK5jAU2vXrvKQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
X0GXe4413l+ZBbytkXE7IOL3xzGFtpeplzzSs/s0NIrsuzQG59hJqM3d6liI4/SHNkEwiUHF5fcA
qPHT1aga/AfSC2fylyJNGOz0sQfh2IYqtvq5E9GT0jShxRibVeFndZ+Y3JIt0LKOKaJRH6y2b8xy
6wfF/6pZIu/XRu0+C7TwIViyLBIOEVkhGghVsgslnz5RcdCiMXcPgHGucu1btmub7Xd0v11aqvjw
nRQYV1gduDrGtNJFU50Dx44Rm8IdndMJI86N8vZpVgUQ/OMe8SMOXjkeT2h3y/ijSSOtaOGLwc4J
4FjK+n1vUWs8aoq0C7jQl8iaVQ0ALnmzBmX20w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
em7m0sQoFdMSKYlp8fNnnGHtha7+YDLScVsLXUfGGlxdfLt8ouCJKEWVOgI2bd9p+aNlNqsE2wgE
0TfwWzF8YzQRyG5k4D71zPHOQYn/Jz0UmLVWoRmjot05b2PQFE7C+HkI08wo5c05ZZCxl6GDqV5l
4gtb5/kTvmII6wfHYVw=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jnQk15tdONqg9/ukBwbkokOqw7S046x6VLYIf5awLeVUFwP97gQPSyGyxab08piQmf8PTrUAKX72
uf2gl+T9YzH+MSUDS3lz9X2ZIxf9dJ952dR2W7jJmggGx1ffSB14bOmNaMusHDQuFAc7oIVIlV0N
BQamQACENzbxrEWdKe45iLSoK6YHZ3irufuSJGd0q0JgQk5V5ZCDAo3EeTV45HBV6fY/7cH8XdgX
13Oz8nv27TkWrLmJhkJ7DFi9uNOrMz165v4vI6iRZqSkOSjRpL7Kc10mXKFv7RY+K1N27WQyNX0l
GYRoGLAwwvJfLg9SAlAh9XgCAb9ZxD1SGt9wJw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QPEs93DCoN5ukBOwV76Iw0Sxtakd+/wnLNq5Z14Rjnh8JSxSbVmLfIUUpjWnAr57N3W/CuObrQQ0
eBkxR5JD37TYNhmLvFwDFp567F76m3hBQu/1nakf4/TTOz22w9hwEuhbBTALvbFjujiAybnQH0kr
m0RGh1/3eSklHxXrkII3n4tKBx8LofCTD8wAA5FG2qV9Z/gD6vQoi4l9cSaGoFDfTFkIckzuJqCN
oSbf8qam8VzukKAFiAf9aVikV8RGRZSZwS5/SQNkfj2FqRXUiEPX8ZwNKpv6PIil8PC9VxSqOweK
G9tTKtdTaqWfPbcQMp1EZyCPThhaiWEv7lo0vA==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
e9GJph1+FyqBLABDpDmwtBUud5TQ/KevlfOQrCsVXBRPwl1lhkITvRAgBNRUtphSfTffs5ms+HDw
jaD0mBrZpYEiBwjVB+lBzqEQwzqqGRb7tV6IQMMxgw8GxAU6H3NqC5s3BxhHAfibmpYV8uTLEzlC
bYcO7L1QOo28VWcLV64cR6Olrr9DwXh9wtmWLY/R3sbhbRrInqyfy+oQi9c4WZkmJdkfPfl/dz5+
7lao+X8vOTMc5mKXNCe/lNlg1QiLSlfnZ7Jpnc3QhyYpPtIXgB090sfZlUVij8I8q/eWjOo+nev3
Bop6vP7MVjq9bVKV1162cs39L+wo+8e4M2+JgQ==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 271024)
`protect data_block
CnfKek5RfKW53R86pFTjb61X8BahdNcHMTZ6Lbg7T/jCy9flv6KCysVulFt1PAlKPrNZZSEAGeZD
B+N2jrwTpD30uh3V8jl1mBJjNbDQ/rLtsyH9InVJiGB7ikkOJjPjpWKMY0acHEyqUjD1rsIwDR2c
qhTTbVMuUVzg3mVTaQ2IJoQ/KSMwSI0+XgGySnOEqb0tDRXYX4K62j4P+eftktv4ddNikw7mrlZU
61s3XEWiWIFltet2qUGJ9wp1iupNDhjS5J9tva49f3XrzHHPLysG0CY+kmFUbKUoCVSGJw2xjM3c
ltn821x3wg307+quQfb3/cD3MiahJthq7BndumUQ7IKX83mxoc33SwbZl6yJS3gfW5Zr9hQRc+iW
gwwAUf+3DgZ116xkIMHLLi6lY2FEkYiW0INW0WNl7ILamJvr/MbfUEFc8R/5+qxXUL9BVoPpqHIj
K4XX/0iRuQiSBSUT6eyYEv96CBVc7LSflMGQn9bx1Re8+fGkCxDtAaf2lgUT0dOvVPdlGdsZ1w13
3EhKB8f6QpL8hn2xOMR369CYKyLq+ErOGWAsnmWUHdSK0SeeC0+reL+4/40nAbc9IUYNwg7LF7wb
2SAtkUAqF42qiwHWlFziaw525GkmxOPXHGlTIq66Mcy0D7R2T1g/Rpsd3zG0dof95l/Thya4bVuG
3mbvOtJgP2ENAiWG8fTqmDIvK1RW7pnsMn0k4oUHj1yqCVLVkIlGkqyRl8SaDbWdg3DI1nK52dNu
j7VB+T+4Wn/phpVuZGZPKPFoFYYKICzg0BB9tvTighO2who/UjY0vgcjQexHdgO4dyLPv+hveiZC
VFSLRZhYYEFdd9afyzsh5CFyFJOA1K8TbxIYl6B6ILVN44ZMWRgnd1UQTZbQyM9ZdUE5nb0CySxM
L2oBE3myu5eD8Ps1CnZpLwpCYr3U0za0djWBW4+7pObJS0lvM75SPUCTqCeMmdwLr6FgPieJKdTq
/JWpGyIPg2Qr4H/VtCSmAD50pjnATdazBtEfGBurFfVFrj1f2MIppEaWSsPqs3SeK4UGR0T6LJnt
DjvSbeKOnwm6FtHppI+drlh4drco6/jUu1608fFVgtpozeH76YfqvHxQCCN6SJWEs4RqFUsys8Bn
BcQrH7tLcpdbBulsvUjBxpNqzZ74qTthivj8VBWjMvvCXg3B0zCUcVvHdrgIFWAfxrmZ5eNDL/uz
dLAF3xnOFBKUrTqi4zQfzYd412+T5XkjOK1KaxzHwCw4OdvNDqxuT++7WDbaXgF9z6N7mn4gj9XD
7OnAzE4yU0vP8eZL9vsIZoesUtZ74unM1EPxZos3Ro5fOksKlLZln3zhF+45OTEjjfJKEnFEz08P
1gsPEUxbj/Xizpau5PSILmQL9OgqPJw1VigUi6HKtwo6DV77bcTpZ/5Ad/XF9NB3H1QYJZM5IA5o
tA2uECS/FpHAkRVOa1s36nEZ/byBSyUtzAtGJvyTtrkRpjH1EZ2ULtcPLhkg2r0zeuUPbRiRfD2X
9G7IjHOBz7CxjJDWC6VTqKlSVUJaCdzn1LeMdBnzwSwtAkEoDouX1u4oHhvRv9fxnFdA1Izm1GXc
c6MAeoKGdYEYN8XMHY+UXiDEzdPsT1nA0t32u3xEbB8QgxlmQyF4YTtba2lenIhAARyXdBMmLPMf
AA5Fd435ib30cVsasyRnR+6xykjZoBL5DeBTVv7lXVsBOFdQIwlbThs4g4Uv1Tp/7pLXHTAcnK64
AAg1zwIcpxXoqccd7DT1C164iy6KxmTVolLrrtIcXfHmMi8l5dJqmI1Ui+2frKEFfUXa9P1VsSo8
s4k/gQk/talOs/NWcvnm7wj39mD9D8tuhwhzQgcLa1PKg40mfODzxMB78wjKNleFCMgBkZuRC4Yh
9FCto2aJ5SraW/goyoZReNvSrrixQsnqv0viXc+y0olbI3aW2Mw7I1/eDAGqYA46nZ+E/kaxPeSk
pbN69+7qhUvBUg9/N5KsHorkMb1KiDsJmKQ9cDGG3HR4D5x07oak0DJHj9/atpmF/HbcpLVQ1XuO
pbdzeOfSTQd+k7pHLwzwZdZ6k1c4i7DQcg0NoZV2P320iIaCzEinpcJPDPvO/phoqu2K9u5oATox
ZSZ0skc91pRUPzvAQlZOePuqSPUoH6fuK8kXvBwSc9AasIxiNp88ZIOb5XxHlbRvb1iAQwdks1rT
FeP3g4BmAre000DqDJXgWtLDSWUmdrsvT6X0GUn2yGN1xgnBZItGj+6SoNLXg1uR/pwJhwmVr7VE
rL8Fop6G5o9dXp1Wnnqp/3fi0/hdtmZ3v8Kmx0ijWrU/ztuDI0DYWTvele4bAd5RfTuxmZaD37pu
L23bjH9zNjrNXNQ0TCVj6V54KPF4Mev0RCgo9fJe10VcqV2lyvjjYhXQER3AZ5Z3y+2vACcmatAT
mVx2oxw0A9F2DBRMJ0h+jwxTW8ajVdYIvGWbc0yVR2zw8PXieMd+ndErwhxIVpyY3v9B3Gk4J5un
lpJMi05vduAQKmeBoTLw4eF1GoxupjnyuSM7anav/vgtS/v1+0fV8VS1cEAv0mHyktbQFiZ9H2rf
qj9ZZEUZn+5kQ17GiJgNL+0GOzsGh8mK0RsRgoYU+4SK4q2Sqlo/ftTO3MPgbYEtYbkmU1UjLQxO
Gaz7SjXRveC04w1pBb3mQ2OcFDEQn/DRxHGKIDhx3dJhkc9BMn7anECPIh6Vdw0QFpmn83Zqd0LS
6O+ISrQddeKkJKWf3pUtUKwC7CnRDHsKMY6+jWbwMs36NDPHNe48nUxwXKf9PpnQ/0FpIKXfl9OC
A9Xsv78Y2pOhoKrc7B1guJeA4KfGlFo+q7FMKYsJCKfO/+lgnInVVE9LUl1ywqtXFwWzVRFNQoDe
sfeYVu0k/9W1ZmyEzcWemtQVCEXIT9BxWdwUPIswcXT+BieNKkE5Mr8ivaD7xerRoS79fKlojSYR
3wwsL6RZQOnsHSchlLf4axPKq93EQZNR5QGIIWncNTiHhe7eurveySGlLJNCfQ8uI5rYqVU+Sd+F
DdX3qOue5mObQC1NdzvtGuDy4mYmSQhmAmj2vm6rLEkv7WifDUA/bIHr8Q26Tp2mPfZdfDjMEosR
t+iDRZyBtDqXUGZcGTT9Cr/JCgy1rPwwateJ2xvk3qgbsP17a4E+/uRcTcvYirhVnE9fudAkJ7xy
gqgAXr6Lx87M6F3BnnODPg+LLiVAVjLPU2dTYi3UlTi1zw22FVm89wMNHwAMXDj7+av8dO7PyweK
tD/N2pW3QCPgQ6nn22b5khqP55A3jKqazRJNy0Hr2C2wyKhnb6wuYU6ZM1vldNbqCfte9iatQ8gx
QTlyOjVJwK7tFR09BU94flUIpQlxaZ/EKc0j1UybogLfCKAsoM0cZE5K+6LEQGvAiD0ryDeqDs8Y
CkyD1Hh06OAWpOW1TFFfKEReTTN69Q4akgZ2ljUKHzffIJ+xSmmFaPKW17wYQX9j3ipTLpidIj3d
suMDf917EfCVwhubFEA4aEGC5DBmKULOqY5+tTlQnZgCnK+vU8cjp9nrR9QPq8RSLWdOSwUpVoff
mLbpPDxFR9fFLkvzznRBujR+6skoi9wg2sOW8XrAA4c6ZdZ9xegPRwS/Otfa5485LP/O3nLRBo7j
Wo0zDNomQ+L9yZMRC3r0smABoJrqcan8nZ01gbFQ2ByEeDXUGjoQ94qtUyoxXhwbUHb9ukzXlOWl
LdmZRqRazFW75EkUuWLEGARJO844BXVKymals6ljS9ueAX7jSiyJFHJ5IinC/piBwVLhv2RJIW+0
FPx41x6FfrLC4QlMe33kmu1gJ+ZyHxL8ro60dLGxZOtE3i93c49kZKUn/IjRzq2CyNq/69VM6o8B
BxHwgRofjYPsZ9mjW1I31sGOjrFbVytsCEDyyj7P+Lduocha1DqTCTRSlTWc8Zr11JQ4l1l7VOLH
5C/gce06tl0Z34/Np6q/vvNa9q4MlW8vpUgi/ddPiLabzDbe+u8Yv/TT4dQsWk2VjSMUFszOoGc0
IlIdQM7rOPYxGEDmcZmpB0JLlNAU49fMGF92lyWuods4Gj9n4LqJ43Yv+YHYcO58ufgJOwohI0E4
47y6SjLTQFYFwJiFA81+tnK1+SCy6t2SGHeVSNtoowQEaF0TdqSTFnksf9XitGt/Mn9HQ8zEK3uO
VTGIbhiFWjNasp8HvMqOwoHl1DoakTmw88IESDCioF8B5DzHeve+4ohOlzkRPwLk7YQ3rZPbdXit
wyFr7C5JSHSf++dBpHfrJW+wd8OaOAZ+KKG7ifqD+q7DX/WgJdlXi0YP3qv/YKYFTL112RMUlNZd
pdqso7g0xqvOsoPjgCIM4kTjXVmtaQagBdT62XO0CfqQhbAeMPotkVxRHnzjS7+66ZaUPAtulM7I
1EldpUhp8ApRPSUmx48ZjS+XJ8/cxqJx6Ndpnpoi5N81IhVb0WqA3aizzXRHmwklpibESP811pgs
K1tORajY9I3zaOwZUmjcDGpfyTgUdj490cRnPXtwJPUC6T8XTLN7Vr82GxaleytQNAeNLUOhQU7p
I6WmAvb8VnsDk0ydJt5aXBXqnyI/CrI33vL0/lsZgkNJKd4UzWiOjhmcUL4P/46qA6cIdIdb8ill
ecElMT6zfYreiLUF0TVoJ46k5GynQwgsluJenvvhMcWAEwlPPQjBhkS56KIdJIyXSmURYIExcUmT
vBMesclZ/yFEq/PPX9n12UHD5Q/xOzrUzzi9TA5A6XRnP+MjgpnvdKDHlFDGJ0HmHTplCco5TkSb
+F+StEKeNaRDdnHdGJk1Me+gD0W9MbwbykflYBpBU+6piATwegkwgtMGt0PFTQUueaVUKAHCAV4Z
TqwVhRiP3Slhwf3Gs0cAkuYR+axJJAuuMxKjK4l/87hKvbr3VilPWkyNnvUJcBjDBK5hENxxEyxX
YF5gf89DL/1AJJbHMJkYiXLQ0/Vr/zaPW4/PxU5tX4xEt+vQpE2SzIuZwUDm7FGzu07jnniPSjqB
Wt8uktBfdHjvc9qentE3WcohKTbLLjR1vVajDXvj/HVK4BsOnGOZN12NzP1nm6xYSpeTYQkhrHsK
vufqWB/1oJ8OZH9Sv6Fr5reXbM9i6e4RqkbcKsB5AWIlPjJ6vkl5RAGqHSDvD0HcI71lL/BfDhVq
M7yp40/lZD+6mLUmhohA2JE4zeZEXb5et/aH8geZaDXCIMx96PponGNAIdxgs4aqiZ5HU3/J0c2n
cWYIWrRjDi/XiRJav7GIR4/gYhbA/ngKgif7M8DZ12NC8KhX4C1h5oCzW36Yo0ibPU/wAfPUq+UA
PM9Fxb2SmNmb2q5QIpNq5n9mCqICcwXUXdKQc8lt4XQlw5Rx5EDK+sqfYTbTAzRxQ7gZJdNmy095
fGF1ZAgvR5CL6pCZpQLz9G9qDkUNZR4OknNiwHKWwVWTflClE9voKvxgegM7akazHRJ/l6iwxtS1
/G7r0zawTxcuqkNtD9+NkSdWJRRuypm0vc7vef/SGCQ17yPpQzloO+I4VX9MUDWzV/Z4A06WmZj9
vR28zbg8ZOOTe7mQt5MabedLJu4LXEwLvXNoZhU+Ib/yDaHBheKmUCJxBTmQXQXFrNv3ZBrmEPnH
eBsGVujtDgE0J4sglNsTS8N/ngaYaswm61aAcq8tmc36su+fpBK78Wo7wAlfXywLCqgPmERYp/e8
+5nlSX/fpiXcv8e8AXK+HEbl+RFgNQtbprL66tkc6Ymxs3MqUEggnlNc/HDo2mSJnIcHQyNA0aVO
yW0T0+p1Mdh2yrD56x6XCHS8Y1baEa8URWUstAknZFzs2Tvx5xweqkjyjDRJdYHt8fJM41rm9Dnh
tcN2lGqMhOhmD/EwTht01vLVnyrCgNCN97l8gViOv44sJBVDMy16eN6BRF6Ld1zql++HRgzUNreW
PgOey2PIReWPk1xJj5UTv2FXCpX398IEDLYPIDWa1cXE7cJUGywUdfz/ybAECh1F30Ek4cf2XDba
KyF1lDD23+F9TFGoopquTuZ1uB6KjJGzPA4VUUJ+vuEBLl6aIUQMObzldrYEFbtO5ZCCFbm/vt3V
/nPuL6W0+UJ34PIg7N/XYCpE3Y8Yz5srQS2JsA4s5JBf8lYCJbMwBH0yElyXiCX+VjKFcsOg6Q4h
Sm+M9Bubg623UScLLuvdtQN9k/XSaZ/bZ23254s+U5APpBQmMd5r10+oAn5HIkW3oACybQ3HmTEa
V//5Ml5KHTbAyNXFbEFzgBOmqb8rNEmuKEkYyqgOQvrvVL3NoObS26fRQYMxme36cT2qCRVOHUUM
w1w5Lc7XDS8tkQ2zikHbtJvrVejTcqAvdrzr6U76TY4H0TgaOz6TIauBcp0sSap2v8gPhLxFHXmJ
+N7wSMlFHo++muutPcYQsmv32ftTxO8YGilH1B98lpm+Q7x4MRW/1BTOR2PFK6PQokfiyPSBe8/U
NCSmhlG2KJht0IWn7Oe5izRKOYio1Gehc02M0V8oipB1iklTPIOBY00+UA6LjbCw6u+lEwyFJCsD
Oiszl8YcN/eWzK/6O+uS9G3iIE+6qNduJ7AdM+o3xGwuqaMYRVG0frnvI5h2Bq1gO7bbgZms9XAe
HfHkkXwLzIWHFkVFF2cm2ai1X8pnO77L0sDgiMoRZ1ZOaRPYcig3UNF6fxsIIlSUlt8RWaLxfwsl
XzDDftWN+QahzRexF/VRycFYz/n6JevKcM0oG9PAl9D8jyQfcR0R0ZNFIth2iTLyM5Rgj/GVNyGu
jtzSHVLD7VRw2n98b/+5/gemiQaEti7LCAPnwqURQHT9Yl/EQfMeA1YR5cA8al8PnbKZ9BhC+rnx
+C9Q/oaRYBO2z0mXdWbve/VDsNOrHo0at3Ocj67VzicKAeiqtLyb2GL2gvB5j131iivN7fZWCR9P
La/kA79inztrFYb7CT/gdb1kw0AFpbU1AdVKwhXZG0M2vMtZ2ZvC3ewuKzr2WR9GibbfXNRWwCTU
MF/TFnB/1gTyyneKCQbMq9OY7W8mKEZetwkzypuZsbabsoCraBpGiQgxSjzjocC+YdDFl2iNIdor
Vl7b1pyQLG594Wx9DJRGoMPs5JbzbVISWJdkWZDRzI/0CYXCrKOL3ZXJPBAWeS/hBQQv8MdeKMOb
u0kgykieP2+1c9LXUlCkddDuXIJEHsiwuS4uaxuoFBY5qVQ1Mc3hwa2qUFkjV4o4ICe07hkOzaci
bLBnszNvhVBz48rFWGXohWxDPXAc7ehR6WTf7qSL7piQbzkdpVH2g/4vjEpF6kEkXuRgkYTIwF/f
6NjCKfnw6m8MBZqZL+a93IZ+lS38cauKrfWFvOlDmyZ2wsJDEYsyOgU3qAmk2RWlpSGOSJlGuZRB
6dSZkMori/7MQSkFOsTDjb4wR+4TTJ9bjWJAxoKFG2PsyRSYt7cpkDxuxCl6i53kdloIwdmI6z/B
IEX6Ev9ckADV2O1oxMMJ7ObGH3NwzbDX7JQEfYiPPVHawcx8I1gtDIubhDYF1hZsjBnC8xrmHF0+
rjSdJ+YDVzoyfy6gRtaWaSejhQfHp7RazWb6ptFs7naZeQy17FMA4LvoOP9ITxqlJwZUDimSp5Mf
q0781t2qZbKwOHIr16iNaQDgzTY3pkwtjXJs77ak/d1N+jjEaiKh77ITMfVks4hIJ42HxT9ZUJ1e
zA0qaqhwbQTFTuvJeWRwsmaeMjmbuQ1sbHQjtrEKFvPqANi0Hbv9nr+YzcPeGVy3q6Gppm7OmuWb
f9ZTWU56V/SqOWmYraqG8ohSjC1PbfiPBDCAuGJ3lhgBuaCGBjotXrlO38q10P15QM9oFoDh0N6L
xMWs0sAQkSOF8t6S4zp6sBxrKa7B98zXles9/lGQUN8zMc+fSgD2S9OO5qWnxgiwiLVOg5m/u+bz
qOrpPPOM+dJZdMbc2DVc0ns1OY68ff5y2cVteWV1I6ElKdpxwzCdUKriNF8Myjj+AEmCw392YZAL
U8RENK2Ev0IziMeg5NUuNQDXNnIDC0U8EFAfW0RU91cbQ8AR77oDDFs/j9H6juW7aGAEaYEWGSVn
rhNcblLrmnsim9bS1gqLilC5WKuUhF0N/AHkZWfCgLr5SdY2RPLXi8xsL8J54py4fwfcAx01NSQt
DWtUCSuzr0pRKx3Ht/oZoL1DP5bNeSfw/SL73eAPeNtkJXatrF9LMYRsaU4kpdu0nkS5iWHdO6+n
9hCFhsLgHE9v5AJhRyh7CT9Cht/TL4Ap25OvS07VrMOjFpv3KgSw0l747YrXuattZEAJ3Dll7PTn
azYC9iNrRlKfFLEwsYBdZzkIjfpUiFgeJK79O+bf1iQhyS6UK/nwBw0qybQiJy8QhreFyBcMLXJG
mg39+1ogyJjVkBvE8x1AtRt7DLfnC4nqyZZpyAFdCmD5YK3Ur+HosDlZBkEtTPk823uBLxJlmNcX
AX2x51yxTUDbLdEpCUz4hn9QQRJQqIxUqt8sIdqxz/ukAqpcv8XGICMMYC0bgmfL056+rofQFclc
oGQPN+9nTW3vshrSnDa9b3uT68/a/cwV44QsuyQPck16qNidimhkkz5V5j1jHB5gvUafJdFpXYfu
N1FEYeFHUHyl2mqUAG0XSQKKd6MnI6faj8Pm2Fofs1Xfcr6zChLAsJ3enoR9otYp4mMiDJEBGykl
5GE9I5DxJbRYbvpJMOXnWUEju5rtgSALtt654uCXSfnpH4Ha9tB1rPCXQKAzGMD5HHp5x3WdbvUA
9Xw3gif7A3FQDpGZ9x9XlmpAiZKhW6FXlhKI8iBS1F97+4//pyg8bNO5sYRjS8qoCS4OohRCbkQy
+A5xK8PZObM4t0Y0+ROF21kwDqb+Y84ShsGTpmpd3hK3W3J2egFtUCLLO8K7mCJJECirJPYpeA6/
/Fm/NpZpkO2RTB6ORu0QXsWTSNvoZejjYyrD/Gej6D0PP+pK+WYekhQyotYM6TOCW3El2dGykM0i
I+plrdhJfgI/3Uifxvw65V56dXVd9PoBJIwT9sH8WLgBZuqIXHhabaMTWUbzONwf8q1Frr3Qmj0c
5EyMMN2uWtGH//QVy1L1FuP7JP32oSh2XvNQgZrofYnwAWd8DDBmaSzoOGCnWbfkHJBc6a68/Vw4
vJrjbzKKFs8ftOBV6H+w17AL1nNoTazx+pWIIR5Fv3Xj9QPwfNCdl2/aegAGXxzoM1m3o82ylnZf
SRLfSSAaKFK1jgJ8ItpriUkaWY7d3y+LyN8sEeCa22/nbnoF4VxjY84Jt0RLeLDjFVabPh8j5+aQ
mzfw/+MOaYLX7Kz9OHoFKRH6TiXDbMxCQTr0+9pD06PKn0Z6ip+kQ2di6uMaN2Qs8ip4EBj4boFi
XjSW3Fepra+cetYgN5Q8p0CkUEPpJKKsZVpc/WW9JsiOZt2lZ31RD7TLmCzb78x69gQUmxQcAlT8
RP3x0aeOtznqKpd6CV3SSnnQ6R2TaBp93wOUbv/nAwhDjdGAds4KGQfX6YUFlC+MbU9/piq504hy
Bp/rgydVM+Te/wsNXf8yY4/5i5Gqd6AyQ4X6E3676cVLhCh8ecy5xYOqNYTT4i23hKxtASgTuJc7
4UNs8G490Evf8Ks09+AXpRScP0GVH9f0c3JGDIj0rCt5pM3YrI7YmrNiHQ56Y8H8EDPLwGVUlK9/
WdKI54TTOjC0W+xZ1SzVcCoEXN+u3Sz0durnH5WHARGTMiXr/qhTRt2GJjmQjYf84anVyKAWHdzM
gX7VV3axvQugg0RlTTp/X+wpFAyqxK85g6weD9Sye7fLCv8i/9Wu4WG1VPJxHWys+OTZdjuLrzzX
TiF1ttiCd9m2e0EWNBHmXmYnB+J7lW6yc/Vxe7qBWG+X1ypYzxJb6lZ5Tvac846t0UyAOUxlNAPQ
0cplqckrZwLHhUsqsz3vKnl8PGeTTPtSHuZSM/w4e+qQs71D2Q9xdMkrYqd7aynuOsBwTQNIChge
/J8yyzdR2IQCqOGRhhOs2guOlllodw0bsfyvBGo9a5MiV4yXc3nKTsNOq4HzVxnWt0Ny+tPVuSQF
dbk3gJ7MUE0tPA2PvrvDdoWlIXcmZ+yQfw808qfvnfCdiIyuQIK79mY25VMUoGGA8qX1DvxZQw4N
9fmHs80NgmX90FTWhsfXPdE+dIj9OD878viKZD/bGGkJRTQg3xl+W6tWm99HrSZ3v6MjgcTVCiBG
jg5PXRNw8kPjELQugt/b1lzuRuRqVZLxWIfICmpq+sZRAKEI6fUUdVQ0HnrQp3DRyB1wV3DYjDbe
p8GW2h81XTzki259ej6B7rSOv47/AxexYpYqCmFh8N9ALQOoR8Azt2UHGFg9rf2y8NvsAlL0a8Ht
+Qj76NclNGfDS0+vDQod7E5DKUl83iOu3OvUSznhUNCIz8DLUVPmaCopkqll1x67PeBcKA9I+3xT
Jw4nX1XpDBxEXWKAeA3ks2GPyEPH1lUW5bq8Q5lK9XVge5Rj8qNG5zzVqZFfRuxvuz6rkV88EVrA
hv+/NVPNxiE51gbZ359kRJ8lzeASrSm76lHx82HT+CnLDOc1Xq73NCsCnRmZV1Q86fMKtHdjnauW
yY1u0ZcPO70Nryo2iSMZhIdeemh740hMIUs1KkydECVKngpU6kvee1YgTrAQF6qZKq3JKCsFW1L/
0ib+jpsYRg0R81K495ExsYo3S0uHymdaKShEfatqwgbSiK2kODAQeFslfwWMYT79TQED5x6g5OWG
GXrnrXlJ+RurDlry3UdMz9OT63d0XurE6p73pM0u7KGHn2w/TQvm6ixERCCbMQsus+UH77Lc+hUJ
oun1cnvPFBj8oLxdviCDyIKnkaGV29PqyaMf5HGJPz38uTvT0uaGEOqKccNIPD2mhAO+JA9N8gJ8
mSgA9pmVCOeYqje0Y1ZrxY48SR1MdxrdEhnf4PKK9porAUeNV/mRjqKnLqlLZjR2jQIjWtpQ1w+9
Dp1ikr9kN/BwtH3lPMW2Ts1Aqncjd3VuJCuhvZ7XQxt/zXfyDT5uEZETrKmNEH+xc+9ViTboXJwO
oh0kAI8xRw1KMcgpq3MiWq3X2sboaWxLttM5b+9xODQoPxjwav7EbbEq1S41oDR583X+o6tudcds
SNbo20Om/vxjbMcZTVzZrV0bvc8gRtZ90P30Cpyw18fox7MVSCdtdsXGf7VHbCfh+rj7/VHAMZPe
e1ZX1MiGyxKXGU7g0o91o04d7m1yezSxT831uWmhyaVGcj4l0rBAuV3WFFI8tbDn6x0eIpRumyyE
NqxVontLSDQFJAHOJOgr2t+LLTE0IFwtwXThQJkcydf7hPUCASjOn62qN7trO2YuR/RoMD8WeLul
WshXd6n/vzkoxOIyE4HmaWyyLg8G90H5dt3qgOa4wbKzaFn8U4SmuyOohPu9GuEINsh/YrYFAMFB
YWqkVdBHskADQrd7VK/wtjX9O2fq8uXM27cS+SNHivT7Q7r9FnlvDJDpJYyelY8HDCTaiIZ28hnC
Yd0GaSjUUeo/lwFYplElBjLrVkK8Ege4+eXSYwSi8G5Tdh9NUMmUf1DauhBunDuzQUuBqGEE+uPh
KORvxDA19auJUK+D/JVcJQEgzBFlFKxL2izCme7gAcApXk5p80huQDiTID3l0SjW8494oeRcu7Qu
HRVj2SXKiRhu0T6AvxLaLT6BxkO6agsSlcTjWTOArPpTaxZetERya7eWIRAQ2qPpot+3SBUMTmib
Gs+t4OIDlipAcsMfe5MAhNYQkNz2IcYu1MGINgLx3yZzAtJtBw9JDTI7UpGZE9+tTNtq1HQ+HSdz
+Z3uFKtztSJJ9ImOLtJMcUuMifTH/FYnFYC7mf/MitCk3SOUtruQvA8EeTwaAZjbtX4+yabu+qRl
l6Mmnvk6M5PBXzZdFS40ZLwziRgHvWJgfll0c1i551xlpUemPJpTyAnYoJRLqiUl0ZVYj3eFDAg2
l1TP7+iKv9sZ1+MKvZKn92DLA1Xm2OnAlTAo4Vw8TdpnLJCMnFf0DFW+xfkZ1OFBxJTmJp3qukob
lXL6qY4IBgTaE1MlErBpDe/51boS2XOrWW80sKPEBxVntii8NjG1iCancjOj5qWaoAU9vNNek7N+
VSlrWXQ56EcD5JMkcPS7qyUJ8+MItP+3CQsXn5l//d1EFDj+O+u9Shjvom3YfOSXlH202RIQDb+6
4zdCW55IWej4IMhdNYsqDuux9725BifSBLBRVNL8fwfMG/137x+R+QdvZv/wVy6N5xNGFcMdOQ0M
/b6jtNQoPO6qXcbYbjen0U5Nlw6SUQKs/K1WcoAuBtoHJ01SAwdW5MXlZr197uKuCe5A2Vr99/Ns
MdvCFvcjAMGOec+/l54ICu6ZG4L9gG0d7mG9dQosEr0NxIsqRlwfwR+lVhICg0++mbBLBH6h03N1
33tVEP5Ks0UG4suY7iE036LFDbBTf56SaYV9DhCd5mmVDTy94FwH12aHGf9+lNskmBeNjpLGJP3W
MosC0hE8dVJlI43TiyMu9jr06PZAYbYsbMrVbqcARQhGxtMh2ZQ09dIryIbY1Ls6z/uQtguylKWD
1NJVMemCeek5YmzoHd+RjvKILP6qmIjUUtHr7Lm47mxY2o+5NKC8LYSyLDXGKNwYmsYHVxv9iXbv
4TShySApLsHGIaztsrymMP0UPMm0VJ4GbY71GETfrpwj0kryUdKk/cJMb4DA5WKob7IpEqJx4dci
dGgjvJ2q8jBzhARfPn+Fe/x0lo5T9sZBthHaaEFFZF/uJFHua0zGdm9ZF38JWnBgQbZgYzv91uOk
IOLC4W3AevgBcynpJU1pzi23KDmRa80plQJLvc+Rpuh+GBVS6NqJDg6wazfpBtNKY/ZBtu4yV5Cg
tECYMc8KMtakJZVv1AJeJLIKvxFbIxisOi+gQ77wajkSl3np5HOa8cpSVt8Uw2jqe7usmCev/vU/
21SqRfOdCoITqDvABIVSYhSGb3S7MMO3sMok+dHAdPJFJUo+XCUvqUhe53wp+JaSzRKsWw6HnIt3
u3Mha/k9MtoZ7Vxf36N+pLcCw674knjZ1iwwmFlikhsp/X8sgAgmYAl9F2ZGhgipz5etlPHV+PsP
jw4aj4x4NheAMuauMfAhu6QvWrYAN4GA+uxc0cDZdfwvxhsnDlP1NAgZ6co0JHEi2ImIehaEuBIR
7dwdiRKgxtrs2sbgBPXKUxxP9KgyvPaYUetTSNneFLD9y1RW4P8tKWCXB5JB7mPgJnhIrLggg7CC
QfIRN1Ci+pYNFl2wFAq8t6y1f336V0mT3XVyB6DeD8EGHREJR6FB9lk6rfOK1mjgV1xp1v1VbRJW
l8OSi0gElYNjZhZAH4et8TTQHKhYHr7TT08jWJwi1YA7gSKbI71wfYxFNbQgr5IlHP3vUSHcCZFs
Vp3Dg3ZDcBIKBLfB5XXouUzkOxl2l5UlSLePyzvzVwpvcHKSupuluV6GI9Lo59JDbyc31oaxN0e7
HbvRq1DY8wqXbCQ7kUsvgvjiz2UviSoeM5Bi48wAkVbgxhPLMuPn0sZy+31rpUsVQ9pjocrQMv6D
priwabLrzoBK0WbgWnViIywz9eYvqcN/zfm4akRA06hGCAqr9k1kfXsOuvNRkSZFqEYsw5KmVsIq
BIQ3P08MTdks+Wv8Qod1nz4I0eDbjAnXG+HcB2M9tlsCIuzk8OWVPCrGVvBg2ogAbqZHbv/ZhhVK
dkHBGWxOZrDKy1XJUEvA1p17IrtLERHkykJge524aDN37kEAheaYDUe0CTgFUipHgqfBolCN7l1D
E20coJ+LmxS58lr3pr0GwOtC8GmAfFCdKH4HVEaqKSQ2rl4C/PRr+P/ArP0fiFgglhModCyZvj+u
jj81A1a3h0YEO0b4fwTPTNyWO2FSrBcsZ70e5/W3fuz869l1+/nNlEIT5KLDGJE/4qh26Ou/RV7B
6+DqSuUlqwFwQMkFy1tqD2frZ7/6rNpNXi/ghg58G5/Qy9R8HZhMk9bDDC7RVvparV0UhzNZKf7u
+l2Wh8L3ipvvOJmuy8RMMnDVweHVn7OBI89APdtAfzpQrmXEfzaHCvErQlrTXel4qYTXoJzxeXD9
ftnlmbvX1pJNC9ZYgiOpve3/LK/nhywGTdVn/VfsONuFqpQygo1wu6XGa09zdkLlU+XcdS7nF1rW
errU2Uv7EO+vIXLvPJ50o+gBS7pYXW7O/t4zHZT5J0E6bssBQlzuU1QmlKlkujvMT1YWr7diq26+
UPFIV+InX2j213hJAMv86GggFfyrCgjZi3noQwrWiQXDEb3ZikNimN57zsugJV5HmIbep7vACG5E
3zPJP3irp6OyP5MVIHEnvFErMGkz/JPjZNmh0ZFanIqdrnzJgi3ZrhdjO7gBkx9JG/536YJzK1p8
noASlDfTL5GWe7ysE2nQijXIsuUZF/q3LCXB81kenG6bDm67QK0tU0Rgzn+lZu0njlJh4/wfDTiZ
oGE34w6EHXnqHikioceLwy8yF9sRGK7L0T3KoA8O9NuaL4tgAxO3GioLbmxwoiUb5GZAgxB0jA3r
sBtuiEtCNgfxaXEi6n662Cg5OpT/FQqDklvJb9NNl2uVRdhZGyEx2yuZBeP6uo4D8pR0op5ftJPS
xxid55EJ45RmpIjhQCs5hNaWS0jv2HyybQbOyKIOMpRZxSJcY0K3PNVviYT8xDpD1rXNAZfqSwwJ
AwEWYvS5MdAf4oLAq7o/95q1Ig1md3HiJxkndz9NlfSgvUsNd6mK8mCBRunBxhfVgtoMpIIUcJ/c
RCxVC4EIkaQVCM7QfxtJUdBD2WPMWU22z5No1Zv+fg5i40jw7kWPWkOtsoX8u7zmhj7GxKk7YVon
tUDz+sQY8j/odr1+kMMVnUpmAyWEaSS3cJN/QjvFwuDNnBpjF3gw63hZbJAlvWYW7Oj1xezgD6Gw
eNplpNl0aaGFwtcBkKvauD2CWKuSUpZ7HhXUSGUUnlhxcG0lsoKjRhI2i10PUyNc8w8iqXqk96tK
IGGGdWWEdju9zq7v/bN3wFXPbBbKgmLlGLqpD4CbqvRyYNbViA020M7mn1l1eZl4DYglieP56L+V
mFjD8TxznRPehNEYOUis6sDBH6FS3fkrd9IUqCbn64yus46VIFbZyoxayQ7LV41EMOxdlhA0lRtv
EzC6kjCzucm+IlJO+pxLYAqX8Ot+XrFfRwybMMkQefr4D95nRacQVnm1GH3CDRuyup4v3ziWCMFI
wbdSItR1DEPiSBZ4Fyc8TFh/i6/yyZMuOZrYtl5nJuXhl3W6wncvXI4JUNDvDV1GJFNgduw/lkW1
tTo/yZNYaYzk1cwl5OvUPV/ouap+u6ttxlfNA+JXycVfaIiTw+N1yzb1fIvHsVEz8YsYv5o/GNhM
tfibbDy+NMljFYdawDQg+wmyrtCCkCOXGRPrHnhTk7Ik1+hmNatk6HAMj4QwN++1T8f9ttlFbqOd
/S//dV7CcQUhWmKtKQJGagVRohHTtWiFC/18101MV4Ko4mQ9nUIt+sDDYgwz8lKdqw77+UcWxrAj
N0dDo9t7zcPOh4R6rGM9WeLN2kYN8eNlACWxaGnxvohFyfEx2sTmGC23r4ke5tKNORWRAB9d2ejh
bAjyeyB0T1Ouq3pAlkc54fCn6CASJ/clySc6oXx1JB47oNBsBXhqyKU52qYzmfvieXb0Y/hNaQIc
U6RjUogPvmnDLUfpffnSdiPc1reWGxCStGcqA/5SZxQY0PjlrUM4dpfhILg8YtJrget4L8qTnAtU
+f7lvNehz6lu51eXxDiNpjRMdwC3VYtbyiPw755WyBMe3BuCO/Hqcqup700Ll58h0wTVmrSyvxEC
FezxzHRGRanT4ul+gQiILqKxIecr7khaGy8jmXqQu8h6pFXibnsYIv77fRy29uEzYmba5D+mSWlC
KSeMC9yXDt+2gyBsPS9gRR63vhTpC3QhQ0OjbUhtOynuXRcImqmctNRTKY+oZMzZQVSV+IDFECGB
qSFnINIcAdwylDKgGXpfm9wEnTV0T/CtjMwbEviZgIuaoUZDvYHL5+VHIr/tPOJWYDZjA6ZUAvgm
V6a4BKECO2zSuXWIVYYhc5T+MTwOdSLIQmfecP/QVwXJ6ysGeAKVq/tPNT9k5rmlslCQVS765ew/
FZy+zawktn5mIsqiCRqgZGYbT8Vr5pmimRGdbYu+AP6L1mZ454FhNch1pcLHSY5pQ2BZC3vz6Juc
WUKyYjxBSKd0kmFPxywnNJtlklWzkMaKlkXMmVU+/Q3Bm1LuBqX2U8YFC8kaOVobCm/y+Hgs7YI6
vepBsuKaR2Z8VdjikylB8NIm6Afldvulzb7pLCCm53D+lICGj8KKuiOmAJGD4LpTiP+xEYrfjal5
pjTIMQdgTS2MXebCQQZZBBv+fDDK3W4i1D6gdV5oSRGebOC0oexV4b5zq0UHZd4JxIheo7CmWERu
7QhQus+byV0TGCbWA1q67qFTxflY+U79fJ/ZIQCJO5Kga9+aRi13YZ+Ba6U7pzxmruDer//H32Fb
JEI9QD1vS/Z89XvNpH/zGYRmxmN2PYvGzJGXm/SYgFhC5kvtha04h64p4G9i/rKv1/JIj6u5rAi1
mzJp1XH9F57BTRXw/nFXCQrKRTyTbBcImFg3+4ovmCDt8Ri/gFTpM5ZbrRQFyzJ09Cp5P26TQP1u
DClU1UVhXEo+C9Y648L3k1QiSv8OhoJEAcH2LzMJvp1iqSKFkFB93S1JixdH+BrKlwbOn7wQjsvZ
hSVg+MmJ8c4tZBYra+R8Sp9uEzBkmMMyfIsmgWPSo7WhO0ZubRsGWRBwm7FuFONGcq4CPYruE7wI
PtFZacPqdD69kC/c/X9nLqaqgrNLV6KS8snAuchCyklG0auEZKzSR+sWHcfEpLWgwMSmZ+lutJgJ
FNAGVBpzqCpQ33rhOCT3dqaCl2RBq+hVLWwgrmy9TyI520uYw6nTrCT0c6qE7XvZdb2nz6R64f/T
uKwLOxhqA+sewjyt49DeSl929e4dBkLwrCBW1jJKFCEkoHGcPiz4lK963qt2U/xEh72vRmHZ7Z8b
csHL/EQj7LC+iwqmK2FfJsmL8MqEA0AgL5TC+C7jAEhZyBMsupUf/nZJbOpaUyDbAefrljR+Fi9Y
tm2dTx40WJfZqPLnAJVFLiVCOn1y4Mqkbojzl/wrCcmkCXoCHPxnaLb99qXkgoVjMs9B0Wj/FuvK
Ah/xnSKZx9vBUbFeuRt8Z3gyn9c9KfcDbfXQXGoDprXN5MCbC5HUAke6oqrfvAuyHDp+9NeJVcO2
OHvjqcR6Ovqd1QsbcprlpUagVOxBM8OHkk0X2gQ6pEWFx64FrU5W602N6pZRU65Is0c5WFhI4Lho
gfF0wVtYFUnlVFGkc3lzkrmhK22/E90y0/jKWRnP7isqwRgYckUsAdeSQX50aWiIpqVh7r524/kJ
WdYehodnPoCEqq1ymcYZwtYg0fq7uVp73iqKCGYvjuEippgsdGl43cvy883Nu5cP3Crg4ssJR2L/
q7k5yJifamfldty2C9Bf0Skdw6s6YOSFx6NMSzpbpI2WAHaCaTwxUrb9CikUgt4QffDAcIrfjxY/
6CBctkJQMn9r4wqnYXVQAS1AYb1CPr0njqCaPxsiI5Z1VewxeQXKS9NaRlRXAtJKCjZeJfxctmz/
9QoZ7h2lXYEZnouJQzYKykoVJpp4IeALzHmJHYiRgJDirBjygYLHdEvoIj4RR77T/NYjWa6Lhj0L
zW5Ewp0DzEqHPMARn8xJM0XDSwuzPKcScgm+XesGU1yKmYlnZ9HVu9K4RXgsIrCvMyfT5Y5EtsuI
LqKPQZS8EoBMlpbCaL24NDgED79FI6WHUao0EbOcMp8WRA4A2RbP3N9s0eKc+MZwaVLX53srMEyT
hZr3gejk+RfW+C8wmvjkqCc4bAqiLXWTqBDcRTo0glcV9zUD8yBH1Hw8B0oskkmDKPaMEUAinJID
/h+lBhkq9c/2E/9OrIVhuMTkVsrtsNoTNEqzMOlKv3miFgeOdQUhHoO6jelSXFSco7Cup+ZgyeOU
c1BF/urCLKjgxxxQ6YBSmEZYudOCISm4wkhiW7YfD3GY00qyY89OQRLQryDyjG2oBAa0iPHrGVyO
3xUDKsQkVDu0PUyhYAW0iIrvAg0guOVxmUhq4Y5jZnM3WPbc1FYJ16iHLIMqLIslPpVpDzXBuubV
B03tWqEdT7vAJUSjR2flpFk85VFRksYLpyAs+xSc6BzpOw+e08jtcJl/JTD8UEq0IzRFYcRGPa50
kVTrsOUZ6GOLVTtos4q4FHi9UD3mNerpOLasB66Lea59RDh3P9j62Er12H7z4EZZMTX3ll1x/ePL
O4NDBcMudomODGyMs1mQ42XiPSMSoeCqj4p9+fX2W5aeEyUKVIxu5XC5AQwSwGXlqir0J+0jV/Q/
ndT1nYq1y6Xc+3/DKOvtN5to7XYFaz0ln3ZLoH55pWIRbEjZk/9dUnhXu1FmEow5QURMjhE2CrHH
NP7ZPHL6hDo3SZ3h+GyYiWM9x14NWdH+7m8/BiobbTkiwb+udO3Y2teJETIcBl4Nx0Mai7MKELH+
xs3HdQLegctdovHsvd6uBKhPdDnZ6RNV9Vh7hUOuqv2u9OX44yt3IzJkiVTVu42n0MFIFmdQo6cL
+/NI6Jye6VbojXjEFs12xuSEYPxehRThPpmHPZNPqjFbj//ctyIAndUUaUHXtOVc52hyEket0KgK
/qAklwLwzrHE0z23J0uu6q/euoGEojLzp8+h2lf0T9IBShnR9SFnFuDknvGtDgVG0GBE6u/0oOir
rrkYmf9EUPJPUZR2tUkuPoQcZckI0TzeMQJSHyc1l6QbRPGxNAPrBpamY5AXGmEjdX8+qVPYcZa9
2d2uVmsuZumJV/BqkK6fsL6MGCHiN6YnleVltCLo/iy8qAErgp6ZFXoqdkoFkRPagNi/eB/3yi2m
3UfRZ0a2IiWiwjvxMPtAn9lU+eelDhL8xfCfdNUjoFXTekhN+gyf1pWVn5EuPzU7RjFHAHJKaP+U
YEvj2KUPI8r4b6+nNq6bxxndu1R0F++CEthxq8LRitLj28846hMioURWInh9US+Yp+CMmdvZxfPc
EJ8eBYeQ8gqNB7E61W0iF6B8Xd8U/QofK+4Zlq5Z5nvpGh7DglgHKwDTc50yfWPEI6DV4Bs9S4w1
LXelzLGOUpiesBAqmK3hrdV33ieVXIjdKZsT4DqxsqgsEWahe1afZAjklR4KmkYHH2acW45EFWPS
hc+fe6bkcgtpdJlUVueRKY4EqdRTU0BilLoqQOsWf2qUkfgFulbPtTVog+Ane9qD0GBvNpVgrc0Q
a2IGFSYGIK3997tNg8kVL0i/TgCb/grUL8wQY/N20nocVzfHEwAUGnhJxbwwboHhlm/KalXS3yrw
QAtnHi5RwJV9E7hHKNkvS3CXmF0Igykr8dJl0l7PRUD7+vFWQrqV8+2yN/kxciaRbgZtyJxQT6fm
nIU8jFxeD5lFVKOF7wtYL/g39zKzlMGcitSV9roCYaKeiPRzoxIc3db4IkobhNYgaBkaaWk7FaCa
Ts8vYs8HLpAfCEuHWWwxwbkpAo00MsG5O+jQDhAGWQgWEKYUsuoxz1wuiZCetRmMFhX8SSdFFiyl
uXT6Y84ql+10+OfP2+WvVnAe5fcSq2r2bgCY21H5eiga4aPwKYUtCjYYCNhybwOFwLT4eedQyYMY
uYE+VUQ/WVe4bk3ihiFHhjIyRY/h2o6nRdonXh7GiG6R5f+6SHCZkEgnvm38x+z6wE5K6kFq04Gw
ulM/jXZpccyrrVgEP9nWdA9xMMbcw1y/UqYkrUVdEjUzH3Paqd+3QIcyBIEdKCu94eLvaanHSHHe
CehT4QIrJGgUtLXhLLx8GJgpIv4Lo8cLDcV/i8VHD3zOrVQ/UXILoAd8IPXVR1jDw0w+EG4WDg7K
JQq16BSmcXhIMT7YlwE2rqGW0uc3NSDPxR+4OqwXr62RaQ5Ah9eXHA1mCyFuo26IoxGDiM7lEWu7
t4MUwQiomGYWLZSsfXCSX3qrOdTBocs1JGG2BmG4O3aUF4EoHIyALZ8KgqY1nQbxCgLeIr+EakH3
DSbkVGrK2AqFG9yiIDe+eDrGEyERPBvgqtND1tLnqj4uXTFcsDxiNbr6fnk1bnnO5PE8omdXBBfe
zdoBJM72d3D+WnGxbXIASE8PoTvE626ikM6/nSq+p+J83A93xeEaHm2VH+YaHerilLJIk3UR5pDR
0kp3ErsbRjCVSMvFCcVuedDDgUZn00IDpcOD3Kkktyso64uCfNCY/3Y76a5zK2SSwTxDQjuoWQzg
FGxOaWHJANyRLKVPbUytyxqSajW/3gMWATvTCaub45P9a1UAbnO9A4VwEDXSE3Ls2/C6t2QT9iyJ
wJ8nOg+fDdF2Wc19wCgaAsuCJaBsWtwwo/Vc9VbidVocUUXdHOFR9iV3mEj9/P3KshALeJXiD+5S
tDpLf9Xwbm+Dnnd2uJABnCBVu8/uRmsUkjD7Zw7kjG5oruCfzblY1ssSoeGqji4OxSxIB40sE19T
M8Sc+MY3CWOm5AXIcVNaaxtgu7G6JUmJvf/7FT7CBVmUY1mW8ORIvLpXIP8SIuT4x0xMCDnF6Vcm
BvxUB1Z5seSa1+VMytaxfERAyian4sH2KeaD+l5DkYFAlUecgmsBn0UwQUJET6rGY0KCQRmreDDe
ON8yoLnDbTGfUbjixa4u9YkvVpmobTtTxrJXr2NHf+l+yPciWWCoPqBRdUrRa/oNx02FcDdmJfIC
frIo5iCwFSVcWoyxE0pxEOQKCQUaHg+2gAjDkiZDwUPPgAcSxtAbsoSqmEF/QuUqnhrlkSf9p3qb
jBgJ7mEmPOXejTyV/82gaiXd+EuKWrJy2S/3r46AbK+JLa0YeoJAHDTJzL40u+Yr87sr5TSeE5b1
WlPjXPiM9nDvsFZYVvFo9EyARvtPVDMZEYoaP3BJZfEbRponyIUIEofc3vifOXCg0D1txcFMR7AW
fOPO2ALxDo7yhN6vVBMJgTisx5UjVEDb6GYX1z1hKDsmhleEKAmAfLWDr1Saly210SlUbb1vIaPe
kkl9cMxdMP4kWrsUyH89pBYOsmzZO7Ob+Qrl1TJCiAWLsm0AUy6Z/eACH3/qFgwvgQuWd8t+3k3Y
7IOqiToEB+xgkxOyJtxVGgullIzRp/QfBvPH4uHi6wUYeEYf9F2LB6m/8sIQ9nY7s/NXRgWbrUDm
ysF3D8qlEF7EQjTWkPAIFBRu+4EIk5TrdSa27HWOBycNjAE7Tdt3UrtuiQBcGVK2ZU35cmI4eSvS
uB9S9pet1mHC1o0Xf7rqv+sCpshW9kA6xWbDVXEPqVvh23VWexE5b56nkn5rsd0Xfcc3mgZRNDRa
lr2CYXoqesP/GoJ3x18XGHyiqBKMHCdYIlaQ6J5zv5S9X8+Z0R62Z92GpJn/6Q5U7q6J3OqYEBrJ
5fQE9veyDH4FIEKbQPIC3ZZxNBedSLBaTPD/QZ189tI7MtIIw+ZOZ8YXHnrw8imA51D6IjximxYo
XFoFaGN5J5fTkQ9CoqMVYJeB3ajO/lzQE7lr7kpRnj39ZlfW/CqUq/AgfDwGtTJzMudLntrLSWS2
7o8MqgGeqMovnRKmMw9oaNQGiZa7YvjgDGZFZFvSbRzz6beWuVT8rMx5NlYMJmpyUP4AlBgD76J1
y6HDciJxKiVkOWrzIoNnNHB9QZg8/KFi2jiVh5F9UfvC6F81INyGbV+UxKnBCimZs2XTvz8Ikvec
wO1MiAaittYdL+NnlQBxEyZUzOUcqwCE7FQMiVKrUX0kViM2IzJw4pk4S9/yJuWcbJoKFAK+t9ne
Ce4njkzcOKDBYI0Qtiwt+zyfiuqTmtornGGrRsZOTesWkIB4ly9Vl93rZCBlGO27XSuwuD+eMw+P
q/OGAPSNawe/wv9Nh8b+y9lM+kcw3d3wTG59Crn6gWuHRk4EHE7RAiJ7tkXXSoVJE32K+xorcx3k
BTRDxN4g+3qrGAMNJvtxXNgoPpAr0HCXLTh/b7ZqARH53uLx6mW2W7EJwcV8SxoEyxh4drwXiZUy
TC15/AfiAHEdbW/iOXzhYjLEDcktX+h+SW8Ie3PTye9M0p0oKY3oLbS1zJI270MYgGzvU92wv66g
3loy5ij6x0AfarvuWBnbnkYOz/69GCgixP8i7eBJIZrzUl5s2PSsvtSD1gY5fDzAEh8QhMj6EFff
B4LLQOz0GA57nsv5z/wl/R8gfP7EXnWNU73RBWzyULdwleuIHjwBfkymIrKF7dq7YOzfo1Scz2Iu
euxjfWrrrdtiuxavTDA5JM8NV0TQjFyGUsGWMLFFIKjijzayVT07uK7fuSqZ6SFD4KhTR97XGu9h
+vcKhn8p81SR5224b9ZpvDb7SLivDIog8wSyoZH/NPd0YjcWYgW7n1NmwdCuOlbVyS62pqjtrd0b
Ibm1ShQ3j4aPhEV0YaayHs0INxEFPZ0CqY9XA+O6VBWHMFFeD5qo2QjSbhCOnIL6y5EXIJLihBLE
QNpIna0zwv2Dte93IH2oj+U3Z70cEEMJO/O9XxBMCoTmK4wMI9RHM7SsXrWHnZubmMprFtj7n8Ww
3a98v6UiViSHEFY3dJE+xzDL/gn5VZ4N3un6+PFwjVI7pi1RryRePqDGysawnOFDz2sobM3oDKv5
LBCA28EVkdvrdKXaK1/BVikNvLol8xw69UwRDOgS32q0ok1yg6X5yRju0Nj1+Y+NBAiSC/ckzCKy
ZP1r9XNgbvnEXfBhYj9fttkKaCLmLX1VL//tlQzt4Njp11xMA4sf9fl05bGZgmzQ/a9inpzGK+wX
kT0HqbZ6CdUm1DFUkAUMwEJYxv88g+rPG9fDsTqUjd0hx+x89BDM2Jot/89EthN2BzqRH60pvh/O
UbHEqDvhgrVauqq8hl6bDNs9qlEjzcD/J7cGc06yGRGL2tB8bDer6QgoIwqMs2Lt9nky10NY7ts0
FlMHcpWmYFvlRGGfjAq7lo76DTlAy8Qw1ooNUvYZR91dbYVmU9YwL/SYfE79T/6OlSUScBpKHYhL
XlzetlIzq+OAdwOP4fIcLhGjFQNxq9bLL6ixC927Kdx2Ii3i/N9S0NIPAk5ecag/8Mp2KgGi2nLq
iQT4LI8CsLXtDFGQ++vLlabnS+2+sdxWKQqTO0AaT4zAmSlHQ1Ym70wJyBQe8tDW6lgJP0DmdrVA
JHGIVbU/0VGNnlcxeamn0jEC8EWcrY4bZsxNHllxD/YV/GMu0rnd7+TxJWGSfXCcqpWwLY0W8wu3
CfGGOebdHpdG2IY10owt6fEfbSmtTE4TH8uVz4XRprEKf5oXcswURlKymI51FmigJjH5vRTelnLI
crn4VGsGrtGYbA3/IGk/oYGou4MCtGKUU43nwBEoUJTpZRM+lenX5mk5QJduJNmX8zF/LvXjZiht
XByUXgr4lJbyWZ22fJfObRilBpmEwqaTBO9qepxU9WG6NNSr3qVZyCJ+NEw42Md+QycGlRs68sid
36bJw+tbACVxZxAbl93a/FT9dVQeRaKXg7LY612r7edwgAgGmfJOppw6N5CRL32tRXeQ+p1fFZnI
jJSsDP8RZ9NwHKzsA/o/x+K7Wa/l6rEoJnFmev/HtRh+vGvYJM/XTvSaOSM5gbqLjNXD94xohErb
W0zZZ7Xxr7boZIrT8j3EtjCXYRW6cdEzi+w1XxiNDi2kaUB7RVvRIOkJCWZDq1Omj41VBbjp0pgL
GZDgwRqYBFFzvrTW4jt/nSbK95YfLHMfd6gUZHq1inKxHfRuU3nLKwFxavID9Mok8WBROSL9ogLX
5ItF51f34aokZJe4srtKtY1XLLV7zFV5iOzr37bkocI7EDXkxWooTIEypaFJaXLw0h0xI7wv3V1U
aDaNf5GE4Bu4nw4qgTWlQ8g5ar7m/ZAJBANMeMFLbaGwLBBvvCbf/ObE8+RzFpYVYoeHhxeVWdf6
whsNwmKyhPDgOWKloCH5cuVq3SZ8zxVH34W0A7enHMeJkL5GWzsR39Q/c7oJ58RE52zYYDC47Zsk
vPkip/YAfqcOwvimY1qbcrvtlDxc14GyprjzEEDd3HixxAX9jGC1fy/ad+32kGIBwXZ7GzgbIKKZ
COHWn/dfhbLzvfHLyn1amsa4vKauptvkhQXNfVZ9wwO/Ia0B180lvW9FD2XP/BlIdnQzwz3G7Dmw
xWN959OnVYYQdMjywmvB5ql3M28FKsaHiSjT8NSDKc7+ruZO965kfFMZG3V53CBpRkBNTqsHrxlw
+okoWyLf1hmOVP2VKJxhu5seqJDmaY2ki86v4nQZQ0sgW67dbvjQQYLjas1NSILyi1xYmBJ2Tb0S
9nC0ioyBU0zpzSNPkqDiN5ZJ5Q1Gr9qh7dPFn9JYeZTJlqFfFEOuJeylOTtmiahWPIF6EucjJ9kf
d+8vE/8p8NaXMqam4m4DIxG1LFlgQ7c9qYHNA9gNYDDOcJvHP0+oFD/Fwv3sXLup1VwrqE57hiNo
IXvTQ7SQu6AvKxwFkBo46U8JfgSpcPiHBD+xdslEFMNEYrMNzrkYCRj7M9z15UmAN4HtwXy1/Dl7
mJGN+ozEsMrwgs9Us62aEB5KNG9zEMnucCSthJ/9KHyKADGMlAobkHjcgqoH6Y1uFTGl16HTc8zp
yhs5qd9g4FbkjC3ihLAI3Jw1W2crfjqHgam1KypWiOrioWedOGjo9c5p8Bt9RGYxaFTtM2/kBBTZ
fNJL/3zPQjUM/imHAOfEA0/HbsNEkFGFKZ2HXXhUL7MfWb1axqvcDYTRPpQguDiMbHtZo5PZcuDg
dK47pP+FwU6rgaF/LRe1pdAolDVCrLkgDFcra189mGwiY4UWlS+ZNMCMVEYYGxa2gBWnA5daAX2b
7QpeaLrie71xKz5gq3kOhCUEFR5o6y9CoYO6U/dLg6ZaJIwjUa92XZcp3ovxTaVc7voKMMtWNNqI
7CLdLcicLDVEtPxqZDkJDlSFN1wqY0TPqUY9mv38qITSVrwbdx/Wo8DPsyz1VUYANGHZWQMIosh2
1n2pIZePApShcr3DvF4zDoh0J8DYhb1O8hEla7ZObnqin7ykxXY/OFZyG1XXVPeb8+yux7l+0qXR
7PcEahyUhRbyk2P0dWhNS4UWjPxmJUqvqQYcWh89ZLJfMxlgnBzpbfAhXbNLmaHL9fFje+F4zw8C
EH216RMR/1DCUXumW3X6j/Y1nw8n+AMtYJmT5+oEYRiJeZYeVu4zoWsVl6oe7vPItk7ddSL2a4Y+
57bwtq8mhZi3y7NGl8WQirJhlx8k/qrCoof/uuikArEvJkUZL3dbGTBaNYqU2w/ImU2dNGnjvJ1E
qhbdRwKH+QGTQJe4KrNdM+ahHv9l8Cs+V2GpFwwbp9yS0wyP0ySL+ci3ddfB8boJzGpahM8imfty
vQVsCv31paFkJJuO/kehsNUPD0C2AZwZdobvs7sSnXDpBXdQWFqe9jms8ju3CCmULd29V1EBwh+n
qp/g6In2QtensQRB6JGXXTIgK5GjKjj4WwiJtvNFtv4BBDVHU21CL01s4vrqB97N4+lYmbtQZW9y
5x+DZhlGYws2zWoUXs24BSTI0JJh41Dm9bOfj5NQt0ISITC05VMRkDfuNpKaee3zj5ist8Gf4Vrt
aiQHUGQDDAOuypoYPXqxf/YaJRetdxvwP7WLi7JjXwWJtaK0xBP1HSbR67XgQNdnayBKDHS2LLMJ
HASikvZZL4Zu9b5rnPHn0douPRdp/tuljGbny3LQK2ssfsNfyRBlWlSI+3yDGukJbRKDAnFrlMgX
W8An39fQsbxT7x/cFK/0RLuC/Ndk//9A1MTNhuSQOPM4MMAwpu0pSTLWOjLCGqK+ybKUCTJX8Lyo
Z6rfzNKg6vFMYv35ySeX52rQjyseBKHxvIkhZqpqnBZH8FQhEppbxr0rH2NNmPM5k3u8sME9TnZU
NUnWQroXGXXR4k9FEtctdUmxszhMv66wXu+vu5UmLkW+j6JhkrFCZ3dW8XWH1PbiBzCQ5LYvuF7j
Wa6I11Ewqne/NPr1le624xJyZTQ9dPzr3SrkfMZKxSCXc/ofO2eSMznC3z42F/YaIRejXksXx1Q8
LTFc1Hp93DyxUVix8KUmuxS1rIRLA96mkwnAg+AieTMdJS0drtH/5tkhPjdbkyLa+1LGb8IN34Wz
aKuU6i3xd4oxHP5e1bulwBREyCtip7lNx6v22kUNGtDuFzGkqh0W4/UbfXw9SpXZ1xjc/qpGry/I
PiBWUV4Ul0Auo+ijHwJEP1op65pJjygIRqrY9CPLa+Yd+6zr9uthE24uVnXD8qesqlafJWcPdg6N
fzSbejsxT4qXmNwzj5k/bU2horJHue7n9/z6i9IvIS3FuoGXtjJF0KJOAbpT9U9lMFJu4unVZQSb
moBIja1iY/UmNW/s0b86yZiltCsLXbKW0lmB5pvbXTH889G+nBIvEC7VUaJHrT5I6f4J6Xbycf2Y
GMiRG/Y14VbfL6/SJhYG3fksuNqQ+274/RZeh/0KdY+rvpN/xlRxJ/ges+51eiRxrCPbp/XCWI52
JKWbUGSWe2KIPt7JEIn4icWMFWYl4YlJZ/pqqOJEGCJoWDFUWDqSq+uOQjj/JLMdjp4HuUfJtkXV
Y7Z6xpTGnpJNZR8crv/+lQJW6CWrXcVsXMPshRpt34TXx4txfnpbMRDuXJ2Qe8JLjqgKO/IV0nTP
8+6OAMqAao0c3U0KMLyx4SJm6xT/6qhb2564hy8tUr7w+RodrWvJReXp3Q8kyBboRT5DNNyoZpZG
Q5bDTDr+/PpMbEnWqfSZR1yGVi96S540VVHHHJtQTMgtlyWBTDrQQT9YujKoSVO8fgoEL2inA6q3
ZCOAGBUdYr8Sagx2Ol2lG3l021QhRWNlmZp7Fju7pfk6vbend+UkktEhtswk7Gga/vJWW9i6rcHQ
6ylea+5HdWzJ2ht69bWt93O5lKQiWYG4SlWbDgHIW3EhwZZSV29Evi5x0pVHFjhI+ap/ZfcMNE5k
VOXP6WimSEzLTiX5VyaoXJuEGCs7lmdy+wq7sXjO2Jwn0j/jaU4H53ZXOX0GRmURaFIMUj7MJnbI
+dbup6VNEwwfwEZyWaQkm8hLh0wifLO8UOyBgoqBPL5MieN2oge3sBQJvJS0AadyfwupSxJWWQz3
ltieVPYkzyRfNDmDuycwPAHCgtsXlxiXUlG42v8+jsfFYbGHJGYkA4Cr2vIZVObdSwTC4MFGx0yP
/fNfXPxUCFqMFI+BQNO6Q4sPiSrrUI9GbMk/KvK5BK3p9FpfGLkgfojJGOSDlUt/kwbQid+xId3A
9VWqse//UlLp1oHFz/PnMY5gC1khvwVEyk8HjYc8A6jyGKvpDTFdlPKVjJrVckF2/aMVHJUtjGTx
v+n4JgKuXs9cv3Wxf+wWbE6+kH6prEBSsFwsDc2NmJGcOD8PzvKXX6pGLyz16regWLBK4E88S/Pt
0GOZWZlhKPieIGKVjKShiKwCkSh1HxGoRXnUyo8v1JHLdn3cnDuUPgSsnGJBLn99JFWcOnUyN45d
VVX5LL9Zzr1qom+xOM+kuEgpwuPf2iQOkX8zG0SaezoGdpyD+hiYFKAxnHF8urRsodK4r665r/I0
DOsFHv6QWyRKNL0VXLs0L5WdAGNsHk0dqPGV6pXK+EXrN/iPgwZGRljY5cP7fdLZVuAT4V1ERxiA
4gPG5KXoONszP8TTAR9JgJFNQpArYIl+7u3CpoGlsH11BigHY3UIdLQYFpGlzldfU8Y+4Tpa1W9W
yt9Pipe4ilXik9nTNl0KSABpAZ3JlP07Ayqt0y7O3lOeHWNeYBNJXMpniRHD5YUdXBjYPUOHo2Cb
rMYGkS0fDk8+mTa0nGa2uwjNtA60xijcfA2dK7fx2PhUr6/khVffww2FlKACxcp8nynetypZ96ch
iGwUDStmUnEi0pU+wi1PqULMqMHRAekD3cgrRcR/2jaOuC4nzVIZb+wlki10IiR99ha2et6XBpTe
NK692bLa/m9y+1CJPgjPxrAheoYn4WGWTC0+3Ke0HEWstcN/fvarHHQFfSxcY5BNtXilcgFehVfa
kUqVELb/9nSxXoo6e/4TIa2+nRm3qn0rCasUJkszqgPEASwIgFW/rVp5/nIdXjq1YDs46k18asqv
SFhze47LBdtmRcRxmULKz5E1KUA9VRxUGHRapkCJlUCs++8UG+YPyLAFTUgcZxGvR9olUjTM1Fet
pvih1O6imWTfjLGXEVqFcvU5+75oeCXbRPL09rZcCi60O1wU9F/DTaXP/8l6/FTHERmmH5IgX1xs
xGJjpex7Wufb0coAWw8kJu58H0KgQK9fhhXfhn83Pa2TcxRnK5O1BHNnBdPNzfHBl0iltRbn74kF
CzptlJjxLm1/w6GH3hYut315ex68dEgWAVvFX6q8SrHb5C6izIxmL6KjAoiaBLiM1ScZtVZ+q4k/
6Wzkv3J5hnZEGCTXrIircEzW3oaIiJN7MD0AAyyrQS3xQnF9KLV6JwdGvmsjLF5rsZSBeUzo+zIW
CNI+r3iPXRi7EDK1NvHBPSlTUQ+FirT6zw8tDt8scXJeZrRVwzoF6wMc1YefojIXE7tMnG4wApsT
5mQFUxROq6+dAEIcfupfSuXEIjIv0TNBQWmNGgXwfvvf6neNi3WBMTxbhucL0tRVpy1oogFAdJg9
ZpeREVQzAZJgAO3lJDMe5cUGQolJj7DsYkZypqO/Jzm+rS2jFuYnOrqzFuS+O+4nKbAhPrfxqBqm
/guHGNYS13i8bxhaZ5j0OrBzbziHrQx0+Rc0v5cb3dEAYYTR/zy5va8J66DOd64EFVNF41nisNfy
W1E7BkgWa/Ru3rGa9oPh/ubRBd7ijiDGNJIO72bhrtPBraCboGxxzUgoPKNpp1KRdB86b1RTuPTv
IeYOFA6Mt8fpSA2Q3WmI94McuENcEWiXLTcrqMZSxJRxuS9fWcpmI3XnQfs2ddXLCbv20sOAKjDK
mx73zcDi4qHqLC0xDUdtDPeLg5+lDduR6ZdN6F9RY0crclBF9cUcT9mMtJi2ruNU+ekYI97cIw/4
rTdfUKI0yddh+Nh85564OxiIQjuPA8JsYscUiSMxHInjh0dEabMw+f7Q2A7cphtrUG8c0NjrDEUU
ig9rSDQWWAo3reBjrtfuw9wU+s5yIGNpfwV5vaZoBFiEgzpOMf5WGOwQq33ankV3WHy+g9nIXV9f
/RlV1Fw30sGMLe2jOXpLcx1qc+6RCFV+mhv+qjg3AlEROHFLJDa/KV7xttskQd7JFRgbK7u798GG
/p0rw9phESaGD4zzCG/sEuYchFTxp8kpmVydNtZ8Z0hc8fsTdgkiTpbJde85fN4J9WimXnkTSRJm
9BWCdLgOOqQREM0lfgTRcxK9XzwfI+6vehSW09kWtNeAU3SrL5l9HZdTzm29CY+9Fr4NouN7fVID
xpy7uOa/UIM5++XIrWMvufTn2ViATEj52Q9hoAs2I8XbvwhNIFmzi9h8ebmwskiBKI1Eq2WvYat6
R2nJSv9D3jmvNCYAgrz4+zQT92kWmlw+EY0TALODHxOlVxCQ0HqU3IV/w2JeWXOIDIJ5M/cqFy4K
0HKKCK2aw12zJtChAJW6q10u9nG1VeoaO8XZw8/TtwsbhFrGneoexKx7vwFAzy4HJjW5nXsngYy9
85ScowOXtDUOF4NUbfl0fi5VK6g69Th3JeW2Xqj1U59TpsFkrPV2HHiWZxOm5nhdAIXUAEyBllfv
67NtjAg5andvpZX8QR/ut5SJmiA8OGUJsgUm7VeJL0J4gzYl9SMxKdOQtLm0ygt/DwWhV/GpFznl
mvsqc0KP238LAQuNGxmD7QCrIaDlI1nNCYxHJf9mJfRSHAVr/3A4uACNnXwYr1Fmi9O1cGCngn5R
99Ii80elQ8U7tT9xRBLb6qwEffvDdYn5nvWQrIxzuHhQbnoCtXvi9WcpRn8a71yI+Yg/aZkvmB8e
+nHdqJnCZHOKzEGQEWXUObJOoipd6Rl0evqgzPVOEV8xq8GPWDckLAoFcicq0gbpV+Vg5Zf7chVr
s1I2HmsXBhkZ+PQdazni6rh4bzKcW6N4zuYvwp4gNcOifY9z+UHnJdDcoi0qPpgFfhGIq/0oamPP
MI1Gj79ys9FXvf+T8JmXxSIKCHvw/YIRlESWKKY7aP9UMYBfgh9THGbpILuev86Su/LLJq19SW8P
RTVVPcevhIacSd0Ndtsh+JHsnFkD8ewuMNrPoZ7crp6ehXgp4IBDf01f52lwi7I5mOH2ME/cs3CY
eCqLGKjmOluPpVHe9gec2/awrsJ3anlYDd+XMlQD9R//cl1TS3/OZEnlcbTCACJVfAYpeBosU4KK
b1BBy5q5P9WW2xmjiKoq9fu7aPGR4TeRKBxudYBvKHMpDhNGTIyNIMCFUIc7+XeWrsqVZ1wrTgnF
0pGJDR3HNpc7T4EwkCRMwaplmlD4AS19vFZO7Go5AspDfFyQpnJp1cjSvho56p4GFopjn6KM5typ
xqZ0kvsoDzGq2+BFZzsmwpjYOF8qFjLrlsXOsr68rRtTSR4XukLNPCmKz6saXK4aMpie85lcDrvw
pFI2G4GgTaQRE4UHSCiYa/19Mi3Ynri28Ih33I52SkEhUKUolFIh46PMUQFNnjl1vKB90fF9m9K7
Q6jeEBehigYTSW+lDzLTaNlYqVYJ0vDj+6X+pJ3F4VT7q9vAzmuPMwSJ3GfIwrrHEvB77CRRIbz8
DHcq5gZ/8T6PI/0z3THVznIyQFWF/h9mH4yaNklBHEKEd67cdHTzybE260EkaTH9D9K2vj2CIdl2
5y+ej40aaK17FF26Izjina33fb2g7rxzMgEsq2Q7mTG3sjNMnsvhggkzpaji7lh5Ec5VH1KsddfB
ZsDj/nepxfap8QBhBK9g3HI+17UKH3C9ZmEMv8qj05SBQEiDTctsaaSvSd7kollZQstHU8jfKocU
xbmBPaNXlc/zKPH5F0rZL/yOMrCIuKORG0r2GJ8db+DJKF2Y7CIRQwBECbMByr/ab+5Y+0pTcgU8
qI3G1W2hSyMI51muk4099S0QWwpCxE75qp9pEhM1qnr7LsZDqbzQ7WIvCIFVbeHnsCX9WtymTbqU
BWy6Yf9dRqYogursW6xuuoDM8Eefa4qAdqwKiQeg1XJa5QmmM5z5D02Jdo55FVmJDudftk+K2+Pm
fLlJ2wqU8LmiOSuR7f94F6dTTm93Omm3X0Rn1+h49M00PftlTVrWCqAPLWiU3DmButxlv9+Ujxk2
DX2uFRnD53F/p/By1Txrkk5EZ8Xu8Bsn7ALNJPvXO7CrrS1YmNQTerUnhxCjoxn6umnKqm0g9j6y
LKYOlLX9S8+vrO4ivCJbezy38y4NjDyf/p2Dy0gH5dzcxrZ3N1UvfbkWfYPWWVgAB9E1gFK5HbKs
jOj+7rkP+jleB6BuscG5Q7pNI9vxuKdEegN/fmEzbchvu9NuMuG3b5oRGG6OAeW5UAXSahha+V0b
0zUBmZYZR+GHYNi0fb9gxt23E+vS+Nz0pnLAPp85VKbuNYSrQPaBLaBsgkgFFNqZlyAmi0RzGKoK
epVEPIY8rrdP0RuClHnF/UB/QC/0AATLF8nZMgT92jB6sWNbN9V6HBMRM+bxzpoiGjmnvumLZRmf
yuu6dEvNU4oy5OX98CyaEUz67gtlHUFGSG+7Si+zOrRMwoMuKhzbYBKDBQ9MuRNo4orXrP2hrUa0
bBUKGlSDnb7q/d3awE4UIFSeNrYnr/Y5p5r7MbRxDda3AV5h+uYZOF9LF2KiWcW1+mJ/0Ag9nOku
yd26Ce3a8odOE9/IpaV0J6v56uw9ph/cXfZQYRZXYjJOwVBVizEJrsCsFnIBg2sdSVzrLms0juTo
bchm57bGyrMj8y92wEZ8p8QP6l/TaNtdRK0wjS0LaxEG7GUGj2y17AjVrWjh2hwkUPgWvZ8lDGrs
4+bqsp3Ey4hhqs+sN4JTw5Cax5ITrURMcRX/JCFWN9HqDi4z1uwxfmOcqD+X9gyjwlBrx82q3TaE
NaWvDWxvlhea7a20z0FoypEXIz2nONqzevEaMgBcV/nSt6x7Zst0l17I12+D43aXlLUsorwKubnF
YpXdQON7QrnHJ1DGJjJ9TJv1gyjDVRTuU/AFL8fzlzMew1bh6r6A+wqk87PLQxjzIodejYbl+Pfx
kXZQu8wgF20Lnx5mnnom0cvjhVl4DoE4dABVZRUAr8zksRssqyNJqvmrEoOzRWYyMJGykR/FBmZU
otHJ4LDFugtTkXMOnOBIWtLOG0GIlFlEyJx3Vc3eBv9+znyFmpfeXabRtAsRystY5wzxZdNw8u3s
U2EEs07siuE/O/QJHniKZMcDUdlZLi5bQOgLuEfbYrFx4Fjr4x6wg1VApE3dlbNLyKD69HN02Sme
MI4UnGVEbWzuSPio6Ht5PFVk3Hvm5C7gnH1JO+rcXO8M2O6G1peLot1VScXwfB22Vobzv2X0NLLQ
lRsbAsgIdnM5qMdh5dLOs+FlA7JGWCJp9VfFgHYF4GiFNeFJDB9bKAaTrF+Wkf3xOkrDZV2jAYFt
wqhfkxiDzZu4ZhZPKmK09b+OQ14sNWYBP453f4fXKdwtkMBe9fQzqXLWhc15T7eY+nYJXF8xq0te
ejdvsdwUSeG+bZUtHo9rAqZWhWaYXY5yP/DnO+uAb/9saL2GYqKUNK3Ld3AohLZJe15CGsq1W5ew
2WkOjCjWfz92IAaKfYuUifTmMTuXOjyNzQTu8ciqukK8dFiYMmZhSnNu9/jIVNG0Ca7fIDWZIcpn
uzdHS7RNSnRUH6Zs/md15nWK244xAjurE7G5pSeXB/Y6rQcmGJSMfNdOmp5dj4ttj25w06WQAbbF
nTnx9eOdsr+niIc9QGeoZCGc8jVeJz8vIrIA4ytceI2ZmRUd5Y7yi2dq2HEZBdZeexnOSuxN+P5a
YhbDh0T7s7Y0/X+XUwBqPqVPkTfEcF0JbAFXNpKq0j8csnhJZXS22qFHPkoXfp/8Yrs4tFGvaigJ
kJt/6FwsRQoh3f+geZtn8wmTUs5xFPpX6gggb538RFaOx6yaobbsj0WK2FUfW0Tw4SvkVlPgrlFE
UUeFIRPEidydFYPysvhEFs84K+WNtzacLnhbRCfohJRilTbOKFC0rYWpUrjKMFlpctmsf6d5/54t
gBvPltB6sQIr46oZ83tBEzt3UEDZQUdnzaU6Uz9LCSJzNZLKjAFQJN3Iksz8/MStY8b336egD1GJ
ya0WMO7HhjSMq+moJKQBm2/12GdWWPboYz4KK4phpgwgLS2FFCKMUqMr2TFjCaU6Y6l+LBgc3rPx
dYYNHrIYGO3PqaqAJ3u7Hlerx1GwPG7UHxt3qRiooXlGCljvwYonxoXdO1oPywlMad84TxLms8Zz
aqpQmEFFA82YVzK3XskBP0cRizy5ln/kW2GOOamXJWh62vrC2YQzq/M9zki4RdQU6vkVFZ2z+66B
rs+9Ad0xOBjlHfiR/0fRMD2JGNKflfM3LqRVwLSDb/vsuUsNlM1XCdGKoHa0kEswFJxlaaHEOmtm
nO0bZKic32NM9FrIZyK1HJRUk/zRmCacShgqD3816G89Ez+yrZ72qwLKP5L+M2XxlKzO9a0wyvIW
IVWn7jNHtH5fI2APIFc9OTulHJw2vXXSpYWEAj7Zi7yqRKAr1CKwnZu0VZ/2Kq2XCYmuuHQWU1hA
8nMPNFwhkjK3GgV9XUmp1Tg05CGPR9CN1lZomgM9dYlDUtXt5Wq/2awezVrzpa7otuMdWOCEtPyG
vsDgh9FFeSvt9RxBUHfkOCII0MZl7YYCghU4QY60I2IX69UDOU/Oz+B+FXksVtYY3NW5LnZKnPqA
Rxef5AYul9Ik+fVTVOQZ3ev/RgEDoxRkVgOztGZTgQTLDbCXEC+rEEdovuX+aqiXBQOpiFf1iPxs
IwAQ7X7xkdnRSmCnmHud8MZ6NLHReWX3D9oHbMtZAIHrt6uyc5shompB66exFusEvY/AqC6mnaQu
9ka+n0xmAl/Mo9TAEmk5N6EhLN3dMLmlKva7GB1Z5N/eAQuvH90S1FgiP7VHfgwexyyzXRd2Dgxp
B1KjjDAF/BrtRFPDBnrImEmtdICCmKDig84lJzde7XR1U/ePfPvUfKBnIglierjs7BdBBzUIxkWt
a+hkJeuEyPrvrpr8tbjGc1/SYwWKem8GwCLJa4tEmRGPEVPm+mL+BUJNNTp7wY0ISHR8K/a8PLIZ
lGPp8yTz+2dd1/OjgJBgY4xIESn8LxKn6nkL4mUXSpZPa3nwUFC3Us+321Q3yHi3DqJ/aY04hkiq
yVSajp1Hg6yHDyXIGWWC3wUj4gfYhL/2PEt+c/qEl6+69cPuNEWOt1rem1SEcbDjQfjH2g7zsA5f
2G2bQdh9vt63bPwFrT346swp6e4NLAw/cHtqY87QcKJC19FNpPNJK+0B5ty/9ag3U8fsmv05Vg3F
z1lEEWaPEMKf4oxuI85tO58VoZwDgB7nPy+M+1RTPN7gBq1JvwueHKckoayL2TDsPIPFAa3MGX/X
RSm6eB/7zjN4PATpPCYtLUrjxA+Bg6mPNiXwOdlj344aMHz+rM04iTAKU/bU/dVNY29D+1lDOE41
81BWH6fcayn3astR1mSdygu1Oi5cuLG4ulY0U+akaYXOGAEaxpQL+laGw0rUSb7dHp8ekiqsGRjq
qhVzuPaKoHd63V+OMo+0bQi2nz1lQmziwcQrtTQZIGYKvuyxXcx2ElEg96A+vTXLRU29AcPTx3fW
4mo8hyJe25txeAcYtESz7YtzJd0201ww2w7+iK2gOU6g8yA5WIH4MnofReXn/b1YRHJ+C6F0KcRz
407a0c30Gws+QPlf5gcy0MBiYTsZDIQseSiDvNqbBtpTiKN57jeFS1lFW9+ZxIuzcGjVc9InK+Cg
fqGz9KXwIEEIG9NVzllXV1hc5pMFHNqif1OE6Zi6vT+3VheGhxvbN/xRpHpomzkb0kd8KGK2k1Wo
E/xzVO6CMpNESEcO7SM0v7W+oO51SWG/5J2llTzp4dpOWzN6WPryybgiur0q7Tl3i5l8R5Q+4nn7
DYfx2KDSnvIkeoQdvgLIY1Dxky2ibMxPaiCkkUo0oznzE4YyKjCWlIuz8pkaVBzcY3TlzGKx9LHx
Bl1rctxCru1UUzhLPD+CtcQLI5i87lhoFiOzMccN5jSo8TumE/0d2Zu33LFyU9VsMf/YBjXLN0xG
Fusyki6KN1jEeYbhTpbegJ8sJKw/14KsEY/qo0Z0OFhATe9j9n7Zvh/yxBzRNZPVH8JeJoJJqtJW
KNFZDmx71XmdJAK8mW16AWKC0j2U5MaRFZpa0XUGFEgouAbjNyP3f4xQEhopctCaIyNXu8lyofEi
HoIZb67Mt5eWxiNXWwTwPHg5htv4V278n1cnNy51s2rNKVZKJ/VH7PW0LH7Uv6zSzQQiiKh5CQZK
v9Yo5bcpxxSEGemJr61ToQa4FfLGEPX6s5+UpGyMzUx7xm8VYHzi30DAZwKr1ROjR++QYIISlyMj
TEtDnkCgQ/2VMX/ObyT4ZRRthwKBAkcjyJ5AoYG8Gu6XP4DdI3+cUHuLOq+m8qjrgORK5C5owXV1
1E2rRffjWttmh7CC/pqX9EDrJjhsDtOwY57sCwEQHcIypglqvki3WNsBO6/+fB6ewqMnBVnNG0UJ
f3Bh8EJVo84pCr4UzuEUhKNUYoFD/TWzfIJbgieQXLjIRMKuokd+IKJRNFExMT1VqLb5TU8b0GIX
Bbo7CF14nZxP3ebhvzzs0VfixYFE5lZ9qyTccGfx7CSK5YO2y2BxCY653b1L2ZCq6ToG63na9J6P
KRPtwH8rbYloUoVF7XtO5FQwSnodMFDUsRoInBU1Q/MsDdKfmtlpXNBBgMgTBh/az2/CnIaMMuxd
SLe4/Xe6K3IFJlDuY6jOyxWeWO0Wa2w9TXqSpW9cRm1qvTtZsF6lTq5cDVfBW/BIH+PEdAr6Xruj
wtQxyjDoBmZfowCqRM3SfeJ+4e7MUNpuXrZlP9vCN3T5ssZtniT16fllDjg5TmTdIb81BPaYX27G
wfQ1StouvjSj34za+V9flU8scp6rFlzppIKWRuVu3FWUJfwQ3U0gvSyzzTw3JSbLLBDuX04wXTRg
sb9qbX0efsRedu+OWl8swwMj5zOWjxFX9RI8sVRCa9vA/8XOvX32M/rXfOIAbIc62ENXB2lEwMzs
WC4pf8+B/pPSCk4XvM0djhG7jn4rFd/SF6OETjJqXpId34hqQch1Gu20LDTOwhETDGIarcsDWYQd
6HsgdttYASYG3o+XuI0tSL/G4hSQrpoH6ENJmvGWfr7nrh2kH9K1UETxLGWXVSD3hl/yGI4744tx
LSCChFlotIHRRPuvhAx0UMfkVYp8NIj7y+eC2colit9PNp/KU9+LJ0KizE9TI/osHlCS3drsOBwc
04U0q6O+LdCIxFDkLDL+TgxwtcdhOjluVG66m1/YG9Z1PtKt2ahisSe0GxbVogBFTxeLho4hr6EE
3A0awbn224Uq7w2VZl9ZqnXo1gvIEUqsoFo/KXsex5MMUDs5M86WxCLRv/Xz4gJdTE/EapxEVpvi
jRWsQi9VxZmPgoNzEBcDikp62pYt19Q111j4LM+mAhKwT1gMS5hMbHFFGlPI0zP4R9SRuDGYnzjQ
GhNxIzt3LpsFIwEWQSq2+jQr1tFtqxqew8jO+A9UWvtEXQ82E6F0j2tUztQAcS8zd64LaXf/pCqz
zLKD03R5kzYhx6DAp6+eJEhhp58RQiHGTpYOmLHbIfMer8gvBoi6Xmjw9+jG9vVNENGPS7nS3nRU
60ytn3+Ig+3MQm2rBXCFXAoHiU7newLYaYOKhhSIRf8oZV+41NTpAgi0GG2n5hLzicct8jGIMRl4
AbswrZs4sYH0dmFZwi2zQ4R4lRR8wJfKEQWdbFJZIQ9h7XXjxseotePreT8+TL2TZnvlu5Pf2EO5
6pSKpAKUkYRajjGIWg/GXFo/2ZzVGVwN3r6XXKkiNWNyTEHfMJgHiI6ugCRZXZgmnv4q9xt1XRwk
UT/LT5wfeYnyuPq3kqy49y3TVIndxFTnfUH4dFab0nhT8nmOL7RhOj5MPnaEzuuONzODbeXuQR74
Ckb2Zg1qMjIlS6cXxEmLydL6bnO+k7+hE4UecdaV4jyUo99wnx5vqjuwgxtGcjhAPFnsRMaKNp4k
JlaGSXVk9p3VD/GFyA6s9NF6WQ7IRK3EvnlT11zz75cUNuKt7DvVeORWcK82TMaQEkTfS/djtIAQ
WISyMVf/dz/oKHtbSGqAoWIAAvxw6oHWc5XyFiqNamLpxZuwLZ97qkqeD1XOYuKiai/RpV+jDXid
lblPS0Ckd+r9LouRaWZgP5flp5JvKsUE8Ko3k/+fUgZh+5i+vcgUgqVvzn7KB/39Wcbu36W/Wv4k
usBADyhsAvmH8nNkX69KJ1FmYksLP41BWaxffiaCldeuUYAZp1g7kucxD77U5BIjizFxb+ZLDUeM
+a0xDfKyJd0Y7o+hVF2qRMY3AJvtaQ3sWbexRE+FcEk/QeKYygW0xQ5qDnoG/augLO5smFC1MawH
Ehf/d6/V/YkCLJDE51KNDbFzBEWF5LHXpkg1XV89W8w+uwK/ZaJigVO9+t9nocT5T6JShQLdE8cZ
nPumrS0pVqZ5N12OSTlhh8PLSWCpoCnmGcMZ8GpPLIdVKLENq2NZQM3aCHk2Pkl7ZN49cl56WcsW
OgCV773REYwn8ZetIHj0dDFuWg8xneedRGtjfrGgwllfBgo+KQpffDhx9cjx/yX7TYE9q4U0iRjI
/Q8fvgm2YYt2/bfBvA6qMdvYr7LmlnfwpEHr0Lf4TGLDHknkzsvu0e1DB3ztoO3ml7zy1r+WQ3kz
EVGCGYP8dqBHPAf1ZDlVfA8kPcTQ/x3S4cEMlXWi98/oRbsDIaRxIlVHBQ5O3USTNV9xx4uwnJOS
YF+U3SckvVcSSFC2K2PUOf+sPFFxtegBaI7B46gOHdZxHX6vyqb9dDm9KZkBbl7YMtq4PGeamwe2
3qqF+HCeXyqIgnQiHQHXeLL059iWnPpNVh4cmLiWRdF3lsXRV/mSLVsQudAqIIk/zEXHEEoyWAsw
/+gGzm9VLJH2JU6I80wtSsvEdTUwmHyoo6RJROIkFPvsp3bA2YJa4gV9yr3L1yCPvCUe+D/oJQ+W
q8GHySuczpFZ22a8lxdFnGu4wJ8j1tgDGO+Fx+v3QlHUve2LdxCOU+bMse8JytTAB/nkdmaJZVEh
ViNEgDX3/7+4WBRJPr2ZFypXzyyXxusip1X5RihaZ9lfiKLNz56IdUbVPjLGKVwIGRBIxvrVOCxO
jiDIBufypfLkvkM12rxNjoBABDT62zpy4xD7GXswSDoulAN4iMZTVGLjWORtHbgaksBSMXns6px9
BR9y6heeT5ZtH6BnmV4GuaHKzx66WFiBYtw6n9HI8KTZdMJ0OVeybmdhoxFw4o2jJyeXJMZhGCO+
RlgL4AQk6TCe6QgjWuz0PF001loYIf083QO/2KqdZHCe5XgiQfcPCrx7xkkqTtZqCX5CSlHwzm5G
/7+hg2rYZD5ORljbLlTl4BhlQoqFKmVc3oXWJ+B2I+dawguzRStMDqnoM7/fSzLbpIm4UQaMOsHa
acLKpM+FOFSriNlrVBFmWSinmccL179UXeegypQYjcPTkvNFavRnFXLnUThZKqAu6D3xoXmLkgMn
AxMXwwNVh5Dv2zit2wwWRNnFtLGes+sQobszZ7QA2uGZ6k4mS1YNWk7eQssA4xavkM7KBNteMHhB
+Ukif82ZGuUcWE89jYmdA3+d8esiqQZFOUuIlBmeqAcmKhvsiccr9Z+x5TD5VNA22GSPen0xhJNi
Me7ry9jS9r940QBSj8Vcr9Me+wY73Vv9CnXFNJumTjVPaPFDaAWLFSfgyXiS91KNK5tMwSpCj4Ct
d8ME4FuQpG8XYbCZXjBU1amOjP6xpdD0ydezQhnSObZ9hOaXuNBxvCGFRO41qT717Dqqt3cKzmnZ
IXY/zLNHzu+sZrxLA/xiRqlTqNhZv1D8pvAmZNFdpF8Ex6NdVjjAFR1V0Don0O4rJ1EKFqCEYdhY
SnkBVkgGy4Fhm+5kMcGFefi8v48nvFwZdX3b86GJx7yqI/Uv2rSuiL1x9+3RCk/Sw85phPGLmbaQ
sspAUttiVdVRsIcD559rzUyHVL0tttWpeY2zqJa5UWH88+/eP8y7i/NtFXsJYWUeI+1tLDoSQBrJ
utWdYODtddK46P3E+KOUzOQkz7tfuWF7SbKkhtE0jMr8OvmmaPQ4iaewK3O+pe9BFExwGiIWp6Wt
xwGxdFP3XU6/NwDAodPgObiXnpjvDNottJiNPAd2Djq23SUQpv1ZohdwZfQY1MOJqkDNirHI5zyt
B8BDTLg0+beM/jzMoutV0Qth+GWR21OdluAHVZo/rz5jdO94Aaw16susKaC/hXLqSLxz+0+sy+In
bEK6QnZLHnqnn8Pga6uydXQsU4AmbcPc+t/wu5OkLhHCYSS/EjB0kHCy6zxSc1LL2lYg+Nw4Jyo2
FckoQj+wL3zAfwv9+H4HueKnmlGq2kqMP/EV7TmvuDg7E1A7Z0ovBBGwEoUXbTQ1EEELlwWNUsKi
H1UGy1gMnc96YnouubGEm8guFj1fVhJUdBaiYmJR/XLofCrbS+OQXupTl1M+OPpuZvmIoDEYuBHE
EUlJKT0VSvAjn23Q3pTvYXiMwo8g3qFONWzN8VVBm2h0upo8AvsNuq28XJlzM65AHR1BjbIMOQQW
5RmMVLotXa8Vv49xoJDsGmOHZHcXGw794aJ5qxELi9iW9Dr2xSSJYYJ7rGvCQtrFaI2bv8/NEs64
zA+cZAsnpQIvBwGfBiv75nw58GwKuq//4XWUDAB4AchMHCM24gawubHY5ZpAU1XWXj1dTeFlOHbn
b3qFGCeEq5tAdTM29Ocdzj9jEUNReRRG4GR18wQ/8zPhCuIPNs6JKAQgPx4K9Y17EIeK3WW4rziZ
x4HwKMjRu8ZIvLkpC3r6KTGE4dyf/IaDv7cX4H/GshqM+bJgwsd2KQQbXIHt/1UBfAFRz+Yh9O3k
HJFQw7VeXrdwG3AfxlVWFW0QPwm+BP7Vx3kyOk9pNIFVK2qVR/54UX8OwTXKllH4gTiT+bc55bvd
ypo3uk6whUgTs0IEPv4gxgh3guLvzOjcKOLbBTpPszZ+JWisZEMpOwAc2CQxysiRc9jA1lIiCanB
7EJs+05EhD/MVqte5tNU2QB0NAiJrZxxo4RZ+AXeAuNs9kR3nkhp9tIDCNl+4YKVgWE0nWyPmYCC
jZUEkCUiAyJ/+hhrr6z2xU0wXUykOF+PsQ28zt/m88GvtlDP+fOaYwTVtonJ/yOnDEphVP0wc0DD
6slRvfYJuHLvBz2hsEItbqanPhXlfeinSFL2vgIkc6FlcjjBbr9V5Hs8Q1K1cEbmiwHcVa/jgb4j
FQEAZFk359TMGhStvbCYBOwPT0gXgVnIuQKKXSBhznErq67qDR4BhqvkKUAjRYt4fT/FtkRSnllz
6C6+leZibUboiLz0FAazNhnG+LG8IJKokjxBHS2xdDJ+b0p6dUWoXx+mT9qAMX62RdiEmmaO1Vf6
s9rObMd/+GbXwGFdWttzdOYxKtoNCk06Mrz4+ybADepX8daxg4r5zG79ydMgLWO8fM+bqRUeyozD
A794NPhXmUSSKlWtZUiEPOZCetnux4wvRjYXuM+thVeWXmw9Mlw7qbBxd/rzj4Zk/WWckFqb0Iex
mHghHTF1PUy1byFekBe5tnpfNGyjGH7EQWf/J1+nMphGwhHCUd5+lcVJ6zcm413OLJ7n9Dn2YVZC
D6jE6h0IreOkQ7UzaanMi1C1u0qhKullSl7G6QE9Ragjm7ykkvQc9XjWKWyhSJaNRbeh0gKZYkfU
zqmpNhyh9GQ9mqwCZb8d5Tr+9xLc7CXMZso2YsgHyf/5lQKFD1DWd50p/SboGTPoy3Y/01Ca8T2D
P5D7IEAaFzTHOgIjAXJuN4oBapvTAuGeRS3AyN8TqL9FwmaLyRIdWEXFdwStTTfzkwu3gB+I/MPv
55DyfmttjaZ8TGyA8vkiBZ58ayJUSc+Yyc/6e2FUawTQzO9pB71c32g/yx3rDJ6+IoBXPexA0KTN
cU0JqWB/WTmjQHqJp2DiEe6hqm7ghYeQFJP21iOAv7YpUbu4HExYayiPbMak9OG6X9rRAPK2IIgx
CQZhT3rJ7KXpvDnPwvBeaIdYdDLGsXqB6ApGuo+fYHMYl1Y2uyNaAxzevxJPmja+ae9IjKu2u3WB
CdKUvv6iuNsiTRfAQOohv6ySzYmgKZrjvXJ7l8WIO5DfYb2polseAxvhifEOoFUN/oU2sJG38gcX
QznRI8z1ghKaOWdBD7HHSy5G/LPxu3mhEbxANfCwdFKd6rDt5lzRlMNsdEkJT/qgwO13tbDg+uu5
XvyhnuD1P+sEf7UlaqVBcg5FLeABHHXX8Nl1zZ2LKOpylJ/2aF8mWF+kcAsPgzu2dqxBCOPgXLyE
8CKikGMvT/Z7kuZbQElUEdBKQLkPdfHl8GFbv96RiYTsFrpi8b93lHCdG9oGXdIrH0KiHUPy5EXe
bCvv4gUOHR7two+BpPBf7sYaiWrfmbscjk+1nrA8WdkNoOlhNdGp5XHJBZk6G8wX5Z4Ey+XuqxN2
Du3tpR1bSLpUQaEZV4XPJjnXxG+EZWkJNZwJSZBtcoQ9t4RgOqflaWztkhCgM3CwRKyQHKaXIuJE
kfFZ3ZtiweUS3GeGSE3WkaCHbk6GPieIgXotczYWzZm/UZNvoxHYo9WTUjf1z5Y3TWkFUKwqVTld
rmlZlkbZ+RVGAStl24xIcen4gqGhQKfmH6JYkfesg3LU15BaAQtz24WGrt5fj6XyB10UzEHBWYJS
0v6Ul5FqDIp16zpSAF0u9uDA6kdG6Eo+Gh+8BX8oz+uy/xks4vLxxWFF4f6MpX2j5Wx3I+g0YrrP
bmyNvriMr99LtxFkMWcYMvUla9tEWh5nLEtbZZk1YKjJJhehXtmgSHr96dhQNERav8JaCENn+TvL
DHOjXMgTcD0UDiIJhxkTy+8p18zaVjYTJn6uFMXeddA7MOMlL+BSxWhvACOi6t25iYk3AUZaIfl8
e4p1cYSMwcSXEsJFOusSWsCDo+1MpzQNijX8aW5lFyT/nvw/ZE4wrv+9HklcfwB6QErc9PfpCdXj
Y2S7f0RuRFPmawof6GWnd3ITaLMNK8o6PIwu4ek5CtfV2fevgQfqABENHijGBVcs0gUgQrb6/+vb
buFz9BTTQjsBxgXSu7TeI6jYZtj6LEp6MYOzbyGaQiPvKU4not79rkDPHvbvooc4tet2PA86RcMU
DCuNG9ie+9J6Fy74At0xy+yoJm58UVI/rll82r1JacljT5Zx7htSn5f97BPH3Ifj+bfvCXUVCaKL
inlG0Ui1HQua1c88qcSHej0BUglUMh8g1ZXDKFSEO8hTJKUDsSZWsL1O1j5qyO3wb//e3+s7i93h
JfWBCoPnteRagX9iK3HdaFprlnc6Cfgq1KG3cH/48t1a45HmQ5t4bytdtcfm+WO3Zsl0UqswZfNb
FYWMgxrurwshIo9dGQvYOADdeRRjUlbYptrItaJrUFKhOuRy+i3T7vmhxzq5e8Ll3eN7vyPoD5RX
bs+cVjFRtZSVT2EusM4dhj55xA/46/6nbsXCuGrooujAyo1IWSg0LRNzHRrG5kTqkubWSk4pkFjO
+KNr9b658TlspPYDHgUw/2FRTrFp9lUays8edkuWzYcY+PUP9Bv4YvXp6bxST4pQ+6lgoeGtVACp
j3Q3vCQ3mN3sHkImb2HC8cpfgDMetLs3UeVriuo1/oFIgGaR0h2fTF8XAwwx+QjJrNrWSiYJfUFR
927VShFl1BVJIGsHGm6ydNOlcSME13md3vqbVuxX/OAZ7+Mk5FiTVYf39g5GfPVHc1lTzKXy25NP
j2ZNw/Mk6zwTmt7QFA7cwzTs6i8cm1FeHe/R0+0+razNMEYZAxT47TkfsRStUnQ1BiNna/E0H5fg
ai7ivyh9gqWRdnn3k87URTgu2QfFW3uRbgJ+CxyL1FYTL851InS0ej0WMDpo3JnCNOAApfJ62LBe
3ft8HGDu41Z9aJqL/Od52OvD1w1oHkILVC5Epd7lppd0DllK4oHVJnK7A01P0zRC6uFVN16UKEHP
HxAJn4i5uzpmZGwAKbUlT8LAgXNmdwlFjhRCUd5pFDKAH3B6+spLL1JtmGeH5jOsJ0WLLWuMov1z
AOwFCM3jHapgIKL5N9RR8s/kceU5Ho7cRTsju6CN9lVx5SUtuZOWtUuyq4jQbSmubyDSC+63bFtc
Q7TMC7dK48oO1PD0Uhy1rEdhupuwjp9uQ1clQGk1IjyXrVLgNDEdbMn+QELDztB8EK+6iWFxzm0I
ToA1CbAvUKk7DpMuOcpn9o4Mz4FQC58dcU/kuHIBoq5lRpVQh9p+u+DCsqBn+6vT8kWGRZ6yLwh8
yDGvbekNhslGY1zOrzUzV4dYGFpE44GS/ZjvzHQJoxxMcwhbW9RJnHW9DCTHEXGnnSnH3Dy10Qbi
oZqqDQf0v0uv+wFhz1QCiAOebpzsPk1a3MjyO4OzSjVSpwmb0M0RBUArmw28dMNZqqbm/7TgGjeV
whD+rBCd2IEkjZvCBhW2Ggipti3535+yNrfv4PG0+Te4RdMuOEi+4gE7xHu0y2v9RBJkzk2NeHuk
qdzYq/gkdGW6DdrECvJShOPnpQbYjAWeApnzQPgqSSnsUMGuFHNQwsVBrTIevRiuwHzVjWw672Vb
EOTYz5bHX4a/7J+ddUPTvYevwRGeYpA/b1NBBXBbf/j5KUkHOBSCHLqyGeNWJRmsjAzt70tcQJcv
dJqOrdPZ3I6dCAh7fzjqQdgOtlXUi99dYGdN6yFAg5Qp4KYHK8Hb8EFvMmkm1Bc8QqvaGSuUTjW0
Pec28a1Iinu0UUMnj8m4DyjLIzu6CY/HfKO4Cwe9FdIRAd3LjiMEPJut5YVPa0TrzGYSzjNWOJ56
u5TeALvhNDMaygqLDQPv74fsETd7NA1u6slxxzSKQE7YjqsJq47WfKiPuPyfVx/S76jbVVZGMeee
VdbypjcipBKqJasbjeNP9i2DXCUVCdcQSq0yzlrWzXpCM1Tz4dDG5oIeU4GTXidWZhfkI+A6Fag2
jlAKrzggwExC3nS/PZ/kYNVSYjdWWxJ0dOMopksJJ/DIYK8k9dDD1h6CfPFan2opmNiOOs1YjYW2
eEnc4mYT2vZ0kMvYISfVoo+g1rSdg28VRao4Yvn7OTxxj4/47lsOWNPjHsmBfsB9dLAuAHjmeooy
S/LGCoL40htJ2vvcaUyIrc/EJxJ9n4Z8D5t8lGO2uoup4Zd3T9woGZzWrPIcZB+SvoT5foH6uEDX
37S+206wKEXmx3PLGYPqpWh2OERZlL8gEgfRveVVMxoqvXwyCOpwJhf1luOe/L4hHWOYFsx2U0ZX
k4ZPD42oj/qzrOwciPJNXCeeC4zsbayHeZkjoC1t3Oo1V0xxTMmwv7eXsfPBBcRMHVZO2bCaTsh3
yunrcafwsNyetuTkFMyfO+S/a8zoQt4/gwqdvmQG2oHACYc9maqJGWckUAT7xqca/BUS5n/EL3Jk
aTzvD1X91ereDCrLyeFtSFHte6g7fu7K8PZlLf+JJPzxazlLRncVL9+iWaqh9oK782/Q0HU0DpjN
1xPIgVWkhd2c6M/dmcXnWPf3IaMJPJd9lyxbuSNsMcPg7xy2hjQXDoZpQfiilIRwSkhXsU+z3idx
EbCfj6QgvLgKQQwQ4iHmvCOW4LOfZelFdycRyuEfKwSNQkEGXe/GE6F5b78/tBPMLaQbD8vis2O9
CX2kgd014z6JLLG1XsFrP0XWkf+HKJnQCire9L03JXmEAQBSbrpjlQRpmftr4XQAMuKwKIvvdKiY
mEpmXc36sz8rKLJYGOa8P7H4Kb8jmf8ytbzpdmfYV0h02uYVGtvMYtvhSK7IBhFeUbupBwwUZJt5
Y/79ugnto4onMSIaSW1lelS2no6xkYynv1S20VXHVrgCSAMeLfVvbn4Ch0DvZTX7Jt127Ohj1WPW
XhT5RiqKobJ5p3vm/KGKx3SioRIgikHuJ5UoAKEi1P9fkcfzompxthMzHNjagrgFzdJDhboZv53C
NVe1Bt544UfKz/EdcgD8imQfjBXkeYfHJbywRLXT73vGumrTq/UNpBMBJ2jZqQ0DVqwG738fJqZj
L1pMbV55juYBIzAPWsnR37qQmSxjRt0ug9FJ6g7iVWsXPpfVMRMeRESWDNo2Z3SCRN+WJwrkbbDn
P7yZSP5gLMtP3YlWWsTFVn0t7clxnDnyxW89eLzxmzJWmX8Zui5ETOyFY7XJz3m041H21nj+l065
tWNYFsOQVFffWSafs4uDgu8zBAi8/fSNwnRwlBEBW6/qIXRhQOG+Vp/reVZfIotAvEohzaRlMXyg
wnqVH+mJ1NmmgjL4I9eOo0M9zH9YSmNrty8LAiOi7VqrbB2HYyTfYRTj0z/feUfbidhvfVpBKJd1
FUfhiFuLv6UdiPfu7lGAUV49yhhASitvtC9ZAa6ytfUt9GmfYJ9r+mGyAKqQ5cWjAz80e9KgvRGJ
vQRbsQ1OxWV0IHYm9cRz+Rs6Uu9WqmXkArg1pSVcDTsGt4LsnsZTg7vMIw0fGBv/lBGz39CrT9Fk
sgurCLqUulJmt2qRzksipPf/6ZxJlul610wZnNr0OY7zjvmFnLTP+ljBZ5CAhy9Dpq6UFG5QVf+A
BITBJyVvV4NwelkQPCSfaOhDCa/bdjFQ3PRA8C7jevsWthYz5UNXAIp2ccbfVm6EL+ETAQSXQ5UH
IsqXeCj/VWWipCNqKvjwtDg+qcWk+fbn0bmO+5koKQhSqqfCIqEbr8Gz2jyD3sXZs5snVCf7sD/6
wG+FfMlXn27FimNV8W3IRkpNit2jvlQHgudGaJcYb1RKLoiYU3xdROb+tgwoLRkWAAg4N4qAUd+v
TzShLe+P9kay5t2dRtLJByKt45wGxzBIDuLo5BzGbU7/rWZvu/AD9qAgwdOX36uOGbdkjAPeAUie
PmwrcxRVdQacMS3RYTasl5IfE7j7gCJmAWeGG52aIYuXjlslb53W3YedYWZegVuivYpDlkbFfZrG
f+1rtUo5fO0Gxhf25+w0ecNYxyD/oF6n0RrwXOZ2NINFcAJlOGqPuWQpWq+x+Gr7bxgrFEUOof7e
Ev32gSrfLYKhPDCOfyAAK3JggTdBVcIMmEZR1GoFs3P4+VQqLwv3LiSqe5favyqKH+G+fxLWLqwo
UVnKbJ8iJy87+hH3zrwFTJYHgG5hnlXpnhrnZBKu3UriBuC+wh9IkFRKRLli5MdwxvzAkUK+Qsen
Q4d+AmhxKTuZxGUhfRi8yyedzvkGW7R+BFu5tetOtdSA+LoEKCbLYJKsgvaNPnZBuFc4WfdYTzkK
ZypfJtv4+83zR1u9Mr2VzTrnC8BLZKSie7UgQvt383qcg7l6LDP6zWJN+ERg+X5yy8qAslbOQ6i0
5vOeevrzN5QTiwLAmgOeNQufgVO+m/PRjeDrT4HN+PdbQnnKyXkvthbm2rk9hwdBN6JXQkCzTQjQ
x2JMLEBXFnV8Ozedju4xm+DCp5ODmeTC0lWQN6DmBN0jZDaEhq+Pjte6qCqOmxXniYgt2hvp/uZ2
DVlEEl5+606h/JDSwCrMFMnJmsrvnhcO99PaPEnyDDhQi5wq3eRQAuptqhh1UdnXuGfhZXUJn7gm
WQruqtgTK/3ILJyBE6V3uNop0CCRkeNyb9IS0OtcaBodGpTPFMXRRPVLfWDLqGSr+mtwUqWcNf69
+ZNYMvl+BZxL/K+bd3BR1Kl3Z7LojKKewKTNIgQ6x9TLowJaroFflf8HVv8vtKo//9rcmMBhWwJA
eSbgLibu1m10Vk8K9wXaiZQCZkRJcNFwZc6DI/YJ7vVzRUmEb8yV11NJSBqih3cwhJY4k56SM/ad
r2DSwWWS1GsTHx7SJtKefxUI+4Sum9QYS0b08zggYq5UOKp9gOV5Fh/51ac3o7UFvJOA/57wWj++
JEW2MSR1zuYbbtVfsKM+dO4//m2dXK3eQULby9TKmTNv/tdmPbuSpkZ4v44rDat58OsF1o2t4FM1
NUqkQqWIfx/xqXEfafKL2FbrKEr1Hj+zW39Sr9UXwnU6X9LLalS52CAr/ySFszc/N8N6gTGHYVfT
/Y0US2R5K8JhSUX6k6zKPolCh6Q4iEXNW5m1olPb3NfD+VJaL/6LHLVh7M8POGQiTvdbF2aab48b
uysNGZGqJ4q8OaownFNir1cJ+IQrur6r5FRYboVwtCv2Sm1SW8xXyterrEMPiTrkXVHbZY3Gs4+K
iORUi7cPCHvTUup2zt7QRKRpQm4sCg1cR7LYCa9AxBCDvZPFzI4zUKx9L4VTJeJs6A8ho4Zk5QRh
ZsqSR1fIWKWbgOkNQXQAYaah9VLPM+hcKwH8sxbF2y3oZTZkN/ck1k0VXOY1ALpLBT/WsPgeWBZW
Cyt9J6uIfo2NejbLsfwgVZWoYvasXKkvJp37yXtOVhqeUg2gZ7rnVgXx7lGumZjqc/SwIdeZYWBk
zEXn56P0cRpJR/PIfrENdEUWU1L8d+lcNYQdHGg/86znCFIjYYiwKG1Z2lxIIR9i3K6q2+QjM+3g
DAimR8tJpHxp4XYSyyF1vlqhSowHAR1FYl5f59cUb/qDg/bT6J0+lbp/enbLrw+vZBrKNtk0DvsP
ezNAzS1ZHgAia1AlwsDRYG6Ydi2xFIfixvpgWmoeJzjetcpw79PNVmSNA9GwzhJ2RJZgsaSQZwjf
bTpuXkUCaGcfzwgrR4UNWCutHUrb8sO8zZ/f0OJ/JIwnJXLc4KIbDFQMUa6DThOOqG2ZESQHuy5A
rIdvvpjBvK8PfLhnGB+/a1oGEwKFBJtmEll9SZ/YZvmU3xRTEEQTUXssL3aTcoTw/UAipF5pdQVd
vVcL4lr8YGDEux5e48TGKgs3ZI83Hx+MJR0BBDie4/ibDu5G9ZKNItxlly47aR5uI9cRE7YSSogP
mREUDnc+uOg1b8naBsqX5ZPOAK4pLp9OcOD6RP70CJk+SMSe1Oz3YM707BoojdT7O+lZhD6SiSOG
lRR4yrTiJWF/KMZUcYGQZvHGMnFmKEcN/ZdUukiq8rh8yV40FCDP9YkAUIj1NTxxBSmLFTq48Mhr
YwSlgwJO9OOATGAmjOXmyB/Av86BLdJqPyBV3zsQbx1/jYXmwlfmVvvg+/bdAcZ4Lw+p5Ml+CSQt
r12Uq8fxwFhBU5Q+okgED6Uz/5BkVfnP59rJUI8FbjNFrqIyPNxg9/nGiJUtTuCFn5VV0Cl2JGQZ
HoLVknZguRRqFSoy7VGOjR8WPoIq2N1SjtvItvgKSvGizr98rp02Wovy2NIgO/eYZan/v11jOlzm
kwTMF5lZ0m9GD5YQ2SontF+wFr6b2Q1s+ar66yQnX29xjIYwyS9vxhQWoOBUM4qmvSyVUN8XeNS9
slGMcmUboLpaQ0BC8L1BYPVwe86q2Ihfa1Mpel5jm6yMntH/9GJeA+9Z7BuA+MY4i2RCb0Dxm9Wv
Fl+9dXqYGTDu3y7b9nukJw3Ka9TFc10Oc9sc53gFO9f/T3L2MttDX16d7ezImqcZJlJAKr3dnaaz
LPuGZ1rWMF2pYf5Em2GM4TP6t4JDro9jbFDw4W7/fHSVK8/HJxkS3EwzFFuJWj2cO5EBdM7ZUoBf
lw9wQTOHzwx0dHUCj5CJrEPkRjnXN7R1fwLHv/cqyaXt1DfdLBRfgkOXGZwxf8mYzammzxbxEkXO
qBKN1e9pv43+Pyduqxo0jjiFyXEWzwN65lByNrlYscFKaPEqBZe0PylJxSvn5JlAHLwMJfMVzUXb
3CLQBYWojWKzddVKtZGkb4Ls5brP78mPvpmH1eZ+ZpRMlUCvfhXYfhwSDvScZaWkRBklliLMOUyu
ej3Mg3LrBhm6g9MrJVigw8HhJwxVl8/Y7pv1xIFkVd14pNOcE4AsL0LZs5AwOEfer90vA4E4xwps
Jei2Zcb4J8kNndHt7XZ8oeXPAogH8p5wDcBIhvdRf/twbdpeB5XE9pkQz/wm+0ZOn1ht6HYxgVO3
D5katYMyBLkmI/qHeumXSr5mHJDp59DQlSxuEFpFkZHSX34btIaHC5VINVGAtzk3kYvmyvsxNecj
FJZaGLYneQUOCWGPcNq1sZxT2Pf9vWk5exxFubT1CjwED46fCK6VOD2r8z5p86ob3r+AqTFuQxX9
TB3EIY9Xm54l1TIbOqjR9Ye1uL6iJ7K1d+7hyrjIIshqlEvZ2SmqMm50HpSfuDo6r75t8tG+kfxv
kzccCP3rnm2iX7ClVwiilA6HssJtGjCxzywobkUp4vM/mrsBASOHjGmagaHwOB7RGinkuLlZGBGD
DlFAAbZQBwxSSJTVwJSqRALBnEyAa7mTTuvdWSmEbF/O1zoO17IQd+xCFt1ZYod7J4HC86mQUvUJ
BxzAqadVoVp38bt2yCTniA8qGGKLXs6OgNksQIA0ZTDQJ7yLLPoqdgzXCN6TleFm5ITtuOG3f69F
44FdAazcnTEPHUnKP+z5KQo8oBtlYr99te6ins34YNZejC5mUp49XGLRdfHfU4C+Dhw9TZHGcDoh
zosf4tsKe0PP6CE2bW+ni7Dn3GXLkKptlcEwXndmtElfrPO6634whuRfRdI39rhoM4w5rUrOONHU
XWJgHFB6CnnB99eMLp7+D/gEI6WytU7L4PyxW+DG1SrnVqF3AfOYGTII2yzePpXLJ2tKAW6BU1f7
WFj/vGZRFLn8KGurTtRMPjb7P7Yfdt1dZ6Q4vAP/r4zQ3BTnht7NcXH7TpVpCvmXXvBdk2OOKr6T
4HFTXuYQSzY0T/OObJx06am54jc+M3eGn6xNApJEHOBJoNFp4k2aEez4M3axZjIs3j84bWiJfMSV
QUfU7/S8DFc07IGsxqOMaAW7rOYeWKJPDi27S6A7PTzj1a3f+IperGI+HIfrveJxFX1s1LzrMwWp
H/YjF+yOhU9U4xnr3OPymNdBbsF7B6KW85v9pUV9psq0cdYAPGcb42DdNgLKcLAwDTEEIaOJTgWj
i33oZla3alnhw9tx5TX2BSBE5Ji32AAfO5J/aAyGwFg6xe4ag/8pEnXpzgmxHIHWwhrgbVnpKqwE
5q1nrxGnosF9ZLL3ETe3h3AJZ94gMO/zmx5a79OqoqaFM+DYjDP3I5vKv/Au19RKV2ClPmICJ7iw
WBoOe9Euoup7cNEOzmkJ6Gvpyk3HFB2VnlIjbFGrFBMiX+nMIYTjyBN/ea5xow+1ezYua+NwqnHv
Mn6SFv64Dyp/sLiJzLehEirT/eY0hnO8OUAePXXs0YtW+XxTeciySfmKLtwO6/vvmnBPgeT3ILxU
g+E1B8k5cZsWpcNznzZdX/2D4gm46mlZSdvlJvchcXelzPo/NdoBkgegrBnAL2v1/hwOcJNDpxTL
IfkQYkK7Vv3TkpamlJe4w9mybx5eORrQKvp4xQKuIqx2+UKhBIKl4SegH2XTZ8T0P11fZmZOy8sc
v3e97fxlcf0n0cXKTq++eEZEp5ldisz9iz1pIHj7syhW2MmQwer3/c5ntI88OXLCuVbX/n685Szz
19jD5M/YrimK5tW8Rzmewt3bJBj1ML7Uydtd44QCY6vyvkPyg+QCXqHIiWGwuJ6gMSqpV05hzP42
cA0P6fMZzP26kcykyYqB4NXT5WJskh7+Ej9/O92pK6UvRs/UXNLdRPRLCmGc0Q6XXZoz3P3yOF/v
P8cm0tRGsMsiPbcvjenifbA5qrqZzegsxF07C3EWmL7liHUzCI8stxBIW71eYbrmJMNJvkztGjTZ
gugaKwhiR8j/LBF9SCrqscTVMq6u3P2kCPMhi3h+CkVFzUJRhJhQPTRQ2Im1cD7fVYdVCLT9TzdC
Pd9ozQxAYoQwV/7qCDrpo7S0IJIBxKZS6wKd4g4oYB8PeHzRcevVhtx23F0jfFn0OrMkXKFB1Arn
ZHc7WSinIsq42UCODJ7gu184jr9+C9jfd6hAQO3rK7tC9hhGhHdfi4uWKrT/OALkSY0v/ApPPFko
d74vm7u4XnDJOG3rOd2Wo8Afc4tE4Z1w7HEh3YXP56NHjdz41JGf/AU5Yp1H6Zixbkd1NJKJQx01
EvjjSOp1MjBt2r9HYBckDxBK2B9oi1Fgzzoh8aDm7PW8PoAnk7i1b4psdjl5pLehwpQR+x5RUiDe
PDCddMV8DjhDVPAi5uo06e7xgoTq2B/t2YMdYWTwNa4viYFTHj4q+Ph8MBQrv2aAn+5W0VViHl3R
kDs5cKOzKGna8Rp+xGRY+JMzJ9IgN1vrsewo6M+lcf9kZd6Ksk05jogwyIKEADA3GG6yXpBGoB3L
Bjvj8XInr09hNqHyeS2DPMLrPH756ExIuJzdxM8uBOpDaURnsyG/un0qetAGa8JAfRQkHVyC51YR
QlCVb6h2UiIF5gxfBU6RmCLmE4CIpGeEU784EdAU7qmwXDYVVveQEYYWTJz4qHr7ZfQbIBTesk55
3I6iLKWjxt0dHt10aBzsneyC2vdFbBmODL3+Rbp2EimxevcWanGz3q4sCcs3nxABD5x8hpjDXwRG
JfX8Ezn8eJbhhTdQLz/KN7ZHoHMqAOrOW4p+3INWD9iEWDDp91MARStw07ooL5Wtk/igoeI2KsXI
JY5U9dPo2WZ/Q8qUVYPMySZUPqYtiZ2zQIthIL/YqKYRNa7iw+2DPQNJT1rhu9jn8Fj7hLjPBYEs
0tCyyuxShsLaTG6lyhj6OpLaw5tpp2NqIHzzZIAtw+9rVkF28xjKyftFGTSFl7kJc2WpMQlcef6J
0pCvlVNJxJStYuIpX0bLxkymWKbZejRwHqGk8ZxgrzXwhVFQfnO+3YKn1dti+bQBmw/W0wl42JXO
tvQZ7SllTUlzSoSYfNmVnKlcx3b7ByOM9joiPMqWo/L+2/cXmJ6XN1rBTSffvXRjE/xsmsbmcgKh
iGY9mCPXKucDEjhARKY0+vJB7UYnQHlIp3FNOBJaRhgACN72QTJyKZ3fXkT6sVpPRAcrv8HXyXgM
icwu0kK2OpM5m2Bd7I/xLSUZ82Fy+NZisR88P96zxVZUcW96R6pZFOtBFaNDZ+Qsye2yR/3DGSIc
DRftrtfF2BP+J8dL5Doj+tkTvnbg+W6z8/t2aGlvx9FwTAqT0H1eBukx/cvakIirHteNstzreh7T
GEQ/yiL3Y7ovzC0oSYX/Jbv4FPpeJgDnYrrA93fBtbjT+4ko2Hqp33KHQkjOP6LL9Zr0vM+4xYw7
cuR11g87uGCdPGzVrOartql2kRRaHolW8W7aOlqlddWQb3mCcpytZW2BYiFSrUoHzJ4sZhJRTtOE
s6TWK6K+6qAkb/S5TKtDSjXRnuLKxoNchtzTQlXWR+3a5DIqpkoiGxzzyJf/TXx1q7REZZuhJ9dH
tkEEFbKKDqgvvQyUp94nOCaUT8nwTm48Pt+vQJGvll662FLENm/gggK15Y3JRQcI/HvGMWAytOEF
TEe+MMoaZQapvmUQcRGGad2vk2XEoYffq8ebxEjUGYxuEBM4RB3a9WKSga4Tp665DaRuWcYQ6unR
S9hNvScoaVvZxl1YjqvnaRQKRD0J6UMnZp6Cn1FAXh4ofhctkXBip1Nbj2r9U+Kj1liukGqRPqeV
MXCThQx/YZOIuEsJWIwhRj4enGROFui3FLBDBRVQm0CqV3ZCWysO5P29dhy4/Dc3L9+r1jeFXDC/
Mm7ub5n6kcYPb32EoqyihVy065xvhw+pUMPaYF/WVYJ4jzEVEG1ZUP4DJJa70npvovddenc3NKGM
jxjaf/UrmifNEGlGgih5jHdgH0Ld5ZU2OJiB8W9nAFWGPZy/Rg/38w5qp7il6PPcqIl7A7bxoIDb
rJmF9ZW1f6q/bhhFob2xCOKBqyBSOcRI1lXm0jgx2yCVtM2Jk8VkxG7Egah9YzNEqB3+ulyYsR+n
AxwkRw4ivzxHgvYM2cDsFDwLaMY3kTfcQZFakFbQlJnHsQ1iI5dnQ9C8iBWGi4mMF0N32xg7pUFf
tKoTzDzOE1+NWLTF9IvsFKPFz+TpTf+mssMPcUMN6foLWO/UbqK0FV9oumBp2NTXG3Dlb0udIEce
xEbGjbpuCuXllIwedxNbNkhJ0HAKAKbe7bbCO6LuZJZwV99+b6xILQ17P3wgtQzsn3W/h1hlhVbQ
krmrcfs8L+ftPkxzvm4sgQkv4ioQLKiB7SzeQWH1UwcHBT9SLW+tEDmsFjhjSTDK3oxV63HAAr4/
3vRbZKT7tDGsprwM25iqinEZg4CqIVa0PlkWbwFRVKpIyCNhghPZEd3ItDLieoZW/ujxKYeoQVeH
8FItIDRXUNIDBeOpe+nEubsOg9Tk6tM5I+lhrTqGhoMqeLpMbCnyGGqWq4SuOWmfu1dIzq1x5r73
rTBuF+zncZYpB0AB0ii784sZKL7eoxgIzdEWGhP32fbMq0/jUZrU97iWDt27tC6T2YsU85TDg8vL
C31+Co0Yr3km4pkX667kCdxHXMd2vfHwa0cP4hXt3alWQs0BHBVFYV7HhUXf6a2XMGyvyvh4Lggp
ezNFj/yQpVP7lUmkyO58uHSPwCEHjhT7T3B/Fc6eRshuA4nK3/ph2gVcPsa6AD/uXBGrdOTEsQly
4Y0jAuOsWHcQTt4xVcFgJlrTV5neFOHyu2Sxod76cgYZHeku9JgIPMb3aVpv/PakkV4eewZy6L0N
bd+vT+C2Mi8qJ2ZTWdMox58sFn3H35lEzV5Edr/Pj9YWDrYGVOeaZQZHMs8baHsceB470Ji2osqt
7jA/rH5vvKaZj5tenE0pNM+skiOqb+F02Hu2lOQTec0C/fNmDFTUOnvm9zIXl7RkrZ8hMb1kWFUf
ej8zohFSMCOLiZe658HMW9YjdoBdXVVWbpcWRlThw93Yu9GIOGV62le9MhDpmPN1pnugVL6bsJZ3
QPNnYhvLJM0mZLqRlC8I/A2WoUquWC3+OjpBF1gobs8o4BawnHGKMuU7JMl0/3ncslVRGKmm7ZLx
vqZu0mxPR3i2La51CV0cxQI0Yq3s0Uyxwacf9KhfZsNP/HWEmGsNphhXaxtY7ILQKLcAsJnxD7KS
5rd9gPfL2qgyxpQdyJm/cuS3hiGdJbGKraYp0smY9zQspGZDciqSB3vX8OBSo87esGs/uX02Xep2
4RYpzEfLZJkqk4kiO6Rwv7h3ciE02vinpMs6ZoXq0270pywQfXOgvvSbbtj8PNXKQBNF/14kA4Oz
VJ++Jf5DoJUsB9MG04ohhMIo2oRwNBYSHNEYVmWRVXoP60SsnhpBy9+K6zDMlO5DiV+AHR1syzti
Nu7F/FQMTDRDZ5KxoT8RY/9OjRBlcagPaCzeLZ+bk2xB/Gtl0KLKtaMnIGtTj/II1Rrj0XfFjJEx
JHQwfeoR1VsOeinvTnjoBZi0PRbqhqcOeIWK3mQuwLAIr4WvRL9uFo7va5lS0n3XwAv7FAFXCY2m
DLoeaH4IMeR6hk3q0u/IvdLBNN7jtmlibAEtBfz5Hlmc0sdEACDpGLNz1tHh11Duq3m+GLbB+Aum
nCmZPK9WyZ2wo9YVH9Gvxzgr2c477RmQp8ZADa3kF6Tv0hJqKU2XY92LNWWYPIsAZDDVo7BacMh1
hm2JWL1ivNne3F3ppUjEaEC5XhdmxPj7kZYUsg2uTuCws6bC0wXcvD6uG+PQsxzE5yRDfvsKDrll
emdRPllipMK+EOmIw9CvGibMmkHx2/m379bmooU0hlCHGFGtFNTwEepFSejaStVLkD7OpryVNzG7
zeOoxUKreguSu6JvIMJjFBaVg91gBDwedVjANdTSpNQE8zkbO/18tedLjV6pRdnLVOUdy2tPKb+p
rbKK34f/VPvYr5ZO0M89c/cpgFoACcCn70XoBgMLP335dyGxCLCdMyscV/72N4f4nM/S2Drmt3FV
cUFneQdbFQYXsh0qUwmwZf1iJ/0NP0EcZ2e8KiScBwaIii9qJB1fX9BmH+zDhwzPAi6eufPV2DPQ
xgFuwdSjHPrfKRgtpc7M0V/huuaugaUEd91SWa+7iRV3f9Poval5AeMl4e65QdRrFZtG16O3xczu
hn8FillwBhVUQzDwiK8fPApFZ31FD0Kr1as+UbMFF92XFZv1WCapfYi8+btK2Zr8pyVaqLQBFI6M
RCwdX0CrCeu1OC6g6s43aVs6/YvR3fiOZQTwnlzxO96+9s9HFWgk7RfuT2zbAodEuzkoJsBf+AXB
Rtw792LULgki4LXMRnwKy+ey6GbgF3myEg2Tx2Y8YQ0/xjDjKLSFg243O0vb9YZhMu35pFMCSdPi
YIb32Z5MouODch/1dcUOuq3FiIZry3JNJx/+gEZXSB5hDKFY5xYl1+k7bhm46c3EiFo42A28Z/3r
JVswAsnujnToBSGb8G8SnnQCooMR1egP6rWcThw+ExknjXcYBlRi2+byl8X7EVejhAojpojum6Go
Gia54ForvlZehig4RK9DXqDNMhbwckyy6x/hkYwvFRyz62qHhj3mr7Mepg083GuQg9MLJEVxH7I3
/00NSO9DTbj3EDraqwGyUvzrjCeUm26m/ZaYfTiBvNxdJOVrxJP9TrsLefUfUd1bWUz/MZAfKS/S
KJgg5jSPOWqYheN0r9/KSa+PJxfjorQ3jI0BkhKTGzmaAg6pgX1xdTCAIaJrGMjlWmOVmQxDNinP
BLNSnACZUPhC03wjszmnkt9d0D2xmFPrs8CKpk6SV9eEcQq/8/QytJqBVFiu6QT9MJYIVJSi0qas
SOQdKkOJuZMH+EPw17hcCmGXF02ivdJxbLHE21bxjVbrSZD64eTUua8Ygedqsf61sEGXMN14D/zH
AECyJhnAtKo8DTzgYyfAb/LeX1eMDcp3WBmif24reShyZ/QDAsGg+KC4OaTrU/R6PatSLXDENjSI
Ru/jooXdPSx66Z4KruzsUVegQ1RoAQbkYh6Y9VEu1wVZVZ2bzfMC5M9CtwK1qBmhadhOco6hnw/B
CIniTyD1s6geyZCL+FnyWVBnNAsXcl5aRoXgZi5fymdPWH07BEa45zfRXthKPyJSAf8YtZP92nQ9
neGCKq63OYMMppwEUnxdysX0B7UPX6MA0zoXnYXnKK0CkIW+92d4CWxK0/8j1TvVU6yUfwyJe863
OoVQue9eeEUIvXZLEoDTMAYofxW2PAJYMMXziP/puqSWCT/8qu+VGrnMetaOeH6vMwmAJPckDL1a
AHzfrxYjyd/lNqDglyYyXzbi6SFutQ3u04zTvZpQjS1QL9vu6iV+I8Bwfh4vIfbnJzpWj6DCM/sB
DsW2NXrq7kEcvpipPy2FeCISumbgLPfXP1jWE2k74y0R28TTS94fS/zVqKIkjjf8q9vPc/r4AhCm
jClm8YK3sBXeMcwhORmyXhadKt5xWkr95CHtMhh6pb8KPcJ5n4fFGKJsMlxDrOeHXeSKCMhYioP9
N4pHrt9vo47ZPYLyFTzUvoKCFV9TTcpsZ6h1s22dNkfBYN0eSlBKh03orVghllIPFb9B81oT2uFS
7dnuTgy1I2YkPmIsodIJk88B/CVbIXhohaHhUzcnyF4t3RwtCWl43p/Us33oqGw7t6jjSsdQvYzF
30aiZN1cmGv5EGvh4DOIRDp9CwkxfnoIO+HVI2mCG75S6kQbERnd/sbSWm3He45ERE+mP02q5g36
jIXlj9iex5uheAevXamvBB2FAokjC8oXWXQ08Ddm+RrUiAXEL+vGF8T/vTuJZmskFXQ7RD2sPal+
Yat6NuOW48Mi69/Wg7vR08ekIF7pMNqqX4x7t5tdIUUDHeLruHHtzHnR4eNUVQEIdxu+204w5oUN
g5DGmn3Tp7uru3ILMNUZj8HigzccquGqs2LE0fyy6UB2sTwXO+GhuUgMOSMvMhEr57CL1+HRiKx7
5vV1iA8z0i3zx5zs2YjOZmGJEU2kpBqVfHeNDWr+xYXLu4WBAjH9n8QUDCtzw2ogFpBjy106Zce/
r+nA4Z+t0J/UdZ3wOhE1P+fpQa7WqV0JP27wuFZ3VeZ1A/1O0zKp9N0pYzj8fSVm9VqKlIafLcJl
OmxMZwUce8NTMS3umUM8pqeMgnXfMpxQRTlWCQh3krbsJFVdBmBZG/SeK0nlQU2XyyYyem/sNDHM
Yq0Yj9W2RyJHpDcMF6hRDFIxfuFYuzpxFZev5cnETOxjG/rxyCMR3GxSWFh46FOjsNhpJNl5hB6P
Zimr5/6ispEryyH4GYSCfW/ic1O/hPJQWxWL6S/8BZIARRuqxD1+w8xFdjARVbOWDERGnP0b2bTO
QWxKMH8XUX/Y8hqu86QRgpLhhXOcxVq1YIbQVsviVgktqaD/ARP09aQL/65D71Xih0G8BIvBr4TK
ncS7coR+it31IJ+ZL/iEKbt9uTD0W+sH3ljGP6ah+VT2bm34cPEyasSXkpckfDBDx8XDvackdxf1
KZ+IVCNFqp6u8D3vcL0f/t3c0YTbYbBfT0mMQZF2FBL/qlB5obWoxf5gt2QVd1YP5JGFvQr24jir
W3fQbZzYjIe9renOZuN6xduKuwmC1xrQa5Kz4Dn7ZUga8zy+KtTP2iuoF0mj6hRL0KyJ27wIcUaW
b/3yE+TSQ1OYBVhrD179i9yKjAGO9NlGbqbYfJ1UwfozqcrGZTdoj/oh3UmyuSXSgE72niow4OQC
If+cd6WtgKwUsuM0YPwLWwWSUPotYRMAgvagFApoeXlKnGo6HnVe4OXJcamELwWc3bEHgqofHhqJ
WSDRsVuHojPlktdiPuONfnZbq80aU/z3xdvL15VKJ6lVzBJrykfhGPeo0tR10KaR1eS6uN4e4pA0
7GSyRZzQTOXx0aYuaVdrA/orT6Fjo3cWPOAXRc3mOzQihUVTADYHcuYd7SRhDKb8xBYDobu/4VUF
5ljnBWF4NzPWG2imwScpJR/7MHJT2sm8PcMmwkSWP+kxzu026tUfW7kdrzPvK8nhnwvCFqdw0u3R
ywt2fC21EurZpTwbeMT21wQ1zXKW3EMIYxJyNMISYVAVXVWNFFAdgzeTM/wfyTyAjFLVP3Zo16Sv
r2XigoWwqC7tmSFAxeCsigB1r1pvke+IbQ5HYUXq3SsuE8B2o1dFz8X4CFXcxfdFexNJ2t/i2bC0
YDiud2IaG02C/RiWkU5vcMr0TVdeU6lsgUKGmuKn0Vsiu967SwL+8/T1ccJ4Vnv4pbr/ZkKE3Tn4
etKZ9TJ/rhRYelXV//PsiOaDwkWylwZJjJ1oVFnsBI8OlPVTtnSaIPAug9j7q80FtbOo7QVA8/ON
Y+J+PIdt+bgNb6d194b2L4p7KbdlW2tdMm0U54o8MubpvqkQ7t/BbMypGZiowtxYBR0W0SCXEDtR
ch5kL0brjI3O6jRqzWUuIT2r5Jgh8rsHkQn/4k13eYqosaQcIDXitgVkW8Zh4LKhJjyy5sIifbPv
aGvogxOaU353rEdNnxes4H5Kk1u9NlOYJONcmzCrSHvlTCWWAwhMtZxZZX1FZm72Tfnfzq2siF/N
LB0MBFQ9/SPcBnmPJfCulwjzH/XBKFtgSlMdrtCOktY7u6suMgV9vnDeG+lq121UyA9gNSVK/4zF
Nhi7dK1BjyS/QhekLYYiUfVqIiVvMqksZbXgxibDkN4QPzmrXBEYnog3yra8rIw4tEsuLwaPvQHw
/l2VAmKO/H1EPCjFb3hPlz+qJo++w60owMzHGw7+6rvRruPPvKS1t3YiwXpCTCxgt/YOcq+aEnVU
n8KeZvjaKEOR3GcdnA3qy86XzADRnLQDBlD9FScOkh+HOR60OeXCCI97xx4zm6klZ9LJ9dcWWKWf
vwb2b3adCYNXcBOfWyBTuX1fHdUcnTxe8KyoFSIvDkZNs8pgCJeDHmflGaEwOGsrk7Ew4GVtRVaO
3o46h5DQZfMYvbscNzOgi1xusegQhQn4HylbJCAaGae+SFhgvLVkn21brPe2AEFcvSs40n3StQdg
KgxfKh9S1WwJsZFwnXephyxuuEAqduStcCX8L++tUMzBWahYvMAAtgv7M2xs6y8A9IiR6l9l5fiC
pp1lveOh+MkkdzYtnz4yjVhf3feC0UrwW/zUXRCKonFm5m+uSosdzyz0rg8rhjseWv4M1RL/AHvj
hExmz9xaO/kKVmIJpKeBqjfeL3cRJgqO1/O+jJvaoy1Im49zabOg/FpdSIlFChfSNUdBGQE+uq7u
MkuxpAlRVumoQQIKDL75Bng8mCPr/62yR8DSaG5h1GKf/oskDdMCZmHfAeTYgTBsXln9vnM4udAb
/VOdYiozR1cuw9WjV3A16wSOjK/GrOrsUyV/tNV93ZI3lAMcTamyYalmm0lJOwhk1yWRrtUdyzEz
B7qWT/QuBjJ4NYFZCQH69WvYyVTlBDJe0Cczp8rXNbLdh8vQUo+mMUJ1Uy8NEzxd2RGcnp2aYtPK
BKrFl2hO227MvNSxQUeY2e9AB+6l5cDKc4XJqETS1TqDAeDeF/ZQaoWQs0dSm786KmB9UXxuEEUr
HLPWjeWkGxRSdbgkouJV3GslRhkFN+O/knyh/P8xk2Z0pd+tpJzrnKSYC20uwZMTW/cf5yvVbKY1
QoZy+qtwA7IWwvblAhjB2OLIxE6Go3MUei3H3Qk9nHM6GNxQ8pf7Slxu+FvkEK4EdZ7OEBFoH+wd
EPRuZEjCio9Lj8TY2eB7TYaHSrXHor5/5c2gJfTlrWrgDjaep6KftTBfrvKjBJtSc5WtenFcJkNh
zhGmEry3Pvsbq3YxuccJ5oyMorYCvLLzsKH12AZ1Z6lypQkhUd0Nh+8qmPG43Lcw4zIw0Uui7mUk
4V7QgKXCXPEXw2dfUBvzYJZ14wNK9f2ZVNuAUYfAlLLVV5aeTD/CYfe8Iid1S3388k4OxuU0gL9a
JbVzKuzfhP4jFx/JqXnDgO3golHe1i1GGlrxa26AuBrBGj5HbtuI1S1XJC73gJUmQw8clqZK/cZL
3RdjTaxyPpprZ6sy2iJJj3SkrJivaXZKX//djJI8hhn6Uk9gADqGLBqX70lmsddWnB4eZCIbRZTl
V3xw1NDMQJt1Y5UJ1ohlbY35LvOyniwjwGWR2zFRDOY34v7Rl+c7dVUZ6xz6mZV+1WGh03QazOOP
XJVlh/zMTdMcQuncZIPdQrz6CZAet6QwE2WC9oXlJt6mAurU6Ej/8KLizgmCknygC0aWSDrNl3MU
nmgKX5eu7PDQz/pAAZd5Hh7+Wvw8vPlDE6hssiBnv9Y3A2RvrFIuR7EqCGp546vYTtVNaALjLUis
7K71L+Vidgj6nViMKQy+OpDmr2mHP78iEeCQCa82NArp+WisqyIHRiPIqw6DrZBf7KJMC+6HN9Ms
6jabof3W6WSFZwTXygCaSNG7xlO6NvfSh8zlctXqPn4gYYGSDCXFeVKwIxoy245ZFnbeEjuDEsZR
6NjGq0K5xo0g2+C7hmiscG/6UEuu5f3ljHLYoUdpgAxxLchwlEEj9doDjkDbt3lsCzwIzSxxZr3F
o69Fga8IDgdBZAzcU1H3djhFRdLzLIRy/w9qF/gsz3rIiog1xLgIuruZZvXQBQUcjB1IJXFMCLY1
V1KTNd1Zp8OcySqWGk5dWR+AqYMHcktubHy5MEXgdmE0HGkbSKva1YiuVU46LadfbaR8YHtq3lnl
9rcv3l4woDVB9A6ITjSlWQ7BDplf7vvONtOKywTfmM6ZY9r0tyBFZXQyB2y8stB7xyS7xWuqjgoC
ynWtwtjIO69dSTltnnUr6nxl/b0/IoSmml3nGTe/Hs4fAnXOljt255JI6OUt20SF+5aPlkchCEb+
CctyasqBJD1E79V+hsMyH/9BWD+34+bTFxCJ/MUmc+xR9dDfHHzk0yo9iAUOEMwIfo7W6lc0dROi
krBjATfyB2UUCUH+vENY/8yO5FjIeMvpivKIAdIiWLoO13T08UqXezaJkdqCFncbsKPz9/dRTYvo
z/iop1fcJKa995kpMTTetG9u8Y+LGrQ0iWOtTt92uexGaI674GO/inLzj1iRo3kmRE3NXrjsfYNH
l/R0RBQLoFJXdPPVCR0KyAK1v8VArYhLOxs6Is8LreHoiFiysLCw7wRZbMYS6W0ynizF3DycHOqK
5IAx1JQnM1xfkZ/PcR5EFfmrLKPhgC2qfNapCj6jmCxYAbIXBp9U1ZmnaE5xYcoMM2p6BK5JUjud
w8/r7g0JwhjM2om2CS10/CLtJCL1yYO9kao+T1VGkGMSkXz4FhtfP+bb2eqCREVAn3lFmqVm821N
9mWU7X52TLz4CU/Z7Uzo7AVnCYBWJVNc8qGBphSMvcP1kuQlf3aonM3s+AbSWtMtmFUhioZtiSB9
dixzDlt9wlCTeM9Vjtbe8Rzd5vhGSx6yI+keHu6mUAVNkZua/N++rlR7Wqn49qMjdmOJSRvM4xZX
uL0JKQ9EWvAvx4y6S4SpbFCXSHRluAPJGgvgtyXeEBsBaW0HzzrlzXwD29W6xBV0hSVLSevdRmyH
JVavpWRmXY6ZpR9Is5VXk+RHi/FxsPddIHSH6nM3Tr98qo1RMxbeUbb4MeATZm0MBh+IQ3MErw4A
kvwS6/PUdH0X2pGAVR0cnSdPO1dSqh1R404Yul2BGMi0M5k/nsXGkuLrVmOnF8IZ966HukPmzf5x
jNvp9i3PJVp4vMAHJFevBC1Al9ggEoFZ2dMWUMvPdfVE/T6WPkzFLDtbtBKOR7eq566vLP2vppv/
/zQ9Rm199+0uom+s3npTBqTkIrMQyV+0+qq4t1K2MDcj+sd8rx8zHMutHeEbFXX7c1mtfp8BwVaV
F1ft7+q4H0khxc8/mxW3jGUqEtKYLKVu4xV34SU7ZiDCGhSsMFm1OGKOFZ6P3gIfDvVWANW/485T
w25rEKUwl3h1bQRiBbFlviw2vEjrMR08702byPgGBaqqqCfA2jDgaxdtw6jmz/sEoyhEhOyZ2I1B
4aOxmidf1fk7F/xvhBDzeXGrqV3Ltqj9fT0vN+G/9+eklqLsjjh3GEdZwzGHYyYvvKVDoC9Pk2rb
kb+di6wVB8B2qGAGjdhzkBUpCJwUxvJeFzqKZ9NP/E4g3+NeLSg+2xZdk17eNIFBLU3ajPecTO/f
o3Is+uiIgXS81kW3lNfQtchuH5Ek42iXiPPFUT1Vnkvu9TH9KqploVIueYPzacDLLCgcZpzu4+FK
mIupHx9HsTqMlbZy5WsWVwge3jn1Y/YxudTNZIEKC7VhAmzcg2FlihCW0iivKUOf35MXte5VvwM0
Kj1x2n9pab0NZXsDLfjEfSGKej9gr5ey6H716NH7t6Rdl22134PvuYYb8Jb6tjR6RQVuJ7iPiBl7
Bc4s8zUDHHvWXUuaOLKs9/WTgNP/PWRfXcPiCUuHkPztQuwJc30lEKdC6+/6OyNKaBtbHYfcfUmZ
2n1q9HJ4Uck0Ne/x0JBEr60dcwC+0ESHbpkHw2SPjdvZnV8GPd9f7HaUSCwGoAYBWjRhYm0gdM/K
F4n8mOCRcOuAMQTmMYgSwoCDD9s+PIw/ro0KpnU9gkbziWPXu6waNjs4/Hsaq4iLVItbfA4pb9Y5
W3LiIWaj7+N6QPpmDZUMziSnbgZR95KizSeSvLdx4F9AFrASIjXnN+VON9zR8QbtjVLSo4TZwITJ
pYFFGRTL9A7dwR2C71PF+WYEYzEGGTln3GzYGCTIOxyqa+N9/bYc6SysAUL3/w/QuFpIPVwBp77R
xU5sBefmGNoK5KBQtrcMCq4dr6wPQQPRTp60P8JbtBOLTfXGpWZXDztjbXn8Bi+1S9ZZOigJoX21
i6FojwC6WLGVrOj6PbGNfu0Q1IBgGKhAWTySxVeAlxv88CR4BUZdBSqL1GwN6zLDa/oGCVfCq1o5
1w+lrzCJ7YrxBaLovbYtcwlMbAFzbvWzEp+wyOOJPDB467+ydyT2nmEln3PwQp7gG+CtWb9jb0Xx
ikNzhF7B+usJcdMZyrynRiPz84DXgubPARgHeVzsxvVmyjsi5nDK547WVS7FskP/8BGHioKGRWuV
bt5kcf8W1KuLU8ElxEXvUUYvgAeJke97yZ87IPkYlhMCUhyN7Yaz8RFL2ine09b7pL7ivAE8zmKa
HqP6NwOeKbuqQPSikUiOn9HpJA1O1kbm2uobrOSzmiWRAbVjS/YmJdg6saszLJi5wj4frxgIBhxI
za9UULgZ3UiFlHWZZNcApPkEdLjmKU8Sb4AE0Z5xRMywPFmIenga8U/IdWzwXl4MFSt/KEiM8Z6q
KqMTeXaA1jv6bChLxkxdJ/wGASOfP/jIxGleNZLhBrcDNR1SQtqv5fHOY8RRHwQBF2/ioWz31g2G
0CCrTlpaGhTl5UKyI02ZXzrJZx+Fm8qCryhg6bQAHyfHXBASdf18MYmUheFCzqkqQy5ynYM1ktkA
uE8NrwJr0MHoaKUWigGvjnLyAeXhSZKCmugMdybvL3B2VlZ7h4sjggg8ORZZFZ99ajuGQzgwJ8pQ
JSPip8e6zQrUKVfSH9kgqXqgaKX3UnWWnrgmqXRuWiArz45YxOPOZDAQodjKrzYtgEt9XtZ5/EN4
U/oU8tHynXUv3qGPK0fFt84+x4bYLRzIm9hdWH/uA7yjGgLyqYbmFAl31D6k5KHUrn8Y1KtEqjLz
UM/k/Cd2u8ZdEU+SIFYwMY9Dx1PRdODFsLLoVFdAsjw/4NPgE0HpRJIRIX7uAQTxfw+LajFQoJjb
o2zBbEpLf/NW2FjNG6uUKDw50Flv3+KDcbP/5rZHlrIxf4sgdkf+2ha1lQFujYwD0PvZk/JUNpyD
h0IIbAWtexuAE6idphtw3Aj+1wKkTQ7XDxco7OSrLOS5QKqiLSTPC2bEfbYG7sWeX+ZLESfwTkMT
QirY7By1khqYv655dGfl6k3KIa1JwP+de441jqST4WXsW33JK4AsZIpfoiorMGGHU28F3WKopjmn
XRrI2KipsutwEnQylk+aNHw61i42//VMK74DAMMHHAGbN6R7LzdR6cUlat/zNlPEVwbSiu2XIvsc
0uQa4tMCq44c89JXF3OJNl2J+O7yJU00uYjcJwoJoApmbJsCwSEYGn1Bxw9EQPqjB8n4d+qdlGE3
xmbTnPfo8COkkNT1Q9cQEt0gUKLrf/GqQDYnzpIDIf+Axo/RW2LvRhe+jbWGebXMGtRQ13+FWYbT
71KQQig8NiR7fmXisM+ZuMSx8+WGJiX6p7LHkQXrXzk+cASxQcCjk5fWtgi5H3WILLAyOlvJCNCw
1fNeUPh57BtH/3cFPxuiuDLKox06X/VE6a48/WrTRmw3/dv9tRS2w/dAwE88fExr/KZsOWPV0CJ/
oBDkxRq+9/oqum350NZsDk9eqH1w2k2muAqX4JRDcAiIcNzAUSQIPX/mLJR9hjB4E1WcF1iDM4SF
AUXoRyVrg4vFSfml5ijtUGBm44cAA8w2qgIGhHU5wH1wJUecobbZrJKJFgBiRIXDqb/Vg6NR2Djg
VfYnaae0V5NkfliRIcPxMkwnWF8b63g3V0P/6F2E0Q486Zzmcdon3nlRGAg1F/9S7Wyj7WdGh4V7
SlVnWX68K7zMtiqGn8KcwQ7UTNsaDFX98XrZpmUXYqgbVcFOWNoGIRpSMbDarz3hVVHfGa/Mkb+/
CMe4ixQkaEdKsvdImFRELHzJfSS9LeYckNeeeynNpg/wKhrAoNf6/iPyuo9cznh1AnWKLtOhZlBl
Ej/ZOkjLhrkx/WZTtOqx4GtTudaLZMJJJtwUpHlutVK833duJl+j6SAr980GfsYAm8heLlrNzDkG
PrhS9skRp/ejBlwiT8YWzBgq/8sN/NW9Y+D8Cfz+IiqhhZf8sj7U6vS+YcFVLOGo1e3c6PgLpFN6
oW0smfDHx0hIjPUiYc9AOAG/+/WSfwBHL1tzknJXZVxXfauJZEkw6q7/FqkIK7N/oUGAOoXfSjv7
mEx9jd5BO62fs8/YM6NzYOENzF3LOyZKgDBTU/nq4vq1M6zkL2YBvagnnPthlf6yqfU1FNL18k9c
MXUxZmocL0nkWDGqg9tlwdsZGovf/kpzT5upStFZ5hHYbMK8pf9iZ79QmsXRenpkwzL+1kPNDmxq
P2BC+eaBhM80th7MukmVnh/NLIDwhAOZb/YGJYf70gv1M7+qCtOWGW80pQ/dA1TBxvy6FHTo3dCp
x+T0OLBoZVlRdwpQkaNxzgNdOzpgkULoPX/ROuKWksCFVLgmX6XR4vXeyFpWAs0m3eT5XnmJeUPH
ILVQN1bg/yhWgVmLTzZJ7yCXCbHm8OpIwoV0OgAqgyEflsnYDS6BM2NIYk75+WhCKeufptv5FrxQ
OMqUS2FcPGxijArmxFmbqZc+cHJK7AgQad+bqf/Q8frNYgybwz9qcK5z/TgQ3RcvHow0/Cc17cZ8
+od5QDN7OgPGi0VdofcUDpv5ghCpNl/j1Pd2ADFKes0n1RRAysNBpElWklM2l8bXmz+AcsZP6HBp
fS5fSw3TvKzM65m6YEcBb9wQfzzp9SGEvldcpO/6Zt/GNnzWinm05jmlPD9Y570Yi+XrcyYtsQ4l
cGZdeNxkYt/47ViwqRtPLLMlVZUtv9j4xYywxnWdhcgHlFSxSJtD27cG5nVq4KH4olcBMmXd/deJ
KMb9qQ4HxWmEKSgG/cocqsgOl4op4O8I386LRU6bIcp2/9ShSax6uL4lWEZEvjrrNFEis/h9UEN/
hxgFfdrAI7HYXmlEyH3vTUSGCQr6216XENq2/DjebduzQZn1VhxZ9QAMG+wpTXNgtAzfXMtH35tC
Fv4isEtw+vTdMxS9b6MtJz68CNo/1McvQ+zqP1rXMUNPzHp+qtxAkdWT+tcLb2WEMHaHsPRQ0Xnb
t5WzgcSlekA1JPWqXEeAfxEmqf5df1pxYIvKWxK4mEyd4VnD7TsLHgro3DkDd8J59nmtAJQKMi3d
/x2N2HJUvZbAi5nBDlvCxJQb+Phm5lQzXZTrNseUTx/FzMLBNlnPB0wX6NTONivWul4n5Vo+X29z
6f0NuCuts/t9WYGQYExjiOFlO4HaJ4vyg4uQf7vRH+WIQGvbkYdUjQjhlZdPPkVWjfIONHovL7AF
7zPZEcNIOZ17MhK4eOlTjwHqs7YrfbtRQLdFED6fq7HeBMNFS6dudzIcBffUQFBDf3Xyd0xhB1g6
YF9e1dLJDFhUpJzwQ2IlOATnB8OfeJ8ajVWy2sGMdyEbi7BemIliFxnR6DZA4Vlmgx3+z/LbA6PG
o/t3TO20ccwOtaf9dd9W6wnZo/i4TYl4Yw8Cqq0fCua/Pkq/c3ciPtDslsj0IFAXVaQWaX0dtuBQ
psWYNovE6WTcIZiu2F0bwaq4n86Ai0T9ryvDb3Cahdv8klfBfLPUqs5iGScdbINCPRWnpWLsGzuJ
emyWcwug7vWO/PXqrp3K9uz3keoQ6CbNQAPqRvo4JHNlBJYy/lOWdYASs9j2SvyWnJcZCbxmA8mG
NBTKUFcY07wXnH8MlWbctSqzxYA/3N2A4fidDS4DGF/0I9F+BSVYwhZD1IN4qQEGwzrH4B85pzBs
toBUeQTQlagGb0ozujU1lgHyqxj7+ZLlVwsHEy/qh23p3jKFeg48dL5FDZX3phJFcqKYQhSSHzBw
kMYCsgXXlvKTMAo5oBBY/wl+qZRfmpsuLoG/2WAnK0m1xpGAltcGEHrynxBG+sPOadmwTFqaJfw8
DL9Qw9djp4gHivfNwdGyRpn1B01GBFPrEGOarodeyW/o+EcFppFXko5/QtOzAbHfRp0aNM1c1Hp5
X5KEB8ZJCQC/Qm7HxyRPEAh3pRBNuPQNW8eJf/rCDNVIo542kG2Yc81n7CbdQyNpjJ49PCxfTJpa
1NQJzCEPOMiRrKoPiDsZccFj666rYPaRJBM01nOxP9loD+YlSpWpAKAXBHR4gfLvb27ALO/c3ErU
hyt5Qix7JCBjtxxHrOciuALhvjqJgkNYabw+txAxTJm5RCVw9vue1ZDufPU6OPO3SSyCS2o2/ie9
rrAzy0bOUHgRyJ+VdgLP0q15oIsjxyRrqXUnhludMZIpLjJbrEt/TrFamLS1KnCvWqSWmPpYX5QL
V9c2RnwxJhfNltrXIoDjqCMuScTNHswWKs4+mFEykwyakQfdz9CFrvz90DvWOAE3FA8pabMc7FTj
9DeGbYKhWSqs1vDTszIXudORrtslUNRiXd1S5AKhG/EmWDYI4ZzvDeSKMasFq4dg47SCf66qLp1r
vuZvM1lPI7UGwVK5cB2rNy9I3g9j9E9TZ+bcXKNJr+bTES2kM/atGGywCSX1XCMpb6IfAiNHjvzi
cKsj7DpDGwe3LNGhiVcjpfHdLzzMsnwIV+VrVFsCr9FO04iQwa51woBkEShrsXxA+0V5YfUubn3g
k6qbsKu9g5eu+omDjH63KHHWRqjFeVwniRBXIF960jWrTe3zOCDb+KOCLhdE9mGupp3dg1UjQGtc
kyqmNGpHwhKzlsJz6CzvXBoIdrPZ3iHxFHH2jbCp80d+quKc35z1mKPWy5KXY+s4DK6QsEITurei
XbC6noSLrdlopP1MJeOLHxByDTUcR4dBGzhM4WyFeJf3aBBzBFPksmYQu/SEbu94Y5LWMhc+qDwt
ofgTTqw+Q6sqsAkoM74jPDWsUFWQrhfqVb+AqT35/lw1f0x0KACLYkNxOtCuQ5cbDGNdo5qKGSBV
2fSRtUE/vlXiivvhwJ4JoNKzhqJ1XUwMc0LSlbuW4ytUW11UZTqsNs/sjMQyeHv5w/qPhSrKEpUb
It8eiy5H0/Dmme3g2iFzwVa85dptAeINq/ORfxW+R1ISWRjNCPPmg8qJKHunKz5mT8OjWWWnbuu9
5DTv/WUBjlePkpU3d62rV4mta2jGzbQ6VUJpQsUfRifSaZwPFbVVBxAmjF01XxTvbvt/EBL85fZv
dSDw44/daDRI3lB8686e+1fSgZ7cgoMF6S/dxkfmXYN+Tdx+cHHjcr9LL7a0RBEaYuVj1pbqS9I9
277ZlEqbUG+hB7tzb9EzgtthVwbDbJBG37n1EtK+A+sn2eD27Kuk8ihoxaAK4j45Ii6XojtuoJVZ
yg75E5fjsscChU8IIkrMo1ybAJoUJ3ryM9ktptNPCmijzVUmx6nx3RUPCxRS0l70yGqo1dv7maep
KmKibcYG9L1D8Ve3qloybL9FXDwAP6v0Q1igZNzzROAQ4QKM6970Yb77WVDPgiJPbFCwPy5QA3ls
dF/azq84rOGkU3VLUi0OgKoElISIxh7ixs0ZICk2a/TA6rWJKdwJFoxYaC6OTCnEw4s65I1/KEi9
LiCBYJU0OSMi7JD1o5btgWYOpQ2xb2ovRFS37QeFREW2SGc4R1QfsB3tzE0lPN4yIlkoLLxBCgcN
/rFggRenjsMrauGAUrb4q0W6v3d6F0kTZ9VuPkbjrlsbDaQkLUMXQCO9PQ58i/oWFhuDafjIMj61
aQ3KKaPu4krFEJh8BljyAgaRkpNmWZEOzo2vGWbOcfYI6qp2QkFIzznG6LrodMYT8aosjFKo329R
WZCwohPENHhfLNRCbMcLnJsRQp3vDJILObMXdB9jP6T5oeI4QJYfW5ehyphXWnI3CtS/Dp5qBHmW
Ad53y4Osw7XkKPOlHS6PSdGHsi7le80N76UxfXf1JavFeZtzf8xAyt/GA4fjzE4PjFN5ojAQaKfN
NMTbl8CzTZuzrQPtDeWQgiE1BFYQF8e0VjIYAiyA2EJulxyUyvicUI3HSLk3aqecVlCw1vWY3M1k
t0YACh8r3zrzecmz9a98foAE7BNHakdDyzQDHxfxOSjs/URKJAfFmWLh8lqxXoxjx/OVYbJX6o1F
yC3rNdhijHSlVhviQosjZQYUWnyZGm8K9x4W7noRDQ2ne4Cw5LcPIzSATufI5vRo+xlWoBShXz41
3hiRitu9Ufg2okEqKuToP2JWWbFAUIEL4Sepq+vkiVU1NKdWadEbyOiPRKFQFsz15Pxf364YGmwC
W2yM8cYWpTppv++ntHzweA8sojqASRWsYvGHqXliytiggBQwI/HCnBe2nTCPTxXs48/yZ7NKFPR4
LjY2Bmx9QQBebiFaiQaSXYdbGbpWzTfkfcN/kT7IfLRBH+puygH90S+MeUodk3RlEknAHuEbeVBa
+QsRCMsYxSLEPw+Kd+L3bt7erQtMLjvOtL08ywvmou03+3TQkD4dCWkvwj9TkrWd0CVLUZdoOO3W
q8mBK/TAMKQMH32jkYXFs6kL1Ov1MawaK85on7RLHd/5vxyCqIbphRSpCJPGPihzygCc92O18jWh
VSgNVQe1YZ2HH6k2+4IbiD0MnyQ/MQXjUSVFHrVtNi7rPkxU8WEfaTq8NDQoVMEJJp7oLPftdV5C
rA6qXn5aBvK/5EzlN7VJD3pIC7nkW13961txOG9Oeqsewrvx5MiquE8W0RkT18OFCIT2MU6DprcY
Voax2UwEVqUCwlQBYpPKG+4ZzMl9rIRdO1kp93o5Vx+rRA5WptoOVxt3G70wY3QyEnlJPsdYX5nf
Zz1OCa4YLxQp/Vf1MeLVEkca1d9oM43YqaWRROQNGclG1DdjpEpLcOoC8K5+Hlpny63QTr8MZE00
eIYROUg/4fVoAL4dDRxnNEZ2TpgDmtCuKI7f5JFOivER7rbBZ9U9rviLBpgqYdjiOC7DG/dOitMh
VbadhGgOpUTfX4Iw4Q6woxlA8WHb1wUOLK1q3xyB/wwh31/rS4Oga8ARMH4JTAxYj8TBVh7rzfLi
ecZ0fhWK7A6RZUKy90+w7GKB0fU0u0oIGSqq1elFxYQaOqc/QWY6ZnCReV+y2sfBDW5YeNYce80X
0W6LGPHWmvY3QIsmveH7r1pSvZnc3An3yx9/RbDgZXn8rbUNRjba4wJfHyCNr3qymt7T9mwnPhVX
dj1ruJh/TqcRGTMmPvRFNdUFMpLa77nEXTAvAkHJU7K/uMDm6LcoQxQTjVb1Ax4APfvkedmysQgn
MCBhFQ8YZvo9GWsNgDQ3YhrbsEw8oai3jn0gGn0qLSR+6oxxkUcUe7YRWx2d+eYSBOWX2EQ/nccE
Z+pZwn3hxMymdQZvAa7uswIdDrs4DXUMtllVe3sQ5YtTL549xVVS+Ily2knexY5D9gE5NY3gKSkO
+OBA+YEYvCHq2tif5ewf3z3QRQgmbIGGfpQrdoHGK4FcnSYKbbVLohp71TX1BPnHbyaqy/lx7Ij1
D7ZQay665J2T/wwYyoQzZVvWBHrdI/k6+v0Tw8jUNY1bUmE+uRzA+GL7I5817uPdxHhs6rlOsYt4
xdgavoYTKFsyQi9OXL35ENz30f2uurceJLgvgMxjOniwhRs7tbtfpu9y483GPhwINT58pJqJ79lS
3mqg+4p9loWN6mhJHteFk9MKDPsjCs//LFq7k4/oacNtlJoLSM19IsisxjMxM3cP6L/IPeaPcOny
WuLKdQg9uJHWTEnVgqQi+x0iJW3XtRdcKPshoU6kkspYMEDlgSvkaKhVXtK3vYbUaotGEBFlmr8f
PL0Lr9MJ3eJcxJrE7QZLPNmNhqCvdoO9HCa6EJ/sjSTiMxp3Sk8S1TLnnbmi73NLPfYRoqKGF8FA
Jbk3LQa0To4Wfvpw7bM/HGVnTNTjyROzKPrV8L++Qe9oK3cnsZ6eR80Xdc8zuOTqXZC/+69D/VjG
FYFGHfL9s36qq8pZ8r+3Safuk2mS7i3vq+KyE6G1hGBru5tATQ84C56Y+el9D2o4s4NTxt8D2AtI
wIv37SMNo7D56LNhv/trSna6pH2fJbD1UyMhYZljhab66NlxFV5/R6B3EpxckpbWcmdzCbceXlxh
CPGagRFy/oZ9/dg7WyxB23FYfISUTfjVMKzah7E0UP95UeuddxPAbjnl2k9PRd0mdB1IhJx4H19c
NwEFytOpWQZd2Ug5mYBGKb+poV2BWCgXv9CpAjJ3evzKxEXywWnsNAt7sHJW7WSxF66ZOu419irx
uQZE2/4gwII9jHEZyPC3XB/b71koEY0oVrYbsGH5hEMR1IX4XSkcuIwE0R2OofRUXZu7tXCyMiaP
WMWSiRZy1dpMh53nfIUcttjBIDBHwsT81zu+1W5eE8WRPGz2vAD0qZ48VIJ28RxVpXH/Ow1w4yZY
fn7yLnEK1sxAXiDWSFB6TZIvLRYaZzIrJtSJOlryxTqYafobKdpNC8CtF8/IKYNK5b6zOntL8aaf
99ZVLkls0iBdZBYG6GD2d07RcNOgKcVqqCLH+4GKZSxcpgHPQPXnf4tz1HIS6O3hvmu+RTWEglGK
WkmyYEnaYaxkkiAeEVCnCcHbbssLyRkLBQ12cqcRybXqu9CuAfbVeAGORZLNBGXonPAdnct5kdrW
n4yKNxyK4jAn2BhVF7/tQYR0eZl8916Fh0TIKPG1kqm7iTK9mjtXa+wqz2icWc2/ig2Lp5a0Tt4p
EI23XS5BGJJU1ThFCDCWKCBqvzadGJ1pkLGQqLZ9K1mVYEHXkIpMBagVzr+xogsQWW3UzfeexoOS
WQbUDjZCnpu+iQdMhpF19weamDvnzQc/LQ74f6oujolyctQ+4GG7gGrnVia2rpzb82PO8ENmhiQo
iAZ8WQMfoOj+1QCIgA3oe6YBheLlIiEaTdR2fzgX7Bf2V8ZsQCs2b83Ltvt/MxdXvQqrHHyi/P9L
+UikGrXPxZSYmmOrtojYr/7VnDH34kpi7T5107DuvJZKTXZXjHkUUC6yadfRprqxlwRbue+Oe2+p
MHyBS2R/MG/EabwDzRI8RGKzX8rZwcZX/ALetZpT1VgoO3AkKgr1V8F05T2NUZzP8MoeDGx5xpiE
sqsHEh3Bl/MWAIQvxjpowzC3vfhXjrfI3gso0afUS2qV5Wg8CwFY9I2Z+3FwOuph8pUfAk6e5omG
2tCNnUjy4pvNlIb9jQlKmEDx+PrrrWK+6ojsSSAV7z2eaImugzdXBF29+mUkq95t2faZdSVuWueR
+yEXza79MiqnGQEKzuX6hPoYpNtgL0OCRSf1I/uMOXwKc+Kp3cDbIqO1nQ27PuQ8A8nVSe1WJOUf
DCekYhbl22KTWM+oxGvc+CLAiaZM+I0nck/gKFowhQZwifsn1J3oLOcpMVl6vk3VbksU+EhUp5ZD
qPDEJKYrn0lAWbcO/xlZ1tanQAsJfVeilyk2mk7g3m8LrNS08KDSrgphFId4y/MAicrAhArMNAcc
DlZ0OX/JMtHJSozJD3KNQew01YFORXeihJ4h3A2hPRFw2d6h89UUY1R3vWA3eSb+FgZkUaUVWx4K
BhAcKNfHRb+JODxyNXydkdzVEkWAxZw7aPKLWVPvYE8VVay+Qo5S7x72MpY7HxW8L3UtvH5CTyRl
ylFBmNgGXEzcjmXCRW14+DYWEORU1TOowjQTHQlOLcjHq74cvJbf7CJtd5Nz2dNsr5Uekv0zEPFv
kcUBi4IpoRb/qtHsS6w7cfVIk/8mBzQqOWNGGqOCrCEjYovvA69ndqlcuSVEWGRVwxixAczKqPvR
wlzT71feK00xhnQhAtAhqCQpeFg/NRKEnqTWh6zIIUkekat3OIRd9bgojJ140djygH5/FIo0EZYC
sO9I2UrUGHPdY2q9zTX5BYeRWZ4VrDcaM1rfNpIiadpRqJOcT418LAJQENXXmrXirhzpOCHMEoWF
UNXJ3I5zKzSjt0/Oy2l7HiSXLeKnl1X5YuU/lq6iKNkjuDWmiuit+EjLGGmQAw2UPp8iGW1kLdbV
lDkIIlBqwbLNgV0kfp7P29ffSAG2tHX97DvsVhgo7tWnI8iaMwoYf+dBKbbXb1prxHaAj2FUUdYY
BjdJvLK8AAH/zDBtgH9i+wdXw7+2MspGgZXZ6zm6vFHldblhm/0ihZ7h6rm+3CwdMHbDl0k+vgje
crYzobGmJ+tBoVLQp0sHwMJfkFRRtRO7s0ABHtFpbT3ytrG2OZfprbF/eORSwn/pMlUNJ8hFT12o
4fAGmSVk+r6MavJhr4GwRpoK1Jl0MxYP/GHgaZ7NJvdsZDr5kLeqZKx9x94ae9wAO+vqygbZE9Xk
1Na2oehW9VyHt1Fu4Zpvs40AJsGXa+GVEi/Kred+JLMV/oRW7GZvFk2TWP7NQmwr7F11Eq8hEFeH
u6bo/U/JgxbS0/IO/C5xS5uRYxV5QvBmAKc3SqgXZszF6m9F79yLkg2mGihgvH9lAFBWaqMpARLP
/Gq5zhh8v9NJPgx2yR79WfAmrZRIm9zeLJy+MeU9CpR3hwztELPdM5lPkSAAdcm38J6SlxR8iLOQ
J/j4xKRLbA/6aPER8sSGNO8XGZN2tSxqpQukwDufcbFJlWxONnGSwwCwcPe/yp3GbEG5OtIQZw38
aiXOYu0P9fHKk86W+VBDw4bC8DNUMXuynphXJ8x5Zar39rv+vC8oJtK0xA8Cup5FAzSSCob3Cgw+
PlBJWLXgS+tPrzWy8VU0PcTGpWzqSsqiywZ98vE/QPs7fGfUcbhMJ7lWaBB0Me2xv1kmAFKKhU6M
4FB1uIbas0TdZlnPq0apx9BLPuZhmRqvXtDa7KR3ONljnTm8tvs2d/kO42AT69bUO5emMhOV7ii7
NxJYosWzGt4TdYpDvNKzQ5Jryv1zl0G7QxsgXT/2MJYMsLiw4VFgmMVGPz4VrUaZwKsGEbzJ+gSq
HisrxGYB61lZvqyDz3Z6ZaQY/bJiKDdpGoG9YmI7GaoznyJM0tBy2amCW3PDNZhVBkXapdj3Fi8y
AVZnfbMRPwlUMeyk057CeQbJidE3DRrNbktUrWON969gO9PGeJ3kqFUFYvvhuRphunDuMwxPTYDB
di/efgiKGilaLJrIZSEWn8E0cXf2lDCynVpBL8CxdYNTbc4pqTtttmXId42ts43lpucfPWtn0uoY
gIEz8wEpC0lnhPcLbM/uM+tBlPAnRFh7DyVFWrgQq1k0XZwH194hDqWVGCiJiDcfmKy57MuN2mRG
RW61dShc1+nM4ypnzFFT0YP2E9Xfx+Ge1p2wMipwEvRCNTtnptM1UCad+7zgOVzyZwvaBv5QsOME
jLxi36o2FUatwU56jtXh+RfrceYgPQAHjK5M5jHVSHsD1e/bj+r61EraIJ4enNOhxmFRMbKux8X2
F+dM7OdPu27W79l0r0M5ycaT8Mxn3Lf+JrTSPK7E6z5MjVey54N+PWQAPpJVH6gDui7f7QCoZEJH
sXQeVasG3md+aeGhb5bg4hgvtwtHvRRgvKSZuN1TfUvAkr3CISDbXltEVqqbU115+g1A8oON14ee
y4HHu07jJUj46j3LDpST84k7pzBEe+jfM+s4PPBu86GA5OP9ckpNGYMw7d/IaIksh6qdXtgpO0uS
wnX5IKrtS/MomtXtNQN91cKNChN0S2MKwJknYXzt7KA0ieEsOFLhJ5g36wFEX8oLiHBlXmzOFW3Q
RajUWMuwmSHyRQl1nE6s4qY6ync4U3xC1fi3TWUwu7IndSwGwVxzvRvL0TI3d3S8c2NKw6Y4olBn
XrYSjd8npjHJ/EX7ta/pBMBTMRbfc5hbHZQ8Z25bG8J3fKu1BztOESP8gCcUvB5OBtS8bnteKCo3
RCQRbGgH8Er9wc9DMZzqqtMNuL3v4vEYWDsAsstGqtr0gq8CzMBaAfNf6fwFfeSq8rLATEkWTWZT
gCHmEFKifrPCPIFrrpVE4OeKkej6x/lgTZaWeaXGwyipiPN4kfpHjnK3ndjikWG6LmsDzaDEDF55
uQ0uF2kjB0h8nwZLk0DHI2x/8e5PmLnLKn/TTp36mKM7YRES7Ka9FSfv/OsbNogIyCP8aKhhDpfN
w/xK7lT0ju5BcrICPErcRhzSsO9ithaZ/VuNcDcIqtTCRapQbQm7US6LmwxHKhTpcCR+qofiUyN3
nfCwdSNONfpO5S8NWftvyeajNx+pEjW6hddngxayKuDxnOA5T/u/poaulZ/Af1Y9ifUzzomoyrq1
pVvo93lwg0rDQ9gwwSUeLgGg28mx0PFQ/ro7gOrY5vLB1Tl+oMWetuGnbOFR6l26gzwVjowRO225
w4phEedOcdlQjPWJdtClXR7OG15GP1Jwe4cOlgqNXkQhOZdS7yanbsT2fA0GcIwbT71cWh+15red
vgPzZI2qhppnC1xh2T7F4kUjcP03nPwUhiJLcaARkC0YgelVJIZcLN4UzWW/WEJno0cz8m9+Fp+N
9xICBm8l5arslSIop04zhkS7FaoS4LYaBCJMtWBbE0En3TlFbCspj2tbFigdJwNvTPCoKaqZHld4
VfJaoaYi6+byRTYqZvSWJFfKtpEpujfwZj2OMgnsWDNbWDU07Qrzuzr6BTU+cURw22hp3si0AuBm
aqzjt4MPMcqSkSL25nJ9dO+P7I6yiHKz9R1t2Rjgg75ty1vAp3EVMJGUw6jp5dMq4mRV59+HcPGI
PbDv/dOu5m3LJWWyxVhVwXO1yn8wupY1xThV3CZuhPDez2fspk8ZfsrKOCVVQAlPmvcJRtrnCIMe
mJx+nCyNhw0iUgDuLBj3Cn12BZVTg+xeQgam2OCR3SItkMcQpl7Gd0jfj1hAem03gWH2DP4DJz0q
hGRzxIl0KjYBTl5fd8BspWyVcGQrbYxbdzI4C+6DgFGfQVvcwmKeUFN2D99nuvP+7YOT27lDH5xO
QuBx3kfC2FzwuLe//ZxPP0zfHpeWIA1lNohVga1xAqf33KHE5CtY0yy+raFjNEbn+n+gP2F4a2Hi
Y/pGFaTGmVxL51K2/SZhcuqNRfODnIEwvp6+BLxlZNOXAmVno0ND7xZt9AdJGR/xw/znxhU7a0l2
wE3aOCCwKyTatj5pPlHwxN2xlw2iHzOcBitczu3Xms/1/4FrxC1jR1c8j9U/ao4FyxK/Ny6kro2d
BSWccCKFzjoymgQ9SZcn3VQGf08OQjFS1OXg9SjCaHeiE35EeM1weOQ90wU8fP4oqEI7PYC6c2To
ID+mAtmcWgDfm1ODl7nVtOvf4/k9iNF+BomolfU9glWNk4H7Y3QhdtbAyYW9SoD5J1bXhPtq49jC
MO1VMHS/IcyeT7aW/Ll+oimLPzbw2lq+2pYS49uL+K9Yi2eUYQECqIezpyA1UCHipu+H/jVposiZ
cMqTjHmQfx5HI1gNJAuWY5233fm1akiZns4QP36wOphJLeIkzc4j1ovRmlucgcaxOpG+1wp3yfMM
DnHja0vfCZWSrZrL3luIVuQX+Tc5rIkv8+AjF5pXLHPpy33F9QsyE9kpiUt/ZXCZ0G3plxCphHXW
7uDXPuKrcz1algbp1WgE7oxXmu6fEsxq6fJPTKJN0Mak+tFHHvZH8r917jyx2BM5dBggclyHaNIw
G4rlLWsSMOL5iafQSUPub72jYEb9W5m4jtedO0/O2pjHuOI6SLKrutk/tvewK8ZhLFFqwN5WfHzQ
WohuktNnEg8cQZY67L0MIo3QihxTP1dvB6+K1CxOD9PGdcrdPRDWxv4JEhQgrsLrMUZaHSap44ea
9kZfhEeJoMyyRmaxQDEKzENF7ZxrClUrUsHqBC7+TXF6jcPuJf8kJMq8iQP8fJQyy+A5f+XGbw+l
nEBJ0lV45dXAvM+W3t8FL8GppPSDpZVO4r/00VC4Utq/AMYTMGuZnirWYq0tsxd03jIOSgR80TfF
Uzfkuke7JHkB8crRkcj864xn6VwO7pRTrpPNVMU8KghZE3am4GXTTFHVEzh/mT/DOcvE0Slk7C1/
foh+AED8JLVX98Iy2Rh9RWgD4gE6Qua/siSeTxqwa5kKsl0vxd+ZjoJHtnm4V0o58U6Xayjypx+u
a36u9QtRbboyB+Me2UlUV33xOSdFEXWT9uwqY5ZnOnCVPe1GgsGObnHBB1PAFO6iwO0t0kDU4C5Q
i6jLl8TugHEcqUEzrvAzQGff9c6N30RBHnO8ZDGW6AEthK/XiKMtWsrR3RxARKiSQ8yf0k5nZR4x
OlRpXL7MNvTb6LX7Th2JFtLYBiVhAzXFTUOzqIHy40k4xKsTA7UtU797u/oYXdf3gSyKEz0wOuz5
Az5g7BOHxkkP5jtRYksAzASVhZmMYX3yN5iAkQSg6N2rObBF6Lo8ZQnH1BgpkKdqj8+1T7biRuxi
WnaN0A8e8WiRKxzJzBFMKB8RLhkICF3SxfnlqGyHeZuV8wx031qAo38EWYvRAZ6xftl38dg09Vzu
l6tkbCdWjhEJu/NKzXgMJo7ha9W1CLakeGpzabp5tBdvTu6yjnSJ8xuxvxEpGKgkDi3mltPhTHsk
fmP3rOW8Dua4C8VkFoH7J6c8flXm1efk+UGCWyWdsJ8OgdymV7GMtTTjReUOHMWhWXzEHyMwXqAt
Dt1NOSJ5ifBBtnvRTRiZXrnNHIOsrQBp7qzj10SagLcfXiEEFxIH89HlHZL9STYC6/Y5Z0KXNwgp
rxjnZtuT/vADKTbIhPnZFVgbPZZqJ0rQuM1DAmXrsK5vJrAylfT+hACdqea84gTDeEJR05lV8H/B
CRARTOWndg6MYfveeDb4NfDJQ+Jv+C5BoRihnJx8fhUN7FBbVnOhL2iQVbLyZF/KA+Ug2hDgkpCT
Upm9JAUVcO8IjtHHTvw7saaeuZiNBhfQny6JN98QxVTT6wDEevk2jZFDfa3vIKFZvXp7aKMKszKi
hMn6Vzq9ClpJdJDEjSpuHw9d96Nx4oPiiopTWIjp488ry4yR1HLnITeIEKmYKOZMZDVRA9IxI9xT
hfiSJBTPROEeTexVqPT+ck60c1sqvuS+45fAkDZgEpBoT3e1WrRRSYlOJzTynY6qTVYIwphi7KyE
kaBCRSuqnPVpjLb9sXYib1dpDL+TJCPnIQr/OHLy9hBOrZngathgwTGTTbOMdzKroW+XGVzuVgnp
mhO3kmiEHF59m54qWspfZE8m4UlTejQ9dEPy1QsGaMg/WZieMkdQx5d7OnK7pHOIKEsNYXTa8pQz
NVjweweA3VGv2qHh0lkJvXPyeq5Ly0i+rH7tXsJYq9lTZjSKNn1ggFC/JODfp3rnIM142Ji3FFGM
tCglTlyzfMkTb2MGksVjISF/28LHKydAXrtf02rwgWO3WL235KjpJpK4ndfpjsMMXrgdCRZL1MPN
9WaY/81eJ8sTpqMtWTTKOBB2oQ17dPWrAF9+IlTiYx3pELaiKedXFD52kCfpUs3YaZOSndYwajLi
yAF2YPXxILVGW/e0ySqDSNn3ZPfQjO2hcCJ5J/MRKBv+9wN6XsK1eniwPa3I8CuBMjjz0ZHVmJMO
V8jQ8zGxzmqDHahi9oVGLkyjEoqOnRoYkxazswgOCSTHNzAHt7pfnyjdAet+USC5v1/LwWw0Vp1a
m428TvZ4u56XdGjs2PVP7FAOMfSYJxU9PYAOHAOWDhG+pT8Q/XeWbzDYtjl4wYbdyxUZpoQSrfYx
diSt4boE2BKrmzmQQrN94bWeD2ivTZDUi5WZ888jLzkkCcJIMgi+cJnIKHo2vkWjKsDFUxK+LD6d
6j08gII2PJd0RlVMVR7AQc++JYthUi3+SM6HK5eWOQuQcUCXh+5gBLiyo55p0Xea+ntII7sxfcQQ
dffjDi5i+cC8OqxFbc7kp3O4pxK8ayDTKTyxYMQJ/mx62v43KBq9WCa53eYiARI7j5xOiB4UQ341
LwC8Udc+YjFdZf2r7zk664uoPAi+3CtfNqa5hwK0eYh83Hq8z3johO7dBwAolbps9/OrWKKxapky
6QqYRveqdSKvsKIZSWIiMQijSx7Qkq7SY/6J13z/rQF+c7mtGzXV57uBOyfoFL24kp6iJF5yyC1B
pXmSv4w301Sj+hwUTqE7Kt5QbrENNZttIICaDXslf8OinKOqy9KyZP/7gNgMxOvFta2E6mgfPQ9m
FxjtUd2vznHjuQ+A/MK4tUudUx6fey7kOff8W/JVSd6o3hAbHD1mO0QW7cGlBB2tpZPQkDheZjDi
cpRn7wKC2SjfolDLCLCGvtaMwOc3nfQqtXWD+2081Ju4QDPRJNAED5A5ZNPDzSWO1EfVBN2rKAbF
OPNFkshLt5Tfj5e+f0gnOPrddIfeEOHw7urDCaCBew67jsQir7M0IU3tzv8FCA4S8kN7Wt1IXu/0
ofJkDq+kOpVoxr3478VnkuYn39AgFRPwDuq0Q3Y+bFkSz6RWFudaNymWYos2kLXNVoTrpsEy6E/q
PLBPKbgCFMURzdPY58eKt45PSdsbg4dld4OkWIhJaEIUKyXOXMdwjMp7ypgAjJNnRBjivY+Dln1G
+ZNe9K03JDi0im5lKEIfa07537xHkeGLVThdkzE4ffQiaVMXfXsqX9r4GFRJOWX37JBBnzT+YmWS
Ap/oEKSjkzp0K3/AFvM3rDgLkLljn+CKlTzXF6coOVZM5lP6jEakaU4TEun+lVeKTaiiTvz9jm7B
CZXnsUwHHzNwWDleQiX1mynObRBQv+CqXD/H1NR/+oOQPnK9ZQWoz/VOz3l3VbbG/FJsuGJQx8+R
4yLA3p+6urllukzAdk7auHikXvEKoMjwnQYTxFmBxQOOAVjaFsp4eOODMbSl28R3kLwF90tfnrOG
DuyL1K8UyxmAwuts9zCfn2YgR5+G5Y89Hat/kT2MiXWwPiZPIAKVjZzCJD3NqNlgaLbTDPXkxSQj
dEP2JGXdWf2ZL7FcWRlg2kxozNpj4sEszBSy5bDN7yA8EMaimj2t4WekPCUYh7yYisaVWgoBOAsz
i4ijJsqPpWkFKt35IvXiv4B7OQTHqYcmEV/TJsdtrDw2P70aTqPqslojuS9TY5+T71Q21LMDqhsT
BNNa577NW68qWdW6b6eufezAnkFncf8rYpwYuqmQXoTiuG3GUiYhASShNe4gZ8xjubvi0CF0TvFY
mqLKXAuEWXhOc4L2yi4c+3ugdudaQLXYLBr1crvkMOcQMXnJ88ZSIPzdxF+42aXjANFOn5JuKadW
SeSX1kUNcbOx8fa3GLoGoQ6vkrEHh5g6FQ0K2TTEwaXv7ktb6QFgEFxZla0ZKY4goC9Sda8hnxA2
5mWdL4uWiyXs9ouf6Bn8mbMoRH+SYlRuSz5dQEZ8xpkfSE7cZoqBmOKq2UvSUawnHaAMkXSGa+lP
TsYU9Y1cRV0zCOVMAT7RmRcdlYVvE8xhuAoMbpQ9HJsaq6rHgYbvm1owDQyFx4SW4CN6CeoR9hb7
zEO/Uw1zpQfCxqAPvrrjbXxsVsziMF1gji6h+pzHnSXFDtUiFogGZJEyoA6o4hH06xcNHhkMzm1h
5RLrs55KSuz+2d0KXUyxuc4iHUUPkj8Ws3kLD7u2hOuNRqGN/oWAcRMPvM6e/pbCE/QkwrSOEMT1
KfxIRYmj+oJee7mPxVEQ/5I2vvq42O/FB0IqxjQspRWeETqVpdXeV431anXi9/mQjShOnlAZ04S6
cmmPRZ38jZSjGovyQ0VkbDMb9XxPgqK/IrykmgR4luA848kN+ergcstuqqauYxLBEfHURM3n9Yof
bp2WevcN5BsDS9YxKmaQ4nlm2/uMabOhG93An82LplJFc3rV9l0aqADIbJI2n4zMFmH2PYUAcpJi
d4X442TxLV7CCyrtIvzQw6TfZz8VJhEth2g4bl619wL1b1+456O2Pw2zWYywAR2SUfpsV0riiD57
V8NbUqi+sKqCgxPBOGtS1C5VI5hoosWBMwQ3d2pVwkY+Ar84Mn1GbP2WLM8Ub9+VBERE1i3Tnn5z
l8QGig76oqQ5AO1Hn5wbt7DR4VLFHjfZIe8oV+qPFz/SlSo1T2vCv/a3KY7Gx2d47pM/hY+wuq4c
vjbj3PQ61jt7RFhdh8Gc52szm5bElVJasUhvz4CbzHBMgTBHpCzKNnjIwXIZ3Y5wtOynbdCq6j0c
k9Nhz/hu9j367bkdNj0fyV4oSZlWZS9/wpAkaLEYST7RzBxAbkbfYfATkG4/ZQk4LxWPl72mykdi
Qg9OJGW0jeQ9w7M5CnV2Y4yu9+a6edqTJ1KcvWKtK45T07i4/ca+hYiW6DIMHZ1ks+zQ0RIFXjb4
MY0m9abr2ruOySaLbZdaVo0v1lL7CCVHhx1MLaR6L4YzvCcetJYepMNaTegsXx41M2lcL3tKr1AU
YThCzitlx0EAMgzSXCQC4TyWGRU01eIPN/F0M8YgAtFoqIDocBTFYEa1bMxUSHMgfRcGAdP+tq2Y
kt7xhuCEN7Gp774PAIFS1lG+gDr/W97v2nOUllLw34ucAgn3mTYDrLL81bDmPGvhV+ikoM3VkNiN
DDvdS1UErIArZ137Vpc3nvYGKGvVy0y31qcErJnkCn+fY+SBL84M98ZHUoLpMoTtnIKfwl7LqWq0
9fUhga4MCZrClWwSZ9Txg6svvzlnSBZGy0IcnS7mc70/54RBNRhJUPyyRRam9kXp6R+ac2EV6Mk/
KlfhqMKQqzP/dik+dKOcS64/n95rsfgu6z3sEHrLnFijngGEvpHUG90Jp1wFFIqsf26PV4JVVPj+
+Ki3BXLq6EBpwYAwdrVl/j0Yp7/QzHJjkW3sQVfdLEFZZ1b4hRRMWJL1PIbBmPxMsQ9T9ttfyOiQ
ZOXDgbWjS8oXHLYb4N3x3npJiFTzQlT2EQiIDeGOAC+zD24XcsMPzVqNG8res1HvUL+L+9na+2Rj
y0wnLvaCfVYngCmybN2XTnxOQBDukZcsrdqvLzuUq7wwKnjQoyogUb6Fdl5Yfa/jLmBARTIRDXFY
qggLWKErusgvSYrCyWSj+ZmSGuKEamgPwjMcKXz5V2+lfxS2hI++Gs/ySLeOaor/obSV10KKega0
g/akUoxV5gFf8BiCeEt0R8+GEg/L/e6O79mgtFQBzklQF4DUnIDsPJgypJM+SgbTZmrnlTCLQjpS
LSMN1aEtSXeHS4uwIz2MqfPlr9RuQAKuP2BdiWaKkr0WbatWexjbuSsy2zMMlF43Nv+Qv8tQrB9l
WRdNMHODVKqiIT8KYCqgQj7176VDwcK8VOtfsaRILiWgvAhd6oT6//8XtssXLF6oiwc+1O2R68br
qH2i8e9h+/Ts561VzzysKIUnJVZ2ZS8N2jHSqrIuMN289W+P/HxHPOKBtaegZqUSOAIHat22zcOr
06FcDl3CTA8CoT6mZi0+jP/fLTd3au4RSe3idRtN4T8D6iOPUMOgY4viSmfFfJWIZHa9kmsaMtka
I/vJ8DcSy8fKkIlE0bA/4oA20tl4b6s/0N5+mib0YU/gR6sr7Z5ES68oKKxjd+hJ4Dtecpx+iI7w
SXmcp9sGiLAy/s1YyC2tLNpm55VPUVP0/scPNvkqwdNX2Rdpz+JEc84pszhTIZCdbR8ZLJUYqGkJ
RBou4aaQLzLutSqztWEf0HD50UaKBgX2hxYTL2FBO8urhblqt+pM04bpluwPthDsOWD1X/jmdn3W
Zofkl+0FKa8fa9QGUlLr9KL838SWJmQCjh6uWwT5ZADQsUjZkwKxTy5lqRno3cLMlGHby0leGs/9
bm6M2dmz2NpR3jVgFk2KykU5Idfs043xXDYYo9ZaNdKQxAoFHfKfJojU/1vjPpiU+7D5JAwFxidw
jhMVoh/D2ph2miqAeGuTu73Wz1u9kk/avoqk1zEh+/bxuluBqUnhv5wSPy2/+Aeck4E0WYjMIqCz
rFh1VwJNzwqgpwCbsXFdHQypra7/4SAfUHb7JAjZtHSIIPXtrn74w165Sa/4duEHQ0sgKCVdvUzj
hdJ2IT5cRtbQ+8DX9D13OtagL347ESlSzdUXXVM1KYSrcDD1HK6o2JbC95Ucsewi5Ox7u9aZpkwf
c889VrtVuNyQLTpI5VhGqjpS8f7w7Id0qFo4vGW5FobvF+hIO7CfyNHCuo6okdhjWjNTGRFLYBja
m5IL+vce+/Yvv6mnS0NkIDireZXQwWzp1BzHgEGYLfF7x47g/KpkbgzGjMluwB0UK0MvVdYIAW8O
BU6rEp2eF2epGqI4tkaO28jwTE4JQZiclrNjXLuxf6gZ7V95sNMVFHeFWZX5ZDFHDvgn0KwGJRcc
0hk2w2Xz+fl0lt6c8KUGIWacROqoEXjl7K5vwZjbnmsoU5Hw9rJCZ2LvSCR15RjoJZhbrMqfeFSQ
a3iEiXFolhVeemTjHj1lInULNaz6jx4PjammPcrmxxj8xOSPXOog1tFUALA8eccha8vTTo63cE8B
hGxBYEuiZWBVJK15nlfCnnlUL4qyGaTk7Ru+yXH4ytk3yhDmq3E7nlUUrtKocXIXp4F//hrk6RyB
EzjmJTZOnY1FP+SkrUyqeW0/BxZPvECTeaeUlqEZU8xhdUZB0/D+WmdjhOHLR8DmL4fPNX/7znxT
jBADFJmSXZvecKBq9dKgb5SI35glFSai4BCRVopxk1/eXzN6j5KBNOPrNKP8kuHbUzkx0tYynuKc
6xB6GTQf6zHw5jAUgcCTQ7OHIYjnZbBDiQzIcD4TLH1tPpvsppccEYDuxxR/ZueD1fV3LLNRGbX+
THHeOOU255Zm15jjSihe1TJG813EbgCNONeOZx6vEwfJQWlqDyc1kMCxFFEam/qyHn0900Hks7/6
7U7Lgc02tIKu1ixvkopjWXdoXkmvgndyg1K7r8oOos58rLkf5wq6jv6en+CZ2wSPeQl4xJg96+g7
HePjvcQDwgLTbzyguRGEKPYoKAcC+4VN0JHGU3LGCJjPUrlXKue/SRjlLoJB5HkWpfhEye+5y6lQ
EcgQjYbOimVBE78B5Rqtg48eEhGgJ6lEjgZIl7JCX+8YvKT4VXEvfY/H3J4N0KnOudW3djYJ31ew
+I31MTH4w2jWoUvY740zlTe/O34akIJC3QXG56Ipurv6keOX5sJEN0pfOlTikOnJhA8b5M3Xgte+
s+ZU751OjBoJmVHPizN/eCWGrdlBnMqZ6EbUbWt8lAehGzWk6MuvObyYQaR97lvxh/FhOTFwk+Y1
T4/yMzzHgZTF/BKFnAoE94Nuc/3nGsAihbal/ra1RDd57OB900OQmlNT24xs7xB97+vm3zKd1YvX
vJjqYUDTsycQs8BEpEWVZw4ezwLdbYkpKmghFh0Z5T51pX2P1olUS7SD3WJjvGmDpJJuKyaBBp7O
1I3TY5W9tBuiOw3W5n0+LbyKjyqKl7sgEexZbM/kWziQnie7jqQyts57g5reYXxX7oYslFh8/l8M
YpY/mqgRz2ZJSQ+fh14O4n+/FBXwv2DNfBzf/kCZJqyZTEIEgb7zlu5kfNS2Wn3cEhcTgeaI1cty
VpZl1IucRbY8+oWx3+XKJH473YVg/aAjADbo37N/LtVXjfE9yNjnwc+DxZufjB7QCxsCGmr61FZ9
opxaJ7KNkRX1GlgxendzzQSuYiJQG2h/nFiQIcL6W4XvIdEmqDWmOFPgfPyYKHmRpXPxHEcCXl2H
ZSKzpY8RUI2XrsNkGXER5WhOa4GxDT1Kn77hKgGJCpN6AO7IEmYws3gNVbaaCYiVuuEL0lTvCb37
ZC9k0Jb+NyHyTCyQY7M8Wqdi4US9MgTdJfS7/juOxfyXXiYIheeUblgdwZANcfA2Vhc3IxRYxq2f
a0h+r4iQgWlVs+6kXImsnjBSy54ADxMXOfg3QcIQy8WpO6dojeezTNDp3kjP/BldoL5Na+ryvALy
joCviuz0MfvNUqzBhyCYW2A2P/3OXHAf6lFQKHs5s3UF7BYahhRTbs7uKp1FkSrgy/buS7i5B4eV
3MAfINbIx7tRJwW+9xA9r0DVzp2EDKzXel86orhrRf7vkinAD9Zbu39xDovDvTx2EP5VMjtyfVLr
3YUdrZImsmnBwP2NcIXaJOS5kP1oHAn0ybCu2tCwAXPbVkmqu8ZAbrMaXZX2ZtOkAAjYW4LXyUyo
p3vhAjbLRPvdroedDOmDhMEvPEPqJh64CE4y0/pwSdcgz6s5/+/Q0nJ+oZjuTF2gli7mb+qThOGu
1YhTOPMfWNSko+wbjztzNQ3lln7KMAm2ZVeVPZtvzvj02qGx2LxCVWF9lGpv9I55uzLfeeWvf75f
OmCTUu95funNS30kjpfekBLjvG9Uy+aqH3xpPbl1PAVNswxk3g7SewmYtH3k8p8D2/6OCJXg/SOW
z94Y+YUtiV16HntvbOI8Zwt4Ns48ta+CQAsNnlX1FDP/BoKkuGLWo0Cs4eMi84v65DFb0p+2jWLY
xhxp3WXP6aCIei50c0zPNA9+6pn9wDUt3RlOthQUQ16jf9XNgXAEcTnqJoysDoQqhTrCY4s6Kk/z
v5PfiUOgpyLKRM/TDcanyOk0uObVdYcrU9wlLIFpgu04MWg5v9NJTPr4YNLctoYqN2GCIXQEmwyt
0JcpBxiCkvFEFRNa/q585auio/VBTjzm03DLUwoDaITQDgWF6iVBC7tB15Q6p60tvScO2vQRZGaB
FSKDVuDO2LiYqmGYgJ6aUJGf8j6ElowG9Q1kP8RUPSshg5vvTAJg6PULnPhkpdXo59Y0IFdsuUqn
LnSRL7UkvCWP6L1mk99DCcVM80ucqqSOolbWTg/5wJKcHFhvL6HJoCHg4aiGLCBVkx04EbgtpUSx
ichU7sfsOwZD76yHnedzl6XHJTgBZLictoP2PwwZyxJERZSy/iwUHmrjIxfdQBHyV+klpN0JVm/R
HtvOTKtaYnAO6W52qAv1GryQYwjt3V6rHgNZtujp0wBQGUqYpmSU7LGyr5JWDOsIWCXSKIac5+ce
n1W+8m9Vs3bXVtyH4kel9p25NgwgYmMs2snFAATJml8FnWVAG30fQRCOaGrHB13G6fRm0TwWjNo2
hiIDVWaxDgFWzzSMd/SOkhYvLdiNuGPoTuVss1+h3/HuYQN0+qeCzax4E7TKFiIidv33YKprlKG8
bjAbmQuiJkuSZ7sG2L5vNulerx2uoFHfK1KbYM3pnTpC3/AKHtKZd8URIZ2F1wRxpMe1DojHZSN7
mLWO0bNghSR2ZIGmhm1UMwhuju5ym3mPxy+k6dUEH1pskdklyv21TUBLMxznx6TdurochjrhCrEv
4VxW20pPemSHYJy1XVkhf6Mif5x5YVzc2J8kFAAMZQkOK8MsuPGQIEZV/WTGAEtHWJ6eI4IhdiUQ
P3UFZ+O23AnwGFODAyBd6s9Ml5aRQG+AdTj30f55lzwjJvdHvlN0v/HrTckVgd9O6aff21VEMHQR
NZn+6BNWN/QnwvelBc1lZP+uFwy0m5BgZfrp2fel9SzxK6ZgIR0F/WR64l/ReiRbfMG2yslmUqXt
hfihK+NpPuK9jX+hGQoC95UixEbXsesFzZh4Y4FmzwNj8D2GsEe5Q0OS2U2GOfndInxntoSAuMUL
aorF2tdivmltOw0RG9hs0p0vl65aPpPJBHPxBMAq9gwqdMU6MpKaxNO3JMVe97nuPZF6nHCq78Zz
h8aCJvaKb6z2CDhKEjcS8QxNFiaHAhNsmcANYV5Z9Uv1GhM2gIrD9WVcQlWAwXd7mK8xZYon9ZaW
BUabZb9qb3Sk5otIruwPSKzN5lmlkSS3XgA3v8gGQsXGKbyBCYVQNT5hCG8eLWFP4EPYNNwr+Tn0
DBdTlkGTLI0SQS1nc9ctu4nco7ieUFvXHUBSVTem2qmWXdeZMmCKRc1zUb/jYdNGpQrPQc/Z/0CR
bgqtkeBdEDdpMsZfxNVD3YZPX7Qm0umOZW9L/jmPraLUlQyj4XRDF4Jt5XZK3Op4P+L3nxSaqox3
NcDm+FikVfjWDHDCwPiiK9BXU9Fa9vpGHnF89LgcOZ6BQjbbBVwwJ4PHDpnqsWe4AJF8c4cgRCxJ
i+CZ5HBC5oShvbL0GUZCMbYVduRG5pJeNCUkOP/lYL75ieHkuw6XxQBbR/OWIEKVAktlyaZqXhye
DsNUXGGKSOZIpcNl/FLkraVXaEwqcX1sPYB4SZ0WXRQHnu8y2uTL9xJ98FrptnXhDNZs+L8mHRkT
hZBR8kdRaMcbybWSGaJo3QvC2JIEpOX+HI66gUVlt/XggtqDQShpzJJPZKA46ApI+8LO/AlR80Gj
wkuZ2wKG2n0pEep5our5AHzlg3/QEHQtoOt2WyO4XWiqugPfThLK3lyilIG8mfBQ3J7l+pCj2oK9
P0/cuL8Lb1+mIlvMfLAxek6qHyc2jSLIzjdxbXwPAtKra1stbZNEFMpsGSVDle/E7YTmgMTcjPPo
GJ5mz+KZ8j4ORhwkI8GwupNF8eP1vidu4RJdwE4FxTBErDBL/38IqCo9MjZicdotBne58gqIQkHG
wLYulvKIUvSVPp/9tb2+Y/5bRbDgGqrKIGRsR5lhee12VE8dL2BsQvamb5mFQbHSe1nNmhn4k+7U
EaqqVHt93VfSZTbLuQaIGWW/hsbdk1RLz64OXsoPhQA6UKGJTd73cHbH7FhLfTipGOmAhTsRirzJ
i+OEiwdfXCJ+aVbMP9A7d+Otvpla+6pB4/Yj9Oh2sclv6vKq+7zUOZoniali+acUCoRn02Q0DIkb
uKrjOKSt8Luo6fZEGvSHItJTjgcUNmr37GBKxJF/y0thC0bnb/05pGMH9fy8soLPXoJnqn+jbe1D
HF0AcG68NV7TxrKeuV4IfUx00Y8QZMpgY5qDHI70TqNAJK73tS6Jnn9cumGe/0C3ppGx/WpWXyfm
+4knIIhTbNo7OmOiTw2fEbLxLBsyCfA4h6gbuWY7zgOpyrO9H4kwEHS0XQUDFn4X4/e3F1WYK60o
TYkGwhIcv1bX5Cy6hU7p/wNulm5HPOP+gWLA5ZMXEVpDYVGYWhNgWpTtxN2rsSv5BL5txnw9KtK6
f3+itfZHVz2lJym2VNkQ0YW7G74yFFaGqqm8jvkr28k/g5rl3/fVAP14zZo2ghC/rktWRIMMw897
NP2VSUOoZ9Dw8Wya5dgo6wpjDFSTw2/Iu5BZ4u8BmgUKahPP1wxFAovR1hhMP4STGmwVyaoRhqjr
sVJZ9R0zrm8A/3zkibP5PYfJXD/NVMyUT92wmdbBgtWui7zblNheDzo1oX4moYaZJtomlEqsc5oP
YnBGfLGcCafUSeKpYedyJE6rdIBOetYH7t/okRD8advEnQngdLJjNYJzrQOapEAibwdvvyi1OHKp
ph7M9E9wvBRogcQLpS3Xb/fWAckfUXlvFw/L+hNwyuY7ETkuBeajtTC+chwKHb76pGh0cTryeKek
jtfDTBvPAt2FREIOFVVhjTJ57ZWMtAeRWHNSXjXSK2lQuTB0gw0Lvw8Z6SKJOvMsm25ndbiHvxRg
P5Uaqgd0sIhb02BNx7u+ceWtKoMoKv2cFvulewpn0qL9XkFgumtFuMmhKfiPvxNa5Or2os5IWODO
vL4HrJYjF1w0YucJvqmdD0S+iUWlNy/Jex/S7aAtzTdv4OIHxqv/xz/dors793lI5C4E3n6udFJX
XXTT/eTOJlJzkGmpGnlo7ldta2dbv2/lc82rtakgO7vrUrzY9pm7ebmYq1JfBx+QOxoHEzfVNQdT
XSjzpH5+SzjH285qxrn34RiTn3vwe32DWmG7/Wg0x4yYjwOIfZsBKDE9pG1ljoyM8ySkG581AhiZ
LFv1IqUHflvXzf9Ogutn9J58CM+IT6Jniuv4U3YGEhbqisqGSPflg4hbCCd3RaO5hr3GYtQEmtWa
SIIVxTaYU5YrISxseNcpuRihT/p9ZVsRb3TEBievid0mRbvaSFNTZorNjWEO//7ru+PdAwySLdhE
2XZm2kJ5XFd6XTIsKG+wcMDC0cSYNK/YlzLk+Sj9rU2pU+SqiipxYEFcNcPTDjTPnU09DQhE2QTz
PCIJ3vvMglLjEzPE+1HXVEMxomU0cijKd9DT0DC7FuAUahfpVF5dyJ1hIK4ilMxad3LjhRslruWy
fE42d6f9dl68UPqemRVUG4wJiq5l0ee2pnqukh3uQTdCq9Pc1NINGV6YKjkeV+Wn27fre/UUVIFN
747mQRot3jhPVDW6+ePEOwTuxd3GpqLRAgA/eQS2TJwFvFZ9cyL3MqYEug+lllMOd+y421kp/5xW
z17JQzEYDSIjVy4ledF5nd0aGZBOQj1mJqtZKmDfH9UIvwIc4irk3QnsODSS7DCloqs24ZTCmQmx
QOuVRPUq7t+KPXxdhgWsacCQuMiDr32u35BFjFXvabQYbC8hcdSBb0eajoS+SSwS0t9SI+pPUmH/
m5e+BMU6LR7yEILM8jsLCUej6Mzj+5SumEFkHIWTpVLdpy3Z8JdpzIKcXvjt9UaSNExKklpvpixb
TL5CQeaQ/56PFYr/dXeNXDXigoRtHs66a0W4uG+ZzUuJ8zYlSCmPA8twKCG42u2jQ7dgn7L/+Pnh
VPjkOHVMZ0GXYkEifGTdehwRIEwkiUL03szsO9gLcNnxxv7l+wH24ul01kKlWHj3gw21txa74Gog
X4p/ju5vNICRAlcaOCbQp9lb//F1yu2lU3IRPzbqsAsYUSQoODsxYwhbeMD5w+dWxVC4zClgB4PA
qhoIZ7YN0DLnmbZbVppJb1OMbZ8Z8hGHfY7nqPKZq2OSbB3CCkhWBMJm7t9cggcZLEFwgx9+yboW
0LLLAfViuuR0nj7PpNthhop9I8Tum2TAMYcXJtA+c59VXpdZO/12sSJ1oyBKhl/HDuJRA/Htcncq
FdQLtxt5drffdXiUR9C0c1lnowGsLYRmFPSGK1pV4QQgzSr1KRjAC1Ez9zY1lnqeWalY3HohO4XB
tGowtUwM4nZZdUnJO+ImWMgi4BssFC7KWORt4v7mbTuOWHnV0hkEAKOsF8EnaeVeN+LsRvUnrb+p
KtHvMqiYLG0G6lOPqAiCBDNgPnUy0J6k+rkUxnfnvsnUgH7dywezt0iWhI8ZwgPRKjPq9O3Vaj2k
AKTeCjtcwPCkA8/cgiXTlFGjRXzuDIVbD4gEFiLS8/W5VtdtllH3u2UDgPlOTuDHK1Pq+XmVGTkD
ml9sYkh+voN1BfEEIrz82XPJ+m9ypxy9SFBL8qmWGoNCDyVudsHPINPuBDGP20ZfNb4xmt1Wbtbq
Yn02e6o/cygyC22f7DrHKdt9MHupiofFaW6dG5j4/H111knQYOBuXzftMClDCrM8lTmaoxHeA1ie
3DBiVZOdwpcMfz65+VMyS3Yg/8FxcxZNIW+4C6DgtB4UZEXmLRThbrWuAo/t3QaU+ZRvz8H5bgS0
l0NFqdmzdtRM2sDt80a39dNc4ttUBtHP/vmWxhfG0o1TagH7ivj8k6OPq2wVOKf/XTlU62p90v3P
bD1DEHkRLPxFruNS8IaROdvDFnJYnGUdMb6KJ+6IuosquhNpbMRNEK/U7/dIXaBJfMpdZYUa9L8o
DFUIyQpW3+ZVgGWZe1LJbkBPp826/1EFcmhszxxEM1lc54MdK4PXjgBMKxvBbuvOeoWXgMi+KOWu
fucayp5qqMmG224tZ1rq/Wg2WXk/rJOIMsexHwSUVLsSQz+XVSv5j1vQnE778/wyOHR2hBcl3g0h
ms5E/LHbyOmzYX2vAa36UcFkoOp6KbxBA2RgqAHga4W/n7EdMd8kVT0me8xG766RRgVvkJtG1BGj
6IlS/sRfEA7djfmMg5IsWERtaDXroGv6uyCa2lsZK+sAd/XwQ3yAO5YUjb0fFeQa1yKkcNbLu3mf
2Aci6Awrwpv3htd0tnazGIesCgn8cReWeDhOyq4Drn53O3/kYzMy75sBXKghPmpdKYcQ4tgSkkGU
EVjzkrXucu3AXvnw1l5KZmMFqc4k8Q/HmPazW6+dYYQxndH+hV5qUuyfQUECxBnF4spHiDPF57PL
hesgFRjdfY7qQO0T1l5xjXx8mZqAN7V8Zls3d5qCy28ox+dF/mhMGI/dftkKZfMzSlO1aNm3HJYD
rPjcHSgU6BE1zJC6sS/ZgWId5UGVTly72ib5m/rdteQdVUhYQdIKJkuNBHHViO4WiKnCU7lrdf45
dFdP7BzaDs206SSxGd+LMikAnoLsFvw0htLKQ0Yw7QAbxlNdxIQ/SYNtapchRHAzBDGnhRzd2PKo
PzodmvDBHzWsZ/z1gmP4ZuVE6bR2cRbH6v/WZkswTFwV0l1XvYZU8G9Syn6hYGAZEIm7gaMuQL94
X5RonySjQqHubMvz1VuQlY/ZfCkhQoAGm67cgRpVqdT5UIBDA2J0EMOPIZy4mYXbH+n++RooOYHP
TvYSdL1TYoOltuCkOmoX2x+b7P5jMMy66x71Z34oPJXg4K6Nbqm2foQqQOO1IohXMPpk1A0nQVIm
92dnhQUUVEuk3pXhKMVNUzO+k7wIKKv93EHJOGLOdc98YGW+j2QLEgEvYp4QplLJtmMh43UUwwXk
djdUkBQYViY5qxnxajcZcrnn4ymBIlmP5+wrEkxzsu0ejGScZ9d6xQO6cSeCBngo4QSgZDUvs0pp
jMHg3eiq8RwoTnbEErLveFjAr1bFHCljtc/gat0rRrkTWiXwLyRy7P0Lysddgke4zc/9DDh/Wss8
6XqIgQruigjXU+T7b7P4OGy2dlF0E3djdNkNleViDiF5ONdqDzmqfGW5mCZNlDQtqbUfJC59Elfi
hm1i28rqkfTjMBic8JSBoaki+p2yhvI0/h6kEkQtGiBwDLwCSjRwg62Q4yQ2x+shR82TR0MeGp3J
TpAR58Zg2I7Md/Fi9+6oOkoDrfsWIgvGx1542VDuTPKaIg3zD9mrFd13BxqOAE5eEv2Loii64bHg
5NLopSNsjNEmioS6rLtn+QFQ5UTcVZdAh+8Vui+mm+pI+xb4rVWkVd/oRBiB3tGYsSrnRVUusoSO
ti7oe94CJ+jZltnIZ82r3ipX+u0KLqRPeg0J6+A3tmXWWwox671WFklvskwOfUc+Rv7cCLtwgRjf
8JsXHNHpgHokkPLih4bUKFexIJgWmYR3PjzaQ94lRlNLPH42ZDrwUOHu9GNH0yiYlTg0SAkLnwdw
oXsl6OzQMb1DLEM5mK6cg72QnxMIy8TwIlw1Wb1byo+9ugjTCpPgtwYwg7nFHELsTtBPOx5pOhuv
h1UxQUXmNMkyBXn3T6RzmsuupIinDzb0FrAK+yZlcQzOP1gXmknH2kFvEfIoppgUAnhlqyehy9ns
AOxZ5naEJQ+6FQlZCZFboJmVhF+Zc4zLmiNfJKEoLZmrDq2z3k+pSdkgNzijWRQx9oAaoISwHSV2
locj3V0DQ/XLn6DIQ8JY0V3Vs1eeJzxQNgLEoerrsSmFxUeMSqwDf/8nhAs/hgaQGqK/LtE878I7
6/HqaJik441siAN1zc9VcUKZeItih9cqa70SA8XQlbbgd6JvZ9eQt9ZPzlIGgKr1mLiV92LgVJhA
MuR+Pihyrs/PlUZewTCuqENwZQ46JNm7zMEYmvuY42KTzfb1LTESXOCL6dphTbdwTckmNYtQv2OC
LrjIA/uRYVWqKMbAjq3C1iutS7BIH1IX859uJc7GXawuc1GwOZbV+ZXwIQs7cx0aayfrDVWnNBrO
pFm87VVMRezPowptrv40/WbaNafk7Kpo5xPBfas22ky1ThZPRb/1ymiTQzWVNt01KtBqKO/V/Ynh
UeScS6WY5D4TH4yhvFJM6Bi5k23zIG0vt8X6zGjI61UrDhLs5NPm6KFMJIzz8o0os2zil0ZHXZSt
AOiGqwToQzjjO/pOrdqLlKxxLfUGZZPNUM2Z5svDlOzX9xt5y3qweQhK2xTFO56+v8gqcxgv07PV
oEW1gHzKEmxqLn2Wo9WLnQpBVgvzz98QNpyyLTkCQnsvM5HO+nwB6Q0b3zuZ+tvFdQiB7QB1lTE2
iqZTbLiSUWljBkNfAdiIVwgY+Va+/bzc54MjigVJdXpSDpbm3mTAKBXQdnqyl/gTfnc5WuMulDh9
BF0w8H+m8mnxczPoH1oxLsoCjrRy05y/z8NQHCWdhn+ZM/hcEzMb+zCuBBonw4x3ocO4Ke4UgqlJ
6kyMqg295+4z+ORL6XL6CkEH0IsC+rAvHkhex2Vclqa2ihHIExdqBhWOxKeWSV3gsdeg+mDaiG4L
zl8Al4NS4yf8U/NQRkYTeP1WCXipNBcWDpKl9BjPD3EveHg4f3RiEn/ZJkQ+E3DqTIPBVWlJyj+9
l09Kj4KgZwylPeiwAoYv3OqPlvO8H8FbZbqV2ZmJQZfY/QK6Sxqfl2/7ingkMRQ5KL4bvGfVyPQi
WNokPpVXiCRcSJiX8NR5pMusIMkg5h+3WTzcOSUsDJabZOx3jLfPwJFj2EsxoB4ouXYsI9dNUiWZ
ZSNxWpaUrv3bv8jWzRUiMgzCNPhX72stz5neqmJjFe2q+uUbPV5NTnK/aY9fCC+p1pQo/d42gjLI
IbC9YReEZZGDAy5p5bUBgiX2g0nljipBwuCPLOMAlG0n63l3I5vg6IMHxJKdgGdrBW8FscjPn16V
n/Hkq56CWQvcy18e/RL8xUSSvY/aLhKs10j+sxLrE8NPrVnk0TZo2IWztCUX1ONbMH/owgkyhh/t
m8jv/lRgA6SDchRYBXvoi2bqBevtfRKxCTSmXXjvMopvWzYsmhNIzH8O4aYznzTXkPlV2QzpJ+ZV
SAm1UyKeOWI8/E8RTu7mbHvWfKwOMPrNO9BbkGc/dQXJOFt8AAodxJCGudY8JpKcWuHoS1mz80ky
hXwm+VMf4OwIhuU4KeBUX9zQp32GKvNjZW9TRP2ZT0gBDXJGjxG6ULyIViGhFa1DG33eMA2VmXWb
b5GRYoe4EPXWXSABTAbvQYXfU9+6ibs/mbAc69yfrYQm/PSShPdpxnr4S43Z/hjRl0ECdTpotWI4
HDF47qsdS4H7P4Ju/BfjURIUogluB9c38n9q/0v6PRxl/uckp28xku1sGaXaX3rMi2oNEjShnj5R
vRqvemU6v6zbtOA4t4AM/JdEJ588rPbQ08I5ksV8R7RqdNirGdeKNOh9pwSjUn5x3gGYyqtmWZ0l
r+9ZOknLKyZ9x7NbKxINgLBky7PnLGuJX7/C+DLCbJ5tjLovMUWrSW2SjdgXnmbcZdpLzkkPx3AG
lqQeHKjqVTvfKX9duC5tm+diyEPf5yfcAVWdLNbbuRtjVsWwZac+LKo0s2xwU1PM/LdyYqtYnHni
cBsEAS90zb6dKdBJJME/lLsoSqm5CLqvjqPCzNPLZu9uUZOl7wUliz3PhOayFQVETKp70KTUCXKU
KAOpXF40VOBtpX+SDEjvYNEH0RY9WZsyy+/CldjXxZi3mRMJUAeN08B4xfYrG2Hm5/yT1a/P2W7c
CRoz9ZM8rxDtrlrs4ohv5ZWiEJGV+C3+36s3/JJV7sEUUjN5Y4aJOJOjD3mRx5tWfNA1cDDUGwiL
Ba89jsUNt1Re4ZkCjX4pxbCrSVyEldIOiaYRr4sQxESgfvAGVgTA+N8Iw/bEcYsKv726ZT6bAlP6
hn3NH1ozhM1XtvdEAAgOXMQlkojfq+az/K7bX3xQBE5W+quLis5Jx3SBPKyHUmAMU0sxlssuUx66
64ZJ7jc0PqB+CLzE7lpWoRH70UaWI8runhvApYSumCbA2M/9V2yMUou65Mt+Mtmax2YkN6DXeHv6
zc/hZfvXmjd+GJEype/lafmOFI1I5H8DGpQIm/qvIdpeR7ZQKvtwp834PmJTZxf25HaDhXz1buW7
ctgdGqnsjLAKxx7pOUOpoXuY4/MvSJSCrYOC609Yj3CX+wVC7wG/gvLxrPXWotzqEdTsdOcLSLJN
sNXH/UeZ6e1suyQlbbyGO3o9ACty5Y8w7OL8P6G7Ps58t1z56r9+oLEoNpsFgkTNOPkyAY0vsKhb
WHN1qT7Jinqf1gVr3vnSNKVG2epKj2a7KtfUfNckOZfYevsVDrOmu0p0Og9g0m+uMw7Ip0uF5+4Q
dpwH+CvMwPTUox8otzQZMVE3PGzxH0AeYgMFowwsKS0TS8jw7GXAIUmlN/zytkkyiic9x23wmLG7
8nwEIWZi4REqqTlTHYor8hM9CCCusv16uMVu6/woDKDmiikJgs7IC4W/gCNSOeHQwDnculIFPXoJ
TcGtKgvBaahnHqngKJQEFqfuJP2pqrHIBI+nLvaCe1QBO/BJ2RVsPvfFdJvYDN95nfnsqZFZ7IK5
3FVeiWw3Kc1F8Y1ONNrvqIy8Uw/Yt5QMf0FzzxUk4UXqjw6XNJ7+6LRXy4o7XfizbXGRb0AtoQfq
Ue5gywPQURk/7t1Ygf4R4KhB5hyQdpZ84e54l3RhQgGKS/Cl1s4pPspazTCDDPl3VYLmITPi4HUD
EHqKPIsNUo7LJ/q/3ekegxdLyLFBDa37L2+mbmYYUl3yK2ePbHVOFGQdgwnMINsVIND/H02QI9CX
YaDz/4JOGOFGQB39o/ayhKw2xB3XyAkPWgnK2trnHMvO363TXLDFFjM93B2q6qbbVK1yW+uTkdDb
BfkSpcJhGXNRifPDvYD09P1Q1A4rog1IoDw2bqxNDDQmZTUJZgRVnEDbE4kyNUF+fj94JzXKsK7C
/ct6ilupXsBz8jMHH9BCYi4PgjPq5/GlbifDj5qBodtbF8dZF8v/noRqNMgBLvtPanZfZn92Th4F
dxEvaMeSoOy4KXu7YhybTyi73xUkHEUgeZJqsbsYtHfZ4cvTLA6SAbAYKlI1olIBTPE08qmfNevN
dWJkPv7ZwN5mevEkyR1Eu/bdJmP9cuAH+vX0nFFrbkEFyoolNIWXw+7hYMxA4ET7wjFohobfxhOz
A7nF9qyFuGdXnqnLT6gaZbahqLH/unrPUUFjyHapnmaVXl8S+VglYXfVXw2rzAOP9Di1dPaT3h+p
v8kHB7RcGHWaKtvCcH6ntg4J/HZFe3uvUjeeWoaPJO1+eer0zcQTq3y+yOvMCAPr1/F+380qiRl3
aoMMv96Ojl4+JtY+aqbGoWnYjfdS36yP2XxGJK9XihUO6fzvzGOXvvPFOhkhw9s/S6PdMHFAEgiP
mBskNspuwJja3Npxq3JU2AZFpfKSf7/sDl9knWHFnsDnqKDk2/1NMPPPAmpjgeCr0MWJYKHKCenO
qU6Ef38yLwZErS4Qer20ojzejVyi3A6sv49rOyvyy1SXrzlVsgetuv6DK95D5RM1N3KZvxPft3yk
+2XqHHlpQrxloWVLOsmg1tzdQtSN4HWckzqFLG4B+EyKyCJ18jUW/dTWCACUtGX23Nb5/eSpNDnk
hAgMh/E8JrmNTD7cY70eUKaPtR4ilUk4+WAkwgIqxHC9i2cYmAyV5EEzEU0jpkeoytqDLGDPLFcs
cwl8YcxyeNaWn4Di+4nGj4Uwp2C2iRH31fXUEQau/iHBwMyNN5EFZRhun8x65yphSamFwU3yAa9J
XPqUb6XWMmSMsgNOObrZKTmElFYZW/okRT/3FtMUBW9PT92wSVC9joWA+3v02MWyQUDufTczpwhA
jEukoqU+pQhwxgjHLoNGyvM3bwf9jOIYgI83AiCePg2T+OmAkm4GRHpo2rqA6CsqKsNPF/7I78fU
fS1Q5fJ4P/GE5dDIJ8QfTO+nLnn+SXkoJKZ94VC79bFmc5ha2RwMAwZUKoQH3xZqyTsEMCMJ5aD1
bUxzmD2ADoU00tbnKZWuFjjAHTuDbukxRUC1pba7aGNAjkUdmdUn6WSI+MqlS/Y83GGqIl84y18k
mAj7SMJYUtF/ClkYLO/XlQA9PliJlVpF+z2TPz6w8yO8YLd3dBGVFbe3niOyPNuw26ohvfydNQ6E
TlGOmo6M7qWaHFYsYMUCjnZgFzBNCEDRIqlSnZZDmQuUeV/ENvGAZzpDb9s5B9PKV0EfxxjKnP7S
4/oxGAGA3rVm5204dho/GG1kY9JQ89L+9BdanM2A1c3GM21daJ1kZhCNYXkUrWdDyBGuwTJp/PAl
6oosXUfehqfLziwv90H+7/ebeRe+6Tpwk7fu5xjqLyulkRsJOURZdWyARJY5DhLjLHRBMeLOqqSy
AQfORyL267Wla8w4k2ObtlGAQdTnHJUJ2fzPAon0yupTX3FiUMs6KEwdUt2qPhWSnDJYT1/jis4e
e6xnZBIg6by7VAp/aYAzvQsJN4IYcpc5BS/prYUVTubEyPBZsqe113SP2LQ1WNItVIAzm+oMPwNf
lJqkjlnWSxBpBkgYcqHE3J4Bmi7D3PJbvCaHm010PxwNBW6wrxfPdwFkPwVEW7sXJJsrmOmJ7bcM
pkoOlVQqzBBHQRgR9hrcQ+guEIMpe3faBj0CCceK45WY/utkPxPt2gVEWMr8pW/zS8nVtYoWbKwt
nF9GupPkqMaHDUDBK4C89dneeym32Fh8l8RT9zGJHO/CfBY400+XBeXNKcw5QAj8iFgPAPI/2M+H
jqi6aWyn0vVuIFDliwOIdM5L62+x3u4MzEigTagPzH98jVoJ556YFU7euz5vJd2/CoJP5EujM6o/
QRf76+k7qx+a14v2JTNeUh7nQ20uLsnMcupLItTqa7onhTeBNe43fwxCAOfxZgL+ODF60yEFNCI+
7Def1p29IjL4N/Lo/3nYllF6vU1rOnKiv9tJaEEyiq5QuqedUJQuOwOi/gUT1cova0d9tbnvTwii
aQLW8W8AXUNx9reanNXsTkt+zPzcua18jLYOudMJbbAaWibLsTcsmmGu8XeIceUiGj4Y7wRIuKBe
g0g588UiPHgfBcMvNTQ5Cmnv31JiULXe4DQcY/SCQOkUYXbc/e+EhB4aHiV+CTF2rtHOczFjM712
glNyCfxDjrP0FnNeEa7hnv3sUONffHREWlrf3rOowbpC+kNYnzio7TIQagBJwoeo53FxdK13cKOT
/qBJugAMv/XE6j2hq6/0vkfpERO+6ZLsgC+fVi176OKdIajFlrA1euG4sZLtWKk2IR5+z6kQkBk/
ceMNFla4EKV0CV2W1xq20n+PFehVDfIsliHd6UpbNghKUHH/Eumb3wgHL5PdmVHjm7mqo3jlts/x
TIRPlXq+K0wXmC0LbsqC1v+olpID1Axi9embvim8Fsfu9CbSnSI62DM7G97gtWoss/KwbIo2qpDQ
TuFExPC4HkwQTYMkdDAUv+nw8uvPsYnEgy6VbaSyNAaz11CtR0sUaVMT6cgHh1d0jnjOB7vXUzp0
SEdHnODgaepn5bI/TGrkmd6/RWog9EUNgfCEarsMGJPzGRpaaoJaLfiXqBGrHcDth3cwjexf6m3q
cd9mpYRIFWPdWywLI2CaSuZGGWMI0lU93CRgYSMqpEo56Vg2VAU4MMK+T3nCw8vf1Yk0te08tWEN
hdtRCeOYiuetgoH9gvsatf0km/tgX6Xqs+xHmOSMzwL2BpQkOjKHaAbv5BcpRaaFvh9OywGG+5cK
k8STpsHrumAR2MH+YEiwr0NekIPYgfHXtaGShAcccU52bms5nxwONL819eZCDqlQ+SJ7eLMqaYnG
jKexrasLM7QIgLRidcXlFqsyhT+EAf8aUM7K2YofLZezRvJoYty3gQD85QfhdMYUJwSKORurIk+J
DM+fgT5Wp/vj5s3cowfAO0ECKsFcFEv6ESpubZ83SdfMV+SXa5HVDY6a7X4o8Mpw/rRfkTPU0WO/
JZd3NMZErqnPwEaVyko7+Re4MdPNIbdtZCWLik4L+acPZSdTvTfMiU0TL+HP4RL1kTKdwJ75GrpE
15XL40id9ralcujJxeuEVEV+R+LnHfPRLmzbxpA12IACFYnn87/5gSuN91CENz6aVQM0oum8Oju7
rn4y4f0PqZJ4BFLRJP/jEI/fQg5nUO3gOGNckNTCXc5/U1e+3WXxl1o9qb87Jkpfk0PzEoyABTmt
f3Lc4mGDscIRho6p9WnPX+DIyvsPJGX5TMjvvE23M0XD+UkzWz/nfSE/OouOFjhjeD41EAe6/pHT
8S7Y3MFpe2y7frHrwPCk214JhZzRVzjdMh/0gWhTW2aKsSNG7cGFyOExE33aRX65SS6O/2t2B2pN
2K2EMFqd3lhlovAfiGidsAJSSJkB7gbFMgemi6QV6pAjZWTWQiymoT7rKlPSf8InOG0thBYdfJaO
I6rcj+RGJR6HQ+jZbXBw1mdVbz1uVhMD2QeeR0kRi/8Vl/LSwhxyQCVsSu3IRFcNVS5CsvhyJoDu
lZVBkcywFnhDuBj73Z6efn0pklvDbd0mW2jgZmUpC6f8cDgITMNNrL9zal/Oe4Lz5vaqnt19IZAs
PvYUfn7mKx+egV4Ywua/oeKHifvEgPHthJUR3VR+Q3l5jCrXXsxatHpYtS2j3i53FGj8+9GUDF6A
Vn/LmuRTN3w8cMVVprxo3yGzPtpc8js+3ZjRFnpWyEXtLfj6HJmxI9NEdnrHd+ysv0tlvWf9DB0O
XHcorhcwp0UEDEOsbyraYU+486Ue8Wf8Eb2bh9lxWsRurZ+gyQ2ETPA9N4uG71SLgZdBIXF4l5W/
zqLdyqi5lNgguY6E2kjn7ueduO16WJYGXNdWhk1DnKCkV2ERMxvAPrUCi2F8uxKiqAfb2S5AgpCN
W4998tIrs+62UnPMrZdaoZoFoYC8opv9qhHXu5kO2Ik+W2NaUZv/XAZgOCFkVsQlkOKJQQC1hR3p
roiZBCNaPWNRy8qt5svM/D5pTDXMfDwyUKXH/pec6f9KhgkXYEl4ftIFzUJtj3UPD3O1p9Lve7Qj
wkDWPW1brOAHw1ysY19M3KlIaYDBPU1WeGMOFDiBFTX0uBe4PSTm7L4tMtfc7Gpenaalxe2ZR4Am
2CiGc+Gjy6cntgYsaF8fe/xjV8UmtvND2Al3Fkqnl66jXuGx246P4GmVj3hQz6cM1UWBIbh3a1C+
ZN7zgtblE/gUeT1ZscH9zXHwiBwFfInSArVeTPEDnC26iUYZ4DAIG8UDEvJlaM8BUA9cEaaLMacQ
2mGSTG9d7Q5fqQLFOy3T4kQfHeYnUPVq3Rc9+unTF65wsCUb80MXBaXRJt3wZT0aKaypIJKiATHC
S09qDKq0i/VNy8nf5I8OIiJnXqOEnKlfGvaJmHHHJTIer7/NF4YYZbK/juloAOr23CaIB7g/qhp0
4mLBTa+mheJkb/2VVWKv2xpv69i465J941srDIa9CleDpKZu1cVCi2KjIfU3k08+s1ympgXRPjCl
jK7A+hWtEWppESjRAbPk0jRWp5EINfX3m+x+zoZbtPC3u//X3VfOCEkeBjLxNUmt3xMdlcqBrlYJ
jT+rz7UlN/JA8MS19ssgnHTb7ZGcZANm9Tv0A3wYjxS1f3Vr/NfdF5MwTU8DeleEkbOwpE44/pdW
29MeopLxzsRKkp4qQQRz48ZM0ZEnefDQnF4y5nmOmhyP4VZU7QqGHipr64fMp3QuSQ868Y6dSboF
K1FNt86fj4fqt2c2BjR+HE3RY5nhBvkaKwNRl/Lm2UPjnd1jsSOa15LPq+KaHFwoj/ajXgeN2b7V
ojR1TBhXQ+zKn50HxjEomYSqGWXQug0F3iW0oPPs9JHwWr3p34gG2uZ/SBoz4ipOz5hYvoUDiN0M
Qo8/+lt3IYpCCVeLTYVntNb2sPM1jzLHfZcdtX+2tvNuFXFMdj9bHcnhezBD8WArv0lCIVt3e+/1
dcXo+fsxv/VxihNQMwSEVRUq5WbOlUz5sd761orEXYuEMk83EyyMmcu8NpPnbWi5FrMD9xyfVw4y
SKTOC+7IDxZVME+FREeOgw8l3hdxxIPHVgbCtKis8+XxmZrWjO6an5i/S7ibvL8Cd2ZKeRDnqe/V
6TjGD+DzLsdgTxQtAloK1Pv7vDOz0SRLM+qm4v/owOmeQ8Atat0vniR3qGd7+ExClGfTw2WylNKL
P0JRVd/P0j7RfJtLPyVrhNKDAzxNCqCeD0dpCVGkpRRUysvflo/PwgJvPsxiz9LS2lFH/2f3VgBN
Iye0sN/Kg7j+JBSkUABd9nlKSMZBzu5izW2ywbrFTbz+1a1HytAlN4FvD10hTngOPJcnp/HA1x0r
dzYg4fGUY/Wc9o9leiQuDdBfl7CQKBXHLRpv1iSlOnchSM/pDA3OXL18UO2rIZprjztPBETP6tVL
rqCV04BqD0uzZWBdcV6BcK6Ds/6KPI15TatMquBGGe0QnS6WcC2SGHi1MbzwosdxLFOrzyYVHAvo
2Uo8vl9bKxFO0aKIhGgVKh7zsmuANcQQyxe4jbcvHpPyK53ygq24go7MfkSz6vgsqS20qjVanam5
WR4XkfgxtzYJelSvJ2SSqI/y+udDlRgAz76JYSZhGsmbkeCtcdihZU0ZpZLN9tupBiEM6Mq/yxjP
2qBi9qeNFiToBTUwT8rcY7bJNRU+T6COTiw9RGZiTdT6azIozN9Cm4vNNeKK/ZUmeE1N/wftL7Eb
fxOZD2G+0xS8JRafSizIQ742FoJowAaeIHjrHLDOTInfhxyKoqARFn6xb9WwDZj3eP7Tt4DzB5EO
B5QzK7ipHVAfIqfbYyhp0+jUP5Bkl7KX4sOonSZoJ8yTD5zKWSbX/TZm9pdHQlk4ZdL5HTK9rbnv
n04Rh+pFs7aH09q8Os22TvalHpEi85XoRZXsLbQOKrtBeRVTCbCL6jM2+rweAmAg7Uf3sPNpEIR1
kvGwo1qJhwsxT9WBW+zpSlI0fALGL8pv1GJg19nA0xd0fGMcE3IBaHaw/XO+LtlGZh4B1x7WA7Sm
ggpw0hZb6kNdutCeJ6GQAfchGDdfgrjd8o5Ak/HrkC6e0I5nEx73pDqAxDkPo517ZaYzEE4FNEGM
9xfGg2JhkGEr43fvlhwUIGy+3AmjmKVEiTCLr4h9RncGOczM5FueHnWGrU3mEfp/kZX2756JiTVD
e9yHDIywRWYDz1p30BRC234wMYFL9tmfd3lrHNV74DAJADOkBmX6BA/Dbe7kO4tHrwD6ZaM/R71b
UxIV04z9A9aRb3U5I5iKPxABLHn1WBZhKP9fFMKIoM7xWUUEiDpqgS56aYhiY1ulpNNpjRPCzSHg
8kpPa/HhyhJ4ThtRg/ayX7lqnjtekArjpINZXby/GPUPMMo5zqNss3tM6QbyhuRabbUhbNQxq9Kp
p7r3CmoeieThPvs7zEWHzMvAIZN5DyzJ49s1Zc4sWn3LurIGYB8uMk+KHExAH5kaz2FFD90XRci+
DZe+PpUTaRIkwPhM2VCcUfD8E+v29TsYd1gcTHA7jr04oZsIT5LU2lGe+JYtZdKsfanEl+9p30nm
4lUr9HZCiUaiFTcH3gs5zg/h5Jx1RLbRIvBIP6YSLPvI9SRf6ZLPlA6UIe9iML7/O2jGl2duMSli
G3oJn8EpwoO4tvebthhBPQW1ZqMlVMMWRzQRglcaHxj7j9OChgruWtf3IWbbQmA05PBCM0k8qnlA
qeTZy7U23CLJzGIM6gFhcycs6RfPmIW23dUI8yjrnF2WipGdYKNqljCvbOFcwEEeUVDIM/c5PxHw
x4FdjuhwN3ymnVOfqiCW0qmWb+Q32rvaaCGY+PiJopD35mAXJNOwDvRqsatDoA6T4O1Wykybfmul
ETK4JZwj8JEy3OAR7zxKp4xvTsXXYckJEKX4w1O8X0/do8f78mcykdZa+AAh+XB45d2DSDgds6mB
8dvFENk0rK8NEQYteznwNsAG3QsRPFXx98vFUoRJTHjgMPzkhOlwo+EOe0NXSElEjNCCK1Tx7yBq
AM0mx5K61JXZfzupXSmXJR4KOdciuMpCj0EWcv4WHCjrCkeulltUBqfFK74LsHw55txuKRy3/RCB
I+O3G42Xh8ft4UgqW0sd8+34KKufOhjRdBphdgc2F8xB0YuwH36pYXoIepA3yxopykIfY4M4Tqk2
yXd4tRbMboJxnC5Qk/TiFVdFMGrPFOxsqZWag4FiLXzOuw7NVmPwSJ6hHNbRM6Kxy1Yq3EoQMrYk
kV15snUISw5JcHlBSSz7NwBz3qjKaC2fmsQoaCLNcxshI4QBc35CKCDFG7YOzRQ6SPsZRyThzArV
YO6RSf6Xzb73MCH+fsL7l/MG+cqBrmt5GPKAee+ZXD4R4+r0D86j8iSy2X+orwQ3C7RO1DSjf1eR
EC9FMWrQg1kOvNw9y4ACBsxTiaiOR5OazSJEDG7lsK4PParEriRk1oa9zQkCKQSsHDuQHRcY/gRK
CdHXnJqyvrdqqNFE42Vws4EI4MZDXnnMijftwZF7FUymEnr5iNLxJJ4gCiBc7HqHib6i/+a8d/4+
7vJmfUzgjdrODSElTt1NLAKSug1+26ZWBvLGi7RTiuzRE3JPRrN0YERY3W0i7vhVA/E2WwDXwK/p
byK4AoTP8vzo5vMPRAxJ5fJASdL4okyDsdGn1crogyyYiboTJssex7W7oLWAMiTRbyKjtCw+mp2o
yDeY9XbKlZqD86FO/7hBoF0PsxCxvW9uUAyVmwhbAbLqyIeBtnccOeykZMDD5EK/LyIkYbtl5FFP
Z5SZo7gZ+tvk6Km+AkxefDSPysOzus0gNoph20JTdW6rgWmGTEsgymA5M6BhogjrbCc5Q/mNm5Oz
LQ/3TpYXyPYHmoK0Gl2MjN6yQT2nE3jOi1d8YlWJ0cd9pTz13RfZ8wysPWAyP/W3qVIgtF6zLl2U
EoIot+KAKZfVlk0CcaZ0+HVNM7JhPBFWsOtlExTBIUJBaQTUqp4svIXwx0Y/0fUW1a0oQNvjcFEC
+vVzMJgBHQ1GVUbO8B7a06W0bpvT+gMpXmo71dqq7jwCEH7uAjfJYL2w8+nNS92cPrs095GtcuzN
mKfBqyVjupTXPqekzUPb6qvTzawvvQZvysVkkmCgp16I6NdT9qBf0wqHEq51HBxwCHMq1YSu3llG
O5zQh30D5ZyeAW8Q7kiNke0qTtCZCpc9lVUCUbMSjXzt7wGZgXkPUrVK3zO4ujXs9Q56FaYb1PpG
QfpPYEt55LATbrnddPjbnRHoXVLOMHGrBnn0pr74pQTE04evuV66EmTsBLWGs/n5CSzK/qYECRTt
tGZXmOFnSN+U/2Hgd67USmec02ifZz9OtUIVxNOslxi74jhcFerj9VHYsz+yUf5GzBWGdSWZ+7wj
ZFtUz0+HjZzLd629QIsTDr9Z9T/Tjp4h+nbStxCgNED9kscEzrRjw+s6gLO/UXjwxMuxCxNQLEi9
aHONmgKQ/Q5Qw+bx6LAoh/zra2VC1kEkWJ0dnnANf/MKBrhFwh5OVMt0xm3yMS/Eo0B7tsKTUMH4
J32zFF6CrO3F7r605mMkk+GQwLwEVe+mFiUlKT6JObv8HOlNobXKF1UJEpSpL0NySjo2ctD4WmR8
YZvQNvi5kWqr0tszikzdkWqICOMOYv+d/lJrJW+32EJStmSjJoDRtTOxeABXv88BpiItZPAMvkXS
81WI+BEBFSpvCIWHRCJrbxwM85PtVt8L+r7ljnAQW1vlvYT5waG13w2XL83Rif7KRchzpJs+0846
M5Bho7+8eFY2dzKJixGk2SwvLAgRY4/voDMLxQACAZ3AdxO+KOfS86ovIe2hq2RDJXccvbbTV9he
HJHVI6zJLoeE+lz9Ixr0wOCH3bxZnuzplzM9sLBsI8CQYNn7L3BYDulXhntNGfJicDjRvXeQ7CqP
hkkSU+Lf+lQMbtm8+mwyVTvphgEy4i7R/ddw+rWAu1GTjbZyYFPjhEQaCQJUSqZQKenMAFvlu/OG
o3VIwGMUAL4Beqqrex0/0lsOtSEKoE+SjT4HBmS4594rZEPV506njvlUb/z2bbJ8eLXD2g3FKz9k
8ZKHz90Yhxt4Wx3FepS9BuweMv8PDNIf8UlNAZAIbbPvStToMwgrAyREwdwawvr/9cVhQJAGo0H4
K5PSLsZIOV2vlhHK2Xw52sTOD3GCUjsq03qBhEAGDQkcDIFnZlwnCde2Y72DztuxZieyxkTK3K+j
lfAH9k7+qQWl9lNEpdmgn/qdfV2kGY3Xq5sFV9SMmjszLLM2jPv8fm5QMB0nTbG1eyme6qKRaOwA
SDMVjkvOaA1dXkJP8uPHlu8FgJd2UVnWdx8ClYdZN5BJ5EQG/sFR9+JOrRp+JuW4q0pG72B4eGGW
aLDOG0jy+45P5bt8OQRA1f2F3O2VTohoXVUiiJ4HTWrIGXuNE8FkJqiLXW2Vg2Ei4zpXo/L7UJIh
Pt5t7YTYQk9iW8pTPPLLryZdyK0QwtGP133pHM/0Cd3p6kv0BGi4lAci7cGCe9N8bTm4Q3wl84+V
qllcIDREVmhvOnNSK8kFj+WNmEgoRrHm/JD1pOATZkhEeoxrimKYYmQsqwVU5Udxpf3iWTlaIQb+
f6awu/KulrJEbDnYjfJMS6Qj6y1aGwAVzz3Y540jTH22Pm9oZWI27caOHrD1Q66HxbBwo3hAsr8H
bpvk2h46OD3UxBs3lOcUX/VxHAtSDuDQbeQ7mqEn84yXwmVfOFoLPiIaU2qrmP/0nVSsmvDHp5b0
DuPs49hn1iz/fseUissAgDTiN39SFh0YkVxSWAAqJ1mVEN9m580IS3SIzIHPv1JWyLrDU8qac2rJ
pfjtjtzJctbyM7PZPB7KD5jpe3mYyUH+dxfLgJ9NTYh5/UkBKGIlwla2SVtKdR67/DY7V7FDiOgj
fjMV9hWmqDcEYECd2gLYR+uVwYnfTcoSEsHW5X4pytMsw9xBn6YBb90u7nSJ+QTh7kALjcHbyg2B
oDr2DkyR3H8H7IGRp5RQn/rAu/dg0RpKGJCKp3YVpcaF02AuSZeonhUDken8rvvHqgGsT9OsWzJH
qpIjJF3POs59EGkfUQqcm6FSZs/1wGRkW+zNUbIvuHtKdZ7Gi1na0vUQa2+2xXCf7yXxJkLaB9M/
+OG7N4V507YDanJwkNDELJLZ/vGiduwtVt/qqBTAWi3qbBPRZdYXyBkzkLo9bTFxFyeP/Aqi5KOo
RSsqgZN72R6LgaDDVfoSwkKn8lucnzhaGZXfRhiyPkVaIYSs0yq0sZQujhBsWBjs/N9iV+NNU+KM
f6z3TzeiFf1tEU4J/kdC1bAzV751QJZHLvRcSaxWBsrBHW/DSTLfmu7nW/uR73/+qQkb/p0ofSzW
UjM3TzGsOXmoAmhltmfX0dhOXkkHkO8Aw0VpMuFaoZlMHK1UKI1Nz9bU0u8SUwVNT8rR5H2Nm5J3
dX6puOZIUUXM4uD3+IAe6wCvbkts7c6DEnQw9LZl9BmeEh9lwEp8sOIsylfM86Cv7ZAXY8YOzhYd
E8AHWBTsj08JDavySQ7QseQ4MP4D1pK4Ee9jETzug3i6WXNsuEr1w3ymzoer9aX+m16LdZ+PU9Fz
U5hYZk3ioAlgzCnQGaWrhNF4wEzGXiz3XpJU/sMkgnxrXSn+ZqVzVrPWZbJXjIMF0ivBcvgNtKoL
2rWcHnIP6xlNdFf8W9dwsfanP/u5UB3vWn8SOl98TKtyfBTz9vyIRvjDYSswLZLm7UynlqEV/yNE
GZi7bh32FUKWSODNs9709a7SEX8pLw/lM8MgplCILL6GnkjccCLtDP8joh0G3ARWu1bJc7Pf+zpY
UMPOx4ktFv7Uymgc1X80QVU0bDkLXQ9RGGhbjk270GoOyYUp2xPGXaZnwGE2/7r2SYBdUIlPCqQL
6hO1gOEIRtPgAoIeY8X397IhNXfy2YAZVscgKx9QJbq06B285/Fy0MWiWypFK2+E3aXSsxHVQx98
m/bHZBpqJ5t/NvdP7NDEz92p/71EaD8rljkCTzL7MjFfXyRjPVw1hzFTWqgL+XWo/EwxS/kyZN6+
6clIj8DR5Mjy9bvjqW8xURFjzrrwjkHWIRQJ2CTdPbMvPEYOTQ62EDH24lZ9biPPLEVBtsNgmX7W
3Uh7m428t49/SO0Mr4wgcFFCjKGA66FA+OGeQqY8Z9LBvq+kn4JcnZGJO9McTuvHeDfG3TTHXQAj
CF2RnqZKWRw7qp6Y/csQvxY0SAL+eGdatbzuJctEXEopL1drxcTqLp1cm19xguJkFBuAlNEICOdY
uLbf1FI+j44Bvqgx7/cq3i0v3hjQV2sKWiHhQgeEJbYwh+Vw7DwepndELkyPoybOjpdrQG3Gj/sm
ZYGFf24X7TO8I7WJEyme5pS4tF3u7TsA8F5JoCGtwNHUL+ye5GhiFvsWgraAcN8fh6DPYWAdmwHe
LWXbUk0ODZKpJHMscffTfJeZe4qhYl/VE0vaLLaCk92HCR+2ngZMTcJlB0g9/3NZGk6DPBUozK76
y2XzxBBV8xbbXCAIZDFkxo04queqjHN29fPE17hSZE5nIQ9/fpBUara1AMIUpMaMfTgNw9TojU7M
VlF4vGJPdT2orgyDqxzHju268ltKpp69IwfusRin3Y5JTvlCzhUC46Ws/U1ugDbV5eMwDe8qVA8Q
Ylk6P5OFimIkivSKgAHBq1YN5DMDmfdjdAlc7MfzIiJDMYBG3aejsWpPDuw9rPCwrjZukz5kvjVR
3YE/u7dqnqAAjbCID4P6X7XXusefkLqIf+6ozjtQb2liwsmprsNlsYoEIwa3PpFZ1hzvhFO1Q9vK
zKpotNbYqJISq2Q8jRDSekcy58zERFhZTxPGTboe1k+JxGXomdk1IIPq5hkwRJ5TISP1ziqenVq5
wPu7JyFE4xf99v0HzOJPXPSUcsgGB5x48f8DTC5wNQCaBqKsNX5qNw1cI0haUwp46aa87xRnz0ku
Uw6yjiisS5M/8FzmlUSfh5Q22G3efiu89uH4VGEdVgkMi+2xkeON8Apm6qhAL9T1IS+sTSzhkXRh
VGDBuesDA86cwJRBRkUIVxtxZyqtvk86llleYOcPFLLKHdbtBhob8QVWfLoHveczEpJGD2sYyRrq
MeVi/W8UKmoeTxbWHGPZFfv4xqtz8DbEPkpeYTV/0nzzLu+FYzZFnHiwxYLBUJrPtpSaDg2Y6F+F
57lmVTFUhJEKvWoGUb6M9QKZPt1iOl8/YlpxQj8lajOGbj82Rq7oOZKoANKLSRAAImCouSfLnsXM
I/JISq6Rd3Tz5DlO1yaosZFXMVECITNOY8lJquHRhryKVYiujA1v9wm6Xnr+/qoZGXYlGKWp+U6V
44EH8iVz3hlTl5yETAXDQJ6kKoeERcybVuOT41SNYPWzfK/vs3I4ybmSTyHtCKZqdFxSkss1UsEJ
oU8IVYoGVJ0VVTNSnxE5CC7NI99COjicghWC390g70Cw+WXeAqtLL4mEI4sLqjBfiHRUH9eX6xDg
aNRJF6G8f9NRHDvUi6++y3z2V0/jbeFRKSn1qRgsBy5feY5qv1Vvkn0EBm0xuitdAAPITxfcBFtm
OYhs/ONFvIFHfhgnwRkeiq6AD3CwFGMs2Mfrnhl/SJsg2Rk4oqstxt/YwckAuakqwb8n3i9/IsjS
QxFjLno1OFBDkZQuDN0wwLKWXV5OZFsfIHS2DfsBPrNk2wntNgfNkkozs7zagOu14fJ+GEO0K43H
4i5pqFchAXQwN5Ki6AVZP1Y18wZ2T9O0Fk5JBOrwFOxAb1SSqCzV0vHKcHW/nHZAEoYEbTI2BlNl
W8VHNf8YpO24dsApBGc3FxtURbVQ8lea5YioN7xFsWi5HxLsR7Ar0Rg/6vOc1G0fTaEACxJLUfKL
JZZGxVfGBusrUnL6cu4uzz482s27hfBTCWurNJ0gR7SVuIA3cLIc0D1YmmfkGxyvFzDw0ItAYc5o
BPQQtV+laG6gVI329Cqd/UaTtDWkr5CCLsl8dLFdHFN460xP9JDZBL2Rz4wO2D7AZHoF7IssnieP
EuwekZcJdlC1J3ryTjPtekKvHoTb1tgSHsS7LQsjqI7SuDUwp2qiE2FoONYAGEmHCXxdNHrZ+muq
MsGXlHJ2xS8QWZpjMIBqRn3MXMBLNYsDs44XOAXuDuzV7yM3zII8uFzAAeAxyDG/hkIbD0xer9me
ejXEBur7cak/jVRAF4dej1MygIOhvpWSJM/zFhIvW21OTd5avSo/uDGPRFruzXaGnpax7FJWBw/x
G1ebQCjpjmVvmNK1epkjJdxakARHnXUj19AeAEH1OwjqGsPig1fUm0cU5uu9D1qIh1uNF0UNcNwX
nWQ/0GB/w4mulfQ3C85e3jxcLU02K/CFJVMZPYIDbGuV80ar8vw5M4E+FrA9a8x69BKncdriBgjO
xTMERjuDcKwW0xZBaxjtraqPXtd3LxeVLi9oGRFffWnJf3P7rpHhLSHjrtzikHkuwhL85vQpEdkR
pCz5QxMfTUJyyUzkCOxnCCkNInw1NKP1KTNd8dSQfGlwRE0hPE/e6sTgSIJBa+iYPT5mh6POih7J
1pRTDfLCvErL3nLZspvPwX72eG4GEV2O3I83dho2peYvMvL/hs4JRYb9QkBKpnp5EZb+t/NRpzd9
HOrZuvpFTkkliq+cVM8/9V0EQ5rZMzHPS2yijteJSGJULaMFlm7dVFIMBPcQV6c/0Lq/UsqrXTh9
FZbUjn6UL+sr57UCSX/Qk5a+Zlnt0suO7/MQx1QX76M3hWpTaj0xFiQdrf0Sa6sRJe29blA961Y9
bBAwiXv9yM9FnKomME6FRuk5bcK1zV3DYgMaZVGDm0sSbQ+pG1kqrm6rtvpMPrSyEvzCsXKXVkXB
75L88vL1S+luFPewuzUNbecM3YwHz3g5LHUWKy6gcWVN03nQillJWVv5c8sdmmwQxpmqQMJaskba
nh+BuSQ9C+xbVoPynGTYCABi7KYnTB02h2nQNtr7WrPr+dNA2LnMpy+QluCqUteKGpXJe27iuNWY
JMPnokxqxyAyqusMLSr+brko4Po7o2wtRt4nwL20e7nlfuWaUuiN0oknUdXtHIs01Hh9eqdKmthR
7QVzH9UN3Bmzc1t/ORrA/4u2L5LlRwfflSJPNbsva1gh0Sx1l7A017TiOP8mhoV0otF2agbL8pUR
CmwZweCskWOwz8NKN5LC9xfYQNATV/uYy5qyfQvyq8/mqPMUgxIS+R4fYafVxYlpFOSvGQMkJnVs
SyUi8sY+d5wDM1XWZz1Osoak/vHMvy3AYHJL0mJyOdvF2aM02x3xDxwlHBfKlpJzU5pJxGYObGuz
uXP8m3u+JTCa9BjghRYhrxyan/rDFDnQ1f9GqtQgBMAkjFOsRURhj/fjJirqj9S3wU9PLTgdzR+L
Hi21Hj0pKaIC8V7j153iFtMksnXEt+trMKBe06g1h4qaCee6QR29a0sqXjJ8zg3jFFU90btUX4YB
CWcqv1Mrgy+uX6LjIWjZ97ToevDcH0x9NQUmqhOcT7ZfYK+XAKhA+PwGHcPz/Mqt1TPhnfrRSszo
e55hRoT1Ky/dGSL4z2qjZ+IStf04Z/t7LhrkGCbHJrzcozj16hc4fWJzxk/ipj3yUhnV9siSUkhQ
f0KLmE9EOxata2FlhGrnQ9g20eXlM9COpu9WNKlLAs/a0K8HlqOC83fMaH5Dz7Wa+lQUzdomJeCv
XY1Lc7o9jsegeCmZ11U1857xGPJXqvUGn57DQ+yHCAp2CIJ1ivljFUd0amQcZhSremkLb6ulpLsH
ZGsLXv8gGeqAPMvqdb6v3wsj2IjGmBIgp9yYoT9uz5BqlaklxT4i4Tk++2Gaj9GWgV3EeIYZTyGV
Xi264Um2LEsRdyLmzNFV1hm2zKQfGlKhXswuIPr5JgWMoqXyAwIc/PYj1w8HUl6W0vHJ1dn7GFs2
izWUNmRRcy15LkAjBoJZzZKMDzQotMM5OUJYEIz9CDEvUTnXX+3REkzMZit3D/FyaQCwcILBe6Qo
yOHtVZ/eb2f3pK+UwAwUKA1Fx+A8dxYLs+GzgYai5OkHjY8XN0d17kK6/WtBRyXm/GCl8fKE+ndf
Twrcx7XnWaKKRckK6T8U1JdGc4z/t7Zki3xs/8XsRkvUOI7jhf3YsgDQoV3C8UJm2FLDGjlKXrza
nEnY/Q61JVkNnTONHqSBEEmqVZWxdLz24ZFsQGI4p8LKswcFjYSsvBsiPNbrH8uykN+aHTrLk7tS
uDwvWHcFv9bg3e0uUWwNex/osqyU19SB2dWFfbhO8bLJ/3ezJXY7dQvBUAD9GkDGLUQ9oBgsoRgk
s4t/FAyaDVgKoNhIzvrWxmrlfttsJi7i1G9eTishGTBxFuyCoXySwFpwc4nRyKWZDm8UOGttOOLz
/empQssNWKSmRGAKkOjM1nuBBY8XZ2dcsq6uC6xsha5dbs+pxTZ5961uIGB1s1GotvnpzwYMyO8A
CgqTFcIxyQn4kYmxxoHmE6NvQqq/aQg3tFTsnYGcDsiM0rOW9cFrcXjUcuLQCs5jhxWbUx0oRj7Z
j6PrPCkVLSWcNqGlZGTgVzEFy5QaZ4rHjvaOgILalM1IHYGSFksJ2+KL0DfJwkR5tLDyiB7C/NqT
XTYRWJjOOtEFdO+6P5vCW3bvKaCGraE2mP4RPWniLHs1ihz+uL+6omCiJtu8robB6SacCc/+PVhh
kLzxwR0QxlNMPG9MTVCrDA8ApstRWzA+VHl7jRvKaLoFfdFpZzo0hx2KtgGIEk9UbyN07iEUG3V4
fB/ZCKnqpmUFIr+IVLbktt4nji8f/4XDoFGmS23stgQdhu1CaVm3OMS1+iZWjUN+iq4QcQG1BZHM
2Zutfja77DaxYzIMTKYRbfaA9yx/tO6uLnlFclPdkgAxe+zG6R0lzbAl+SNuJJMH1YPgrZnqYF+j
GHN+/LCBpO4L2q3vRNWcemEfrKTcrkrZp75Wshh7V/+jfdVhTZraHK0QMSEpMccxfFvm41EDEJBo
aozq7wcUBFlKl0q2Fgj3NBeRxqPqUTuC4Lm60lw2N6yMPdNHmqnAD07i9Fk6ncUFC09S+KKL8lBw
rtuBMJdjTBXbc3P2puxOvZUA67RbcPnLTqUnIsWpqiKK9rT/GUHuyVGl/+iY5SJlRWBdcFN6Cv7f
ea/CuVunrhBz08ppw0GJ4PFP6XzjQzjkyH+NOMrIDBu+oCJacTv7Wbjo3mpuL1wQ2pDMWGchucAT
v6ZXxbbDA/NbYNFxBdUloOOpGngIu7QJ9dwxWwFDxeDRDtttYYb63X7c/6rWJdO4OFg8IT55CNZ/
aM6VD7SuXf3TJe/UhsF88kcg105Umw5NAiOWfs2X7UpEYJv8EaI1p4AsqLa5hD8oCtsqxOEvnoyA
Pj2W6uY6q90JbylsfFS+w5iPoKeaSa3AlbPdy48qPl7qONedt5Ymrz5TW6TLXoqktrpqJWHXpLSD
owNfk781aA4E9yg9gVqFehiEHrhude4k71LmWQPw9KQPcMyoMCnVWSmWB7D4UAUuW0UrH3T7Wx19
kAgZFP87VjYfBlIn6snJKHPLV6Ukk1uPRCfPkH7z2N8VaqYRzNnan239Ks6JAkQhz703CRFzqy88
KH9pCxr/qJmjalR3ja7eVVBoYZY29Q4zOzE0L/V8Iz/05fOSA/+2DHDmV1DdUNO8J4UwuFq48v+2
1ZxhqdNGlT1B7jlm/GuI2T3LozLhetGNt20VIXRor938yQQMDERL9+iZYALcBrK+hawALORW/IG5
AMF8mhLKQqLBDp1RlPgG13TZKtL6ekdcrSpDVHMxDPe4yNdJkZZfvmw+R1NUcsceH1IBUlrO7hQD
RksnhzM/d8os4DCVTCfO/7owmZlHHQkEv4eb20Dy4Sg2DlB+acf7iFl6t7un/3V9/SnG8GGop+eD
wN6JPt2V+uOu6qk79No4xeNdPVheMbwgAf3AStUApM/t20mHF1Svudh5VM1YZoXG1G5E037Rvece
E6G9S0ttYvJb/wXq4TN6uM7d2/Oa3ctKIrazsggL4ZrVpBhNMGIB1W1T3HJa68m2MuZIvygMKn1f
/6JQ0mpzPkrMEVmSI2qBTl9ZQ6KLebmDDfy6CtzKf8Be3qFikDo/BhjmsdqsMitMzGfBRjpvrFaP
XsyAKNq3c3T0u1lvP5Ma/tDztYEqWBXyyJ5emMZfHEJjBlISUFKCNmQybAJfehMDupD3jIUUL2A8
Pa2WTPW38MGZg4b5KYux0dLPnmzoeEb/ORyfVJwSy69kRjqDPS0GYxPR6d/DlnJW9xBfynf8HY6y
ycc2n77lZ7daofBhDqsw02ahny/jY5FsWxrHf33uCDNM+v5fMm3n7OeclcLe5Q9FOwjXct7ooQ5o
XIS0VEipxBT3d4rwW0Nq5ADBGXX9ZkG2KyASqKDYVtxgd5n3RpLJj4S/ymjSFcwdF0imZuz93wAB
YlZXz640L0oSxOOaIXxXHUlUPoWsmuA83yi9i/aHeBvpLhDvtZpRW3PCiCaCNgFDARs6EWRbcGt8
ZXnTwn+UAqCdSWWnSkdUOHpukPo/zctsVptml/UUjYpsw2mA+HnyQOSK9Mhxo5WyvvBl127vlZhg
pyc7PcZsvj6KIk4qtB+FjQMvG2c6660n7MkBnIIn1ebMpM705OYJIWead/a4kwlKru0I6Ro94lOW
2GCY5FVWMucvq/fG0/WYvb97v3vK10gkciDLUXRHxNKiyFjFdtnNJ7LUwnLe+MeC0oXIf+XqOEKw
ULcI2QGTeihYP40fpysVwqAuzGly8TsyxNzrfyVOWnu/2IVoDj86/cjU3dm3+/h+GkddJV3VTIo0
3YLPY9yPP7tpVVx+Z57SzfkITLHo9aGKfhGSTiIvIWu1uDrFxFytVJ22OPA7FmryNjaKTbYqkQyw
E6z3Pj7DcW6B36qe4P91+kDIuajamihvs/ISvFV+lrQRiRVyBpJCF11iDgfvBYEFZqzOY4mL4Dhn
ukGbYKPiVfIA7BqhKX/fogJj/Qb0utzdCGQVPOfR+ZY8EmQcoZbvtEwaE1ju05NckSjSxSUqD0fG
IZl5y4eXiCGiNS6HjaxZ4O5+Fpucv0qqjNQeYlqmfJ5LCzFfuPwM6fmNzJG2jQv1WNNJc2gH/ha+
OzgIP6ePEaSraQWjxb3uJQCpD+KI5ib7Q6LiLi2ez5kFeDEHHb2GlggELLLZMCQc0H+Yl5HkmZYv
mOze1+jQag4oEywhU2x0SZOC/+Jk0u1P9+/YF6bv8KyMUjK1BcrD5VbycGznsD4Z/C2pauz+kmf2
81aihAu8PsJuLbWUnQUrtZHyN5zRsQLNHhdm26+Ynic0wlT8bc9jG7gI7bOm5huMz6qXbnnHGEBU
lj1yiVrVbLL1wA8b1/Qfr6SXE/idvoT+pbua4lcFXpCNVgGsnYVX03CkDvT0APxau0IbUMr4qaB4
ln0A+RpJg5u2UC8Hz9DOM0qKihaEo2jVI0vGIIN+agQW5+ajy7gM/bPXDhqF9ScXcmmnnlbAGejR
5kGWFGo/dXrWskdTVtYkjmRZNVnye5Z00ZsCwlq3JxgCMbINicHJpIRu0EixclO6inXZLYTNzNsG
RGFzUuFmGRwk/cWfdeO6/Y12ZPz33sEB1whmUxTrKQmPzDj4MXVZ+zFZ4iH/7r8LkwNPsSp1Avhp
doytwNPmBJDI0yDRRR7F2hS1qL9IAMhgoQmtSCM2Bvd1czJ/ERh5exrUiHynIMV3j1gKCkMX/N/u
zi7/2RMhWPdC4O2aVlHm2++Vrs7sPDOqgL2qt5BLnoXGCPAp35Z1kiWptqLni+Dn2mWoTlo0IFUO
9XWg9p3gp3+3jMAyhu/85r71GFqL5QzPQmaOALkfywkb2M4Am9ofv2S3N6JURx3c7xInqmd6UABj
1AfuIRNHSv4xIf2D+/tQ+JcwnRYowKMQekHWUDQqGa7j8r3ur1GJQCSPh9oB+34MbD06KgmdE+a5
XYvKlZAGOeszRUB0t3DTmvUjcRQ4YrRsAwmH4H6edop/gIga7gq3qAPcXNsJbH2RjirQ5XmADUee
2t2N599bvkqkdL6DDwuEsOONK9n6beNO8/k0uk8WyFOIaSh6LbGpw53Z6swE2at332ZU0nkjD7wY
UQnBtrNuXAbZjdKCg5y4eSg68mxOhP1u0qn4MmlPnRb961kD4zLwxkb7zsZIdAgeJKrjyWrq1eXh
efJrgDaiWtNf1tLxHD1LGxtnaXxAKl3/VxODGwMxwpTsuJF/RfzNNZlBQBiK+0weg3JVlF1br+u1
9y6dJ/cA1IYK6p7L6Znwb0nDDjjxXoEUJw6iR0iSumw1YexfoWh8Afvyof4cneY4c0QP3JiyKpR8
z1bWms2DIaZ+nCXYiHp4lPMu22mgzjPyHUrpk5Kl1AvuJXBx2wXMi3GUmLIhLytnqCXY/Vf2nT/D
+9uIUVGILF+5EM25Dq9Xd6pgJakvV5eUIU9GErtmkBmpADOX4dmboO7+/V+rDAfDDGVLKpx7fZHx
hCaFF75VraBkKLORuVMNp0N/mTo7WLaRdf1UOmkA93J9h3lVOyMHDI9of6WU8A3JLOEHswkfg1GD
zlmmfOP0a9iS9NQn/U2DgYBaCxH+mcxVkrKXRLP+f8czxfTUgU0RSgib8gU/pgwx0F3Ndfs7oxlt
4suzDttGC2F/2kyZj9yrBS/wUgBLs+tOV6WC7yiy4wi9fLBwwNAF6VzEl/qXMRU2LzF6L4vFOlmy
WIsShxEeXSQhqUSVHrIpBTCuAwJ4sP8HzUD7Ec7N1E2dsJPSU9baT/FCFsY+UEFGYr7uAWM3dgOn
NW/sz+avogLCvC8/LtK+HVRE6IT6Su+Q7quHLvx2BjEcvjba3A1+EWhdenmazreetWk1QrgaFzO/
6axfFsTfolZQfdCwEA3UtguD77/xpD2PmlFn9GkMHSdAT0fAwAsePpaHi0P4JHD3HsIgb2p92bXJ
PHUap0IfgnPJSr4C9GEh9PmKFdz7chg8gorWTV++n4/GWPBYVoURPubf26QpTSv+dWzCmH5VkmXy
FjejN69MeAt9OsNXsXW2Gj9E1BXxxFCELuwr0xbRDs9l5kFIkxjvcqnmOHKerqV8cCrOJLagEGTP
fFbQqmiVLoMuX01jsrw2ob9HmlJa1XYxuw/FZI1DsQq3aSRFVx24xAvvsBNBdJ4B8fq3wP7RGtxD
wVZFlocMf5NWCSFmRtlVua4kAXp1ooJz39My9m++meT6iCznmdu/7Wd4483B7WmF3gIpQpWGAcap
l7pzlVrl0IQQ3YnlNr0a+vHPBq1ioUKcPpMaK2yKDh0ak46srXTO65tDaEqypxTffoNsPgpTVbLL
/LEshuoPc21sHWf+7my+HPCdWvGYNXWFdSHS1Shn8Vl2+y3bVaGzzVVVejRMpj4MA4PU3eCRK0oj
PeOu92gzu8nrACk8/wGiIqYoWNNK89cXDCgku6bW4Zzb4i1y7OvwW+mjPtG1EWfkgEsW3YPAqksd
zuCju6QhYpSHuxWWFBevIJZhIDrSuFSF5FbehMZGolKjLnkhn31pdJZp/KctrlLto9uAcb7v5YqQ
fy7q+Ge4EkZafYdyyy4UL0djDLKkkmHbZ9AYlAQ/xexbclR9riodSaAMgndzaUwrCch62PLO4MVw
Zbluy5typbhN/G6DxqO7SOqj4zY3nOeGHNOgps3CjSWcu3BZD5GsdE2OGRQ+Kx7gsfzdrowaDru3
8Bxpj5MysWhjy1rlH31AubiFZkVin1XnMOhFuxsVhs3Jx5iIhzZYoNju6aHKE12qne7VWNfbisC+
MJ0Z3RVG561hl3ppLUdTsQvSPf97hXKSa0wVwDR7oTqZRONi7/BhZuSulYNvyFAwqJpRQa0PF6nV
nZjK/JSCqwBgV8rXpoHAUIjxbNCkfjd6Wdr/3QoClH9H8nxvahVh3lITyYie7HjxleGH5XeXOiT/
8N/dpte2EhAmhHkscGPydgAdo2gvpayOsYh38/two05JAi8Hl0Hsbrn2YkBfer8BM0invdQwSGFD
4IPO/PKlOdd3GLSSzxrVUfVL2LWVc7Ejg7bGICSB5wmPXh7hZPPrk3nYwao3ZRfg0jOqKVnA1p+j
Zhw8vzWl7OSrTKKjDrx32C9BJxaHeQVNFAgw3KpuHLjKp4zjMaNwkyLsJjbJ4sRcd8TGvz3scUsI
EZ5vhcvPIWV93RXW2+F0qdY0dUxASNz7uxh46M7CayTRDfOFL5wXN+/3GFX0kpDASTc5Ad3Sffug
3p0TPxD7uwSTzY2Yl2FF0oCHz0KSiKnZlq7PWzq/fEFa4T8wd80whKiJCbN4uozBCFNINq883PKV
F5EgaVUpCRhYn9JsNH2xXMYAlxi1h+ObxsMkArYoDL5yZGrzg/MMWy1qfuOdjGosnHsMvMFqIVth
uMG75bmezGNlYQbNc64vGUQFrJvvwlvHXgfDbjCNgPX5GKqqCrtbdMxyXdSraVHsZDNoXWszHjfE
NWMZRynmfVzMVdeEtfGqSC7S+Ygo9qfcw8oHoq44aZlLvE3UDlMcDzCZPwT6SuOd9bXMY3PQjYS9
rdLczI+2cEXw52NlEMEZrSyenSSfGTwK5b9Z08X2hw8BqZ7EiguDfnK8GPxy3nwzNBTJjJtz2kY4
hykwVSABhgf3jLV1XkEHDqkjOgLL54bBcTvaL7lpiDza1QNFuxzMS8KWOCZ6eY0qYAFtpz9y/I+8
hEouDU7z2xskdiLL0RGgOIg7O7no9sNcnAhcU51aj4GUYrlxBHvIgsooW38LIdkBnwDKbAEcQ1mT
aIidtlU/FH6D47yS4tdaHmVulFasgzxAZpllhZhJaFVWIxb6N+/qOZgWN7bPy1daRGpoOl1nDpcO
11gbgQTCUY6ef7dNtd2heQU8b0YFqoBpcQXPMbe4V3iXwuK8+m+E+5FuQgu38rJFblBQZKS/OHMz
ERHJ8xFzn6xT0sgLDrMp8Mvz7wE6UcYNynEXWtcRfef9/+VeO6kBArxugL6Yauws5UlWgWK5ymT+
5NkUGB9NHICJJzza7pdqDY83U+7IFvTOTy9AT/J8SNWqQR+gZ45IdLh4DqhGlHP6Oj0h70bfg25C
UKIUmDQ+3IDUO1H2GbZXnj8D3Ehsgl/hNq+ywgyT3g1qnTRgx9w4RxeLxnTlBqpTA+F6RzZ9am0n
iK1tyjrdIhbPwxraSzOzs2AlbdsAYgUFYYv6KsBa9Rv3FPg1aqWXsatvtB9S2sayyrW27VHiV2IB
BrQoJxOWqznh3r5/8sHUsVQAJOo/0Ehs4yCLZAE08jV2hjEHjcRcAZ7wm4nb58y3Uhe/rPKsY+nt
41ltLhxzKdF6WO4FdggBLuDsvpUZRDCGh951V8VD5pEdQHefpTf03ai/5FoUyyPjNj8ZsnL3o0Vz
GX4gcCB2hLeIZsYFifkF4pe8VDywZ2KQcq+2M/LIoBcwgKsJaVyLzKDlT7sC4x6qBKqFZRnQW04B
vniyptpTV89Vu9NLs8OO/AzuJhRGaxJaCDP3qreTXVSmptC2NDRN3SB1dzKSJy+OL3xtC/qeUlbu
PWKOLkvUNHkFB9ab5fkPTZ0L+r6E/dh0kPL61Vv3FDNP0F0x8PN2FDkBSVVq/QeHSjrYOdVxG2mE
8HW+xafOehqqqvcEpzWGc/KzxsAzD342c4fxws52j9tXKY+onxB4ySOE2Ja3XsckxdweI0VX7ZN1
ipCu0Dzl4GHpjGk5FdIV/OpKR64dF9vygGoNIRCGN5/+k3JxDEOQg4OcxcSy663X1xVrVkq/0IQQ
b2//JapjZJC0aoG1pOmn3JKOJsFOhEVpk3vFQuTfTdAW1Nw0Hjh5ZOVNpUPndoF1ZGbapfSXTSfs
O3ji07R9ve+dUI3pji7kz5ZdQuB0iOJsr3hd6SW1ohkZPSU1mlrH3+2kK2TY8ZRhKHEy3PDbnUgO
ozbNvis4275x1K2ufX6pfs2PxRTHIIn0g8bHBZyQWXG8HnjrFKlhktyugMvC5ZFZFx9e4VBaLCem
Bf0WNhxL4i2nU9exEP8fkX/rt3zf+TGJOl4GTP7fzVV3zaSzL56KoL9zINTwte2PwDbkPJoks+h+
kE6xl+qbo81l7+4nU7jiW2v9+7D3QXs9s53FLb+8hp9+pfLW2zS+o6QadllCqyZWl4fAoPiM0mn7
3H3v9jGrSzCEIBoQEKI46IAaoNTRe26W15ad7BZmcKDUC452bhuFBAX24pyWbSkiX9lKEOK7Ajho
wFK8q8R/IBMR2Uyi5iCnZWmO+HPr7Ng6WNYI9PpvzvfUXc6qTaFeZJchtc+DWJWIY3jYpk2o+73R
9w5caXHHaDL7XPr2dzG9HgjfCPXR807DL+wNZvmKTRRljeAV2/4fY4vw8+OWvylUt4Vlz/4x1oFM
pkvfcDardFvFSI5Bkju8dLCza6iXlUM/Eb/B4FLx8x9SE3CFDZtHsS7kmhTJNACqJ9uiCQN8YNq4
/lc0HIrAarkU2edD4IPNnX49bWCWAOtM3i5J5FozjzCFI5EO+JnmbJZo3jinLf/rBdhTxytBa1mq
Zsi6C8hor8gf6AgjteMOeW/1XkyBs1YVWW/tAJNN/1GQIfSInRuUJISWbKAgYwH4MTIuMQqtdbTz
YkDSw37h5iaZpIzQTmL2VkEBiCD4S4Yw5Xr17hHQicUl2cJsuYWSdXHO41QXl6slJNmzXFekMwjj
5lOqv7z8bAMR0t8Todqf9Kl5Jz5R9vqeiqZ6C5TNzkmvmZWNvGm9k1Z6rZS/UOskquEFGPWKDWw1
gbnpryolnfKP0Y6CY2coJxdwJmX7G9/UhkC+7vqabC4nQmvpnNsb+DuMMbzHL5ziTUENyWQOXxHC
wNC82ZVHv28JrCXUccKgVHZSNWmTibQruEagY62B5Db3Eo6fSr5lOjjZH0ZCTtxLTEcTCs6GGic8
aFToivxf6C8Ff6zFHxmfsV2Utxg+dqABOd0C/7LFHnz/s8YENuq1eTp4USLylYv46eqf5IAmvQIj
t0RWdXt+bIsDj2y6lD7jG93oFzgpN03TAmhUmljHThhctqMB7afF4Jt31wLG+CQyGDlP0JXFqOM6
7yGrwfLD2qcmgaKpR/cmxIecT3/0SXMdTO4YBtMEQ1e4RVAEa1qsj4CmJhU3EHcveJ+IUdUSLds+
0wHGXk3eSul9cLjSsd/3jDeEasA7Ov6KaavYJkToCDujB8RfhPlHeK4U1ABCISzGKtUxlkSB9RTz
MnolVGKR2WIAn8y3NI4aH313Pm9yZeguLTWiCA44K5mJIvkfR0qp4aYvLO6o73eMlo/FqlR7ua8E
bqtyI1tsgfF4ciHIHV9ujxI18cXMDgPxkWAhyZ0+bpaSfFyiqzQP2v964TResegIRN7mTWbxGAEj
wLApPqk3RoA5dMYtEJo2T4UvMNCpXv4dQpUSIMkalkADEAOxXYfV/3GfRL5rfvf6QtRKgGnAzNvf
rQu9zdp9Ove/4m5tIWPqC2XyD4z1cymOrb1klJ5iwq5CYbWQdxYXGpVeqZWvmQ0UK0xmJ4L6YU9L
qre13jlfdjurxL7XX2HLw4hlKV0QdpoY8IPw0Tn7gE4C9SzsmBSyXGlRcrYYNRcQ8w7IKjj2v2/G
llt53JtlqRjLm4IY2eJmLqvtqHlRHvjkHVK0XTdgxaH7lsatxTmiIh/Rhl3d689woihkioIMn0by
2Rn9MQGEI2YeqVCekGvwsblWOHpi06I5O2q/AZogVMr60tRMKbxxoJyL3d4EUWkoAXosg4FUGtIf
CbzPJjvJCIMsRqXqbbhjIby/IxCqTZYf1WZ4iz67iVJmENJ2gnjGpyUVW0LJwPHmXl2DOtH5XkQf
v9yhQCeCQB6mfKcmP3l2hZJJCzliYMmrxYJ8grpdbq72aqQL/lHbZ84zCkLB0/tpMnupL41kyBFg
+3GhQB3P14irCHucHWahf6j2qwAs7EQxApQuOkyndU1Exs+sihIAz2yzN3+uQHxEJJIpWzOIJPno
IaGLnBM6E9U6ZdTeJgSQPDXeYZzcI96rHfmOKc7ntCzfw2SvTnBClQIFSMNADaFDekbbqnC325dR
+JZZkmkWku3zFmuuomVE7ri3W/cXNNqIG5/y66oqjkYPdkYlRiXXAwlSqdQRc8E3irdGU12+E2G7
Jht11rYfa6kF7mC6xjuDb2VKKL1wPIeKZgrNk63AOClnB2g74D7cOM+na2hK6MaKBRixT+7Bl5PO
emLjM2fvOwt0Q5eYTwo2Pzs8es0mVAKIHs6NDP9uc4BVGJzd6+GbfSieXkrKxPhA3XgW+0mI3F1a
Y+zCSxyR3NooRBvjeSOPtFWbY/lz4IRy1cuJYzT7GyqbCs9TqFFk504/OdcsFcM6nmRiRNqd6ktC
AH1ih0ztmcNgOBLaAdxW31XG+aR+HfHz8jRR4Wcv7xcOOi9nm5tM6XWslfD0vHaw79ufNSpESzCW
cHrIHUdJbPd2f+cknKSg+hHtNfz+0XO92E5V0pLyx5CG6nzPZxUF3HLBnzJh7Co3c3MnMD6if7vC
ILKuThosBzEroC8WzTvrsPljnonf9DTnNmOdofmDS+K/EC5qclRCN9kEgQIAC5+V2ZcqAHhaKftG
Hyz59fXdYhcMliifLCo05mwCCG18E3k2+wnVRNeEcx20VCUgxSgj6Uet3Yl82VyOI8FgZkFaZO1a
3XDMQ6HAthR4X1OduzoM5w1OrsOFWHbiRjBVp2mfSSv+sHVL0EV36RBJo6u+N4iEQT6NJygTJABK
L9fMIu9BI7e2VNmEJSWHEW624cE0vAokdruWK6gY1MkGS0GHrNnWAdzTGS2Y8QSBLVJCGZZCM6gg
vRQ0ECI8rXxaIY7V6bhTJl0B0LiLPEsXQWRgDaNXpFMR59moUzms9oqiTxKXmwnSM1ZrFk57u5zv
WLIysB4KLtamZUdui+SvLT6Yiw9TAk7Fa/Yac6k+arFeo14/uTRdb+qKPpVVOwxUgE069TGWGFHi
i8xLl/txh5u/Bl8cn7FJ7ASRWozcYZP7T2EjN3BBRkH8jgZWbtlZ7Zsnmk40V4NPGjaDlui4PSIe
8EgD3YL7ZbECe7SruGZ8Le12aVG+pkIwbkggaFXszjfOiCU9xO+P6olOsWPY7kLFJP39hrFW+EJ4
bpllFSVhWs0Qcbc1yy1vxeOF8podQIBWQltigfAliodnT8wyAg9e2wVDgGxwZNN03Hil13Zfu2/v
zi/hiGZZbyGIChOuJx9aN9SjF1Q127WnUKiCZPQLgaxb68tSLhcwg2fUuAzxAVjjyww+WA8LrMxG
Z5qlDs/wKophArOLLuUDfLwXtfNouS4MTLqa4z4+IRWXiKJC1w8LeS4wq3GIhpetLUNESs+yUDdN
qTO/9UMOPjdGY3IgX0hnv3JgNwCb/qwXeZb7gTRafUIq/TWe4I4TN3804FOnbyvIMXjsFLwQRDY8
eXGPxQuWYjcDn721+9qjfP8i8Ts58SLLvToc0HbbTuOmlhCkD3in4cH2CSUSVEFlEPw+IkRaDSdU
z0yhvbZ+2SmqQ1BanyQ2uAiKzvyS1rR5Oah0nrUzN4FTyxhXXIC0SmtLekUBIKSY0v2PmpKruWjm
K9SEv1Tw61sMM4ne+s+cvfTz1C/f+KkZsFlP9eDJ2DCcQpUE8HHnp7y1YqvNrX7V3W4JVrxMHkQh
vz5OXvaZZLmPep3TUKUamnuJQPmzKNVUynKeW+e4AYHi9YuoHTggsbc4Mj/6lGbwkTsAthEP2Hj1
CAz0iQuuhsZTCjFq4U7UKkQF8QS6JUnI+d2d25XFOZvGCkJXiPYrEfgEhq/JSO2m5cajeA+sJD3/
faLnnddyOxDE4hto5NEfFs+TZ/soWoox+ArvJVUvnb2e7U9ODlxNrOfAovD8Xq2x2izYIsxpYIHA
GJjMeZzOhxuo16Uo9GeVX2LYYdYtltcSNWVXPepyIuPnkl4IYVZBWe2DBtkqjzOk/mndv8Pax8LK
m/wjtMs+hTaNc6TckZTWzY+9Wcc9AiAoVVpw3HhPdJn2E6erFjqA4gWblwI1l/RMr7cHOjUEMY/T
KWla5QNj9Mc0lmXkOLIAiDb+w/ChbqU+xq1M+MX5vR4zxD31oUDtjjvhQSknba7qCDGh5cEYmrw0
Pt74hOp4pfT8DLyKUtdcsDcBOT4GLiKZINKm1LKaBbO4PD8o9ov52TGicyvAkZV4yFF6mMDYCNW5
LBjBR5PA0ky26bOTAKWnzwvUcARHVuOuzaCOqo5n7zLd9REZIJWlMdFnMNAq5rwALtPJfo8cQUfZ
Ci19DRuEGK1f9j327okSYCEgaJUD/+Fiyl6naLD0F3rCRtxVwgBTLS9FjvK3Qxjjh44tNkT7VbS9
zbFj9kGiPEpeT/caBKZHlxDKMZCZ1I5GKeNVZvNOpukMTKlDLLXptjl2fbKE1cu/ykp9R/C9egyx
ZIZP2bESgYKKyssjDLKIsxnahNYU897p/P9vcT7nXD4EEMFHj+U1970SAbojAe8djJSu7/A4Zqjz
5ia94fTeL/izRyO7eJisGsrRyXe4EGWycW0hgG6K3vejxyfEWZb39HKdlW2BOEdmV8lltuMWY/CD
ikhPG3ZG8QEbML9UcrWx5g7xJ25sL0wpX146yDhkKzApY9n+qzfCZjLxwNSaelvqnOmlDRFXDbVE
QSL+Vb3CMMsatX37qOwgfe3c+RJttY5nutx6A7EfPR3YyaLaybg7Iy4z8FCm7zkSQtuV1pP33pOI
FX8NVPug00LQHyB6TiWS8OmxxcF4cqAWAVTMkhSQlBH2qEvQYRt7YZXPnt4QCCsu2U4rmiVeWspx
z7v1CGW7chItLbXFFuPeulOI46perw8xXiWHgbpOVbFVqIQplsFEgYO9VmY8ZkgzLx/FFGbW1hqM
+PH/rTIOqgWV4dCE+MkniMDbtCHbEYVz8Z3/QvEW7VSgTyrQ99tzgnQK3cJROPPRuwDw1c7JApkr
9+csadCLX3PQK7RApHE+nds4vpN8dyJdonjn7mMPTBrKYGRPRiVmu1vPlanK3qFgaGRVyI3suxnR
NswYi+mTc/jkuxzRiuT/dfb45G5f3e595wynJKfeXZelzCaD1fwLOgDEJ8GM2h3FPRNjWFGohhvO
SjgYeeobfTPR8NNWP84I+XaLtNPeDA+qgfa6EBcByY+b4d9dZsr/EqVeL0DLw8XZj0odYmF6JrAb
+BvTP7MzGIeR9sCB19uvLavxFiGUZl2TQaA7ttR6oro12XiAg24G3OyVgXp4y3TjLbch8pZYAjqy
9KadDilpXWXJVH+jvBx0D1VdFnef0yJnhynUikB/6P2kWGwUbARK45Qdrfggtcb0Cc27xf2vApqR
/jgZLsqL0DHaSSpMJRHQkQ+UMmy0+uLy1cBCP2Hw215N4Cpdmny8J/KqfUMf4Sj82pnfULJCus95
MOdVGkA7GKzIJZK0nWxTGQR5N9r2hqESju2FrFhjA6YCN9KrSWKSPN+jnZEi3SWimoKloRaqz2+I
XA+gHeR32b+PeQMZmQ71L1duQXUjkwBRUNizsh4sEyzAPc/5PtAMt9HbNmMSjNzU6WTu8P/2zRbI
aLAaY/qXSH/CnmUwmDrvxj5uLLNMYjZJxXhnGwuxO+Zb5N1mrTEOpjL2VEpUk4890FT9LTfx284X
PmlJS63RQ0M6a/YehJtq55sEwSXFpT1aDZKwVTOgVSYoNVRrK4WCSomnueBlGaQxvc2XxmgVJOtq
MeRNAVSeXocSo469KQokHomj6ZCECEu+V1YIsq1RvOJHhvTZcY44rk2WzJvSI5GZKUXmsnl8SqNE
jLTHNdYY9VwwLPKtWsOh2/q/lshrG3aVLtTsrNV5mY0jQLdt2xPpqbMT72VZpsF/iLEPSTp1J4ZY
LNJzPM12bUfTjiY3X+r9FYr9vnexhC/s8L6zncnjCNAdOB1dTGD75ZlV4gqCZV2QCnNBfctwEXHk
s4j8+gxFjUSt3VR7Yb9wPieu+tlFqNrmy4aynUuhMV6uQQhuNAYra9hVTXfHq4Wi4OfYd3Rk+b9G
ztco/zivXbn3BPq/kMofGXJtFR8UspW61m6l8NpowR2aIRqPe9/Wdk9aOYXqBV/xeLNQNHCglMzG
O5EcFOJ2u1PyE30R6aLE7oGhttZbpd52NeabROlSWvbxfKZ5byh/WK3rT6tckMJCsYnp7sTj7uLu
SdU9XrAaSjRgd2pjP/sZTD5Z4gNJaPsb6oWNP50pB6y24LPTE+pZyfjSWXN4NWZLuOqK9F6h8J9q
gCmrvni7IE5+FRpy1bsg41eAN96tLPjPRAOuS2K0jWSfmBVX6nioBcDX1Ccbyo6sYorBCmJHeJa2
k0iEZgqXKtsna4ZI2f61Bt9olj2/kjFG7CgSbLO2w0um6/mgo15Sjh88HoWfJAGNAtWVP1k43d1k
+SOK0P8Qvbda0YKagFv2jT5apg9wH1Zcw4PqHGAAgP8Cqe080dmcxVLgVYgSCwXKQ9owYgmmG36Y
gxUqlPmsz+IU4Oq0WYsWuUw41KK0ah2QPUOGn8WmHDAd8MjjgB27hQ444dYUblHWA0OWU2o9yyG0
tJC8ze/GWKUa4fbne38crwhRaXqMKowdpxZdZicJ6FvDE7rNkwFcAyfEGqmPf+RMU99YRUEE8EPk
1IKF1Gs4kXsnU2WXLksX9Zq3Fc2e/jMybnJnPNmKcEa09kndvNQ/Z+jpVn674+0bEc3Yq/E+yDAV
Awcsev0yd2BOuLhepiXcAViY/b9hh6ASiBiyY8cZeVyRvYFXIhIGp+K6aBeMUDSDrnYc4J5U4VOs
DIGY2nycWFzcJDJomWbplvFL4fz7XVgx50qrhdxPG1uMSCqZS5aQcuWs8YVauMHXID/HJxDUoHHP
sPaQVMKDL5EXsM8AU/+RKvDjdXDFAjL+GBfT64FrhSw/JoY9+tlnLMhZR8T0NFh6O+ppZ1lj49oU
2JbI89Fhisj0WWEbG7sinduLoLanzRWXNTPpjC9bk1O0foJ09Cz33+1MEmA4fYKU826Sb5WB70mB
adzZFObm2N732VWTWsKtjeCsq64F1fADhVIon4r1jC0gQHuEC1hxf2aBffwLFD3nZ5jN/BEtL637
KnuoZ4rvy2sY1SGnGY4tHHhXqAoAuw9ndTmDxfZ8kuLJlTUT4YjLguFR2FqaEYvUDmA8RaJJ4hVH
zDAD3xdBDKhOCuvWOSg8Hf43h8Wyl6XrFANy9SieLbybLlzvOapM68N2/eVpaKg35FW6NhbO00KK
4UKshgKtYEuTCKUUGE3ds0vWghzFsURzmySfbf0wD0aUWBoo/csrDriVnDaOVW/4FVkRqS+17+g2
ablL62LkRxUSVi4QXPcg9ogZrhgm0SJJb/Cy6QO3QaK3jGYPBElTGAPcKqrtlwf85jk/eOvNfcZZ
HnQPaiOYzDdD329pO4IY8RjQltQbPfuYIQp7e8QZ3pEkGV/7fLOXVIQYiqsKiMWBFRWSrF5CIQYb
lBKuhMVlYMOLP6P1BVX9udFu+gmih/NAhUli9s5FTLtPXHUBKwvErQr6kndWupqVUOhRvUOUPrVT
W0Gv77etbiZ4r40SMYRW2R6fBD9BcH1ank/Sb0XdfJwFIsL/HE57duWw49JjWoC5nwf3sAFDs/l5
UpZYc/bmhxFppDwCXaeOXPJdw+244vZn/+UZ+r3+vx0p9KWifmc5ELQ4QZsgYYaVvfGDPlpghS8e
I8fn3FIm8XcWGfv76jL+LdzaeDRQzrKJ3FL2qjCbKh20vitdiGN0fcgt/XMtKZmj7SokgUcGtZfF
30aCNyl+QghOWFuluO/H6PdYXE6uZUHBu3ciySWZqYwAx2uSyiOfhwzF0V6ZwCv3LhAw2IHgPsn3
M6UU6fIhkttocVPtpPMTE1M71Wv/OyaqP+DnV8wen2rnakgZkITft/eKxKQWB1QzS4rMo2L0Gmf3
M+kpMKd+kP8az4uCYyYesv0E8fMhDRJbc3mUfFFL/orU4jYgJ2uTGtiZ9sAylRLf8Fibi32ukEA0
NZObxtt7aq0lR32MlkJdmfT9XuENTDFOlkLRtoVcASj3Ce97RQtbdb5UPa7vxpAStd5WLUXWiVAR
ysxpLvHyq1q57zYtfrOID8qunUIDyMf2+fK5RqyhT8cqhkAjOZtI0f3ThzJ5WSQ2MpKEa8zXUxKX
KgW7gbSDQElezn27Ct9ldWgUm+LOT/+2NoyCP3fq2DPI7HLbKBjrK+NzVT1VJeyW2fLtfrUv6WYf
WUjSGoH7UdKF5G9erryc1zbFRbznahz1VxdRUpdxANdxugJFP3avrNsC1MGCIk1ky/Mbgs5AI84X
ObBP+jw+1lzQ5MHVdU3jPgfAj1ynQreIgy+q/ibfAK+jAAr09Ii3rco6EYULRRJ+7IhNP85VRqYy
xc7FdSsu4cV5eTCGZ4xE9tOoW1jazsYOKWWTMi9yRwkMoDd3mEBFMN/OlYIVX3KiddL17drHWqje
uzjZMHT0hiZwyUazo09tX0FutKFziNqrDI9ylHOG54TrVO+IbDNyzfr9oS0YGT+0M70NReYBTFhE
JMQwXvib1jhQaueRLTVcxL2ojxktjyihKdf/gm7yxOsDI8QwiTcf4gHj1UvROwkPKpvYiZy/mAo1
mg9BEu7Ga3M+m2a2n0y/jxP3Zvjm2rZRtz9URpw4b2wFZ6BHOjb00DlJQ32LqgoCzhtiQSwzxCNp
pdBV5BZc3DsnqOp7ytegAWHLD3mSMCjPBn3bXQE955FZHWaJ/nMEr7kMPOsYP0s1NYjWCXMhCI1W
RIMlGL/6ASfAq6rpOqxyIY0D4+qaUsuMDWuZT1tKun0LIVB8ral8WtPWZTK3DWbsvqUhQso0NeYx
KluL+DtOvQPw93gw9kYhv0eosk3bbnCEsn1UjBNyS25PeMIoJDd5GzdA34+NPSHcBJsiFcATX3vC
x1/8ASc7K8Uga5SlIKvpjN0oS15PNiDIjBMncw6tjvBgpJYMzRtdda0SHWE9/oG2n5c5zFTHyFAq
xVW7lM1P8GylfnmxOMWHrq9uDzkdluVktuyxzsGfiQAacoVwTLTrtmcbJl6N+fqOFS1Bi+3nK1E/
pR1iJzmGSr5h68lIlzAAmynE63FLI1zPzKdOxsYEXXeNQUtIzTE1Tvrr33E9uMAvRIlrdTUgRWh7
0EBwNWQqDjJuby0RFXFvmNHorUuYwXRdSkZPbbE0Qvxw+0zWijJNANCAA1OnoM9j1kymYNqw9Ahc
lRTrhxcPqu6R9YWWwykpUyW7rP1tr12YkzcdGHHd8bBbK+G9wdggO06drf1u9/BrEeRVT4Ibqw4v
LJbVUCEh91E6upS/xiTk/yEL7+OWAQ8N+DNMpiMR+a47Taj7oBwHYWYpKSh9WEVofPJC5y30Cn0x
qqpsxR/MyPhcX+AnKr/aVl/beSm2kl1gjQWDr9FhUSYUqSSjIR7SuREawMupa4dQWbqU67Y548jP
U+PQLfFtcAQ6ABcYNUaG09rj0umIHeGGaRvP6ysZenu+FV2CYcE4wuTCoywT5AddA0z6uZpBM05o
dZ222FvjsUWO+AtQot6DqDz7KV2LWOA/dj+/TOIudmPynvcB6gUMAjG0L7HrBIa+r3Pnp8n66sdb
aLo9yaDzDS5HDF4tkd2PF3OepMOUXeRaT4uhQlFe3SMka737wubO9C0nzf68XcuY8ZE3Hav5ladI
kaI62JFJE0IOGKTsFFI/fAzs+uh85N4pXBKMM3rQBoiZC/qgVInULr3/wo2WWGIlBjDiT9LPWh4P
Tn7MpiOslh48V0TO+H0eblJ2tzg4KDquDgazrECDVH9nKt6QXlhhKuf8s3qMf5XBH8GX7PtQHhpE
dQdd2nh8TzYXg+Klbmld8XgBC6Y5UZrZkCfzo1A+7aywP8/9cpXSnjRYS7tNOubAJfNHPgQStXav
NoJXK1IbsDPRvk2IPxExXwMHRrG8FRpsvc9jqSPdlepg7PhmvGWTEtlUJ2AEXmzXjI+ffYwQuuBl
koV0JmOYXEYqPGauH6rYAqve7FJQwlqsYDgbt/CKG+YWzMFEX8I8S98LY0plftoej2yFPc14fbuh
G+TsVluJAIpgiPgG7m1kEBLC652zDggq8hQzFDboza6Najyvp0tmEuLEVFeVEpdm3LIz8yiaa6XO
IcpwkFaQt+sS8OAWHW6PrgHBCgCqYD/0WCft83Baj0+HlFTs4YDdQnI+qnOtTV39iS/1SkxJ3Ebr
ohbTlE3k42mIwXaZ1Jd+s1DRbkDrQmAwNyPg/5CRQWYAtmhURFk60r3DXX+kwn+h3kBk+r2Lg/k8
HTDgvrRCOim74Qo3HupS1UPjbfgcK2+qYugqwMF9H1pPQDB1VcfNGAIRvqx5z+Yrc6j9EYgIH2Kf
0o+GjiOiIrpnd54xeFgCHGUrO63OioclXwLgPpH+IgRSUSSv2rS7P0Y2k3edFgld3XXnvQW0mMHp
zrio0oDCMfWIsSZIiXKC8CS675o80QAHBQbRCai2qq8JyPWcU9H40NpmpIauX377VgLUZzZ7G5V1
c0SzMpcqYy9qEPPlmZG1+eyuc4ktJXRENKM9m3+VbDd2583sMpNlCr5Koj1VrCmG5S74JbQZUfgH
a7IxR9hY5rquTuwM9N89Qxsz4WMItjIq5xNKjWl7gatJTsLDcHArshxkZow8TE0mpbbXE1QfQif/
rnG7UoapoVKiMgws4RzpYwlaSChvoBvGdXyR7eZ+rwa4XUZpqlFJN1gYdU8YrnZU6UQGamjh4mEj
suXFQamNF5WWFt24oZ+scIrVt9l/c7OAc5QkNniCSWY2bKZJluKS1726M6Iwhy4oXJqeU/QoFdFs
MaI8IuBL6oyBQ7BwOD09CavO/JuOpv2EJlgcRglkn6MOAL7LEZqJO21anQK+ndMxPITId4zkmgvW
2HQ+gvjWTx4qUpjOSup2wiwueyZUE1Doj0JvrLznAqqOk7uHEnPNMxH+V0VjNkzWq+chpm24CFas
Ozbkt5d3FhRieR/W4ctJYIwKVaE38543oeizYqCY2vsdTt70etM/d3e3yrvqYy64EMvaUjlMhIrx
xnIBR1uAQWPShQ0jd4LJyPfi2whcT9XSq34sSA7t4/KyjHApa5Hqyv0/F8YMsmnbLetdlfhlCP6s
TkFlmBfHq3GDDmr7oXSUlMPr5oEkjLirfSrOzdGKWTM2tCAGsdz7vLBOJbcMQql0InfdN+cTkjgx
FBSt0a6V+a81atoaHy/GPyc9EZpVjaZMqSuiXwacxOSefsvRS5PH3CPAYW71dVQd65nPYyj8u9wC
I40ZbUToamRpVqUM9osgsqHqR6uHVA7qO3Ae9ToarzdORLFOP4gnY/p4F7tROU0M7eSkx4vESYgZ
/Gmivp0dv0ewmAsIe6YnffQqgFRnb1/N8l54bQe4FQ1sBXRlwxxU/2SD82xqbD5PDxR0+pUCzTQj
2062wbUB73Tj/nO0rNUTYFYq5nLCuqpyhOsPCAUTfGDhfVIVufkIfZoqu5mPxWkq8tFjhl0R3Rtd
+Ar3R+wVSD2c51rem+O3xdkWQWtxpaTnTwrrvGQtd74xRYoECEl3oyPTNRcqwL8ZfviAxMwAkf5g
dJNlRwHbULYYjkrA95tl3rz2c1j6FEf+v9kzEhYe7cFJ0hZVFmrCSOi4wnGnYbbTEu8hquC+rB4S
TTqCW3SQ7DhDqCHKs8CBN11/34sEjU0EEqDU0wo+OoT5P2dH28ITafaxJtxIUdlauobwKdDJI2Sd
AOdI54lcStgzjU0FfvD/hyyR4v53tSZzwq1KuW0z7EL7Vqsl7L9CJQ2P8uMFwG1tknWatq6FX93G
Tw/O/FgHrxKzeo8RgKmEWsIpKTcirFwWXAWZUcgQe8+R66HI+qQpCoYbo0Q0ZjU7mNTPcZG0SVul
K1e1zGNFWF/tBD2OxttLQBmrnH2J2Y0uCzoimifemB/r1SV16Q3v5Olv0jo72BblHyPJ3I2GSmlA
KaSBsF+/AyBRgQd8XaTQ994bU9JKp3/QUqvHl7A9eQH4sDJ8vr8Jyp9wuR9MeeBVJEfukwTfsPM1
1/QPU4XGUzDMH1VbjGacCFrl2ZViPGxFOQudfm8Pvcv2LnkTqsT01yvwJ3t/36Pt3jW2nZRUnTjf
zcbPR79BaTkBbSLUsqWm9ngCtvCaEg5/2I0AZ2ycIWyk5FSuPCjkLiAxXjTZRVJi37IOKZYbTemU
Zbq2JXnp0YT2H71cIV6QJ/WilL3vmk7n0MX1rVNqM8L64TA10Q+SmzK2+cC+F6GsfXQtIkP8dXPV
ULut6lbGAa1oZ8s/Q26681BSN8bKWb3SoGbwr+ATtm7n5UToZAjcr2BlDfU92nLV/1E8BrrMulK3
kfEI+adXUtKywo3Jc6FkfYnhVGzCO4c+BdgzH2dcc5X/lBcKpB/8pKFnmUhrPrR40PyS77C/W1Cz
FbJKeRsk7bpTMCZY7WEgWG02rJk5hlhMbz7tNVImmZSUy4fIoQH4oA+GI+s5/lBcxVIGn++JNws2
GuW5zbP7B+JrwF9kkazpEKpzoTbQTD7PCMP1FyoRVm1stPf46Wvt55rjH760n+jZ7cFCoxNErMdO
DWIu7afMJZImepN+5RqT5A3YtdcQ2t5xesj8b/kNRhWNxHYGyxM4nvc55A9Mce5pUX5CA8D8vN1Y
KnYwfmsB6/vQVHBDksEvXnFCW1CZh2HXYCSqc58W79VaZH+8ygnyMk0P9+VAzaoYPd0KxD7HPd4p
eLjedzJcWlgpaZJN3D4iVYxX+lbe2/02nz0py0QTP7lVLcKaXf3Ajpd36Yogv5+xWm7pM1ak8zIM
xu1ulsgymJfPp5EtYTtsw2R2Ssq1q3GFUVZnf/quhjID81F8SxHh0esYzMaCkHYk49YrfyLwr7ry
EirbUlOOisf25p3a6LjEW8zvrjZy9DypXq0RbI2pHrOrJ1k/GXLffH9XN1MYUu09U6WZVCIz/c4m
q3lsARHTskZbTDfjdXryJwdOT+zDF2p86rVPyLlgRp+je8ZKNzvp9nUxDgxBRI3q6+e+SxDYfu61
qYfWwB/KTKSrOai+i92cZbuSJmvk5T92i+wcimECuTQyoOSFZNa7VzDxfaOecIJkDIEjtrQyNQz2
4a4Webgg3hRjv4/BWmTmfLlWFO8uWoOviD9HKXBbtq1mrShXm7PYkzYE8OJ89jqrMe4Df2/zoQr7
s/Mfwf7dNfg2BQER6lSi15pMlQ8JArSy47txDTDqlRj1g8AFSCjA2KuhVjXufN0fihYc5/0mKoIN
aA9pUNnAtj6BKCiUGCUB4+Fg6O4uz21JG/h43+fDSeNBCDto0CSivSMA+iA+fThp1DDZs2JscxFD
cHfEIxb3mwbu/7qZinhyVSi3DlwbjRElEp2b2AJOFHIZZnJSP+5pgk3RL5qIW8RN7A0mInXPr8CV
0cEJ+mpyFcIduCg5+lGmFrQi1u5DiPiWCJRMAm5KZp2Nz9kRYOHu5Tw4gcuy8XAKuIhCNMCWEuqO
9jryBF/r++wIs1Fu8dnv/K1z9oOY1qVJ6iw0nU1HjcKgfWCv7i6hv5QhTF8L4Upp/OG492oBFmjM
sCN4pgOmRv/F89JmeyZxgHEakrLdc/3ec+kpuv5hrLlmm5TDSm7/6kEFyzgIC4Q3BBTolJkYCNyJ
aIAz5Cr9OnFueukVTRQJy3WbUjMqgyZhuoH8QAigR66cpLjC1FxIM0dYBO9FpZk23E2WrUAksgip
FuQU3tW0FXTt6tOUQ8JLSJExaywEuBOginpDDrgkQ8TDaTYn+2CF1OjaGa+vhfOREG8bWrD6MI++
0M6BTW8PCbzWtGTQlQeYwilETyc3V1vTQrRvpzsH4rdHuLET58Xt+xA8Avs6W9e2KWQmUwe4LN+r
TdK/aXF9cCTox8Rmo6Fij4JYNnuBPaY0pbZONHAAybBG6FdhoQw+Z32bl4sYlA1kh2S6umrgLKyv
ugBMXvkeVQgd/W/o9iBpM24guIzjztmiQfjJXXk5k/x4DLiq3qNAAsMuDLMDNXu+Bn6stMveHmuK
DsMMqGG5fO0vFaMj1jfmkA9dUjbMX46mXsqfv4lXoPffO4+vGkSn+r0NufYq/e4uUwt7qApDW4yb
jXyLLqTTHZ1i4h1fq0SkrgCqV4+1ppP18NpFXuRyi29QGoqJUDJBslEyFQAYoCj3VZ54n3qNmLuT
6557tddHQHe9KcS1pHdCLaa+4auCatqWyAf8DTxCbg/JlDUwfTinKFYaTGmtF71VqgB0NbKpFY1l
/xLenHVXPEajM7icV4dsB0NhbF4y0FRmDZbY/7A5J95qfd+PaN3xfZCSC4AKqMl/b3l5SN7fyaAY
skClAZGjuFdzZk8JZw07niGe99Vt879mfA68L37X64ctugH6TWNMbP9zWsWMmihZhxfWQKTl4Hcu
IFkUlokDC1YWzGZ6WwnujK8LybbxwpyUVl7D8VqAr2BU3qDqupG0K4oQdhHIzfPSWXMfW4LaKsSn
u7qxjzaWAtarRn7Zd3R4nUxINleJzhnof6JdJs2XlT0pyt76kcsDkvN0xoy9zOvse0aiZbnQljjB
VZlRD4TEksBHTcGKsOxIWHruWMIyp1YMEPmDrKtO3SBqWouEkg6zYD/sVhBHQU64tmH7LQi86j/O
RHboKUQVzx0CmxJRpw2m6zgWZT17Gt4QjN3ezkjn6se3OpVIP7l2mjuuwAnA4N+N5H/nowOg/VoE
f3y1QeoBW36OV8VnU78cST9ALE34Zu3H3JFeV0z9SdtCDb6/i6z2W227LtswTIrEkVj4YWu0WrEh
OeF1Maed75mql+b8qmxbw3OQJic1HsuccKqonT2hGtz3sSvR6SyqcE0qHb0lLFBTybUS3BjjEQHk
b5aJmcsgRscv9HYwf8h9yA9PTxR7X4nCcUm9ms1AxDj/aoXDulPUeEjBB+ovbGc7T/srrhSiO9wm
YPESNoqp9igUNQ2a4Mmk9utc7udXH1QZ9djDXz+y2gwDID/523GSlN/mVxGTx5vGvKLOXRUpQWqF
f9rqMFicsnAuFR+Iqab1QOYWaW1f6SI4Ffp+CAkJZClGIOH4q5Yj5ulzgnGclPSutlZiPkCfFSmO
jVnIAnayVKLPbEFPx+bBtB8EPVN/KJP884hwG4Xc6+tliM+zSTe86CnnRJhYVb2YDo+fgZSJ4EB3
kTm0FN4JiK6bV2d8khmzgnRcWPOBKReBeJ/cA6mDrVuF4wm4NUEws61QMA+WIT5Bvw9g/IyR9R6t
xXiuwm4k6cQbYhsKK+PMSk0FhLVY3aPT9h2A2O+DJ409RdsVVvJau3eJAHbskFnw2fkuXxgThDdg
SGGFWvp7QIj5AFFKc+XIgThBP06ADIHG8Jsol6aUjGooQO7JKzlDbsXUvMgwWUm5/QGZQONUckEm
BcO2JrM1CxLHC5XDkiUe+c7ZmIQ7l4O2+N8PbpImyRUCeoVlhNl4tp655HgKsyNpiWEZLKEgoywg
eqxfUM5T8ZWJGew5x5OWH/WYW8UA3u489LjSlVAcZAQQSC5EVChe9wzihH8c7ntKyBpw6jjI2QCp
QHfsyTNsVgk5ExUbh2cy+Cf1pltsmhj8Y5y4Uwcdjsi+tcliGgtvv8weoQIrZpjezUB6SvhZfuxP
pP+6orL9D78lTIOLZ7roRidDyXvTzv33eZG2LJRPiCALlShXNwpjasFfifBZeG13xpDuqXD+Yg5B
n/UVI11NZTZgPqYs4JuU1mO/Ikb1taeH13yzasrU7catvCrroX8qe8GxAxyfVF/b/quo5SH96VUj
0z2WoZytFCSCmLn9cdU7zlnethNomX4GiGN5TTiGIV4PvRq2MwgjOpM8+u0wHDnT0qG4O137FKUe
aMCZrHb8PgTiq0EyF506sOnccgyrehp0Z12qOAnTouvKZecrCMJoe6KhPrMfFosO+CeDBtfGVWms
mr6S/d2xELzhRbIOShHQ2Ir2sd4v8B5p8GTWWm9pATgGNtAQ2v9lv3A7Qkn7mfn6ZajxukOYbPPC
UXPHTlBRZrcAKM1FyviNxAGp867mwORp5EslKeap3YWneOHKilVOnFkCjHEU1jLirPQsfbJFIxG4
SmAonDQJ4LkybEjdW/gUaOH8i9QxpyWSDb/DUt1p8aojMLYSlihMgNbu5Y2siDiHoETU3N1aLfnR
ZDuzLrGxVwjGJtVKYvAr/YECVF2c00Cw1ayAlFv6QZLMAFyIp9K8Sc9XAc2E5lxMhowI1liu0GLu
9i5xH2xsCi1X/IZQ3bn3Ss91hRH/L6/2+0IdRdqnNbrgakiRreS9c7ro2VSVpXgFW4Bm4PZAzbKJ
Vvdhf8V8k46NCwhwhzNl39NoDIlLU0vJhdHrj9GKa1auyX1RG//jG5iympIlZQIs+tAWqkVSgBgi
e+AGe4czhvLaWdhJfFGGR7yN/I+xMbxWRdDcBTrt+fPhv43uioCWlO4cuSVUW1XeLPRI0WJwvsnt
91mjYinyyQNscfSvFUzk4zxESIr11hQC0j2/ttkg9X2PJyvRbDQ8H53vWvB0h/AQe/J6r1sYXVBk
LPOVBCXV5NOey0pJoXDfNA0j80jjT38aK5oMKiXGhQP5K08pmVEQ9hEFcNDhHIdcrsQ4tt9OSfIU
OkGWZc3Nck6yxVg2Iv0L92OZms5i6qCftncZmPD4xmCuWjx0xGBc1gbVMMZtL4EBCZoVZL4UOBeN
MMjW0hnoF8VNG54fgega2kOfR8JTV/97cX4JlAy4+Ww5W7D+afYsirG2uiMu2pQIQ0fMyVHAlKpe
Qgp9gda5IlVYCvnsBRx83oE4aHOFQOLPWupwlaD5cDRPgMWgL+R1dOT42Fnoat1vjtDgPOyEdxg3
IXgojZthTG9oXseLnY0iDu3KQ3y2D0rpnTA1iYsStobSUsbc6v+oZ9enpZ0UVQZDVYxZLO6PdtdJ
PZdlVgkAoact5GLPdi5CMe61us5uYt4s98He9VFa0WXdqf/5jRmjkL0eNDkk+DG26SgrZme5De7z
LmsnNhzhskFyMpgs6Hub3RQTI313I0EdT3a6a64UNbiPxZy5IO/xdXYBqEDGyrKBmeJCCbvPFtyU
KjJpE/N9c43GM791LijDIQo1c9PQIkPE1SBZSFEts2oOGcqjbxmXrt/g5Dlbc9N+9lRwBhgCzKu8
zYnj/ET47a14BW6SprYuB4pt3JBdeVkqdfxQYhAk5K8rg/6vMSFswpc6uWa2hlyScFd5HGbsJVgu
wggSgTilqgG06bxGOKIFUhLJNDbJ9cgIPNERBjfuQrS2a5DNqZTUy06S6oAOlfc+3Fh4VwZLKghq
dn1JkRVDvmqH/h7XzZR/+SEtQD6ja/Sn4Tt74kET6cilVkmdL4q8ZmhljVmV0VCkryLT5lJjte/o
0MNfK20FvH81HZgbqBLvdPEjI6Miq4hvjwJPFxvX3/MEQZHbhpCSEYcig3cYdr3MLNsyBhvS9Wki
6R+ZfWuo5ErqHtvp+/JeCz0PN8IGeTkaRmjf66Uiv93L0tlxcjsMkI2Ffc6Y5YvaQ9bzYjeqjU28
SNhke1n8NgjiRTYtVIhafdPiC7xwCzmH12P9PfG1nM40RorxDwErKrqP592gskFMnSrLzl8cmyE8
VmoGe6fzkOJId2iYgH7zmeBHUilwTzRVfJgSoHwJzkkAOVJ5XxNpgaY1pCWUgXZPZn+QyNmlK888
qeAi7Y+h3588fFAn0NDICFqqn0P8vG+5XiYil/jOC+xGPanLDzfIvPBiJbaYmyxLG9a/dYMKvT2L
5SmDfbMzzyvhmeJISY41vOJ+phbZWzwrJoIpT/fDWvl+fZHjZ1kUWPPUzI0HtNjsCjHoiSGzpkEi
THHpdmG+Sxil/vMkzJaQQ+A3l8TSn4pBvXnIabeQd1Fypy0kGASF+j3IKdouJ3NLUFBlo1S16PBo
0+1lt9TnRPvZyzU0Q6uDJ92kMIsBJyJOGEKlKQ+QbztaGowqKAs+/qq4XNO0FnvlXym3Wn6hvGc+
Y+wGpb85L57a66Yy3qvnLJe7R28FIb+dPXUup/rRGMc/j5Y9jo+VLL14GknSbKq1NsSIpaVD5COf
utYBSiu0a3qQMW+N+JrbgdJkzd+H64bLvIOqeohL8x0EXAx0x9Ai1zjKFmtlXhllQF6OiN5swhSL
DPBSVkUqKrLKjuvZmAHVmePHhEtBtQxYuPqxwoQ38MyNV3qurEVSiytQ10Od8/j+WxOzRZPpbFxU
TknpZmxcUfRv9vF9p6+NOqnCFHdQf/72+NagK0Brfujg1VLeHyLS0WgaV5tUaQOBCGfsNXn3fWq+
fVi2INH5qIl+x/kWZooVhiz5b0OMaUj966h3NjXDGgmvrhAROUGfpaf7pNua9LltpsgQeqNrJlEg
W8bgRsnJya31gCamrWPbm9a2uIy9mB8731bkavXlbGSvqB6wFW8CUVPTrnkSxKe9T0U53T3c5BXW
/KTSVg2R+rvVv9nrAWBrJu7QwRR3y6+wA31xXH5+TaQYpMm8m9qngwHPoZ1Ug2H1Xh70bFoPzdwZ
0aoMwiXlokMbsCm2VLPCTVSetWonNBCbB64RHok4v6Tx9dPlMSRGk76nGsLA4HprHzD6ACixPIvv
6ty8dDri8BcztZvPaMMyu7vOsWeo44+/ycLJ3UzYULnVsnm+myeX3jAIootbrLe+LAT594O0w9WF
jhkhIWZakJVS72K8VcUfejEH88VQ8oc8qHnrnQIXbqxDdo3muQYgdwOe77c5qgvc5M/NXdrDTk8V
bJXcDuAgj+dJZo2tOFhOplBpOuaeAO7zs9ptE7HboIiKTyvx0a9LFMK3y2xkOS1YrVZo+rDf2Y8k
DZYp6U2Zcy6RXOn4bmkVI+sd6wSc/QeJny0nfwexrWIlKW19g0NPx75nVLCnCBs+/9xDPodePEaK
fY789py8y2kAkUmP6/av17HPAoV5SY9Qzv5gv380oTsdqGtTJBJ+o3GUduzCH5l0PUmfSgR8g7T+
kabsvDAbJRawOWapR+lLAETDlHO/CEZ0HcrZ4hhMSKYXGZIhng9V19bzZPQDuhSpo/GGMlNMgrYV
qIjv4XKCFEU0JeJazvVkOtEfw3/31dYnLHCmvVcNdNN481L4Gd9xr6F5pMKu/g9FXjGueEQKSVo8
aofFdIVqA+N2W7FHXlKEoCf9ZEDYdh6aOkN2YRbmDvuVCP7hjQ7s1ydMkyxc2puWMtkL7QNe0tWI
xmfXeEUO7eeb3cuIjl6ROQf78vbrXj10765/x4aQH7nZIkdJT10V6460db0if4CPjD5KlJnq6IrF
LYn4U9xmVWk+2YtuJJupg74DBfWLZC+XN3ofL6QaMKubdt0rW7psValpcI8dhBj4vEMv3Tc9csIS
tq9BdoqvYuYsfrG1h80OenXEUO+Y410+9KWter3DUZVnuxLBrijXWEWJjynIPSoH+u3laTUeqJ74
wNZPONBunkPb4cCFDclSUIZ4rdBiuuvz+6MJhdj8rQ/1tA1r9rhWOKgNiqaEzgrQuXsfLR19sX82
zyRkJfl3npKnKtVpKyD40a85rhTmpWDD1hwCaLImv1xXIE0ATjg1pj/NkGNGmYrHIyna13utiE/h
Lb5ukmgvdHAevm5LKN0+HoGpy+x0noO+YgsumiKSO61HGxch+2eVig5wdCiTVPa5tTzPKuAVfxh3
o9hhe8mOunTBdnRWYrGb9FwmqkMgum9CJxuhe3MGuvJna1Fqrhq59OB1MZkANW7EVY2AbdIfqJq8
NhrYaGcJ4fBU+FyxPAbcxHa6vndtyDUunzgENFXxKTTrOBH56Ddmie6DF9gSanbqe+VDYUn3YCQK
dmIt+0Q2fcgrujRUs9iQTFqG+BZcojIRHX9GbzJWt2wP7LX7d4dwB8SSmmsnpac1AaxZNehtI0Em
gziQPid/O7QnZVg0yhyDSxKv9xCx6Z5zUlm+sBRDs9lzxFn6BMpne9z5Shq4RCYkV6sm85/TTjvV
JLWWKvy1LgyFvLSVJJTBOu5koYoPa8GrTvn2Jq7rnLGJutdCBky/Jynpo63yg7JEZUhOVlYQS3Gn
HqgrTJdFGMjBSB7d0oEx6V3Pz1jaQ1EJuan8H324kWMrHKzRxJRqDXNRsF54k3Quw0VlJVvsUjqF
JnseKD3Ff7Pk4Mllrfux0YdtvsVJG2b6lF2XIsMw4h3N6dAke+a9AFtxMv/acLodqAtP91KX/U9i
7f/ONLH2XlhRO7fSBW9YKsVygp6XLYWiP5sRk9ryYGunCD+avH9A/cwP6uTjQsc7Z3fn8kFazAUn
G8ylYTIn5XvwESXJxP5Q2CM66J8lFjOkXm8qkjfyBlzZhS1GnD73IV4GMKzGzJQ5u94uwlBizWwF
aV5fuXazNPuwTg7Al15hnzP/xuOldjpKYbI6209jofkF8nRgLVBAlYWBPU9qU8BUdk5aPvss3YMr
MMWtJSHA9oEfgnTkhmTsz/ZyfkA9rPcX0DwUgWhZFUgOhGAtkZVBJIgerRvZm1/lYU1cWeGl3Yof
VShyXKP+O7F0+z8M8VnMjU81Mqo9sra19kMjmx7vaM+P7Wz1TQ4zzOpMKudlIxptUTBnZpXe4T4m
9K+P73k5lzrBTz8qx5RZq1+7cf837etfPbBhp8uTsQCWweQeGFwer8iCmO44ibITVCC+3dtD9wYB
CJ6UNv5EqD2BtiG5PAbl5Vum2iXMjhJd/Fj4D2mWH6oRXZk+zBK5tQ832gqF7DkLcB+q0btg2HZf
OnHYUVRdqACgvwoAalOlzKbK+ytMzxrFzrjBorqywkNo+28oexa5t9Hn8oRruYqIWVLdR+vtWtRq
LttUcuCit6NM4iAv/H+bc+w32fB8Y87KxDf0sMz52VJDUh1rICA9qBTr43VJlM6JWfGIO0itV1Jr
UBti9SwciAZ9QLC5V9mdXS3RZd+GGRSMcfIrjDy+joiC+V1TTq7ml67jC3RMNPdHBjr2Dy+ALyGF
hG+eSdGLcD6N+X8z3645YpBZQtazrXEEaNpBvcVWT425Hek+oQfsbUxJf/zr/hqxjVbCoN1KlO4T
PSk0Hb5FF6bR54H5yCQs4M8QoSBeGoXL2wgfY1aZtA0fq89kKdhDtyqjDzQIVSGmh4YKrrIasshn
ihogV33jmi+8JJK3wVYzT2lCxBT5hpBHx1LsSWd3/Pns7yFxcnbQYpkGg+RhlVj9m+PO0XFVcXzJ
k1FhDN++dwIKDWfFUY0ZQEOzgpWFzXtdX3jZyOo5K/Nb6rP38Q64h2hUGln+ze3Wjr0JHoM3dIoT
aemDtxY35uqm7CzgLKIZvXcUG9HL077BQmjIAl/zy9iuK5VUSMuxIzVc1wM3GKCysRIQR76qnUZS
tSUeosdLjCfM3bDzmepqmA0cHTQER4CD5Is1fkKhCRzwdj2PeaTFVGwmwZL60o4dE6wk0AprmDnU
BcHIp8fjgLcX0utwJWbHYGRMicWRTE8Tw5Cpe7hNiY/BWRxufOYbqbBjS9/oUqZGD05qYY/KT3al
M92sDMhOhMEfznE6tagvkrst3nAMTSZ45TEmAs+5HqzG7HqrGqPZXPs9RSK52lfpZWU8i7iPAMyx
Zvvpt2J/t+7lJpA/n2EvzPuLXhEptt0kTOyFM9MT9pit/JbEW3tYbVaPF+Zlb0JDEaeHxGUF1TCB
cmmO6YVqQ8YKd/OglYbMvwA/7tH/rVMQ67EK+Je2yyFZS1oEK1SLLv+IS8w+32MPZFK+frWuFj3H
Hc/BlfXpZUa1S0L139ZJc3usfFoKQaKhx2//o/omzaP2kB3d53joefqAW5cVdeKSKpKcJod69QHW
/c+BdlHMIe3utc8aIuAeId6DT4v+p4ADIEZjUMDVD2K0ZWzfOyZO3OHUPykXvOFBL1e9A8DrcYST
WlMURMCM7TWJKCFLc2ypqVU6VLVpZQcpEqsJiwHsdL/fqj+1WpEm6RWbKn0uj3JqFZMhLk+IG3pY
mtzBwYqEUj+sDjFqz/GCZCUQn+nKfcKnBL+/yGgJtiN79a6GSuKgOQAYDhB8/x3wLY+jH4cSAxuO
zP7cnq0ru5VTAGpLa+LiWwLH1s3E608jWbtXgIRVztswEO/SO5MUKbu/Fh0aYq1blv6QG6rVNL8W
XA85d97HW+nUjIRKhZ+A+WXzFhcIshXxvW7RHNyQz/RBBCFSbBOKNEFk7AoHIv5ZX8fKznHIfh7X
hmWzsH6i3nI0QdnLUIQEkzVx76jJ3TukoRQBZL8CLoWuDpOuYwHVa9V9nRXFF5jqqoWUg2h2OkCZ
9bepTVXa41++H8Fn1WPvmeG1cZunjmsBFdnAEsPAPzp85rhUgCI+/tsDcV/viOjV1iaQVMWGu5Qf
Ux1iwabOtz77EWy1RA4sNkVAqIYNYyNV+IJmTdJ3odRyUPvrjPshPBRrS/VRZ7Sde976dzp6SiKb
LCI+hv8zVe/MqTYnmndQ0MgIZeuRsGy/4E4m6SHE7japeLXMMTsJA5WrLEsLsQM8BoMMvxAmRME6
EWIFCQd0rxxYamuR7peylaZmRFud8egPii7Zg8jvPf/AeZIChfzychkYCYnb6Nvq8GN/CIXQiggR
eP+i4nUB1wfcQ83P8YaNtcd3dt5BjN1vpn4xD5hAjuzrCS6eOKlItE4fdv3VjgMpnwv6nKohWxLM
O5lqXmH40945Lu1dH3NB68RuhPCsASiQyCp5O0Spn/hmSBazwXEaiWjjBtosO6wQu25/uJOPiN/q
QeDBfB9QBGz6KU0XZlJP7YAlslFMlEKTheEzekAHh7dyjl3rmkS9H0KKY4rUJ91fk4zHQDd2G5Bk
LWiPjtI5Vs4K0OBm9ykBaGBBbtzwwVpts3mqSOtd5d7x2Rzx1Bl0Q4GJ2E3f+ojTTOMad5TSJADR
gOKJkw7WZsus/m4foMwj7b8Ck7COrablRkjH4yr2GGUfr5K1WgHrO7krhJeKZgm5ebq392xZwDvD
TEsCkV2Vbm2P60zWNU2rGZLb0iJgHf20BHkz0fpqHJT8nY05oJoRWzHBQF2ucmaDWk+t7hinVagg
2MNGf+gFuo6hPecSz5XMz+jNOZ2CaM8MwvsFwJma9/MsafO2MlWE9CZeEbfM7L3QZg00Pakf0oDz
kBh9HPIt/NBTJWQ2otUso9uLfe0g8O8lSUsed9DeJIAG6cyjl6FudoRHNNafDDlgGyfZKZkDhYsc
pWMKjIy9ofycOSNrqyfMbpC5tJDNtVvbqn6II1iHabQ+jw1RQGfwO5c3BUsk2okZ8WKwIm7ux04v
jb68Z+f8c5d0iek7hbVhBD5nnUlzDOLNDQPvS+NLeq3k8smzyJlpwj1+HIZ9lxnVj0a19HoZd3S6
bvO9hkPZ0ZbyqpvUlcESVKvcGNeTJLuynDbzuH/TZJD5uABu/iGfQ1ffF6/AiKNy5hKPlGkwKJWi
VyEy/Q3z6LFm3JpaFIVI2F3jvZqj0uUDqiY9BlTm/fJQwe3zF2iMxcLj2tkxIcfN2kIMTbFrJ3c5
PJOPXhVs6rw17XFJEiokHACMDH0jGIfd03hte3tsgVEafb56x/H0bYIWsFPe0S7gj6+8vD/4hN3v
3kPyUOO3C9eOedQWVVHYbcFCSTadVPGRrq9MdoenJh9p4S3QaMxyIuf+PrvvZo1jC+5dZ3yIvcW3
pV2L/qKX66m3oa4rj8QsoxupT+OvwnFkNECCTVQ2JcW1mcXKgYgV4p28hZ1jSx+qmTLvLZ1D2nP8
ByODpNphEg3m+LpiWb+xqXyo0hrbw93aAPZY2lNy4uZTatOQol6RE86ENUqrvzPhkS30ds7X3Y11
jKyXuJm51V0bFYDD/dJh9H64Y/6Lypocxlz8xr+gcKYxkRE83vZxWbaRvavJah0ARAAmntgEPUlU
F2DWv+oO8/nKhoDLg8S0ayxHfRQMC+b3Q88cV3NqGNXolGO+ah6esmM+HnQvkEBX4TtLdlJsmkqx
rorI1t/Gxpwd6S3i6oMYXXXPBmvVEjXUP7X+pSyOvu0V/gFSJa+qAcKS5m+9f5e5+1JlJjWfhwJ9
u7xZGkMiFI0hLWFlAgQJLvy/oRtrObRlDITbSQxs3o9Z7rb3tkP/gl/V71gZj3sH3B2WG9cwHffG
NXesaU+hy6qlSfrypbbfGELYUl3lpnsn8gOuPJunpv71x/VNKLP3PWOheh+Uq+9+sBKCn71oV90U
LcY/+no+PCX85/H8YEuJhVMrmv7tYnV+RlXsZXpuWn3B3rvDvzui/TpfoDCPAvlHuE17dxJczCz3
p9XWHjtnjZmIOSKlFEPxcLJ6HVfOoABsFu/2Rkm60mOyws1zocmhIPq1w44sPp1mzS4f3LCCRIwY
//ow6gjrrm+SYabCH6bWfhJo6iskEAH3Sk1XZJCMVJoMeb8hZ3QShteWRqAKegOLTh4Y4BpDqIKc
P+MhC5sEClZiQjkI6FuAXIot72sKGMnojWcqFQaseCvTsdq8iAea41tajqznZ6jH9ljl55FnSpOX
NHUICwLTDfNz9PC5xOG7nxUliicE2/7O71DmYx5mlMqIrySX0GJdh3C621ElWY7xpzZD6A0Rk4Ah
2e1JxpKqa83aAf/B/umWcup3UvnFwajox9G0Rw8DBz5nQu//9BpUu9BD4+GupWo6zRoSTzgloL5n
x7Gv62k8zkipmMtp+/eL5iaWEIWr2ah0dtwap9d1g233Zz6HqR0S7eOIWaRMb4A3zRde4Jwc+irf
Qf1DP2A41TcHDT6IW/i4TOzubSItKNAfGgHbiBzh660jKB7GOhV65rWLza52mMK2rxYYNcy6/yvx
5j/jWYUNsWCH40ArfllVzbqcOluyo5mRejLL371z6ooxDteQAm8sgHtLLtkmyUp9CQUc9oUsnGrj
MA49vVepmsKcA6F4AXD/suvymaMrfce/+8ju7nz9WLCVehJTTVcoH1dXeua+4sZwYB5Y7HrzVcvy
1AwF+5uaZ4EmybmXaWcfojGtS8xAyya8Voq8G/hCbVt8NPFZKvH2FJLbKGesb1xgIPEJZ8H9e0nP
8PvzppX+JLbTj+x6h9ba+QJZcSYUtwSPHTB2O/TcwekKkSm+TbuHtJhICkTDxNLHoK/V0XTPLh4T
pH7B5zFhTSzRQtK6HsifJ03ryJsxqGiLc9zrtKJkUO+iMHQWtpkI79sA3h4DAGgCMg5AJXu3qoHk
0IId0iYxVXPef4h8ZciAc2/Vh3lyJMK0WV+ITmxux4iOR/IvjwA9fhsmJLrVi+sDVzaU5RoRelAw
W+YEBLnLMeFuEyFNR3YqP/vx+GVpXJtUZ1n/tatqT2/9dGd+dUDeqqaLyFm2HoUt9L+v4C3tah4p
2RIiNMO714xQIV0Rui+DFbLelISSJjNmlu2eKQvkBVaqyf/C0W11z0HwwLqB85S0EN5yGq8n60cd
Sxj0+63kVRAlI7Ocg4H8OiagDRIMmgp0cEslWtmGDnKOu57BCnWpBmaCjULkSc+H3eq6PYuLqyGV
dZkRuYoleVLL8zNEgCiZ7yt+5bNerJ8MdB2ueccdu0zHQZA/e+NA/ZUnfq1L3ATKnO71etCPgwhu
1TDCmNtB27peQIkYbCwq4eRUeYWS57zDcjEk0Bxz84YRv2sgo0n1bF3l5rMAoLf07H7xNbJwqdc2
JhSDh+G7E4MJfyW4HH8rEmMhhgKCTgdC4/jRZ8ngMCUMpixC9HqfPlvhU6IJikB4MoJ1+bcmyo7F
USPydiIqk1AFJ56T2y+IwY9H593KzoAmwF5YlKK1QCiM/acgBgraFBy49QRizt6BUxS8Ye1DEAxn
aTuLduxax4U/O7pvI86A8biw4/Z1/5JP9P1rVwYzgF1s1je75peIJwZRHD5J22oLF7/lRccHy5me
Hy510IJPMdLE8yTD7lrWGyvBatp9iedlrmjsUR4snNt1LcWWfPXRTFXv57zMGZuwinoA22LMSHAo
5IpYQ9ZN4IM6TftOrt+WFggQO/g+87ju+vEU49Oyfu6T+8nR0IveQljtFotrhFrPJNRiLetKUNSr
7YRQtUgjFTaAx+UaCOqv5md6pVgTqj9OQdG9bpztnMNYhnkLhHhApePW55iOeua3Y6uRAMXLDdeN
i0uXn6IYRaKYFAGgWxyI20W7QcL/sGWErHG1O1fiqte7f4ClLUjtbw64qyX19DaTD/LZEbbqR7DD
3HBkcyPfPBljzfAMmEr7AORjy5lfOogBsKwgZMiacx7ynfBj98sdec489USTSOCaM5uqo/ADks5M
CL+SUGTFKv2yolpFhmGGy5Wsx8R+PgE/IaG4yKSqo+9oGnby2/k/QbZpYlNJF6iv46ixlLfJEXl7
QV9Q04GK5maEVX9RAirKASqZ2kAbwyHSFSgKTyx5P4EkrFXdn3UmZr4Rwl1OHW+mMrl/CjtS2qUa
ZkCZU7RyOJntCLXByNtY4pMSymkXEr8aYvTEMN4X+DlDM0hKXmLeDxNb2aaTHOm9P7sVXpfupvWf
zhO858fi5461VuezFhHmacLnhyX4n4sQWQT7o75yRguvKBL/6V36N3aYEjV2ehaCK/6bFvPyw4xG
fXkQMUcxw5pNHuaXsPztQWz4tva0vB6AkdKEZSv6cpO/wCnJ6VTrvSLTk8tatCtCqZAU3jAMh3+V
P8xYqrUWtAXKi2GNHkQKAS61usvXAe8aELTIyut1qMJjN179UrYlIOIsiNvzVBlkZdcqBo5GgBFy
TZyR8OSk5jrXcgJKdQhSKOBScXboN7axSp3I6+Z0bfg19Ajovj1McDsaaZi5MuwU/bTU1fL5WAan
2ogPQzOW0SqjVLQU6QnupOjBr6URa13+erHXkMP7HMQFniVLC5PhCfqO2mizp+UE/OvZTmK/T9Se
+vQ6Yy/+1Qv9sqnWX8Zs2CFOaQ+pCpe2QZdhD6QZVN6p10rxAj/zv+lCC7YEI8rFiivSDZ/aHBsh
XlrfrCNe2ghBtj5sbDvGeYtqsiS3jlqoe+ZyvICOt/azNdLYTXwMU3Zuko6Aykp9fJD0Ebz2sJu8
7GSWnMtf6NxeYM3RXzJpTugkpk5ymmOQzUHenzHpXTYbisKAnyxDwI/6IOKbALHd2vMn3qMpvP5M
ARX27pT7UMFd3gePUTxh4cerYKVvVzP0lQEwnw0ntaHdrk/xVbPqljwLT7s1cxVk+CpgvbwHVY6W
4x5xwjbECvuDb7U1J7A7yz1AKz1DbiojCJbGdsjJiHp5ljo09MS1XUpWKEz+Ni26A9jAad+Baoc4
V8zJ33fUAc96mew8zbeCIkBGjD6/G2LF3GcDN4Wcn3abeLUqYMvfHv1zHbswK9d8qorXkCO3qMvH
42tbeFZ1Kp1aFUkec6UJ+xV1g8sdxA1dYpDpqymGZ96RgezxWaiXHtC/KnAofWDtX6PoegX2OLz7
//ER3GpATlz4J7pEhau7GA8ClHWIiDuwfXE7ojWoou8H7GzfvOYE2s5jWQ9irMS6Sc3wRuvrRi0d
YxGxJnkCiDhxQqu1JRiAkL4jW7mQ8PQOODcyvWM2FFu1/5KCXd3zKNfvW6SsCUPkump95RdabsmT
UAGQ5ndCO5JrJaKi+v+QSAw6J558r6v6Rf94iejK+jKDP/k2gEobStg8Ajzu+xpvhRI2in+0w3TM
4KTUCvII6AeCBp8dfVgEaNn5dKXRkne+AQ5EV7kEZqwpyMJWhn6NoLtJhlBFNLATJfPkIMVgdGko
ZE6sU9+ge+HUzOPR6CnP0vHDo5MEa7HlRsGEYNyTfih8veSSB0FRmwiUXDF+KZWLzjw6ExrRc2Zv
UQ5jU5U9RbmM8VeiDINOwSJ8dZTCsQQ5L+RJDEtd3FANQ1qdBPAZcAnspo1S5Gg/fezpc7XkAjrR
WKrodyQeewLVELBU4ORw85z3krg4NndDAmb7QvVEiNPs7xxuSryrILLMGKNVcHcqA8yjpx5K4xHR
fP4msBGbDGYraOyquEvryDivoRFxISHtK2abMP6zVGz8DhUcG5PylKI8XTbmhcJtath4dIU+UGnX
VcboNxkYIeLM9WMNy3J2XTy+DIv9964guUMoseQoYzl7DVSAccdZ+uAyQMnq+XpmsEIXEDUbopeN
9T/E520uNEGYYMk1LL8HvnSpPvt5Vee3LRgDzY9lfPpJ/8SSHOjwCI6x65ReKO+ALjcMuuQkurXh
5t83cbyEuJYA8eJQmK/SWlqS8CBzdSpUwCsi086xBWNfO4s1A5rqZf9aJd7T4LqnF5haslEwQqzw
evc//5Kts3zxkO8hpAu0spoGQLH7xsp8X+Dn6ubAwl11dqsX2X/7FtRJX0BvrmyBVmeIQ3A9hU93
LQILgSQpAPOl+aJeFQ5/b3DJojf2KA+qAl0yP5mIAAt1Dvw57DCZsG+hBt3G8bXxRtkIhaUd/pTg
jcJbTzTxuU1aIWswE2Swo4uTPPBjYBTc0XTiarcaBhHuEaa+as4kdzjqrN7nAzfw6znKpVcC/K3X
uRztz1p00mU0m1L/k/a5FYppPj2RrNsblyLSM7GgntlRMtb6OtVis58cvmbQOoI7m55JBi0wmcUa
RQn6T8YGYwpvtzeFdisYQBd4XdBd51FPvpY82ha2IMuJyqXtr7KXEbsNqS4JsQUj3SZlHw8DHVsm
os3MS0yLNpOyfXmjGBA/SkjV4/OpTBz3I2cWJW9DBKYOGAgl4mMCAwnuYP3ck0HhK27NUXZbSIDO
uLMP6JcSp//lqRZMzMgNBsN4AncRIrJOkb/ZyqB2U2OJe+E7onW3YO1/pJD5jE3R5InTcX080e0W
6GNvO2xrCjFqvIGXpyPia5v81CbhcUblY721RI0BeApl+e1PZrBS2R5dJ1foXqGqss6MGDdA/hfr
L0YIL88vqEgmnQ0hXuxcriOEWhrK0o+07gpx0ZKO8FyGfpEEz+/DI+yu0JXqintxLNV1DyafEsGH
R+0oUv4Q9Wmuv1aUyCltpx6Wbr3Le7/nrkcmIV2BMY4odWG5Z/5nVb4azpRK5yAU4k6yRaZd1q2a
1+4eIaEaL55j9sYhl7LNPh4EnnWrLAe7pWVZDpR7t40rpRNVXUxGhgex1PsAXN4RgCP6NQYJKKrw
ogyjTqobwOdGVs4truuA9S1MXe0JEODx314pzxDE44zYIEEoxv1laYzkrOrinnsujm1LBxEHECqG
scG+ICczgBFxHxyS5QKfmWHemxYNFzyouaJvFmoz29R3HfdgzQ/wkJZNW1HbJxwaPatqAgJ6B8zC
KhDuJ9nfAvPYphuHOisVwYj0V1XRD2f0KIg5UFIbBptfGGz+I8ezhzEpfBRv8fbm8pjxx0RvBRP9
vxcJDE3nPbY1q2yU+om8OanwhJSLgYOnGJh+N70TRZtVyyECQAScwyLj/1V2ZiQxHJLSMpAku8F3
hdvWOpWwYOqWQM0qR42FBe45xB9g0qJVd1QiWBDrChz7J1lXxznQnBGIPiz3uI92/DdPFewYzJTL
FKJKrIf3tuLbBDUHJ7msPY9MeR1vHaD9RXiIJFo+/8X8LWF3551UD+T91TVVyAm+dGhDP2y5tlQa
+14rSYdN7IpIktXhgZP1q2rQcdPXlrEuxEQv9Uqv+LZo28Ovw7wbHoQF6GZVPy90OxjMXUPEkTdK
sEAgVzeftg/zz0o5vhBHwJM1xWrdJz4Vbuc3jyhhNgQv2Bm48fF696n0+RwHiNvlhnMR4stb0s28
bsTXMYTPbIoRY3ENoCAWJ9OkJNQvdNC4BMW/qTyUATW2NSP64u16nO/ECk++IrZbQhh5maW0loaX
SBRzdJ5oIsvHLimkbKqLcdJRWnCLf/OVtmkFzksCU2Hon7zveKURQ9E+Sjb9i4ecDOFI3AvSiBWP
ZZiU/+tMoZHQjJ5TtgDNNPvhhaAA6bG5FJKEDonZXgSyXaq08jXA2dT/1axVRa49wmAwEyb6+cmm
p+YoZ7K/CCMnGiQNWG3ZzDnz3zqOxMUiDsX6Uaowto1BhrL3jFmztog7St79BMoCIGnwTghEJakU
BPQjBlyHK3kRTXeAUgE0URFGlyrxmhIbADubHVMttjYX69cj3RdwkEINKwmobpyZYZw8xVO31oCW
VEToTj+naNXWgA3rT42M07A305UHfrEfxN88IwzCQiXuXJfjKbP26wp0Mby8rI/Z1QZjx+SCYYAL
YWiyPxCP4OtHPTILF/oP/VRO7jN6Wnokw39RF3mCPsTk5YGvvpknLI0BUN0kd14JVjZ0BPsWsoD9
fUuRAWTJoqt/frnMJbcVZWbcyYKnsroH++yFlaymw9Qc7ZbeE4+QFGf6stNMaoNYGSLsH3kgImCW
iNwHWwSs4TvsSIedTbCNBtvpO6apKoB6M5he+0zH67hnVtlD7fKQL/L2hpyxTOH4JAV6Mad62MBN
UoK7oKdk3mnhWnJjSNEY4cb310fsg69DQRek/I5SLfXuA3+bdawby8mc5GF/ZDvl6i9zb++8DCia
ZIFH0vmo270iRGWUDng1JI6LJOaQacXgUFSc0MkiJ/u+lNIdWSokSePrYBCFhoCjNkC5WqUdy3we
MOz7G3cCEVI70EL2/gDmvQNqBwvk5IlkTqh1ftTjSiFELaWjOb+I36gG/ktwJ3qOCviv+R7wJiql
ApPJtUK+4E3e0ibla3Fm8mLBexglMiWmRzHGZvYmObuvwEwxa0JXYl2EfXqYeXNZYM5NkKRHJ6N8
6JCc0PPxvW8iUlvfCuccfp8GA7CEMwbT/FuBvpLT3VEi08LOdKcHTXxvSgRe+UoXPUeFnZGn5j46
uIW4ekC+IxRHiAfAi22Igl/jtg6FwNcBPKRrRtL2i4s8GFSIFTFtWLnk5gxhHRQICGR1q2CER/6c
O36zHv4lzwbHw4SHiiqwULjxUmsUdfv6c4igY5LU3YRgTalKQFWAuvOM8S9WonWybUb/dx+Fe1q8
rZQdAJfCjkMM0riMpHSfo6j4nkZfWA8brSQMT2+oNc0OSmUKRMjOSgPiilzDBs7B6mUmJkBZAeJ3
QmYWtA6nSuLzyM47y2CmTruieSkv2EoaUvcpn3804wL9x3YLR+jXBrhtF5XB3vkmkJhsnVGTyVrh
FR+lWw75NzabBXzOG/LS1PinPLjulcn1JMW3A/Q7IcCb4Zsjr5BLEIomry0Caj2P43HK2yFRFetr
JxQK/zHNROG8xwJl6ALinkYp4sKJqqVQmm9CA2pWAlwALJiJcgG0rGSmOsRoixw8tMcNe5AY8/6V
ErrjgzSr6ZrAVIRYnx9rAq6h3u3kq/DR/o6b4uVmod778DuAzBh5JHQ2zA5bvfUEYxFdKUMmDiF3
j/GTaQZ+fAD/o+Zi4hmdoRm1PCC2/BMeQewqLsPExel5vABg3fTsDzskvnDPzehiKFWOZYHt6rcc
MjgoVlh5GRwRrbAvCdMQOT2ConDVyeaplDBMfyr1UpdEZASoCnJvF2ylKIMAkY+U9ZCC5nFBqYUM
sOc8MeKr7kDOK56gHKMH6W9NF0npKzhRTlRCLdVn3jhj7YFWnRiYiQsLsh3GzES4A6mz9XyKA8Q6
25EC75/1ORVOFbttO8pTyHPTNey6ZdR60v4T1hU5fmsya2e0C9UKLjvpcbExKQuER+1AlA4VdLnV
fNl2ll4GbTG80DzLaKGYl16rww7e7L/0YptyYf5AJ5ft3wrGwIiy8+Ewo3ErGhgK7purwZiDrA+f
MUSmNhfOrRy/Pl1m8Bt08JL7gTHXGM2pt4mDB4zCSQ3kCydcigKVUq8Jt7OV642r9ROQVZFHqlQO
FFeily8JsEedjuFafiXFnJxbvTUA+t7yk0aIHsSWXLod7wXJzO5yRyfCWVn8WPIKaUnuwpqSWDfI
h5oZT2lJjUO53v+Pjl5o4OpHDAniHP8/fb+Y2x9xTHIHzA3g8QnYIr9B0SgGtLz7azxk8F8FFL04
uO3rn/0la2Ecd0LXjA/rtbE6ELuKxVkpysg//RFRMHBCxiVrZsBMFPnjAIB/7F0qobt1wvCbVcxz
MHGFwFHzcMLBaT73m2DApmcE/aAN5jVpWRFY8JwwniPQ/N5gAU3xYZmQFIkMnHGvqDCRkZWF+BQM
C+cOjtbeKAcKbaHUpI/zHTs/4XN4e9vj53qAdV/fCPT3tO9PoxUkcv0980H1uT55c3bh9lJzlf2W
6GmlmRdn0bJ//XDdp5OftWsHXcsUhUIsa/0HxH6B8xsjq/+TjMx3YJkS1q4AMQJ1RZe/HgBAPMIU
X9uMS37/H3tt+mmDcEdoS1vAI54T7OMcfEP/xdTGgmwm4WflUhHgakH4j8eJZ6kjX+AerV0e2oj4
HmmI7k/07WekswTNtQw0AebK8Ul/5/vVaM21KfYWFrw18CL4eY3Ic3PVjPIFzKIOkILS+YQQmwR0
7u7gbBqG1LM9JGoIFUtzPN52sE0zs5A82+SrrhizcjGnWD81vlPM2aqrVvxXD4hjkn6MDS7Odcg0
n+bVx3cVAhrHfN0Y/F5QtPOrdADHSGGTY4iUHq2rNBqKH5JyFpp49kSZILmzat/GzQy0sgwQFd2z
8PjILiCDOeOo8068HMIqI4yz5slYM6Gaa+gF+JYROrJXj4J33dGh1jFm8znZNK/OtsJ6EWyaC6pQ
YG2Vy12X35Zzf5iNk2ZFZZmMqBDWH/5paeQY2+mi6EyGakOmEjRrYMFon1apIfCAp0WaKonF2kPJ
xPQf/RYOVIIM0E+VcyUVVtStX7saxY5et1p/tAfS9EpTf/XRYzlCC1Bfyboay8xvTA8O4T30rKcO
H23thZtuzSeVFOtlKmzeWUDNPowHub19zLP+D+z+kMtJn6JqMeFbcEvBlOjDzKjkYYpmgF3F/XWm
ztAhSHh+SeUW+5UeOg2iMU51qLwAn38+Eh7M5SRrh/5qvR0vC46V95a3erRyc4FH6cs6/l+Ifx5p
O+7RCqvFlKn2gc5PdCf8eXYl31ShXSjXbKVjJgvDwXwlVGsktOeUHl069MyA/9g0zQazgo/MElmE
N23z6RwLB+nOX8bbhQHT6sxR1FGPNcO65XjZigZ7lxcWtTl+hyWwDs9306MbLpBeYY152EgkCqIw
NJND8UxmKj6ULn7V0UV5qOdS9wQ2ofYMLBBeW37ZXuRsST2ijBaMohsgMckLqkOl7LCj9+mc2QG2
CdAOXaTeofuxDbQqEW3CKaaLpJAIkWL/go0tjeBeMo8FGziaGiWhP/uuY/1oOifaxGQzhNpgNGew
MiXWqcnrXFQd5Za0K/yWh1DCR7mfUhuuS9wEnB2FwU+35FEViKXTIibWoT6GWxXxE2zrIrozIA1j
a9Dvur+10wUJh6KtjY/iSc6omWA5b7869S/bbCmjd6xM5nGIpYeLZTe0OwwdTDfdI9NSbLd+Naw1
qyKHwqzIgvE9ZBp1STYpip4LB2sW42tO/n8dUaAg43FsiCGpuoKKpfLpIlaxL98sqr4YEpz9PFO9
F578YC9Af+krtewbc+ziNdDH7ru6uFMW2JJHZQ5jviFPXqdjWnPitIV8Qo+bgDcN7EbfBJB/oC7C
CW6WiZQhjv9HXXmAn8f2Efmu7NQfXIOEZ4k+zELmYVayjHWHtLyeQkLOE2MX+kSnopNR2N6bzW4G
J5yWvt0t2hZyKPu9A5t1Si7XAIEwii7hIotusxzpxUbQ0h8zBc/ecz32VhJbclw8OxXxjfAQ/hS1
GJ9Y7h02VB5KN9ZnVI/alHPXvBqs/2zsNMGxIltjDpFvpYFN11YOAWhmg58p2QfIAJAoHd5mn8jN
a1uCbR6zHjngZgTz14bvE4wS67Fic91mpXZ/rfZxeTcCiUL2d1d2t2w3XdxCRGHrIN+ZF/DVayID
r2oa4wb5rjrmMyq+avrU++NFaUqXZkPwM48ll7+k1GYxrfGkn7mwqS2zROvwcaR3VP6Ej6XrISp5
9t7YDgXzg2yN8OhPzMK4saS1p3adz7Mnf2H2WiGRkRhILGJqEQlz3bnKrdm8G6vPtiIb6FM9k6iU
PWEyHTx4o/Xk83HmRMr+z18iyJNZ3jAFPaNLKZabVBSrZQ9qRJLdMrDNi+pLUCdq3KBWOy/6A0fj
kQJupaNL1PJ37o/gTg6xH042+zesk1HuR0lYr6lRR+WsP3fQEnLEuw5Ksy77tFK0p+o77nhryiYZ
lEfGnbTk21deALv3NbLNT6ML48IXAXD1oDgc/N2mQUcgA2eRLfWXENFzaYfWSL5upneGRftaQE6Q
/P0sobXws/b4AcXxdF2cyZD59FlZYtEhldyhZ8969x61OZ9YP6LWHJy9OfZZchJr0dbrOJaQDFYR
jORMQ4uahCA58f0wWlhLAMRNCHvWVA4eaI6ThbAuv/yxxpFyeCq0roJfj5NC2F4DnUPzYyfcbH8j
s+gpp2uWd0R/iTKkpd9dhJzFLibMLGug+NUz4afQ9PZexBGnuqsh0V+xhMxb/iD/xtcO8tpnJdsb
HIJsIQxVRhJY1DRiTp+k7k7eV3W+yr5UnFhnduc4cLlHSpPU7soz9PuWquwdTSLm/JfTQmvTBRdg
REMKxt0Vllu7h8WrV8Uwr8tFVIa1y46cpkRjCgS6voFrG4amhGVrZ3Ph2tkPGx2wOUB/Y+O7jtfM
WEMNpYPU+3wbzwvwLo46u4E5s8XNCY3F97B2R2D6Q067zTHqbA/7tO4Q/AaZUfHy4hE5gUj8TfZi
aSxwHFzwhA15FA00y8EoCqyHipvCfbmDn2//IV4zJLp7N7+nIwjmrsEeveSEoQj4OIBNb/PX9Bm+
aG0R6a2+vk0Sj/zCa348jIOTf4BgKjEbBxeAxctlbcty9ZUzLTL2ih0dXWQEpTWBgXrSSsXuoIXY
zLpnuAAx5EWs1xjVoW8Kce1HJ1ol2HTFI/RZr20NRfDDox0kMGl93swgrh9HH3RRt4VWC5qBYSgG
dtwhZk3jEYduHUREjEQYz8gRl8EtQXG1oKHzNYBU3rXYKKOjN8e+dJWKyObkeeDa9eFtWiOb0GbF
NClsA6kpH/PFT9LtRqmWkvdpT0mvV6/M0FmV2yQFVMpEsC+QXgXStS/PRjO0zp8Vr+8Z24nn3R7M
+XNyCg8V4oA+OJRnaWtWh3Jgx0+4FH59U2lfdXFWQJ2qFPA/WSKJvSU/1GS1ZbVYfnvcFhPDTrge
LHyQqe1v+g4huUmkB4ZqqA3To6m5vScLTi/bvkUWFHvXUQIG61xBMv3zZnUV19txmuVWkIZPbuSM
TBHOyDkUxfTglhQRn7KSHdQFDHrc4y4oiwP65gtOTls09fHEJuK/oDYCX+XL8rn0MHn0zDCnmnEt
F145AGKnIedW2Ercxwy0ejikaDxeH/RoEkZ9PNzym6YQLxs0XRjxfG8drjPE7+lRIC4ciA4RN1yj
Qe/XwFKWGdIgB2vct0P4Kcvuipzjek4X11PiZbf8Q3Mpmd+Ws4eQJIiQQjyQaTOYfF/WPajMKMcm
y9wxL0UWhnvnCJx0NDmC+Rl5vDvxTYj13SMM8bE/sF66DinW4bj6c0trskKc1D1GQU0ws1+CEYtf
tAmM6lma36cOZnJL0A3zaYSiKDiwtPsWizWppGooolrV8tkTK93Y/Tj/4qELtmEhQMbSjudAJ6yw
nv51AmskNbKesl9malilvuLdwFPbTipJwE0/PomHaA9wWPepzVy4cfX2WlTSWrhWaP7rOgiw6RUk
lGXAmQU8cqlnTUOY0Hcs/neKbn8wN8x6lAONzHZkE0HfvcT/H1en3l7jMpHGTnoj06uApOZvngw0
rvObiydPj4xZxB8KtqIa8QJEvAtN/2KUQEG5HKRLZbbLCwTKhNeYZlWjS4Js15JnFNue5P4aMSGK
ygJ5QTNerkXfs91KwYJrpmxTr3udU9KW+zHC2hPea1b6R1mV7Ue/Hc3wb1ZTKYkyXOQ96A+L58wz
pbp4bFI3UKQnJW0b7Wu4rAXrNdspRRG7+UTgpNrIK60KyvfZXsBpeeAmElocmby1xUxShWDijZKk
hfF5Zy2Ij1G2JucTU+GL6dsg4L4oXvh80NxbNQ+/alC/7a/X2GWnNFq8CI/joeIS3TYw5yRQqfEa
Y/HzN/3WK/Txt4KZYOt5t5mpkjkvPsh4Ci8j5DlBMW52HD7TrHT+/7TkcBgWCOo6fZ3iEYatzarW
aNzKeQd6W4zlI/GPyj2q6aJ76qHYloR4mRPLA417fCuGjrakN1/FhppBmzTNVGVUeFx1vRQyJaLL
lOmbx3IHgTPWjaZtKJHhlyKA/jgV0Gp4otxYxzWheGVBlQEGNBhevIGOF6EwH6HNBDje1fSB4+at
J+SfrVwKZo80XAm0tBYzw+/acfwvH4ZOOmBVGZwAwjXgF4m9u2ve4eQqPXaWNjEAl2mM2czw60qY
JRVIvChcEet5bbmcXu/KXgK5DkYsZhEArmZrpH37Nkhj6NXXFgRE2RDlxTH0cAnLm3E6Syd5Zrlm
sA5+t7xCCkFs+aPkAgYGbR4mfLbE1m2ZslJdKuWZConZKM4WYWB9T+pqQeo05jfBu9Pplpjh0VnJ
JxrEDxKN35QKYEoCwi7Yy4g2ubB4MsgFAA1i2tfbQT7W0ntQ97riiIT/HXhWCupRET+sClRgaVIV
xY+JRSK3lbEX4wtsJuHJn2uyQ4YMGeEgihf2eUJ10b3U5JFt5fjjJkNbcvnFkmzNeHdfmcqavn7w
vP49B+A7utrzssrau6WYIPLH91ZzfVdZBheup5mV1YZJNmZls5vGwUPtlXD6vXGMu9gVfKQX1ARe
cVedIkE/aU4DHj69GeEN7HnuLkjN61QA/1Ie4vAFwX/OwwBU66KybWp1w6kc9DX8HHf2t1ImrvGQ
QQ5nTJaNSKZqji2O/SvPQ8bCTo6uYZNGmUOC3ajUCvw1CRMXKqLRQk7d+DP4vlbmzuupuC/5T7ZP
C6YtubfzggVPKNdv+Pz/FcUBk9U/DjrB1iEQO388WDPrfmDUleamS/M00eS7S+worGOXoQ00tAIx
FULGFrNwzQInjQtLrGVmw43bYnkxKEX0KD5knTw2ou8eY+la7GDot3n6x04O+k50pwn0Vwm4TdwW
ou5Lm2mFp7I1EmPxE9FldDdFFdQsCRvj47XK6k/2eGSNzYRKioUKO4YFXsk3RITW3Y45f+mfEMMC
Jdv95ypmi+u+IzrHmS3s+MbRcGxhDnjNlT6SWYG2KiZM0X0nc+a5WvQ7fELkT6MmrlosoTBrfaEN
xX4g3HbnEz4hGKhc5jTXdcQIzAQeMuMN70wlkoEu8rSzYwtSM33FGOQfxsA3ukPU6dBifLzQZ15w
05CLu4yopQ89aTjD2iH7akIMN7zORMuYeIH9y3x/DT0gI5Zd6pEbK2vrGb3t8lsv4FXBwHgvKJQj
jDR4R0T8bR5EwqY258GPay0Q4v/rVxbKBZYat+wJUx+R05rwR99QfdMeKku3vhA9CP/gM0jGZsAD
3BZH825cGzOl4gp45GD6DpN2btpQFEudapZGRZjtAxzcUI4oO88Ml1FDOW0Klw5aVQYMjq6sP649
laARMQRI1m1ahmbQ0LkbkrvgmIgRQW2m6qUheoLIgHMhQ3OG+1SzL/WAXWAyZar6bT2mvv2D7KAp
vfZzVJGBfQAKfOgAgcvLi8XlniGD5ButdsdG3Tu9R0de8ycrAaQQZFpUbhD9sd0h4Draqn5F3qsY
7TvA0wQAE1y+rvAU3Ajs9pJgDrIGfg0InRa4CJ6qZRfW31b8Uj7Q6DiG4Vv/lFZL1LMVbCaktYz2
OsIUpDHIcYoV+wyWHzmNpIE0Xvtqu3j1Ej2/dfNJsQQk1miHmUu/dKFEmsHRh2CRbmLpgHYzuwr+
wRiTDe96LNSyEEf0a6SBnXqRzcRdra107WMDXe7kXoYpJ/UCKKQV4cM/xovtAsIQ8Rc4GPXbFQI2
dEihUUdGH2TOQDESqCARfqc+8uphTMXOR0c6Ddl9uOP0d1Cgr1h/Hfqyh2841VCA4C+VUHdtKjO7
azU9Z4BVB8DPKpCmMnSmCTplAAFw8hXlXyNBfW0jBxJqKg0eJ2eOdkDPkAU+skOmuBSMfNjKlXsb
7AHr6ZKq5CKr3azjLT1j6UNlyZ9sR1zlhZbpWUXDFrIDblYDGyK7W4v3ypwTS/R/jjXNkmaKkV5X
765qDDy8BvHKwkE8gk7QdzXDFSalwHix1apC62FLsN0xx/oZIm0omwP+1wTqE/FnIGZmnKgTiH3R
0gI7jPOXc4mkQCF2FcGt7ctViKRoCsKrzJ0Dk6iJVyDo6cwO++znkCEsG8OgsZz4iYEKrQ+hkD0f
tk7imvrXBhkb5qX9AEUA4xY6CLdYhdD5FOUtwimjIkI//Vp7UhVlbHpcmF8dU9M11bY/Y9ebfH+u
u6+oLjuFdthX1+T68A244t8z+krERShLIZp+AEAefL7bp8/P1d2nFq19qD5YblVuTmdFVUN1E/EF
qkm018MCPvS6xzom9kpgiEyvM1W+1/83mxYZJJENMwi4RYfV1JnYLKZwUttuZ/BEExSBNtt8Nhj2
eb+zAfXKnUXW7I6Cn4mQpBOqzo9YZpYN84zNIlwIMB+dL5oi7q8DAkfSP6Y5jhv+n3Rx7261XQIr
F0P8gMCodu7toUWOPQxE0tP6/E2pluDYXIwcHkwFhJjfJGRAS8B97jJY+AxsOJJm5i8CGsJ9Y9NH
KUWmsx5QtluKpCpceEsCXaviYw0hONSLvsNSV4wdYbuwuejIRKDQ23lJpvdtGTfcr0Bl3adSRIzZ
mzOSdlegtPCulNNbAsicwqYrKk9Ed0VmHnLwx2dF8VSZxNsCA4iAux3rm4s3P6ywb+RjrbfhHzi/
mbheWOpNSSR0NBLvCcSdzi3Up+4oAYoaBtUAafmJmC1DMyLTOVlNzJAs3aB4jkCTGV5Wh0oGK7y+
48hLmZpFiGj4Vb5VPUX5/rm0aiLMlPXUFvhsEE0Xsvhf4+wcIpfqWOxVUMQCPYmAB4ESXL83JnMe
fXjVc+V7ZyPWn/uvq2fNwu7k6WHBjY766wkvGNvRKXuonzdAfRTBG76P3NI8c4/pMy8ixoZNmCf6
gTvKIz1H0XrYp+h9e9f4pJg5m7ncs4nC9uQs7iOJ7PjIul3lew33VcAJSiR94NUs+m059WcRcFU9
na76soC1XdjW72L6oaywtLEQJq7cTYTxbpvOS1+cVVBZ6QyJbCVOuXo4fECg2nLt77t0X2roJhIY
U/09MEXJRcLI8eNFQcjSXLi8nySCTDBaApVj6+CjIyAHy8imXmDiKMFMOMXnW2hc6gN850kvc6DZ
I3WxWaecni4DBQqYCM1QsP4bkNV/+XrNFNL8msLCswBgJChWWtmDM3A0qlxWAM5Kes7qHVjMjwIz
b1vGy9XMbvVte2hIygX3dLyWCodp3qut1wVgGHZ0XKLpCmzRDiphz4gW3e38jIkl7VR639ro0Km1
8HIdUp+DQpdysYMR8xXKTmVIjltaFDMqhihMxa5VlCH0uxmZCVh/uY4sOHm66kYA9sDfZQ9V9gKD
Zi7Ek9Qo3uIgt94UjuqnzbG/r1GPlmJUQmqjgVsAZS9zNbfUvc4siwuDNsljclhukBSyKpnFiakR
rxAibwDuoyJ18KTRntZDYIaz1WldmWK6MF8n/OtWI1FdOOtL4+Cr7BWTTuwjM8/BRN15Fy2xQfTH
5lAGT1nrXfqJBcu5FQ3LnOSrtZXzuV+l7j/z4GKiStchSAk6K53XoWRdWXt/CDmeRlXMWFntClB1
msosj9qkgX4fhUn3dwz8wz64yrhsZ29wB1/EArrZ9gWLuc+02lWxJftsHgA19oMWa+eYT4c1EMF0
k2ytn1jevyrUeTM8brGJXeZq8jPFzaRIFOBNnaTI7QIlUhZjdPsEEli0xxWQpEnPkgd1HAOPvQPS
V6DRd+2aak4oZ8bQz1ACae4PUZS2WpGDvPklLt7o+3NgezO3bSqnzNgWoHey2m0uHhuORHMnpmQP
0hINlOXtWYjKYoDzs3pWC1Y78DpuIwMIqzkAE/T1SXdXpw5prvIA7NvwccMjppPERr0lcBthdxG2
bdZL1IG4Gfeq9r2bRkwQs/ac0StXsQYHHGVpFz+a7OSsPvJOTlVZ8KLHuTkmbHmRiIpSn2wWu86Y
EqCXo7Nnd8qDsBfar9IcoWcUXItgV8hsRblfv2yoxcnEHisG/4jgrva/6aFHcWkX7YZ97tUwhRJ6
+Jjxl8MPsDzhA/mzbOrQZrTL2reBtHHS4U/mkUpf80G0xNUfQKXzWCeynPnag4Wnp98cSjUEpI/U
wcLKQyl0eR+RaPAKyBqgcSX1Org/vBUV/3BUBwy5w1H/3MhUh9i6FyiceFk627P83S0cyeqq6ygH
xidy5yk//P6kwo0PgkEr/cFuBwhcf8xDeF7HdJ7NxNVz+Qsxlu/TsSunxB6YtNXesQEqTqhnt2Sd
G6B5v+YQOgYUKfXrxdf35ofQTzSBtlL+n+LQg6xP40Xtx8CoeyUiTnT8FDYH1hzncUVJMKuW9+tp
ASkonEYyYHJSQAKvE6uTX34PNv7b3Y/+/heE4Ay2Kfq4HUp1DcYLBaoOeuIGjuCmCVJjJvi3lHTg
hyBUcfaZn4VHEs+mb9ubAAHlVvTk2NW2vib7cL6G4RIrD/zQ+bAh4fzSn3OuPce/RWjwEbJuIsOn
7uXs+pkfvmm92nyvAPDDphR9v82tVu+JyBU/kU5gp/DXaWNQjMpGeBiClK2DyUPYAE8lTO55l4Zw
IErF25sIIg7IOVJQBFEHfCQj64ZUPWlHJxvKn63HA59IpEbsxl2+mS1u+yUX5Ns3hIugsF2fw8tJ
KX5xRgRJPHdiyDTF/0MbKg62wfPM/g9WD+raN8A9CCY8IHF0W9fxWffggorJDCJdlzDG9iKhmNic
EgpzW3dk1Mo+jFemyTIvIvXhZMxcT8Mp2Qp8NgXtnHMqfYVjDfjqnOF3T/lmfF3B5kXMyU9bub5r
tNPT7AQBeLIM4C6kvih+ocxzShGLZaV6eEEEuhmjuzBfpBFZOUXnGMqyfX9Wzxy8sHeUAaPBezDr
QYZE90DK+O9ARqlqQRxdp1puxnEwnOan9Ov8srmD36oBcYCxS+ryg+Ij9Fms6oCoZn9pgmlatpry
Xw5suevUOmn4pjRPMeZBGfZPVJdodrSqyp3JmchstSYbKeHU5WL2YItpLd9TqyuWRD0pUTjoBGVL
fYczFHOxBgGphIFFtqBQDhXw0zYEwr9oa9GPFJWt1X4boe30Lqplb88/3nmHSP1hSd7owZYCoNDa
W0PC/kT9RkzuOY+xCBEL/dAOrmFZBYN6wTm3PfACQnKNNlHy2iu3gfVojgQF5i9lmFgLcOKkM5mV
MLjfy0jDg2PvwI39Q6LciSNvgJ5nn7aL60Bi821gY1DOxhYoi98mj5BoqYsKEVZejQsMR0/W5KED
UT9PxVoCQkIWwmQJZRiidrp4b+c/bHpu4zGT0LwI0yORmWAVitHcwNJoy0IlJCeItYF25Xqr13Ki
fWuhXQxUMwK213dCmxb2MDgWq5psCvH+ia0xEycPPzzpgMf0fGNkNpDgRq6vdZN6UuZC8hApGHYo
Nxa0bZMdaA+D9wEYsvarMqMxdp1jCKlZ7SN93zp4vkWwEPtBVy+YPAq/GRPF8urtEh9J80cLu0nJ
R/YHr4HfdaGjVOTPIl7xaQM3EUhIumYBNiWFgls933EglKWTLb9PjzsY8Echirkzc/eeXqE0s9yS
UWWlcI6deaLj1T+1ZpYsBYNEm7o83GLNZ+iwMqdXTu1aNHfpAZvf+h4BgzoaJs5KOEuyDAoS6XwN
+057vquVvWOVJpsCej4oh9Z1WPMzl02Omrg0Vh4cKJVm9VaXc/XYS4srYKZ1EbDjNOMDrsl1UjsV
VlyOaLHSwkgPGk1vGrc4RYj0ibCOccTwFdTrQOc4QfkM41dQp1wOi7MOB52/jftLAClov8UKAPeD
lQ/lD1ltGvShvt9lap4aaT1FY/EUWsklvXM1SJih4fqEly/60V++g2Wrb+Ge2JfwU8TDHXcr8os1
r/M7ghOD1/WZAGH8xUvqTUF/iL5Dg3CWb5zPucCc3xUu4hvlN1W8VuWR6c+choN7doqHaDvMspCp
bjuXwHxA1OVRxGy9UX5aBFKylc6VomsfhwR5g+Su3KE0NFlP+ZD5k3+0f4sAof0Mx9mUvKNNj1d9
u4PicZg/7lf0vK2+aw1IjGIJcqMVv273cHY+0Ic+kztD9a2c8+drevruYunaqfH4ibpDt93zXUme
1BIX8xvupgmTczji5AvpTVK/3wSwBGIBeq3o/zRmME+FIN8kUwFDDslH1WK9+HEFVsZGbxBqYljj
/zbSKhnwrQZ+PfwRgpJRdW4lS/no6xthGI30qiZKCEiPRd2wkpmduaaHtwVqjYgNtZNLkLPgm27U
c9CUHt93bD33Ldi02oZIf8riJ9JD3zvIVUbANCC4O/7vjS5a1IeFPUBb+wQ7NyKUNedjAZi8LC7o
9gqxMp/A3tcmG09XUnvgsKZeeJtUYlCCqdAvxYz22EXv6a0UTlJ7VtG4kkCZAIQMYkXEKOamF3sm
IT8hF+7euTmmT9znuFn+chtT36aqyEtOnu3KdkYyEmI+n0D7UVWxX/OxzsDK34FzzpDgLbEy69aP
b7eFkL2h4cN5NyLkO5pOeVN//s++zRu4/d5f7XJ2zjM5rFwX8rUCSvBw4riDq658DQfrnX8VRbpx
mK8rxBx8Exi9qX3fx9EnZzFHMmJMexrVDdygaQ3oibq+GRXt4Z2UaRm3fQzKrHncFnsiV2pH+Sfj
FHfNnzG7C/SYI+R3oBcmic0bl5Pb0dyBtqrb4Kyo4e1dEJefM+fUHDWqEi720OfdzuXNk7WRLUL7
gTXsj/wUY3fRQHpuX6JBZo6ZEK0/lEie5a1dWiKs4AtAKJpP+nnc2HWNWKmUeZOHs3Sb8bSW4cGe
kWJt6ZAOXbpYLcp6veQyikOhlQgmzC/3BjKPUW3o3uVTui8H4a9THk1W1L5WtFVqAIM9xoxCj0HY
Mmf+D1Yhd+IhIOG6GSEO+3K3v+8pnKP84edpj/nLkKowWaksSAAN3u4uWszEjLbYCmDRlbecahTA
VKn5Rwvio2/T8qfW438MrqU/kf0EWpN0fLykatjLE+0JSZwDcCKGS8BS7ZzF8BvhsGg2+5FnUkxR
mrRs0fHLpUWaPQQzlHmeS18+PNYuAHaMg88VU0J1S/nYabL4FB0X7TPcH+ZQNk4zLoIEtUwUq7Uv
NqBfw3IawHiReO4E3Uogli+eLy+j4slzM4xcSuDDW0dlzLTWNrcwerXEjK1QOkzL1/x++HzZvHCh
dxWvxuCCtzLSlzt/wHsc0bZulLEZx7gBEj5JkCuzeADLfsOS6n0K5VyFBk7p0nVktm9H/fs1dw4n
o/iNVcyRMcLdX44Xc2KEHk/P0DEaxbL/ItvTE6kuZCbD05xBrLyjzGyw1/mF0rPI8lRrB589LDhb
PBLnhqC3up1M+NjMDsZo7vnlW55vVe/MIAs1/v3mIrhLE6F2MZDZTysa9uHHDj3QY2QSRYAMWsKX
g5MVh7xQVEEn2oLhASSOAcSPGyyGH1sKO9qaSZ4Ax8jdiL4FW+0zRakDNFxLQOM9NM6wXRghkLul
XDTIu3ZYbO+SveNAA02YRyEpQ75xKfneFlr/Ek85mKokUyUsvtdKekGSoryEX7eodWJ+M5iC38Ss
kyj1TYHR0nPNVeyTk0hra2IxcTMF1A2tt0bVmvbt2I0TCuQEPZIAktWvr+9+MIT1NqvYhJAxzzWU
FzfKR5EUN02EkOBFid4J7G2NrtVtCDF0Sxvnlj3pJvLlOVfdcJ7tx/9hHSxz0rvUtKJGVtO5JM8r
jDtXtCzmLB1nQ5MyqYvo6gEnciivs/n3dt8SvZFN3hROfY8LZMT5SaE++rdCp3xcZj0lM7YcCfJD
MWgjdOThKglTjULHWURfX2e3nc4LcJfiCPv/jZ/PMCQgT0E7EMJj3OMnveDyMdaTi288ariWc36j
/98R8YnSzoRhLeBy/3+RawuDFW63xme/P8658Y++awW7i1PIY+4OAzbUM2QgIodF2tmpQDwGQweh
xd1xTz8oafms15YLTkeJNb8+KK6WI7C3VucdSbKnY3tmqaCNA1dzi+jN9qvU1bamtcabJ0U+pV6I
WlZYoGTCOpWilZcv/M0qmvvOaHscJEpdwfP13+t9Zh0LYzrWGPtPEuHVQ5t8FKmogq3uFfFn49mt
TGNnNa5u615SWsqw7WKjlkABHEb2ZCSvRWFsyLOhRjMGcA/3Vexho1FTL0UD3p7LJ18uj9mhyxjn
lMkKJZ7PfozNKtPeolFs3zFRh7KyWxuG9hLXwpzDZUtOaFevW9p+3O10Rw0duSdEWFLL2RWlFw1P
Wl1Q+tUSnff6X512bAMRKcTEolWVfdAT6wJ3SimjVn4Zh8mhJQO1E8BTTdlgg2geTYAq201KsOn0
me4thUl5QrZvY1reekcmApZTJfNBTYdA4QJ9RUN9UqNkxTO0umRF5AJSfc672Vl8bLl1mYrb512Q
Hr223JeS4d3rIq9Kv5Jgg3L2wWSQxc6Mnpam4wt8qDCJ+8VOKzXW59FWsnrOMK0zvMUIoibQ5KrJ
yXExF1UYgBiwi9SUc+S1/SrtWOv4vrkDXrXMlUCfuiLNBpUexvRQqDi1CL80Vb9aTzW1GJsAXLuF
n1nTum2lXS1D7rHYmmU45y/hSccE9nxA1wzjcF0Sc2E0YMJqXcwjMpVLLnkUPWudmOPawOaMEhRn
frdpmDIYMNz/F75E0PKTwJ5YZ6hcNwU6/ZJT8qw2El3ANgVg718TYs62RQ+MjmpbcMXRjVIT4VFW
lruFA6v42n95dRHaV4yc+0JioZirmbWmQRtzxTjVE4MaazdDEuw+W8iJdiBtEmQEI3y3j945AG5O
owyJIBQHMr1zPMt4FEdCFN3zoogjVpGuG7sBsu4jzvOkGH7Y88OOVeTQ6eVMgLE+QCVXvRGVMp0R
ckHIyBP0Nz9zLHb7CR1wOs6p8pB4Q8K3XZ0XJehv+OvCRscLWUAzL5Bn5gLk/Skj75lagJWMPuLc
ZwvPCkvWynJri5e9/q10iqbeypoy8JwwrTWg9dCI4YZQtdqrzsHpppcSbhC/0pRo9FjukXRXHkY0
8tHliVdD9BcS0OQR/JjNWUromBuxQjgbvqMJCfHzLBp1HKHR7JKJXgGG8aXICWceR3rOPZvWINWc
72ymi1i5MDY2fZISta9s48zKbSx3t47tJZCdfPrn3psy58AMsMUruk9SVTDi/74SD8HNzR9yjBTl
Tv8tV6Ofb/xqB/BvwlE9r3ItXi4kaahsKg0b8g59i6wUe2Sp2uOK7fvJ9dxPNs7G4Hy3o35huUhX
BCK9nGp9uian7Ov1dfErptjsncGWt6x6+cbZ+HuGZs62T4S2lDQlkWOCJ159WfwCTls/H8Yalycw
cEfsb682bavTt9w763UGwCUHK2g6u7ASdJv0vIL4nxF9FBVPuYiFVed/0ZZdiTELO8podoh2O6VJ
1LlMTf3zP8/VL7Iq/mKwujK0uW7wDArlnHO+lH/plrOJcWJoUN6PJ88zV6Nu2N7aeItpYThlJQMS
Bb8ZH/Lk4P6jW76Ub1vmEniJlQ/YFwTUg8dTo1qwL8ZC7ozD2yojDY7L6X9ZlbwQD7Ah/NaNpTZF
WwFg0u3EM8RyeK8+ajNBQR6jKhuRUd6F2PZ5udONwEhotfSCXPVb2S8F51nOlp0uPQOxswjzdXml
u8anhMR3EnB4aSdLuKZ+K4o5R0xBKvrvFajPvXeeth5AFNgTF0qNwOrfKIYYfeYDzRDZoYZGmutJ
Raedj0UlLtHniKNpkiGvlCOVuh92nqWaZy0759tyxgDXjuOs4jvMnTB/Uba/MfCpehc6Vw3BsbQn
mLkOiknNwp9RyJ0j+eDFYAO9Gv53qLymO4VNd7f2f9lTFVBCsEiUgMNgqrDksYaiNyxEazt1eMfA
u/6V5pDbYCaTRr5vzQx9RpRz5Yxwu2jRp+NbVDHuS3o+Bw3dacx6ikaORuP9a3MOsOnCASMI6+9Z
cja8Rw0oycapevQ6pULAstA47eGG4cRWHmkanNA11e17YNi/uHuX+0pk5epYxvF/9RZ8+RLPDsw6
ed+ZBV3v0N/tvwrdG7iJOqxpKvvybK5+/fiq/SH7SYBOyhMwK8Q+gOiKKaoTM7yeXrj1/QCWQ2JM
7Klgn8LR3ESVfCw6eMjZpJlF2ahZzgUeyNaJ2m1St/7i8K0sHyh+YMPWMAS/gqRWf8SVN8kH6yBg
80rFLTqOAsSOA+JRx38pLq/K2rk5Y9FDG6OOmenD7w/jprOLgpr/rb8LZQSLOqIq1Wjg28DkL/BH
k7vPrZ5zI3tYYI/hq4/r/ZW8fD3l8PAb1LKD0q0IMCstCY7FdZQXpKGJ0/t18/m9yNfPo0T3GyQP
L4ic+S6VGxRerBmbTamYagBCquu2Wy46oSMDa0veabAovTxes6gNVc6GAHFHak5GEgm4AuFXAyZi
365Fl7+FBWCSDFcTDR52Mwtld6KVmAW/a9pr3GV1+OuJWAyB1sNR8RqRsuT3nGSKUu1JROWaz9Ip
loJsxjHZbLgSyjsdw9Ful81QofH1p0AOrMB1DGCsBq3sBVi68mQYAyn7xpYpW3OlR4km2Z9UB8qj
ivrznpMONSw/iVkpixCjmtPL1thRTdPzVnuQAMLyg96QyniNQ/VevkhzYnkxJIajkE1Cy/dipKZo
Yv8qYMTQ5YdbG4wrNVx11mEAmg3J39zjhi94kKyaYdLhW6arRY2TIDRgSYurwgZXvBujxP8VgTtD
ip+SJxV56hppUPqmL/P+lDOENid+xr58+E75Q8jDc+YMTYiLVeUDnTJatjtdHea4w7JMGfULqGPe
al+YPln3DxUobg4FZLvJldO+TOalVmMw3ZxBafyrxcb+5x6meBf38+pmgjlsd9xlMB8/RguIIN5E
YAvcfpKGnJglDiPP5m/aF01nO4DAqZCnFHQSckybJe4MSmBryU1Jwx7i6CHAwvtgA0HKSX8omKZl
HuBJZwlp6Z9VIIQScnpdKAoXtSEziPVpMz/xdiczKL4IdnuuqMu32pmOQrXaOR9EqtbnMcru6QeQ
uEAA3NHdgbvL2jSoFe8Liwv3xZTXsF9gTTx6ub8K8bHEMIzCaxKalrr7eVscBkm7xsUq17vzFldt
2Pu5NtdwudtX6juaQ/tRRgAjno330rBs5zGS01E7hUOLlGlZPdiVeUcapTO9ViVSg2DYThkqX6um
sDzxaTDHou2LamgXd85J0YiVi8gPXe/2jUN8wGNiSt4UPgIQzU84xQ3vfSrGQ/6d/OqjDEgilorm
KVeaDraHVxMPPye3jtqeTsXs6ntnlo34akp+hMCE7Z7idgQ8dNIftXQeDPbrg8ZQNVPha5eurUs3
EPuGe1rJXNYHEfJ2CbKDZZX/yUJlrU4Zy7CN2FhOfzD9A8xQELGavoYj8FjsAgV5Ige1L4UzObQG
/1lZyBG+m/8WfXE0/flMLQDVUSBXxZ/fbT2Dj/tEsDBp3mcPVga5GGsK27tol6agUjAUUCTDJfIj
qzkYECxn7bLlxNmh2WPpFWQ58jLlhLVnw7Z+1wTwc53wkf2As3XBuFkhjO9oUCENV0kTs8PL2IB/
ouFLBoz4bNLMbRd/jgdJ7XhiJmhbOtYlqbOaX292/XEKfpgMUp6Xsdag8xul/u7tZRS3wf2naTg9
OFwoGY9WJCrRfZFCwpWgE/4EWAI+CyPmugMFThuvrsG3hbTis3QzPNBVf0gwfjzAEDqGilDV95ya
plzPEusU4qUuBfq8JEIh3JC3uWHVo+2YSAb37LbtMXjfLi+EkMOSYRFgk0tBE6nZ9GaHu1/1YBwo
ACuzCTM1nDNP1PO9z8aj+ka8K0kgmeHu3jq8d8APUuZ4gQe+qCQUH/jSsbAM/xBJFlbQmu+Brz8l
PR0hCkYIN0FBz/wR8WMEsQH7wj3qm5WS+SXwrLUV3X93MD+VwshvzHo6ASsRVB7PXfvVlDxGNZwo
1PzYY5oAZ1PunCmiM81mQBlpES+S1j4JL84d+uC6WoQfZjFLxtjp/HfyetpjzGMO5RuULHo+EGl7
UIZ4UehOgkM2bxVle3X+AGt3M6sSlKeXAV7ix0WgCKJOCz/YiKFgRvtH/1rWgxxtruDMgNPN8g0V
azpD7Yjf7Lyp1zPJWWZgBwYi4+k7PAfgYEaJupJzLLb9jdVkatbO9OW5Ih9Fm/82RbHNaG06U3wY
YgmV50oRw6dMiwoP9GqdNkL5otubE8/06zv0b+D4h1AlkBxwoiIbt3nR7omGZuMnfRH7BqWyazjz
7x+FWRnaQkLHWuWYShg+lhPzoUSyjrXOeOypN3j0v7sS7p20v7sO+/wtoZeA7FSzL/ObMuDO/cIg
dubbtxFuFvSO73W4IZwc+2JHd8igxsPbawtwvLj6k7i8wBqiHrIQJTs+jq4pAjZEFRgF6AcwGEMM
K5Xj0aKc0Cm3G6Mro76SxxvFsF73LggI95egUjjdBff1dk10SNge/isiwjBtTXiI8Uj9DRNIEQbR
h5l7jNdkw+ub1VzjppSXHtp/FQxbUCsMvdZ3GQKggjM5gE9XaYgERooxH2AyjPw0zDJMpwRLzDCb
0wmJG8C2FPmC75qahz+tNrpyLLIfDaFiOl/02riVdxe/i4JVgobw7oeePKFBQ5MWDC3Fp201jNQL
VwlaFfHWnedwzJMnNzBT1egE77d1ioBYU+s/lJ0F3EZ7zpb6yLhvcVF2BZy2uuVCtiuxxqVWPaxY
BtdjU5NuchST3yT6mpabV8ieZaiUmaHbbPsjbHP9oO2HRla0nVwRLVgfCU1wPEDt+10a309UwfPc
PFOSYe0P0mmbHij+/3Gsl7sUkj+f4i230hKAeRRxKnQmv9nYYpX4qF65J7Fa8DhclJiaDipujNkf
sELbDO7VMVkz55gAT+KkInavs2sn8KaEbjQp/0GKlx6SfXRJdrme7hTNdZOoHadecKQ/BCPUDAsX
ufJfbGir9AF8OjyI2P3U0pqP+u+RyUa/5SrlA1CbjDF53V1hUoZ/DUrYQEfFckyv7rJeGsdrPhEJ
Pp3kINT4DwFegqbhQNrXAXC2PDf/RjaNQ/8oz94QAtnBbL0xNKSNoIJS6ZfcMjSvVlYM0TdsJWW/
idz7BTxb7ven2mt8g+AuPC/DHKg0LC2PPv6NLBNplHQJjIv3vvmhjZuk505SSmEv85mJtCSXAaJ9
LDb2zVabvP/OTPAVOi/bSa+qhxN53in1b5e+8Tce65wjMobh2HFbwx6SrD4U2+JGWZgXMnZef2gV
+0rNBefZcthWZNqfob4c7/bgvNdMzfrkAfr8jX2lu3WsOwxQ+OqHH6rZ+dohhU+a6ZDRqh8vpbW0
HGUPQcFI+SbkwmRgoheoOH/YQGSa3639gPosV8Uf8Pwlqr+2jsGDsAXnfuJc4dFzMjD+AVcovhwh
UK/vjuYqwRZvYl69HmmN/3VkckJEuOoBV9EVeNKB1Y/2YNdBm8ueZ6Ff3rjCKAd1E5xYxmXv1mfC
D6sWBnqDb1R4schYu+lKm04cKxwlkq9Kf6zQLzGXMDHO1ynR+lduq++TSC4w7eyROZYf1Ew30P8p
3gZbzYAFK/GQxXYldVLa6GQnaX79KkFjNuynK8VY05AkhKsFlvmn02fyZaYCnZ6mnaMIP8Awssxg
E+FXIn1+mepsvZd0lgCzF3F8kLC38FDu/TulXsLpZE0A8/pc/7me2TSRx9d9rXKPlzCI7AevocbR
k9sYBaFPbSDKxGt/PrHeAazKTvUiyexlWNgVjBd/bQYG8oUirnxUn15j5Gvd+R38VfobhCwRhp/L
qnKb1Ikeeqa40BmcfQI8u8OhrVLTFxxjwck2q69/XT5gNwAD2PQr/7NmrimGZ1v/wdC4flbG1c/E
1IGRtdBBFZFl7BAcSMh3a93lt0mUFnrFlXXJEGLYSMEL6Wwiwcs+baWg95Bg5qWJIfXDgCMF4KoS
HMnGEBC1clTW+kvUYZDRQ4ppQELbpBCn6p9Rn8vkByhQavB6UeE2IJD3vPWHJDplGP9vEJ1JPgV7
Y6w9nX3ZTlEi3H6pe40NZChIG7QbF23ZXhlExdWpRg5tIX1bBy3jNBoilSiWt2IULUXn0MKgjNvb
X6M5HtWwLs+DggS8zeYLyZCwtof1sqYPX7x8vhVcwHtwFglzv/EobrJNVoIYDJzYv5dAAaTIMUaE
7e+k7As4YJA8COvRrY1AMGs5+RxxH8G7E0YhKm1ofzHjMElL0x/Wn8hg1UiDgiHiuhc6UdTGKtq7
35ApjCmwmsy8dcb8uujbxxI/GcdN7HgioyTd+fJ3GeHDSCVb/Tv25twsOUjJsPk+OQyUfYETZ87p
WcUJDYU2PhPwcXDUicdboaKpKtX672Mb9JmvC7GSjotixBI0tEHMBu3izJ78FNhH/3cKtbh1dDQ/
lHKodbLG5+8F8hLUinpsKktOlA5qZ62kSjRDboJ7Ryo+B+hhuZLDj1o8g5lpZRqsQr7rkyIT8Ya/
7XX5Pd2+NAtJNwq76HJ9rhOIogkQGFAiBsQyOjNPKKpDM5XbwrH+vzENOXz7dDNaq7GLoHavVu57
ocfZMJ9EzMzYll0hKPIUP+NKHa2AmbGfL3nCz1fnoe6TdjIPSYy8dA6ZCni0DjVG2pPXN3z95Ebh
z3txUbAZxPmxYOVTqS5BYeOWGnQs3fCD5zSikYrnG6MkKiHEQFQ9A1YrenVnfw+YZ4FU7AP+Fms2
7PkzDDJCSmWakCSyJOCqTILfjjQnwtSEFFIbG/F+W1q7tTM70kmWlhWMTrzRidZ98ZXCEcPo97Gc
1ZeVYCWCqeDAjXWCRtu8mUpJNlhL37YQfCzhZ4Sm2y6PApwSAq9qJYvovKsz3+z0dxZWf5WfsdaG
9Vq4wOku1Iz3iXivpCX3MTFAn8Y+d/RzjRxnsbYC/Vpct2xW+VUDZT4w7uN5srbfI7K8UmRbFiE1
pW1Wmr/cweCfmrOc84blUB3rNZayUY/ZSCSXIWGNA9VCn+5Wy0XzHSBZYO4S2iFgckpVqqCcXs0u
06W5M4dl4ogHMK4CPlPffSXCEPKiHfjZobFT2R8UcgvIsv56Zr9ncaGbWm3mZZ6RG7yJh68gyxhy
9UC00ns6lWMywogLyLd5cxtRrAuf0URTuml34+EdBaZwZUPdxD7IfP1aog46APBDrEw1YEnbXQUD
wUHQGYpF73N/IrK7FXlqIjVkg7MbfogoMjs5ycx2udGH2GsxSwsQFrAFAfJAZiJfUMQBRKGzWUIF
wk1fjzLgReiQAnLROZO2MR2+fkOQrG03sdFS4iC11ARVJaVPBh/TcakvnefjGo+5CuUuRRRDHi85
2oGRa9SzygvfmwEiNuO8cluu5zsJDnfuMSsTg9+2sSl+5xZoxPP6NKNoyAM8PbuXCnv+s+pUpoVa
JAvOt3qJEbzyYGJsigSeKifizqQJ+7cP0MGZMVPM2OZ4DrngJLHBiA7wTVh2IKMdgcCrUS2KTq2q
wEj/7ZamUONaeakbTPgDz83Vf720+TzW4odXTjxXYWnVEq24QmVCSFxqq5D0lHEJVAFAWPlFnJj4
DFbHt1X+FTD4JulpKx/DVH3B6V3/eOP6Nk8Bqk2f/WGUGdURX+iQWR4EfgTXcMFP0a7OYFZDLuNj
ze8mRd+nWhXpCqau3G0RRe2jMCsu7ZoXuvW0GhWpAL/Cr60e+IZ752LTJ61X+3h8sU+BNPKF3gv2
i0AKBvqZJHZEInEapqQjZXDHsZL+iHxqbzfhPzCly5kTKV+f/ndx604L2WRbBRdDiM18CPUjVrpi
Rkh1erbG+IbPPYHBj6WVbTGCStSsmU/BM7wmN6UH5ML2tkP0YK54lR7YFUJ2/DWPY/EPBrEALIu2
vbO9ubLMIYP0a0ZFn3VZ4BYeO6O9q2EdWcx6wTwWwD7GaV3CPOhsOtbHcZ3cMTkDsSj/tNUkvwRQ
bTjxnWXfFMsVmCFMk3Pdqv1q1utInrlp9SVylLcu6JEIqW/vNnY3csOLTVW7wBBnX2t9Kt6BTOpZ
Day+PzFwaou7Z8NoBvcu2+P/BDSDuTPdsWYbH5x4p+XbpKxpQdWctQfBFMisomoYaDeA/4e7NVAW
3zuqulRkJK+v91p8KSEw/irsUh791Gh8eK4+E8/CYw25Veow9hFVnKI8EGYXxBjIhyHwawe6t+KW
T0g+8JAWfE+Wqy47hZ7YulKk9ooVrMP7Zhv7V5o8dF9Rtoo1giBecy8vNn3kc3B86ytHbNYaS8l3
NY9D3N7aAEMnBSwyRXBt0i/SoiOAzAlPH5JlKAEunM9nLm6sECrKWoErIuIDAtkZN5ANdTgWn23A
iLrgSn1pElh5pXRpaRqbxxf/ZUqMCm0AvHxLGr+SWPpZTly7Z98sLLMvbyX7Qm2uIqrEnLLU3v0t
Sri9omJnH7Q7fcWHXvqLCcup3kf6Op0roQ4nrrMdmGB/MShn85auVoJ+SbGL29ITm76maG5wpcPp
SXTFeuVktCLK4Dh7mnKo6xLflBz5IOgG8BTnDmTk9DznPIQAu76EgA4hwXOXqVEhDMcclvVwev1B
xER9rHbQc+6mseWsO73dAZre+8yrwu/t40KpH0ugOYHQ88+L6047Be7f5W5nf26gE3DGJLw/gZj9
z/pBFZ7ShcMt2S0RkeCBGWeJwnL5QlI1Rm9yiIMUYoLO+esDWsi1Uw+EheA5pC2F/5w9n4tIfKWt
oOYyiVDrWO+CyaHb8LAL5qxq7OndueMUdElaQWB8XIHZ6UK+o/ADPnvkiPsQAQzwD4ERbON2wgY4
WNWWh/kHWwOwdoTdu9ogZ9uUhpLrZmGK5Au72D5W5qYz5jf6PQnhC+ke7lv0fch7SL8k/ZkX77YN
RdnqeelXA1SyOkI+PEVRS35JZfZ3DrDztaBgO66KikpWRJXeq90XzQXq75OxXzvFlD03JRUi/NQB
2holtkGinMbyR8oy1HtW8Y+6C27GIBJkbTeSwei6qo7cZQHOzraXDNOhqtatAUdeQVfpyb1TCL3a
04ta8FJpGmN16kjbQ4QwhemYZg8QBaxvsZEdITLbhqVE7R/yQirqrtEiP+dAW3OUo+g33imyAz0K
OyTsPFN0Qv3vZvASx9+Okf+0oSrXx0tDAdTITbbYtff/RplQxjtVLBdz4qJyWkxLaF/mLPm93oHP
AkWczGR9jGp+4vXxTqwl1GmtWENsM5j6l2PTiHP9Xg2H4UDs6j/ORp4utgnd27YbMS5xNiSfW8AC
FA9m6K50CpeI9QFc4PYj5s098PmyrREJWwWt3Y+83CRSnudr5OTSV12mVMy18HbageOFw9b37oPn
hJ3oa7jly0YXxDVn9IHS7k0QX8bkL3G581o2Vr+/jBqAmeK9BGcHJ8iIiRMwSg5vcSQqxis3yW1v
2k0GiPQIONIJoDt7JdHQ9zuXAgRH2LzHx3Gok6+Yyt1FehRo/A+Lq2pn3gZwmfz9xyUljxaYbCg2
2c3la+QZaDDzSFXMRCu83c4W/aSmBXCGN9Zv+nXtjPFOrT0ghJtAetlrAJ/QtDoyv/McbVtqeKuJ
KCX8Upa1Qt5Sy/95W20BVXzhcpMb2IBmzMoaKXDRwkH7uNsg/RHj3uT8scCP26AUQTaTv4eIY8zk
rJUrU3rmGVirwRxq05ZUc48vuGWwDqK74UbYPAQRJeK0CYIsEkcQ4wgjM0uYZf+DOuBah2A7LBUz
34mOs2ROZIyPx4OSQ+r3crJrStoTH83myMKGKlfZeh8/VBuSxSOsUf2WW6U74jtISDNhcLIC9R6e
Ewh5EbBJya15PqN5ytqvQZEyH/VvR4lkl/0TybexAAd6BA1L+D+PdJdS9PAJ4xXPOLIu4ngZ3qp3
fvoQiRBtc5/7mj2c2quNAcLm6+48TbZ7fTXAJRigkpFWNZxixVKHRIKfxcbU6LNjjZL56HHLXqzj
cgoMLQsiGTiWJeXk+XzQj6nQBqdnJ74I+uh37zFRqlrTFm25mW/NGASJH8U3wx4RTJ0W03pwzIu9
5Zbzrsx6kTw4vIC8j6akXjtYN+9ddh9Ly7M0wBz52KrXJ6RhjovnuSvhnfqyy5lDcjPdm4V0fyV+
iQDEe4ltdZ0vDoPH7lfKinG0tFPcVlsRdYnv1a5s+XAMdziz4vwOjRj7o2etwniZjW6y0HbWLpar
IwVKKESzhJKVHatPTgC5jOTFUU6bGBxGWJvWCmhFI/yH68/lq6zFcijcWU4dOhh3vIlcC48OwMag
1XcMVhPpJ9jqZ31md/joAStKFXZTzSN8ArBKRg5mJ+7vLclgDX+rqV57xQkc4yS4ZLBz1PnAFhDi
32P7HvU37NS7A9czTBqGhuI1GOmcCn0jlEPBMuIyZwdelzLl4ua2Izy/qMn+SCJRgWa42k7+rroa
InErjituaC4XqLws9V8ipzzHhga6eDi5mPDMLTX2NbJ9krphbf7Xh8G4Rj+y7Rhm69ibFMquyiT2
IT8r7u1acfeUu2sC4XTzYlpQIByi29m0ipb5X/61AQnn5RFjN8+VUCY6j174hUZZrQxKRMjbSS1v
EP2o1zSUvRk3WommNLVGE/ZVhQArCOPX2kL7DIQHrt3bZAPKwB6OSBV7f23werB5FMpWq5YODOM2
03okyNIx20j2eMoC10+MGHkRWSweQZ2FON+IzU4KbR3tBfq09gmWel8BjPR1nJoHaAHPpyrZ2bMM
0Rtyyam8icjZ4levplzYtB101MO96QwUwn/v/XTCAEBNjlLobTGPBhGFxwZ0S4G9skA/TuA9BEgs
4c8smfuwjaypJoRNbQ/qQltvXz9A65mGYA7eK167PQYQ6Cbhmz/H2CWl3ivKMljRTD/IXNSMUaVf
hjFO0oBvHn96k6vSHBIJNst1dViFvbiFPEn65qflOdslw2PSMtJ5HNPz7fh6H2Bt6OSAywtMiq1W
HhPlDTtU3ionfRE5n8+/I5TFzHpQ6mNCXwJ0BP66jIN171L6AZYWyUeM1lw6zBq7QK5DGtSJwJPW
g5AL1ob/z2TZfERYryiGajRX/LAUlwiULh8jIuuYDRORf4DqQb7MTmf15HT6GxXq0S9uF90ZgNM3
hrBgzN3cR2SLBZEk4kfUnipM4eM+0fKplbhO8BGDHw6lFiEsfz2Q+tULKBb3J220YLhUM/FvccIO
nyiHo2zIxwjTcf9aGmnN0JwRaFKvPM52YagmUJ8llX0wQ+k16qrcFdXoYOtdnOx8od99VUj0GN1v
OQPRJhLXHKNKJwVhIuAiEMZeeTxk2TPbkgssVKXY7XZqBUGlKeFaRxVVnUgKd+FPn1LD0tK68C6a
EHcWF1xbvkSRnStdszZixwILus8iIwLSB9xfEtnfyP7TtGI5rxFSVyWZYS46BQ6zBZ7XEWHZ+/Zy
m5PAwi2/CNhQSdsWXVx6y95PiL5FqDDnlXFEnIqbUx4ByL9SIvwK5vKGYdswtHBZQvWrlwpzIlPF
VRvRNP3p7WOaYclcgFmigKZSgegENUeguCPGKLoGC8OD6UOlL7vYSeMTkybo9RUk0fYtGnZ3e08K
2XEqAhzecT8JwAZj1tIs0hh/bLIeofzUQazHQ+olqzkdw24nFuR4JXGo7EmpIF04xd9s2ZHRlWj/
e/eQizeREbXjs3mrHsO8/lt/cDj5rdORmaPuVFODukDpY6RHa2/8ACPTW76i/ijN8VFWeYD+1LEJ
LpoefbrrIWIJdIIZCJHZZUqLzy1R5CZJbk14Rbko7SxvhkiQMH0OQXaqEMPiOHgzIqwTA7/Ue/2z
6/exWMviggNUhj+HoKNoMedYEd5BPocgf2fPmMbIJjlpTFBXzGExlwMZveOukXNLVCaMhNAOP/UD
D6RGJyVf+dr+aLNUUsR6edpY9gxHw+b1gSXEAE15Hqlkou7HemjxdHtigPsgtgOVclydUM8l4KsC
Lsl6PSbJbvRXJQJQOys5abdhZiWBcGSMAu2un4XaDk06IXLgZA/8P/Fpl0FNF/zCbHpZybOkFpnu
LmEZA+WLgZAn35+OWjFLq/jgX7KmM9w0dzyaldU5x71zXxrme3a7fWjjmyM9+c+Nnyq+fwgKbetO
AgDGSrykvP3A2Ot4e86qOuBizu5binmfbJD+zGbCWY/uVt+XRWA+TYt3IbEcezN8OMgXYrQOcLK7
BuDTAezhcCtsn6I1OvSCdv55hWbkh3t4oQhejUdW7QVS8YQDwgcQQFvFVQ5N+iHXh5NZ9aN+nlFD
+1Vv56cXi8tV7c9dz0rePJxvnbWGEd1hE0ncKTTiXoEbKaz8xc4qfNx3Yds4QNvBPabqz5/sLxKw
13rSUl9Wt16uA+zuTRSIgNWz8a/QbgtmHCPZKhZA2/IgaUs3GJb0x8wDm4/IuDgPdyp1r0xwUFkw
QfTvLju2pCi9t/Px/KYOqJY1tQpm0FDUHDYhgJC/vPjliEDENTRRCPcCQzKLKa+lCG9UTSSmoM4P
30YCKUz7BUER+kRivWHCKbmgqvwZCXxoFxJGFSoMuMqrlATM0Kh/73nMscNpu6xr0F1cfgCr2ufu
gTbl4cvZEQMMOk6hrbr/DyiguVQo0oB3gfuC0+kPQCzPo1HdcYySLDpUSmkWCXz4r8C+YoIq/kGs
vB5rtWGa7SdcE5UQRC0eCBw/X6ChEE3y6ENb0A2ezYIubQfBMiY4ZoZfsR6wUEk3cyuNxd0yYcr4
FHkiS0xhEhs1YDmdk7wrB5re45AQewgkyYyXmf8HtCWve5n4XLDuUzG1px9i+9omjrMChZQ+WQC/
DDwVAOlXIgjwMoqj0XBP6E5HZHGoGLpe3xvZ4uG5gZw8/6qyYdAFHwKU+6pleLnBAFPf3CEVQSgO
HnK6A5NnNqRWZq0PiHcVVwIB6ccZQKrAy7ydO2jK4eXSY5YTH4GahY4ozBUyLjYapYXgMgkEaeTN
U5s8fIXHJtmTlXiNjBwEGXODknKNN87YgmVI0gG3y/phqn4E5uvkj4gWxNiBBoJY/ksvTIJ7Ax8x
o60KySwWiqCfwGSl3y1Bu7AEvMliw1YvdRWkdCo/pHPSdY/LXVg+qetUjDIwg93tbcu/syLNEXrf
e7DlSxbpPvX1p3NX5Lj0L35kYul+OQHgG6gDRdUFJBtTJEdfAiJbzxrJk1lrrw/vcWgYT2mfWT1f
h8GnuCU1vTihqaCXRW7Wsq1mq5uQOV1hhsdX2YgM7VkVlzJsU0YiOuXf+JMNHlWtKAUOo1ZeIevs
PEtYu7ERR9cHtikb31YyH7/OGk1kMgLTejep2ZZgSuRh5Q69Vok87dZW+H0zJojoLjeyXUWuL1+y
7AKrZYCJ8Ew23bvZ8WifVnSIRvYsm7xJkQCZHjJaEj2+T7xPtYofp0btP0hkKVelF6dU8+mKwCEP
CWZnmNErryXg4ocTcLW5BcOfvGnhgFLc3KAqnsYEnmue7Yb2/FUwbkqt7K+WskWFK4aZ/g47o24U
R6k+pfcjI7p7I+eYbPBDYtylv5FLg20zsbCTnN7u1iP8v8ujM6MnWFZFhgQ+PspfCGl3m/dWLoi0
zlF+qMZ+bFXUK/RG87CZ6NcKqErQyu5+bdrUuEOloPDItZbhN48dCFJmZYtaDTcP0EXR647PzkV8
0R37nqI98pqNM5GSlj6YaiOqdihtexV13NCdMsJkiQK0F2Ws77xDnMs/ik94D9pH/kcQR799tpBy
TWpMzmzJs8P6Jdn3qlFSyU3f70lcBsrTJVLJVlTL/C9L7lvhpMxkVUB0yZ6nrvPP1LePPRaMOzBc
J9g0WcbTqd0Og/vduaR5EUE5T5f9bUOVbrQonT7u+R0B+RkiNvzCjXGwSjlnsmbZdqq0OCKvc0Cb
seFpWuPQkyu3qRidM57Id03/UO2r7hHgW4lRrWSUOU0ByvRAbpAJjWJDlN6rSz0CQ7gLEQ+fIYgw
Sy2E2z6PkoxgXKPFYmXiEkEDh0K6KhB1l/XqS9NWM+I4x0b1sBDeNkuzOiUAaDvp7gGrB0IKbOos
T4HCzEpWKNEAjlz/uoQ6a8aMn8ioTbs8k8TgSwHrgoOxXP2Kea8uBvQFIzZWJSvK8l+qCJ7ItLUS
VsfDVsUhhmzAeyqa7dX0289fKirh61lKvNUM3ebFs7W0gUcp9pqJtfWObS5CnVLGaLXqRJ0H9fE4
j7JGuxcyXhbm0rOmaUOMJwparj0E6tOdxQ+BmRD03YEIWWpVnR5XZ396Pbxy6Ea18Dq6Ssj55g2E
yryzngh3mnEiGv3gcOIGhh+Ac5Q/SOFBRr4+o6u/wh9+BGVrlN4B1vrz9xD1iG2HIce9Ol4NCXUF
CqJsWM3IJiFferrOfdYCjCxWv/ymJWs4OWNvtV3xOVj+NkJ+X2aNFmNXhBAYwrl82xh4lmFwiWQW
LIoiNEVNiCKfh1uJYxEQtahjEuZGTvQdaTDesZlPcFPQc4gsDQ73yj91Rle3bQ0odLHwq/3osd4E
X2q17FkbA07ZvyW/w80CA6+FRM+aGEnR+ghC6WtnlkmJyHQZLpfMWddPH6KyO1INhyx65SihretO
s/4ED4DaaqsbQ8iAFBVP778W81t8sB1Pm2wg6qDVyhSZltoV0/3dAjpuBK9nF8rjOgdn8IfK3DsE
tFQe0bvd9Kak/MvqYP2+g93F+2CJ5g2aLoaEUFKklON6KYyyCme+s2ZlYEhDgp6xZGVc2mYJayHQ
EwyH/hyzXeEcBF2veXQAjh+E6DfHJHOo0EA3FkcCzj2desfhxJGN74jkURG21PvDlpVXyqmd+kJ8
B80/NLUCCV7VRYcVliqzJ3FKQYFEaqOpcz52msktJxi5YngNVlErAaYbDtfLPQc1l66QVD07EVZh
jwawruWG143C2h8cnUlIVEcpu4JGa/MZIAEpRByD0PIAUfXg+4azq0PVqFdKoRUnAzzIYP5NlXwD
rPm4bUqwWPAsjnizmL/gRDBXNAvFL7zecQGUXciYXF+BoDNv3n/oiK20Pwo22R7ogja1lxw+kBx1
PeriB+evHmVUMab2Y5IF8wU7eyW//No4kbOejrn+y+5T1RwnLzHFIumPQfLnl/ih5CVS0EFMDz1U
oEOaxsM1flflKOrMJyadig5GYhh1uVhUwm3qs5gONvUXwM02PRXlAMcca9sczV+WGFfFbpm6B/Ut
PVzgp8lHNc7bY/WxboNoLnST1C1MeQ5r8Qfp9+Mh25R4fRotUiJS3VuWyJ8/P6Aq/WYtE4gda5yT
YJIjIvN+TwpYH8t6nKQC3jv45VuXMKZzjuc8pru0JSW15rAMyOLeopS0ZAsMrdLLFAMVgRWziW12
z1NGGT57OeC6ip0S0HEBB8ZEYQpun36IvgjHZxqykO7dnyvPxuncPn7xziQGN3THcLaS0KGoIJyp
+oxrhX0tf54NKWlBDNakSihBDbxqt46Z2Ko7bDDWlrYyWmOx3n7QJx8mhUT5IkoNcfoMi6siUrXM
nYHlueubAPt/8sjyH4GSU3aADZwVDoB0DwNE5W0rid/61Pz55tDECkcoJnKfnmIYslO0YHkprKCS
lIHgoq+prs9kT19swnICnRLRs/pU9/J2oqnLDSM2d+qOOtf7gpV6qKCFS+x17G9ZteMAPlnoeXos
2M16BTw4U5700jjVwOz3BGk18DK7zK2z7mPhhuqPHb1Y5VTDjCfEx6CtHY73javUVDgLAzozPBZM
je3K1ghDmKQmuebCC+V0LeRDfHhtg/6qLGMwJK+t5YPWO7fp+gH8GkHp3x7vOsxFpzFCrRDlcU4v
TBDZ+OcAVOrf/5NaezeBkSDu/YdjT9xkT/zNoQEfLcqI6i6KVbZmE4kwicdoCsakPyk/uhtUoheB
nWJ0r0Hl6Oeb9E3atjfKbOXirKtQ+br0owygN8G/jA5BPeCkN6vi0j+1djnEYEmVVVs5aAxhV/Xc
TLB/foKEKvJQMwVltv7iX8qmWCZdWJF0e57qqKEhjcOi0MxLtWEdA5hJTetdWsXBS2cw1EBvyX0+
yrc8Zy8UspEERnYAFsR+rSTKjqZUXox5b1IOiJhWnNwku3c9qR2FozdVr1JnT6X3jkv3z4OcE0od
zQ7zthT6Bwu1QC5jUfTvnBy7bzDxuBrzc8rS631Bu7Ihb/NgYvxFwBC7qThd2Pu6HNL10CoP845D
g86c3ckeXte1rGlxKwQk83S7qk2jhA53FxjbZrlHongONrMwRBzlENKADfX66PpGZNymDUofj3Io
94w5HS2IDBzMjNlJUaem9wthWiyyXATURVgXFuP7yu2IXqYL9uS443VXCqOvRji6S0aq1iWbxs9Y
YkHyJtk86u9pXUDBAG2Td6XuVbBo5f3oS4BCPqrq8POZGpZnKD2jQCq5ETD4/U+YtzvYmbvalI5f
TnvXlUeLbFBIJA444ZIi0ZfW5Hf/0wGOEOgxhvrAJKQMhKQE3tRL9x8X5sDASsAKWgYg6Agss02S
e76OTnTxg8xSf+SuQqZdS+DVvtYrZ0DK3TcOtRXLV4uEY2zOp8ZUtU8gLdp9iurn5COX8dFV14tl
vVAjumgttkJHowEvNGWPWpbi7QmfNlhEgVmtW6o7migv/uk2Ao6zR5mUEfDN3V5LG3z8YPQlkXSO
UoiXBCWkEbXxW4V5LFwqWDHBdOzYK5iD723nz5Mp85jcNSzcl113sOBa6nynlLSkQqFtGocdgsDP
HBMDd3O918iH6O37dHPMZKFSqb295ifs8U9FAVmgjnvMWTEfw9rhk66phgTOdqzv+LRx8cBb4PK0
fwfWzquMpTcOMH/eohcYszznBwVNWapPgmljU/92psnoRockVE+kAuyMOKet6GCJ9Nq4m7E6wWhA
0RFHVD0Hm8v93h17iR8lYI6njJ+sP9GArA+epCTjTDFmF8/lBQmmDOEofjvOBKLsz72CDAyzEdYe
janqcffep3nikOM/Pm/3XSNMPkjXeiE+Qr5fwb62wSZ/8GFBhY/1LofnVzhoSk9Ut3yTJF7dOfLm
znLLI4MP/aYqoofk4gabpmBmGu/h7f5ft7LnWL8F1/82wgoG1PIuZ4gdONTPbMZCFlCegp6PfDt7
Zl7FhJjT5CC2ncOEZJAD56+J3wbrA8bHStA22QgqKjGZH5/pVtQCeq3Xh2eCT1FUevRWRDgOiHRC
+8QJ0QvPWU6vEkhwiYtjiuUobeBWKXGgZrNayH18I/qdh+ZchkN7OM1STT9Tg0usgp7iMIzPoF7e
i7FIN76mVbHYlv76szLggWFmxxDKb5eKOsuUBA70A8bqQqdruAse+vMdUa2Mb5kddiDcggiv+u+N
taFaZCPSeatFColcMo9L/JPqmHihzjEFSa7+ebuil+8DIO95Ix/NUZEf9ehVqOyPff0U0S0ezZ31
LowDRwLM3RMV5N9RD5d3xZSrFg/9ZpYnR34aKLmv5Bo8IYmTInxnh/wfsG40QQ1T5B7eUfNNpnBn
eQ8X3yRoKBiFd7d/pAPJ9/m0QhxsOm+B/CQEWFlwfsKZxq8hnvFFEhlBPx4VLSGf1KAqA+7iWdvQ
gNH+pnu6CqAuODsKCm+8oAbQn6rdSkFwR3Dz51gZ7OiSwaunwtIywsv4nN2bIh+o/rgmnkb4hIcz
c2blLK3O9/vlpj6v0/iFIT9vfLpK53OlPLocQG6WaCG6zdKUiTOd6zN15pRRm4Z9zf9VUBTfDvAu
scqzAsu/O97JV21WkHjqwjLjOgKWTb1emKLarDz+Iu/C8QlnXi42jXEnQZBeBc6g7a6Ec9RmP16s
MLkVJWCw3ggvwygWrgqOp+MBBK399PEK2KjMpbg4gQMPAQEWSm8hbzX+6lgX69rQxHq7Zuo1MXhq
bOv3DRwB5d88ct2AjryDWjT4rS5usVz4wUf5IeKP0IvyLO/mpL/E7QjS/MFBI2a1tvP3HKP7krdE
MZUa+pf4rGBX/zbI3/mnJ4+KeyowsT9+CHgOXzSDRFA3YBpKI/B6aFNnqWtwhJoBcZiZakxGZAEJ
T6neItZuc5EhZl+SOsoHHL/BXLeitNb2OtNhdg5X3GDY8L+w+CSzxWUa4J0SNynBWBnh9TADOcSS
W/YUcDLkxinGylLUVyoPcCvcCo7tNWiNa+U7lN1oNXviCzWu44kT+3POwSkElmnv2FXqqa+YS6CD
mQIuvOjwWL9t8X7IQiEZhOtGrng0axYxOtfZgg2aiIRWYqPD5FfLoarIzpyEGxkg3EwWFq5nyhfy
YcX6JsWkbRmhd3dGKUoGottmmEv1Wy1W7Sa1+g9QFzdR6ss6W8WLE63T6g6JXQlg7/ZOrqaNUgPz
RUn935AlnlC9KaDs7thzcCCcVr3mA7dfDg9u1TKvdy79cU8ieVTh7zfuAhG6vE8b8Jd2J17HwE/e
wKSirC6fkloQXi5pWUfDi8o4LAM4vGbJERcaEZRk6sLEgP5hWDCFTV103eFWvo6BEj85Wjkl5KE1
kKn6op/7+SazyecQpzS/L8MJTORMvPrDF01k/DnkoHvJyNAde2U9OyU0e7L32xVKDnvzr39o4WfK
TAcGIDsRrBizGYpATmKyg4TKMIyZuUFRxNkIRnq4aILEBVGYI8c4ZFfVZZ2BZKTegCXB6hPsZ1fX
mv/BTxnhJR2mLgerCMvrCWQH5ZC6C5H07WLOxf0IioVwzorfPvoNZh0oliyyX9mS7tN5qF2Jhbwm
ACnA5vQdSZ8v86f7ffTHr+xMIeaHTjGRLvFlLWP0ximnw977CaAfcVbXt8H78MBetOk3GHk9ZsDo
PgoUISLP7wAU08bd/PieoxeaKVgWQOGc5Zevs1P/CKbjJa6vMbpy+qF6i9gu1JmCNei6xr5tRW6B
LuOD5JWW5o/T/ZMIzt/S9a+Tb6tWnHlgDp/lUE4NXlEg+4WA0LhOlejCcLZVXEh27yN8SzH4jSGm
pOgMBzlJ1Vv8cxeies/9mN22BfQx2tiRZugquDtG7OPEW9wKtlmJwgA0YbasbLL/nAhBosZ8PIA4
MDd6ZyaeKDspV2bF25ijc+jZeApAWab3xCkyF55G3mXta2VjFFbuIFUnZdJwrCxuEX/QOpXnhZz/
v6Fy2NkSKicGs40JiLazh5lG6XwZWcDlQIFbXvWiYJQMN9RqhfhbPrUTR3qx4HA2eFJqHKJBV5JL
lEwsyUVYb0EZ775Gv/FZH/crDEs0uvbVKEfr6sHc3nIHie5QqFxBTZh+6B035Z/mmKnFlpdIStTq
Z+9pjYU21KPQffMzUbRjp6QZhuOuvib+CF79DgAkcIpBxFGBBomLtGm0oL/8Px5eIS61UuwjuRpD
LBNcr/25Nafgm89zxpGdxIvGCaQOF7MFCFYObkXg/vnYBFsXG6yCbbjnYeKa98mxOpb2HE4vTY+8
y+Inc3L9MeAwYSM8M6PFHbpxqnKJrHtlzSollvhVN61PxGeIuxIqWVR9qDhTn8lQUmwiyIl93dej
8ih9wd7keOxCNnBzxNwTySLF3qql1WU9LCdhynMGZGKDgUhdoEFULhSuGhDwtSmLFB3wPMuZUMHg
8YoLoVaQZwvUOmSeYjWPtJcDHXDVSx7CODKBW+WRUYxt3nDN0YVda5L3rxMb8WScBXOxw6wSzNQJ
4yHby9LHZubUw6/4qSGzZDMhJE6E3hwh00xDO5TCer6S7XppaYOYKfW8oy5uB2ow9Tzet85amcp6
B9y+PyLKfyOdLlpvScwhB4rOWH3TMnDLm91kFNLtXM1Nvx+EfrfQVdWFv/9B0Dpkjk8wAobEh/An
GvdBPZKmD6V4hfFGci6wRla2fdsYnA0/bFhM717zDtQGtcoeCQaIjBMspDKcAQFC/XKCzFZ33KaN
NKRckBMjnt7A1j4PkxoLK2g42iF+1LprR9sll/iRXpo41A2Pmcyw5Y+J5KJacaufvNnLv1dOgOCz
rKSRhw+P1H44NDsav5/ore34yxm4+rWiv4V3FFOWtAzi+i9g7BqrfojIxbPc3iYgjNl/H/RB1qt/
lClXYQLPgfQiWEB3AoYtBsCIshhAsn1SgKxIi8MoCqtvy7rPCSG6a/QPcnwS8InUlmgavsOoSWIk
JcK5KffDXzpHr3gMnNXQlvnxRwb3ZI9/L1La6XxV1hzL8ehVkzcpiTitwiGUfHm4lW9DFd90HFLB
IKfqdMu9+ehyOVlev3lonD+a3BbIbv45ikkWD6daq56tfxXfaIVk9pDZvQf/xj+yiLzyF8UZLVB3
sfXPcHGfGeWmANSYNBP2/ELDA1UQv7+F9+WwTc9HZJZ37sJCVqAXsAdrxiG7guqtl/ArQGQpYw6/
eLooEdM2tN2KgQzkgjrkODJ7CoZIZ92yLZDeN85watJJe/YyVo00If+gZgfpuLX07McehJQZ4iYs
jhfZHEx/OJxQng73BLYhfCmQZdYBzdQL6ownyRfA9o+SmPvO5DWaUYhNfWlu49+gEIHvnuav1sNC
hJnav6vQHDj7ySmXykgHuXT80H8Es0bWKonrAb7M1RGDUMeUf8hePLs1BL7ggPvS1rh6E5Cp/mZy
ejMeiU4o65KL+0SlTGR6+EucHMxVoDK1w3GXd9lTCk7k9hz+3pc6V93KLKsJ0Fw2333KkJcHkiHQ
OGDK2zfyPLPM5he0TuLs8llnCG6F5GY7WPWTQG75R7wM3hPwBTw+24cnyiDBAFkA1Ajhy+fuGRRa
lsX0IogzaaV9ePpYO8YrfF+fF6Il4LlJBWxZOFpxSWQ381tlMuIR2tkBr1gk8K+FNLvgQ8PkgZJE
Ob6pgPo1pfPrH8hTRMMOxylMjP2Yy784/C1H7lum7Hyf0NQDsziRWKwhszclbm8zW0jvMBPwc+1O
wvaD8kZJzPQmrhF6G9/wLv6cLV9gCEqN27pWe+8AOlskK8nq9xmGUuNV4vcQj6K7TqRBlM2NBSTS
u1Wu3g29vDgF0HxWxSW5l1+GKI8TtX79kN8I6qeLG8LZYivjJ41NHaFyeOpmo1SIRfMcQX8JImPE
Vdn8xRT19ovd1X3Zw9LUwJJoas2VEIlbki/d7xHhtbSSRVitKHSDEYrmffr0ygPIeXHK0+X8cut3
wxDm2ZysAI3xeNLUVNuYtgIKzp97z0SeE272KsJbAu4eilFa/i48C71UlyquuPZINp9aXVZMql2E
9NInQdvURHAPgjH9d3ulu9QKfLQKOH3UInOJfs4hMHKm5UFD1LTx2RrIg0TuApdb4VBKd6NzZ3bV
eeeHFQi/MsljzUyXEnEkntE+CYCKJzJzgW/VyXYqVD1xLuDsqjAYemiEVrDIf/PQLmrcAB1aQe+i
NaA68d9JYkCgrVUhuHYEB8F9kMf/Jo6riED076va0B6f6pkHGDqUmhGUTn7UCq4yFrC3efYmUstn
Cbu8zkHZVLt/pxlQoXBhArUuirGk5zHDyz/+wwfZC01n5mBKSlVZov5VZBDiiojASAx8D+ucsAo1
JlQ9NTxkhId84W/5CueBfUtS1juVinDDlPPJrEFZmju1DVmthTSggT9UtJCSqkLLFP0lzCd4WD0l
DTThJv9VEy75f4NFYJW5yC6fjzrtqEjAVlBv6gpyF4ZuigjxLh2VnlGEGtkahNxHl1n5hnTVOXjB
k8iMiklEMlwU/ffz9WYemKBYnA1s6qSrblE+DPsZQvOKPMZrgBGVvwnuy4F/2HjOdM+rLjmansnC
j2fEUl1v3XpFIgl2SAGsNE3kkBn1MFuUTIaLqHAwq8wFtLt5ORq8KuKWyW7LUadIJX6OPaZ4eM56
uL9LITpVfTgulMX5DLcVHi/xxQXFQE9NGOptKXGw7WT7Ep/DSFWePhM4ptNDfI/Ea/wKho7CIrYB
hLBj79nHCrpfUAIYjfxXO2V76RdrE00JHnUNTzsJeOa/O778BrMVpI87L5dhcIZzplCPCyXOWwBj
xAgyLRJyulO8+aarC2V/zmUXHCff70A8BSVzza47BAWXOl1CL1NTXPehhcLLJEkZTjPBJkZk1hSD
bTlh0dbNHHXWT7lduckjwu0bfggEAd9qAVVchecWBy04lyIaBgzt3nqo0dGIb5DiVLwMPeRIqp8w
YXwcmf7VQOvvMxlwVPiPpbSgMWmroQvn43FtVwvSMJOWmsT3I9YQxf5By/054tKS/iwOQzGDJR49
z98M0G3nRKhw2hGg7uK8etFIsGNs9t1lV5w8HtlJMlFz7GeWHjZw8InAOcCOvRz+eyXdddT7PCHc
35gYqeRLCMXss9LjFsO5NbTqv9yI+LSdEx3zlrdMrKcr2+/X0P/JEVEw1c4FoPEKzZFQXqPHGCqk
7RZO5kk+uQLLGCOwRar8K9IZw8/Fn3h4wEkZk4mwXYJPau6xciTogycMcF3a8x7ATAYagyrC40Fs
wI8L/haP4lujDrT1ZelzsZfXMEC8vqiRwtikRmZdSrraYWevmTSM6vs8wC2u2ak+YMvhYg+pff5f
xhEHsPnmx/TI5BNvAcmp46YGIr3/y1+q+brpQGYMaxvGOXkhJ/O5KYVEKwevj5mm0YB7DCJR0M3v
1fgqERmwpHzJAH0VawO2yiltj8xVFSntrQcszGX4R6Ro1kA2o2CFmDk685x74olkL5gDq6tZRSgf
y6uWhdRUWzYVRTF9Ntx7QcdU+8NJP2SXtmypzc188bpkcHGM4Dwd/5cwFnONG4TUWDnczXolyp50
ZRroynUUh56Z4p4n92SYfY6Co3kpFLi8431Q8y16VflQDxhgS/ztCz990qNOwJ4ej/RlPPUqTNFR
rCl5ECm/PSGAMRUFCyMsvSLxRUDfPJ+dARr0wLqScYeQkkGzb34PrGrASXKEi09bl2mMXQzzqYvA
UvQuR7hIfchTDQB1bBznwj3N+ztr6rp9vKE3lSnXUXbyksrIOKGsjk0VY84gZac4hbYqiO6vEy0h
Bl68qp3ouEyP72nb2ZEG/Qtpn3608YDfPBHB5JH0OAxniFhpfbz+2WTasxz+TAr5QjvyOONAag3c
ifVlGuWyt8xfW5VjDNcHzOa8LxWaDRWVDNj5IeCKffCmnSArHpAqjdfb6uy+TVRYJ6fJfj3Vgo10
YIr12jyq7btFEHVx8oqEbvNvaEbnGSuGEg89PR9+31uIQlF8hIg78CtMGw4XUKFdGoAC09FzddeV
rMg0Zzb9Ch397ZeoaorsMjfAXSEkJmUJP5g7hChGvhudj9yQHYs7QP9eXmoTm9HG+c5pXRgD1NiC
puRXrzS/4ZnhXAgVDmj/7UeamzGr0nFub8JV9DAnFhi2RkmvyfDCTSnHcQ2yS4bH93eqljx6xZhO
eZZdOaUiXdcKFw2YxjYOBSOobQ+DeoEyTMru7tcH1D9IlMq/69S7zLysEkYE2m/yRaNyxJaCaTnt
DPP4Ja9n8v8NDXTHEWi6A6oBNrK30l5Rj4p7viIkkASnFKSkiPAHUCJkJ5CxiudFYEO9fIy7T8gA
kujzaNTSLofJCSy5iJ++3lkVdu9ss1M74wJVkbzWH1C56AOrJeTx++tKxT+zLgPy999+Kn4qyuSo
rjPOwSmugdys9NEHxPY2AHbjkpdmVci+NYB3Dyd67YyGnHPxjU9HY1mJ0aYmP8OVfOwZBOBiNu0s
b+arlo5AuLY5CTegZlrn0iViXfBXJoKz5g/8opUfHXZZSa0loUZs4z4WRilVEm+HZKRDiwahmBEp
Ynb00vQ3u0+VpIUmNsNFoQmL3TsfngmboYK6fC/cjugMpJ/HzTBNuFEacgLXbJB2WrtYYGuShdX4
StmveTBOAZH6dNk2AiZQqgUbh6efzjpGq5oW5oOVLwNsyCoGa3fwWysv5pj8ayeIETG3xmTQBlIW
SO69kTyOj5B8yeg1WVK4NNbOCidsykHHMR4mXqLGX0qB/sURmnf5GSiVy0eCnIR+8JxBbljmq/VA
rL8XvlwOo0bmNOFll0idRjFgQQ0wT2vCwt9q8R7uZ3DQXU6yTD8PmHr4LaKTFX69yOD91Sxky8ak
jK/zaZfZzv6rb8j1CBppSIw9xh4u8VgVq5RNHDCysRMxf2Ch3DFZkMAZpPo72lowPdv2W2f5SnPr
VYn0Cm6qTkE3mc06ER2tLSXikXsg+jVcb4IhQScXv6L88zeKcJJEIleFdJE9RbBs3x8BRdnUy04v
glYEJKtlr6XBxUO6764Qe3iqIQsaKdxdtdrEf4DjSaMZ/3V2tEgLDslJkYMu/N1/7kcB0ht597S5
iI8yUK/45KSutQf1dhhya9V5Tx0svao77U9zIaMfdh22DI1VTwT0uq9P8GMMqZ+E/jiaL1oCXVqY
bEELcvCesafJ6ll8MoKE41DdaJnx04zxjDOlIB4KtCfyjlGzFJ1pDqXZ0khODyFEDeqKoGDFMBz2
FLQf65des0RetWIE6fHK9SWmZXcbbFfHPa1RDGHMKKoRJbEhiQ+Os4burqEfXth1/YsGt0w4CnWX
1G4JFjp9rlTaImSkHwbMn5+rU8JeqYDWLW1NPeVjIXED/gOOsTFqvebADDk076a/lXWJnkNkqmgv
z5FfejoJGcrJTZKNUDKAgIuKOOPGKhHKlOnksDeF7Zx6WhKT7vLPKJZksmRPjjyudPIGadA1SoRG
3Tr2LHjj2HnjIIqJ0xPPLgKK76IFajtbiBEB1xoKGmF2CL+zCq1laAMNi9YNjPgHk39dcIh/dpjv
blpD7XREzuN9h6CWAQnFP9u09u4rik+J00Ijlt9+bNPqrd31vzLxZ1lVBPT69ctxEoDWZ7Vl/ijZ
CtWt4WZPrnQdBdeEpJwK8BlQoeHY4H6fKqwAlP5bmQe+0wjQJbM1VIr8ZGHnBS3L7k+oQB+pCzYk
592Itrxj3tl9t4Z9+25HvXh9BpDnIaVaap66WKvh+MVYP5/QCLWSkktnd1kxSia1Raszd+Rf2Jy9
Aag/KPDjEnfuUuC4VWYq9jCbGwo5wFpsC49WY1hR0hx3NG3o1RBMRXtbHq16+lnWb4qcX3JXCKaW
ZoTvliNwPEKVYsCPRkWNy9yK4CU4/BE/kG1pxksaM5fvXlMLNiNpEs+MpvcGgHdoq05HkFmkWGfo
gHk7ejUDoqQX+uUcP+93aphN7b45mWk6yg89xpmLoEA1wdqn8qRR74ZSWcQupu91c2Abd3gz5+6d
PYFJqMJlF5W7lLiKZX5CBmerJOM5RwmQOwnAUrlFv/Jgf1v6GJYjS4gexfMogSSkWtt8iBbcA5lB
roQbFoBDy0/PuEtz4KVcM5OqgDwYjYF4Hue6AieR3zh08xOpn3dE7zygJ6iV5Ss1WAMvrk7FhTOI
tx/Xn/e5zxa5rhFYEEbaGk9F2s3aHde3XqzU9/tzbG1tn3dMK6PVUc3hxO4HqJvMOK26hjdDumUR
Xui9eLnIeqEdCiSIeyF6lmYJt9GAoYeXFRPSJa0a+NZ+9T4pozmWjYNgxEYIGfYsBWGVowukKkH6
PuvWa3HtQNURMKNy8F42W/xcuyW+NhUUGuegnLgy7oHZfuuyecIirC3opUSJ/8qxs+WWUziaVn6T
EyJSUOlduQTXOAt4FIKDcLl9mmxMAPgyFa5MM6PQ9sPaOzbepQDAw96V8Qi7CxJsqWv6vflj4nUR
eIjDFtIjBERHbG1HAzZZVdMsKkKdag+3rga4/udaBGQ1cPKJj9xTsnbu5kB5lpcYNSYRi8IWodIl
OZPea9WqsD2inNB6U4i4fbISnif8GVI+lHM+BqLb8UNsVBxMAQuVCD1/0u2yny4PblkLwfCjrarP
ehbDhKwAI9zftny/L2LvtsTyZr1TmwoKgvQ1Iy/AG5pEuFxrChnnpStejgbUne2PKXnl3/TDXJnG
R6wH2rN3dZpzLhdulI2JndqXGydx/gqMKpa4osb+pWVn2flj+rhPiXZP1fgRcF6LdP+3Ebn8DwQ6
9tFZYkob7+s3sVNb0TtArQt7N+DYQhu1wD0MZAtxXbGQwf5sSyzUczf35otFys5ts9i4XlS7utY7
d5rIgt91+thpJxDW1Yx1AFh/BRiUPZdVxUtMXRFmq8eo5N0SmkMdHqAMqP/lsE0MVEVQB8SGEa0k
UCDbaKWqx3xGMQlkhsxM7iCAxR++nH98FIxFcTOBQuMUIVMJdm+SFOdzsKSX9OWl5TNcIWSajJz2
RPxKS17Tnai67WuEFyPRB5n0qmo/UcxeBowLfl1GX9paPOK3kC7DLSJwqaKcw3ucvnNNmfjAo9RZ
2xveqjVqkf4aet4YlErPT6TJisk6qBKfpGZA3H7Jc4ZslcfCZPSsfCNXHHRqBbbaT0QU2lYwsRGV
OUhcd9zwdqriiaqAuV5+uBiwUMMOC3OfKkuD5r0vRVX4wuEhwk1Sn0m1CB6p0Lmk79+Bj+xFoa0I
eQkc5WFpn7WGycMPZUZfQL/LFBO6hLS6GHmJcfoQi4dr2HcVIdkbEvzIwbc5qKQ7iyU5hLU4dDFr
DydR6SN2ltuCBlzDXRR9OsXFk7Ww9pe50ncjG746Rs9IsWr+uzBVcJz6jbVGZ682r+oMVFOfbbFm
e2APPHBv1I2Torb7/XJfjGUbEJR2nyhkGHcgVxTYHzgh2WMYspSOoBiScelZ1aayCTTwr8OLtK+u
XYtSIBenIabMyfV42QpPPxNXsP1tUy7xqKXiC+cMnXHLnz7jnuWYfz9ruZ/e/fkjoA/s0NAKX7iN
Ql/+6vzps+924ituhH8Wy3b/ZLYP4iXQk1UTE5/TmsWnWR59P1/6BY1JCtpZNj2IymbDqflJsIK5
He3KZvNwIVz1KrYPcx8N7wvAz6Ys2dMJh3WiyzbRT1h9o4+U+9f+wh/GEtDG0kxvjyRq8YE+F5+T
ifZhC7kZoN/vmArDhW+Wn1wzQLLWv1uR5dqjh5/sERm0fX49gVfRu9dJAr4gpa4GDGIK3uT1+rFu
GMfxTMOIudcMB7PYDDx5Vp6E+aZES/YaiMhvWmAaL8rf0ePiyxy1vTh/ouc8Mh9CekPv7K1LyCLY
XOAs73MlKBn1K9/QzuoKus5rOG4+IgNvIFWZbMsSmUlBuvd2JoxC76pEIIK2HBu6LYQYChbnJTAM
Ndig8J2FU/9Ju66vPLHTP3OjNnHLO02zx4RbqRkawG3XHNhnBORTrpPXnjEZ7qOgtFpP8YmGExUk
MOL5sJ0aaX5tn/SykC7+1+JFgDIuSsRz80/u/qFfQ9h9JBlZwhUccNLQLCkLXdJpQXFpELq3NKPu
PgUZ72Hf3aY75zqqVGCxmx1Zkydan1vp36VJmBx1DQE0xfw7sVjp4KbkSTHFAejIbi+d9Yllbg9B
m0jM9Q+eB2B097RhlG6AuzyOqhAVj4fai+eU+0aKO5jpBY89DhgWS7y+mD6UK4HHGpP7zch53MpH
x5suaD77PoMhcvSC3Mp0K5hm8bRcy8h56sKw73hOLrq5CM0G3H9l5/sb1U1fmDmWIX6JwqGC5QG7
sdas91lH68dU7DDo5W5h1pdzD43GkZO4VVAyAW5U4y406SRyxywMjkyYoJDAABJLmO5OUQixRKrX
PazSE2moKgEHnayuuLSSLYlhKDCsGFJSIR/FtNiUHhqufstTQpsMu4CpuvwvG5sj0c52axPl8Rxp
BSJvp63R1/J0m884FOvTH4f5E0WY0IQgxg94mNgMQFrdXM649Mcj7PSbPpKnMsI3qtyEWbwnJ9Cc
kQr0SaTkwIq40nq8FZSh/oUyyF/683b8fCX2hJtibTAkut3QJiqLIORxhgqv+8cl7H1UlpQMNl6A
9OutBVMPho39pCsMaQu3NyoHa2VgFhgrwNlm2zwWw9VDms7P/g2oI5XutjIKlhSZOjOFwMXDK0r5
wv25RtqgXh2/GuNUpXIbuWKr1y2p9XRpiSR8CKhETk110L0kS4fY3umSHUEbDKbjJpDjT+U+pqpw
i3jTOGxDTlZchCJipGGFg4EyeD/JiZg7ZBDIh3nE7txoIE1yXY6GPQsP78KCauZr+SaBLcybdqIj
NkuRBWK1IGa55F6+bCsACahc4Awm8j5nz2orh2VSw+ocBpa4M2Pw4ifY38WcwwCdDX/8x6Fxr3YP
hBAY3SQVukS15h4nxE+j6WrVGRaKKyovBxR/wrCbcpbcMM9Lp8J298/4SrtAuOulTMvMo9hfZgxu
1oHpcGMqAsiLri67lR5BPw8DpcFQ5kDwi/nBkDZmgrjAGZ4a4QM+H7vGSiLkiNPzDxkqerH8NNER
iNswusLTDz98o7SnmoTMmxf+YTGn/o0qLk1G5a1SV2XDrhY+OP95/4x8fi7rNAgUQ8758SuMZKU8
rN22q3LSZo4jYGNAaAYCd6v3aGNZrqXCLEcHB7pOZZTGugN2Yov6Nt2+aef2XNyU6kyXLoqh/U4X
b067cKzeRL0eUee6UUJ8HDUNUZzG5YRgYsf4r85xX8MYlb5wx+cYC4cZssU9iCdWCinA7hYxdkRn
SktRaaAbn9umroscxrhKmY6mcE9vvHMRDWCQVyhpdFkg6tZsPvUSec+Iu9zXX+NzQ5BKHhxMXTFF
9Wtunf8gUPdm/Avel9WiyLej//SaVJgvbFfaDqaN1oL+mVnSA5pyxUn1BkWVjIAKG4P5OmKQtG3Y
HK6xNXHpCsKN/yNXoWTrZJpjv4MQHAKtMeKQcuBi7qpV83gW/PYflq3ENmbzI7lUs9Lv8xcajz70
8AFIeKfR+oKuO2lSm/MYHALk9usqmwNE582247eNui7z34EhH7TvAGEUCgKhIxtjhnavFHWivjL7
dFbB6WWoBo9z7qHm9YDe1N0VCOF9HxGXF8ooNKanchuj5LOfBV4MVPo0fWvmHMRtvMkRjZUDKFiM
XF7OYU+ss5Ygtszu8xoWl3S6WgS99pT5T/67HXDv3hPtEJjhsC5WtAm8wvr/7GInnM0UIkx03TpA
PUjPEg8ahJZWr3kH7aYF2FPtCd4xsANdUkm8IBPrs7VDIxG2PuBSUkm6jqRLDriGQbpNM6mXZxHT
HEBbV1iilXLyhKazzcKq2Fdm+JUdMVVBM4Ym1FgKuHR8AAwDMsZTU5V6Vk2gFAA9PEoVa6w7CUDu
1BG6axEug6GstcwbfimSnT/eEz7ZDnVOf0zTWAwPFVGymE4oFt2rJlf2EgsNGZZVRCvwJ09JkhPO
rlIOKilcCSWeLplvUiAm3/IhyBCBsYU9v/Cgf73TZ97m2pokz3hNiTf+80Dtuzil1Y2a20RslgGA
AZy5lwdttkxsMOzra4r/e+lVfbePEc1mVF+vwGJnVihdmLUfhDW4WxN3hgN2ogpQX35rJl5aRJL5
TB5S+FUkJBEGsKbGQ6+gjoIXy35UW9cnmwqwSap+E0h6g2uPjoWI0PmyvXDFSqs857IyFtv1cIAo
eLo8VTZRvC8EK4I2SV0fw9l2zYPNsAOvdCTUi8+WtKR8NM3Oqrp2J/y6W3GjTFOfsu/WqHAKjEK0
Dd7mA4bAgLJrPgnOd0IoiVR48XD3Us2WQ4Bgdi0aC2Jm9NdTOioFVfaONGiVSCsubLvkLm+UMX5M
fIbaPpqwb7utRMEqSN0tvK338bblJpIG+dh/0Q0rN5izdXoClbAADpshKXr8/Hw6YzkpslP1w0C6
no0ShrI3bqDIT1i9IMhH5c9oK9OgHqN5xqzPkDY6RxvQGWILWjU7/eIXZwJz4xA/Hhk0BU6+ItTQ
/z+B0s7odzsTAzi0YWzCkDjlAxo3pKAtzzVb3GsefL61qtC4AYLFPHmcwqT66gN/v6sSlR9s6sAT
L3g50dCwYmrvRdIEkB5xddt8OhmgA+2BFwdpJ1waQKAr3jBh7SbGJzlZgUTO7RfRwNA+EzKNl9rF
g4bXF1z+gI1V1rYp8Rac/TKYx8D5p5xR75ek9bT/2tx0Qlact+n/Bbb7lNECifP0VzDkjH43MeSK
2WHXaM/rgy4rMyEJCRwhkS7ybjrPSEdNzp2jYFW/7e6rCXoraZC0ib6lfWGNMdBd/fTsSMhzMmhO
cl6CFuNIoMwclw1Vl4/5hbFTHY72cIg1h94BtiWsl2dfyiMeHCH9mdNYUlOqrBJFHDx28lC83tC3
R5opf8U21/hKHHF70td7/o/7Ww+rk8zjcjn045Fd2VE4z6ua6JCPy2ykfL4x77Lu5txlZu0ponjg
ZBYMblEBBNN+5hw/MqGy1fZDOhSvRfzyjKDDZGCNS308kAjqgFxNEZIUqkCVYGmhS4BzBVEcjhXW
vQsFOpLfuRBihfUTUWv5MQxsUXD31I8tVTBFN0wirav5R52LdgLZgmlQzP36pgoF5Jim+byKGx2S
9DDz22R4zIqQ9HCu2p0bzO/ZYCJJkMXiIsJ/y7TyJIa87tIN9OYKDaOo0Jalj3x1N+0VQP+9LwtB
n6xhi8NLr0KYM7/Rg4xafJHb1H1Y2tEwaMp1rLjxLLX/42kOR3GwI944Z6rRkOwWoDykJMG7WTsx
FZ6x2RV8WRykq04n12g10zpXZdPdObLpssG1LJNRteDqFVR8Ki40FYHxB3H7nk5l1+u9BIX7kv4I
p8XnVdFRj1jl2cwTXPnlvcLIsk+YUosQgAL+XcTSycOln5Qceu0w0R/k8mUMbqT2mJV6QbVgLTm9
Up8aVAVsMIroaXWswzYoahEfCwwTdIfBFQxz8FK8MnxlOkrWxlOfiuA74ehz5TdoN4iuZ9SIDvTC
gkPtjXut4ZCiCXgRcinEIOmQxFnSCg4PuV9/DL3HwP7T15D7pOnvGug9aPEq1pRqdlKkocugrvIo
JLvMBb0xyqeHJlA0WO7ukjgBz1LZLbpbN8ideFccgtlXxJlcbkj5j2ivj77lQa/bADoqvz3zJg1x
4MK7CelT2RY4uZnsOWkPyCUMlUwtvzg1kabrZfSsHqzMWhph7PSAc/DJMa42i4i1PP3StzYFsaWg
Xq/BJbPFbgMfWRMBNWFcpaDDksqJEoov8MDl30kTK/KQEwwz6sKD1A+/THPhjoqAY3sfND4WIW4p
wB6mROJcBOJT68F2nOppK4ZoNYqVHE5ncHwYgRehcT0G19WtbQ5EeAV8s1mLSnFYQZh1pS2xfMlu
dEqC0kS2UrAzNXuTtHUdc7sGz9EfRbaoJljzi8H+hZD7hfb5OpTLDMQnDAs+9dO8LAHJPg/AG4om
zgAMRUa4fGKeAeyIp4ZNmFiVinyfkupTTLIY2edKiiJD9bxKlEd73e+02PwoZ/dAfQ1pe+IPIm5E
36YSopFtdfdmYPVjkkygPKh/ujhk1hivWH5EAC97e1xPXXWQefh8Sue9843ch1aTRJYAhVazvs7K
JzIW2/VwRylJLBTdDGfgsrY9DQhygDsZx1IoVDfRT0QSJ0qGPozmih9FgntZV2PUaQo8drAVgP6T
88vl/pbUaNTBr0f6TtzcdyNwjYzxJP1kNDTLJRTyb/2lyikRrO74ltyv0x5dNItGQJpyCEaCGv7K
cvXc3QtAe8HSOZBSZ42wAI392XLl7TPj65PE8VMdrWrpKIErOc04WK3JoKNHvTxqGiuZHEzyFwAL
LEATncdHWpyKyCcZbDqOmKfGz0m2RLhfKaAOIJCPSCjrp5yLEEO9OVuiYgybx8oNapX9oJPz8prL
QqLnGTTCYdqfgnHYsQNh5k+fZvsTo2lvijIW4WS/ws5lmIrUmtFk17zf0lUUU3HqpEyupNHNWgXp
7q5c7M+CD67p3uhxCbmIMH9jEzcJZ41tl4i87UIprQ2RyE77uwAapfSl7+wrxhJ8puxg57jOU066
xvos4f1krtvZNP4RbsITioookzYa7LXnjyV2VXdBzQuCurbtnxEyg0gWrA48R/rq135YBywpOB/l
agjjUFzEUcE93kdwrpIXlz9CYJjAtpehb6/eby+OQ8SMRvapKBvFQeWSZ0xqpK+2MyXyVSGKl/ZP
pIQ6JAdXrChKyONm0W5F+nvrVYjAm9X93JC4RnAz8Y2Jg9JydR86vSnSSFQGSkaiLbkuKisYGMXO
qMGaFTLUwdUH02jW1nOqpDQUCepU3kO9MTNMx7nKwyj/AonOYC//h9a3JMICGcCiQB3SjlcpQHar
i4NIIjG3veTcSaXCF5vXk85SjBhqJx+2bDFHhDigASl46cbH2rkSGxSda1zD5tlE07NnWM0NFCun
iIIFNxntxwM7dfcm0rAchT0iLwtjTVgg3ktCdcWpEqbKoOvpnE8CrtrOGjSEdhysgcjKc2nKfRUY
9Eb4yebTuk9tajkwdkBto4BwVNL3aLxXrfFOa2C01AlAoyNsdsbpE1Q1eomXf27ELKG2chRK3T5O
YjdQetmxZx+LvZ8aW0caNX+1sOHAF5eFqLjmNrgd0FazY2+6NEjdkPnH5Zvc9AvPM7fV7c5rmc5W
iBcRqXRSqEi7/o+A1FrkupdI90jO6BAXrPgwe/nLaWxIXz7a1ZMgzGJUJNqSujaRztlvaNexFVfy
4xyu0Svvjl7sEheoPSOel+oIIx1N38dqchrVaS4YS5dmyOgzIOIHoc8i4xetR0PMywk38nGk2RTd
yoz0rIPpZ5B79LODB2m99/eX0PnAncDGnVEM9/ScTiMg48gOJnmAjLhWBgGeCLuHJIqNx8fZE4Dp
p/7Z0ybCtpmk34RzdC7UiuhPN6hhMD0PAtyUoDQgcbZSOQiVS5RCfAPbs2d+yZSgODQfpYqp50Qj
kqanTzK5IFBU6Gg/QUy6gZL9AgNbPyKDR2gmas5zGjkwIrENHfMdfpS1BPTwhXNcIrsdtkzsHKXC
bHaXeA5g+pUIdPahMCxTB7t5QU0ma/T3zfEtigKi95stXXBDePNaSiYfQYjbFgzmjkw3FjmneKEo
zpnaIf+e4mOgPgWvVGtUOjgXutkdX+2gjOlkyFiY+2k5H2WwPF2K76ThFRLSq/LbphgJdI3b1n0N
9Yu3d6d4hL5a5QtpgEYnf1wEGO51QpZQRxkiPMmj9kguFIJTJ29JS1ySy5YFhlvoiDKfuFFjZFw1
TCAkZyO6iqFRU8wE6G0ev3i11wVUgXeccg6w66Y4HkiQ2scdpfghasNDinNhmLnRok0kLXUmVxId
uOBlHm2QJWum/2QOiM0hjiznqL2V2Ee8vJwsfEkTDb+STO4KnV+QrcRXsOjzOy1PT8rJUj/i2Gnn
RCeIC5ahS0bVJw2D5zJJk72AGGvJ4aAVQtrBCGIkA6pOcgH3pJ0P5Gn3UpplZnPBccpU3D5Q+9gC
PGivoXf4BGnPWG46f0PqbSlQhPXgLyy2Sv5Qjkh/DAVo0wZODdux1fBuoHtgH9JMwsavH6vOKCoi
QgUd2Y1wC5z/tPXdMJ/WrTXq9zwYABAlgfZmwTN2K85z79BPQW8mF2wELnNDtIpmio1NXRDSIqof
BLCdbUp4i3qIIubHpCXEF9x/vgBQrWIWEc0f9+kc/ni91xlTKsL0oVAebahydq0kpwPqhyHaHrs9
ulquWyyZC1vvo0liUiUEcesNPfeSM73M1tBR3itOsTtxh0ynnMIKr/NBpfaTcVkqLD5Bxmemie/6
+ar9a/mMOJyaxSa2grWTiHKrZW3DvNlKEdzbg9zIwILZDNVDNllZkU9lYiDVTgMDQHTyKdlvGguK
7Tys5Wa4cCdyoi867V0m1xqg4GOAgiaW5O/djLakmf5/jmSXe3qL2x/Zff8UvgXh2I0MG5TCmIm+
ZFkFVUVWq66Qcb0ZBzvC3WDwhVtZOgSmgKdmnUb6Oh+aTnX9i5A+T7B0exRT5TN8sbE1ifRwtfBs
8pkL65XNHy/MJUi0EwtOLFaUVAe3ku/2cM0yDgbuuQcFvX0GUOX5BtxHqWZMk+RwPhaAzOiVad7A
LNmgbt1wvAIXsHxhd2YAV40XTPzamITuzhLPpeyyAzuREreBVa1C72nlSpATIGAweY41aR2RnucK
Ircl5WNlYRgnjRvBksKO2iNPi7IOYXaAqiJ2kh+854u5QkIZesLEu/E7RsE03bqqHvNL7leR8SGP
3eHBBVHaJUEvuP1EuW4CuTMrEsFtNMZMRxnFL9/+rioH4dwDsUKg+aj7b1eQWwgnn1C28X3gvO+V
ePWBqwJsV9B/GIX89FFH3CWk9LQL6WMCU5Glrhgy3+5HSEYvmTjifr+mwNPE4hiyeqX4kA4uKvoZ
AHBTlRz07/0neyvvRy5RiKCGSPfh5aPb/+Aok0lBMLtFx9ZxJ/9ur+MRYU9HaNIWgL73v4a74ZJg
cLCQu1tvQm81ENwoOC/vyHTl9KS1BE5eF8nBqr4yaGl8aLHKKBXtY5yM/loEyGfW/5mN6NtWsEZx
HA1Wr1iewOmVH2csomq2+VQIk/6TFGbl9+uvj700gKPOF/8Mah72K7rXE28zD1pUH1iBo/evBf8v
XwVpHbdhHM8hKXh8519h5n5iucwQG47BQGLWWuXGzx9P2MkWqcVGM53gH8raYjvO9szYwySLAcqZ
+GZWYYu4zNxUd5GbroxuD7MramnRgbclYmWvnxiIARtpaipKZjpy1TC3zladQP/QWkcre7OLcsyk
PBtZuiC6ZmbL2eheBA1SyNnS6LXJuETojtQMRAhHspYv/vmptVPKE7umGb0vHHsI4p8pyA+wkNez
78R/5aYbK5iuQA8/qR39qDJwLriAm5es+X4PIFsCnzpoHRn5uVt1rxOK6Hh2aFlDhDKwQ+JpA8e9
sRD8WqjjMgUDN5zUH1G/9t6K2FHZGuTWcPjg73tdshAmglD7s3zbmfObfgaoLHXVKQ1NWs4y8Or/
DQ2qVJfiw4Vr20tvB/uR6af5awALJez45SMOofN9BTgxhpquhKTSo65WHl08Z0rOmRNg8fxBU09v
x7SIOWEY6ZYx6BYtZzsHuFalQV8EnE9ZBa+KO9GjwmcI5Xlv2KgqnDCHrQQaYnUIGvt5ml5uoCti
30bxW3fLmFL/g7XjYT6zvaX5jFdUyDreqqF/C/hgryoijL63Hq1eDgUrIeUBY4sJDGRDi+i4Ingk
6c0wRSPFm1jge02Wn0sjLPeZCI5+20opvSKBSCAFcz9Vx7D+N5zjNppBmPJz5eobfEVEtTYfE6Iy
o3aVEO/PhbQ6pzmX4n5zL8Hc7Rh8cf2yJwXVnr7/+uRFEbicfstVpUswHvfkzJhX990krQvs1arS
nuVVFGcb5wVlBe2g7ESwj7/efJO4+Uu70PxW4RCAbfqxiDUZT5J0d4OfDkwjNXF8Da14Hd73sTpI
FB9SK8UxLoO/Z2pVO/v0r+4WCJRN/hbzzu5STC8SS2Rv+8i0VGVPR1JnVNA00Y3dbX5taYFh8Zod
YI5m5Yp6DZlNr2F/D8x3utwr3gvHz3tioCaIRxEu4HjlOhCaMOjn2rwKngFnKs5XVDP5TetLsnl5
2OgEbq44M8wbb4e+11rOaiaJhGoyrRD3W6dQz8VM4j+pfLGQySH4qOJYzrqeqMlVUBAYPuD6XGo2
pJZqHAFTfbRIh8C08uksqrqgBoikj1MhJanNP6FUkuVvLKeFc/LvTjw4sriylhCj96Do7kXv+FEw
rfdswW6/5r8nPjTVwnTUa8vVfcAeV+UKxAvmE9tGsmJ1AT9R+ABSF3EXwp9UVA2uIEj/vCQCCIVL
++lD5pC43X8OUYCb461wMDn9Zin4zwjC+Zr0AhQlWMsJvhtyNP3tkwGo0el4UC98OEPRnRGLglp1
EF0APuV9a942kcnXCAzMhQyoWYv9XtX04eulCQCYFCDpYoiAmD+zw/w35Yd4x/3Q3C7v9XzpM5wB
glILbIg/639ZQpTP0rkHnStfdDQWzWZ2xpfhEyTOQ+pRvaHYf0Y7WzTSH1CRbnxJuN8TyoD4/Tz2
qBU3vl8PC/IlKPbl/H29G71X1KRGOW3VjDd3ueImPJ3Wn9LjzT+dA8Ii4Ji5fO8kztt8X6kyjebW
Gseaqk5eADxQzlrbH2eS3rtNL2Em1yiDoDbuZIwoKhx3XW7vdbJlqPSC88bvHVIV97vcACvKx57b
ku30aX9ynWs2vNTzTV30EaIM6Pl61+tBZvA71dsG6yaFOdA/2seIstkySlByaBSETgQxxCp7PEo3
opxjTAMfY47dbsfGT4BD+eeCHC2UVwmeK62pyxiOJQ4UTLXS4Eufg8R0ZqCgb8gm99zVwC23okXr
5ebxIF0XTgOKQLxPt/gADuZh6RzF0XwXBJOXAKIhgkixrHbAjlsmEHhDkXC7sgUf2R4FyGF0OF3S
kWnkNSDMm+wNajz0LmQw3HUH2ZGz5Tr4UlBVVRjngcgHnl60/1y3/M4HTR8fdamaG7Bcv58/us37
L5+8X2rbF5nOjL7eZLtB9KA5EfY4agCS0YdByz+/tjsjt+ArwS1I58nrEXBabYnWfsLVLMwqAyyC
20KCaZyLVNaiJ9NUAhKxLLt+k6VUa8NPQtfFqkD/13wJh+y6L3zqlpVq9HIEM6IYCVoSQg+nMV5U
72GqCqT1XS2yVLfhnhX3vNIH6u8YxxvL/UuIONK9GKQaqXg4GFTRxhtyCGEnZjZHjYuuPG1pNckd
dTQXzQF0HOcmQ3NzGnauxS8JBPJBH8zX75vioucAdfcJofD06WbQ5sYG48greJLlfRk+Macv+I75
YU22GLfk/RUu3TOnAvULOxVL+YydONpkGVjZgX5ZyquQAy1sBXHfV1cdcAzHLBFyav37wXSaLvcK
UFRWsy8jsQriybIckDLOBB320fIuV09w1/RxS+A9mLc7Iu1mNyqYwdphfookdc8k+WNiLbGLgoTn
NhJlmUu3eYGv8RK3i3tau039GSc/NaRKNqzXzSxyOUcRJZWfBikhUm/hM/cVCkYzyej8N/d1EheI
hTW5MCq96VtAiUp51uvHR/hKSg7dgnLkgnLE4Z4lhLoO0JZIt4zMtCLuRma3Gi60p5akEo4lpcuQ
WZ0ImkdS6RGeDie3eGN1AzBMe485KephOqhsZ6dy07wX2Ogjx53DWtsPwQUCD8/mfvieiAIXVvR7
Rj/m2BWlsf9r+tewoHbHTIPdRCGazdUgW+eAeanmjMcec3sYdBmqDz+6+FdMvEvxTzqFCEBjRnmj
txuZaLkSd88uCcNXhe1F/R06ux/ScdwXC8CSJfNBJUqG023m3svXzaFMTJDqba/Gi6jsPdxaf0aL
+gCCvzsXdwS7XM7Hca8LZlImu6tC2kCxI2eS6fGyVjTUaZJ1DL2PSgl37OQmfVIE4Rbzd3MCTQIB
dj0DPDy88DCXUO//EJQfnvZtUsDqdSoThhPxxPtLPv3eHvxmCN8AUZsUnjTx9NhDW+JAOyB1azsa
Bs4TwF7tqg0dwPkUYEjFyDtZ24uZtP2GmItOHLxXx/je54ISKUohJJGCfntFUOUc3jBMLvO1928D
734m2HOglVube3gm+QQqKrT1VqmrfN8T0gfqrz9I1Lvr49zTY/5vYxwp5Otm7vYqFJrK99hnjUVn
7WY6ZewCet8Np37pPrFL8+0DFfU/RmgEaH1iin1enftV4+pQigo28pvgAFaHVwn/FFP+MlhKZ6+D
j+Gd5F4qFULuuxn5gRgNEtARKO+1zus2d8NxQMiVggFknTM10WCJ9ONaNLR+iTZ4wIXs9kdvwuPU
pbraawC6QEM0GPkJTfpMzj8Z50UInIp6KriifOHc+pY0ljiTMzNrOcouL8GeDW/VG97xLCda6iL1
Qga8ec5yN32P4HtW47YzuWawN3W0nkapechGfsgs2uUxfWBywZvrvg0GwxtSmkEDwhwzSjSxkgqf
in0fqMXCziyaKMnZ+56ByionDPjXbwCuJTW0JnzHhnwTWn90L127egNEws+TMvhZKK2Jfte7f7Lx
1baSEtXFsrKsvfy3YuhpkPsiPr3j3KY8YKh0CdZrsZj6prc4s7BUcnRO7XpEdClHOMqOd5H/qsCK
z26+MMirD4OsdWx3ngK4ZglFxr3EUU/Neredj3tFm6zAaAYdOVgl8o0u0zb+K1MxmVmCEcE3rF/9
dl1B56BInc6oFnaAfw3qwba18osdlhEHsEfV5qtJ4toXq1LNFwbKlk7NICeRUhT+ZqveU/feOvWk
lGj9q9OpuS+AW+WKCIE6rcdmLwoAbR0rL55hxsAtG3inCmgUsIsoMc3//iiXaWit24PkXEZJcNMA
ILBpqb3Izk0fPcmoxkp22M3cGXteTJOZ60apLa7IKaazZ9j5tSy7ttbSmE29Kiq7iOA/Ce29M2S6
CNHgODPf8cSzirQoroMs9/ZHGr2dd3Kox4qiOoPeOxIVD8n74o7EX0fhH87+3/HWrCwbYaD+6bww
XroQ1bmI5N3zUhBCcWdXjqoCgw8L8Vrsw7l+WBK5qKJcq3sIskdWZ/RBDQXcEIHYE3G2nsTqsch4
ur5NJDIXkEtckzPjQfHxOq2aSkDXQVKKHjH3clo/zUw0zELlt8kDj0wK7u9+ddIq+J4YpLhJR0k8
awMQ9XmoGtUMIDYZjYSaoYAumkIK+A/eDp5NPYuA2iIKYgjHAtuHi3yUXURcMjfqN8si0yeG6AS+
G9OnSXJ751XxHg9J08p9fOrPPpj+c+iv3ZpCjlWyr4LM+uBzWvkGXlJtVAuI5ttexC7XY7e29qY8
ljZ0KgQSEYDNysdK6Rdub1dMp6F8GEWPvPLzSdg1Uf1Frs9l6oun/c7dh1CKGC9Otu1aGEECB1p0
c690yKq63Gu1RTKpEAL4mdM4AMBnMgYQ0Xq8JBwBGfxiiyYvnMfDZO5UcZNfJ+PYDONDYcDCg6Es
fBCxYPT2Apu1ut33io7vEzI92jBxmqqx9znbK00xhhRlX8XzlRUCYPq3we8PRrCFIX8SWnaPBJ7i
tIraM8wrob8NS0GBYvbV19Nfdqw8XjZFQLzIVTb8NqLT4yPAeIWUeByO7T31/iHWwZ6lVG/Hq1Od
whN3d2mj3IWbYGafTk3Xp8VOPS9f6Bus275IVNQdLwvRRsxKhQooGB9jMzmrYcctcF+Eh2RCdcAb
eDFE/4aQVwGikXIKdtLEmKsXow8VcP+qsgCIU5oah3XEyHtobX8PBHCe80Sjk+2dtjGgMubioEPU
b5THSKa3Z4MPv/mc33jpmrmBhmckhlrCaTjMaFhnWssE1thpdwVmU7+dLZQSym1p4dDbgn9wEpGx
hRWa9nVAKDSXE35pQDfEgIGeiBjepFRz1yLmjAP59wibx/squFnBYnu21n6GTcs7PGsdigpwnvdh
l497ios0T3LqR5N9Lex+s1SwQ5WzzTaSg6WWzA2rPnBOOm25NRrWNqwpXNsZYB/iNRstX2A1mJLe
c5kTMHu0XEV6cQRPfwQFv9I7CYuGc0iKczfEoIH7orBMqSNgW5K2y1B+bKOrxGYIXoPS25O7KJUF
bgwi8us26UkhU0X0DeIeBYh1s2ILPYzs6Ae18umxTpdaQ335HLA9mqtplLOUnx8cCjLTAN/gIj4n
pY9j9TtFpnnTWsekfdkY7l8uV/OlrC3lmGCltNd8rtSGNyRHrEqar87Qj72F4A57cDxZs4gRKK1j
K1Eh7qr0fbaCMkCeQvqdFQCYiZYmbCUiKrv6hdiAsJs62okME9mdcD3VcRGUrlQZTjXil3MVXNsR
ffHo+Q3x9U5/urkFCwHsuZTrSnvYidFjZcZ07IYw9myOKsKonMUfwxL9Cne+t2AXaV0gWG4XSbX5
qP9vjmtwdfIHFszdnB9XpPriau0JA6udRxzMbEhnQLjX/J2fb+s4rIX93Vybrv5Yi5ghjXSIUUTr
TPCbNncDptkQoAa/4QSLDHhDC3FM3XddVvgNY8sLaqTsJEIcGIxl7oNHJzIxHX3Oh4GlE8aIospp
foeLbuWhVeXlUg6Y6ytRWmJehM5kGRuqz6cdXBPm6nzVHv2Vi7oAK35FOUHNdWEBkmRQeviMTgJE
CSfexYxACAapmTEahPkuPOT4Vx3hJ96a8KbAKeF3VeDSTr9QE8uJhiSJ2mXhMPSlOHw8c/ZslGDq
EQEmZVcKarp/Ti4DZ9DYqDwPIBSFbgPEVolmGFGV5scSDieA9VaofL42sXIwQolv67vVgGzy51Pm
WfteSZOOqeNaI2CQhjDAE6oYgeYIGms4twdtlvyV7DusO2XK7r0Me3yDb8y8X0y8NeuPdmUGSHen
5eMAkfAslvH5+Hf/YynCbxTIqhwQootpyeo3m5uQcEleQpnnHboX7k5J949ijkO8cHe3MeSre775
5GPPVKjVGnf+lY/lZ51oovsMoK3x9+Saud3vt3ZYBCgmXMCKMWqd550+fRW+tHk7Kl6Glavk9uo3
da3T1bnTrNKm1vzzGMteCalr5Hsi9buacM7ciLa0iOJ1OjrqBpTRWZ6KEO6hfq0RvNVfEDOvxjfM
wsTWsZ4U3s0umV0PfgDlvYCM659LXtDzVPDv5dJ5P0N3DRByWqhma0LrUZqd5+ZEB4nT9By3DUH5
fXU8S9liu/s+BuP0VXLD3xCvvc42DqxqZPJl236yQAzrmXPHyXaU2vVqBaXQm0Pbk1mu24xYT6UJ
KboUklGaNW9FKr71QoQZQeP3bKoSXTOQ4AvLYiHGhns8tawPMv/+VaLtfsx5NkRNrH4XF79Lp3vZ
/lVrXVq++Xw1XJ4nFId0PE7MK+dGiqn7A27hpjRKPClLG8jGIsY/zmiukaTxSwsudxiwu45i1/zG
LJAXEFVKmIF72s8sGimuOEfHAWPMEoMCQuOAu8PtmxZZ9wnw079UR3r/htxvLmWa3HjnfaC0paOi
788HCyfj+Li53R0T9FUFifW7wFw3YSKmK+SrqDhAKKYznbjb1TDXDi5mFLWVoyn5b+Kgc9N7qJfb
vtLl+WzYs43qOJv1ey0X5O2zsfDWHQ2rszZMPmkU0SrAKP6u7I5vLzof0a1RPpWAxuWLpeTklB+D
WvxcOs0rUkfNdBS5FxZLlwaLV4vhJvL0qOaBs0oW2nXjz97zvAgNjA1sFs76Lgh5TdW8UHqRXPYc
kI6rS+x4HF2gW9gt3s+aDVCFQN4RluakRx82yyEkp31BvlAU9C9QX3aOZ0yJL6FDQQjKP5hM5szj
kEaMHiO8zJ/wy5FOjMYCEN3byFqch/j6yJKQ7KXl91UGvNGBMDSOFhUk1n2bCcqqNdunlp3nCm3W
zNJQdRNywFukpet5ib5ncO4U5FfRMnbnkcq+1YdHRV3O/q8VIrFj1imUPkWvPd7f2xRIz7ZUqjEK
Nhh+G6b8nzSUEIKFZSWNlRn7Z/vitlcysUlE0AqtvpV/rIZWKJkMml5w/jgm//0wjmJp/TVEvaIO
qEzyvECA3bh2CJ7CErHwNRkdvRq2Ki918gIvBjpNvxMkBNw20z+QZjcOA6NEhu66TSgvdat1s93g
F1zuDJRMK81D1XgehYAWpxvCmP1QLLqJjFXwBViTrh/m6wv/FnYnt6Ui6XaTOXl/yoz6JV7l0sH7
EktrxIr3311hB4l+n/FJgn6RN9qaWpIdNvBy/4QIf3aViAxxUM/CqhH/bQmJag2Wp7btQ1I0m4Bh
uGvLJ17nrSUDTW+oC+ORiKZwzTbzpLyQwZ7GuLNNm8f0H0DiojTpy2qaBUrZZ/TZMcwF1CC3WJwM
E0Yd8BkOLk7gIsJYZKXwxG5PSqZeUtAbSA76F0GhxaDFDEPX3H7GDeRv9e9CDwx7ZF/+RgAQ2ReN
DiKxY31LVC1MVmgfSXQ6IaNye+kI4H4MXObn1XAVGlzK4cZKDlConuHztAP6hlw0e2XX8VV6R04B
DcJE318lKXJvkyaZYcO9U6Y/QZIFQD1CSDlG2X4mg27qZfqmwl10JUkXNwPyQa+Dfm/ew+7kgwX9
SFd3BkXCwx8tNZvqnpvszwjZluxvpM/bHEnww6BG6YOF0dPtS5Ytm3NaZTenRMacPJl/7Xtu6FfY
MlR949/b6CZILEBpWZ88DbFhpFr/T8R4NQ8A1vzdOslt5IuNOo0HrBizHql+qTsBRfHiNNf7ZZVT
DSM+dfjWRHt9GwkhGg/kaff9JJIhVhQWi497OmiD2HOUa13RSCjFQHLDkBYqxuCIoN9ujLtanwSm
+WFfwe5X+fTni1u1msx+BR67ZTUEO77P36U8H4ZuPbIQecpFgyfvo0jWxzlfuRZuF17tWFSOgql5
opIFCxhfqUYF13MQz5/jH5BYi0DPakyHsFAOq2Jg5ocBxy9P7sXoOI4mSMpzyfq2GyuHqxxXI4fs
ho6RmoLcbWK8F3Rhq1ISSwlAleRY9dNN8w/7qR4Xp6cnihPlbVe8orwRmthl/lTVFGjO3Cx1k8G7
eudlAgPG76tmCgjXqg0WzG61SwOe4lgOC7thqeF7ZQ2ePS01wIbaOxPpVeUGhjcyWbmvSTb8YxQL
oDJ7jnWO7iOBWOtjqF2dYe5Jz4e8pe+W0C2ZnqAw8v+M8NweP+EoGREd3ZJs314ukv6CT14PowGR
+8jFjfSS8v+QKy/RYqGiZE1w3MNITTxdn0loh73grmV+fnWeTS25LYrJMY+eiH/C5DTZO75F0K4W
BGY0RigenD9aq/zCBuGNFG/9cqQqCcJ00a7CwPirJFTlxO04/MIO31EkZ+fkx7IBghCNhx4w+H9B
NurbW96aVNBY26vO3cuuMw7lUBVwJ8m/DydRfKZ2Pj775/qp3XG7QG5RDIFNEEdyYwb2D8QIMXaw
ZB0Gh3bhi61Q0AEau8Xn5JVJ4sqo+ewOQA+NlIZNk+z4grBOpmMEW6gli6k6Brj3f/XcXjTfa7Y3
UhoG8iog2yhjC+/5hoM9AJnGsU/3UCYLarx+Y1+VvlfyhCnu30gy+hs34A3p3RaOhQPYmOrSMrBz
poF8UIDdHh67qzHM12BF7gHFz+aHXIeZ9E60eZEOCZ8sadSCnuK9S57ywjkFUSSrCMNErsep9RaJ
n0FMDXCB5ZA84rs5wO1mo2UXdChap8iU3xMajJ7MkN7gNqjydS4PJJGTk8ZCu6CsOwOgGNSiwqLr
Yd/INBL44BFN4X2a0rwJAZWCOjXshM6clzBR7RUUkz0EtmyV8FjECvi85ZHOl0rZh9IjOGEC2Ao9
bJD2Kt+QjvTUO51Za6C2s43uf0LpDdfxKeula/C3LJX5cdVsIdiJ0cvEWGzfMZLfWMnghHpoM6AQ
qNGKBaisjvXUJa5y87gYFvxI/4AvtoU5blYmNQ/PZTCo06xtGa3/BSzG6ITBzEttawOghcupeegz
N9YcSuICrdpBJCAWlzqykEBCZ1OqI2EzlYQ2vM+XrtBokaJrEQeU/TBdsMHc6SQS27kCGq6qb9Ce
bXdvjqeD4Vb2c9xAbZnTLr/8uaKGc7TbNMYEvpR1DnTZwD3a9XiqYk4RB6C7EeR/YGhDThnfleNQ
bqOrbCLxNuaWEXgTnJn3YEVpNO4MT0IKhQlGQZnom2zXnDu21E4jGjSSvcgzB/6eVeVISfHT4tCh
ZQfnQtM8blqdcI8rD2kdi2yXdpwdZhZC8EvxxF5a51+MZPnr6TuSuxmDB2VGNd0ssfaz48Ds7wKH
HZYMl9Y2p3qFAQgz/cTJYJN7LZ8v8CqAgyMCZa8UO5tN6/RWPoqPbeocWb2KslcmEkxJJg95D5LV
sNgjosPw6LFnKhlWUQjc6mciVkxLaBBv59ojbqybnowVfUh2x3U9xLnNw3r8S7jCUvS7dWCkV55r
X4E1kTKaWJt3PPLYpaeT0TRIFviYRmdaVbizhYFJwPgMJxeC7M9MhqSFqj1Xza7NtB8/BBGLBPPl
mFwxchlm4+D5MsG4wSmsw26rBwddmjswjayuioCn0IE5oIAcR4lFQ30jZs16mPStZv6DzNyjjjT5
mZpAEdhhNMr8c5Qe/lx6Kw2tfOEje4zqec4qfh38+GEEiRyFzPMIyHD4dyCrXjkPywSHMSnFLfiF
+5bxANExwhv4KteAnIH2RUqjFocOQlHDSPQeVBxbx8RJLTYG9DUA+lAlFdxpJpP01rqUh4tzr7Yt
D5XzI/cbfZhfN5mudO/MUhpagstg/FJPeZjy71tUO8xoTAg6P05v9nPMyJtrTF6z6x+PD4hof0QF
ZU8x4eLvGaRQAXvTvBJg7ugZXOk8/1bCElwPA6mcyBpKiLojcfYb+L+4T23XlsbtXFisKy0RTexx
r8gyVTa6slALTbSi9k3s1k7qTM7xQTGmG3/DDzutbpfMevkW1nPZzmCVFRQw+5tThN5am/DdMwRV
/C4nR06vjhCXLKinHQ1qhkUcCygIkoazVSTJPrMkXgaVby5awwE3vtiPmk6J5FElJfnXxa7kGNWI
KyaDx0QAaadDIsQ1v7zRnr4k4NGUNqOgdOGMhImVUxOGKreBeNfm0bd0umZj1qdy7/rU9vuDlUSb
4VLyIqbfs74f2nTO911g+uX5pM218H07LV9tG7kXsKOF/pXCTj1CNNQKxcmH6glpiiJwpnCu6C54
1rrQyKJHB5bMI++ZoB7inRRHn2gXMo7DUDCmwrKvEXwcAXei1QgvtFXqKTslB+BzwrwprLhAJefn
LLzX6vGst7/lpDH/vWertFxsNmxLGqVAr6pP4Cp8m6AaVguZBYLslulq0iaa/6AuDxs+0lYcjBjZ
uUoAcQEyAN6SppFYNDeSfIu3uFna6WU6H/eZSytm7+UeQhk/f1N4oEyJ4X1pfHirr52rzJmrwAcm
cPYaOq/VomOuzWpZ+yfXKBKLrx/BZkwpD/EiRpexWjTPMDYLPfWRU51W6o8f1kWRy84JVXlbCurU
0By3gFhpp3o2aX/HHzpIEv8MY04Ontz9oDSuGE1cxv3EpOJG5LSAj8fnUzJrsMGsvn/2i8fOtbB1
8uUqHWaXcD1d2KS3KAurWCbLIAGXKCwtHy5a6uAwA8BAbZubT3fcC/ZewI+Myt6/QqlhSpl8tHnZ
eNe9PGWR1Ghpif7CKZt70JLe00GUp5CmtUiRhWnYZho+rdVZ4YZvY1U2fcgaiSmUfJsnoB9lNL9j
rXzXHMF1G5TcRqkIYk5vAv/yKhtEeLkAmLXNHXrc0jmGqSbDGEABXOe6Ue5wZjGiDnuW4IYt0AOw
tWuvC05VBxfZ+Q8Osxg1UoBmwxOoDceGKTU5TiqzE1Sx44hsZcBib+WnLB350wvCwdCP1voBi11k
rHfeiOCQFSwrQTGEgCXNTK1E1oZwSzg4+lyIdA7dOhtdPErUJp8ukL2wWrsgnA4o5+s/7/56klfx
96LSSkqmInjjukwtu6z8J8AnA9wXkO44dOiI/wnznlvPtg9AQ6syFLjS7YJqc192PgoUVmZz1DAs
9cSWwCTgFUsohuY9v8tz02B5ZKLH1tgDWFz8w7r1CPibZHYuAVbwpOvQCeINDk43MdRclMzpEGC0
QRElWn5gISyOdokaKJXYKsyJlmY2qo+Ctvhgv3s+T80tSQ8ZnI1jfb+im3OnT15pTB0T56ghH1ic
ya7p27LtZzaq/fgKEGztDWxQlqFV7jVo8xzfnW0rxpjevsiWgbJvf+GQ7QJWrOgvd/QeR4oCsQdK
KPHuSc2f8kWyLT25kmOvR+Cq3PS0mSODBtibV6f3z4iVe6FCnpiQ/CSaR1WDCzEDXc8x0hpa9+Zx
z3r3jIfT30tvfM2uHyJSf3Wbu6cyWfM/UEgxzHUcQV43vGGnCtEYizXkQ5YTzfAnrt8eNdHMDPqe
0JVY3bYXLlpI8L7r786jdKtt+VCsJdjdIGPrx5FCPisgZGxMOoeuxeJjp1dPwmsSt5G1z+mex/+3
MuqZqN3VyXp/m/ShB03uamIHwqURt6i6ELCy/YlEI+6tVusVgA8cJuMAgO+DkTzOJgqODyRHxcVx
4P7f6/TF3cLQHrlNSWx41/28o2cHzu6jfZWgLF9MYWLaLq7G65clL4osoQpe2Qxm9s0cUYDYaZbK
CRs8M8sjDwwcuNcIBW0s4LpEvLKACL5C/WWvIpgwx8Ge6eCYvLYnA3h1FPFcQTz7f6stZHWeM3bL
yw27NUsGghJbS2DglVf7l1m3UxUiWm8redA1z8XuWU2HxwIfq1I8sFd0lSjb4fLlnkjRNjAXU1bh
QhcUhYNoqcADg90TU5ST2awekgZdDbmAMI2Dk2ZxjeeZsIUiz8YXLtr2gEl89EOLBuT7LDgn8mLc
wUkiP7yxyy9LINrkwu7PpUUrYArZSD0BZUv4AMtNJI+pd5HsB/WW5T/BXdYp6Noaugi7utvG5zQF
E3C2T/E8265dI/P1ucRCBmMN6M6fw/7cJykyF4ed9S9vYMOf0/q5WNdwKqRUFpyug7r7FzgnDmfS
5vx9OnIENmLsKtLDVSEBD2OdYzVm1UFaciyCvo4jxUb0AeHtvokHAGu0LzYbopZ/G2CGRZkfvAL8
lc7VwEp6Fhho8yPP+S0xFn0Tiot5loU1nOLKc9qNn3mjDgV/OSI+p4DHLtSU3tERqk3p0uKuXEWQ
l0pfhUBKpogv3WSDZrkISkjsOcpdwVq2HUZ6X+JL1Zg4PN8bEGh25j+K8QoxkULWCOoqpCkhrIwm
kf3wbbWbeGikC7Yt0Z19gSEcYCsDoelNOTVAF6q+qhWKIDVcPPGxvJNOc6FYZzg877N3Hui0kcv1
P09IGgh9qPKVen6m6t97Spy1AdGGxziGxAWrbYN1t815YkyHwwME33lgd/8ZRmvICLEbBReKTOvj
BfkykdlqWKofqVZ0nbw048gD2sRxaw/CgRuG+miTcY/YsqMsm36ZwLqZSNoPniGQqku+w3oHLNsq
cdgFoMyejnUkDkWPfbya97wFzsoHbeHBB/icM1vfDpPhwD+kPfLEXJqXcyie8HJDuDrbqH6njOdv
ntIUMKxxOGFam3ZMpB9l7lawV48fHoFM0LZvOary3azJkqgiXhsLNeHDW8vmTAaGhNNPQdXvyiTZ
Du3tbKqALNOBDF0jJslKiB69x1GmaJ1Pv1jO0o2kGjazJ4rEuE1oL8if6I44bJLKYuU6qeWgvjb6
at2oFl/7Fe/WExpi9EBI4zJjdT1NlUnhCnydNOjjBKRK+p2RpFEDpWscF6LWXZwBqdioIymoY/td
xyygXdhvf4v+oKui74Mqak/GUOIBjoW+bDVMYRfidzlrwLtoLfNtsmlM3e7UeAvDu1feZNYvWgh2
MZWrKkoBNNlDBDvaAP529+FuYtpAmZY/hTsqPNV2BldpRPRofOCRS0GcS/nzcCEUu1JGPNFahi9P
4b09nIeVLIXu9kCVWCneszw5fR0B3wqGHWA1TX11XGSV4XuGFQEEM6qe3af6fcSes6XMfdIFldBh
X2t44n5HLCyYBV5SJpbJi+CPL60965IhloCGV74FRH2NmomFiN79RqKKigOsdkp9XOrkQuyInO8I
Nmg+6CbB3sz0l30Kt9p5pVz4KSXBOvVll7Y0GCpFDJTzMaEc0gIKXZUvQHJgOmBr5ePjOM/pjnZV
cgvETfoOxLj9+AkD+Hq8bQZ6qgmj+xYwHoepQdveWIVUj1ovuhVEvSd+tcFPdq73MXbdsrPI3L1C
Iwr8y3P13gkA6BwBP/VyCedw1U4dn4wooRMzmoBJlqvN8PJKlHS35gSREw8BXuVVsCEy/QEjOFye
YsqSS2EEwUQA9uDU0To5qawHSdrCwg0Kkt6R0xjM5tueXInKeQ6M2yJXIj0tOZYAgPR3r8t+FayU
7wEUtpcauHrzjTTW5QNY2hqs75ARv+bfxD95/Yt8qlj2L8gbHnR5nBovMzTDhZxjj3ynJM7SzoaW
Kt3hwm2hG5LencsdlCOajg4zmfxae51O7SSVOO2yiWfzyzP3WZtSQrRDKYZaabeRmpizqhH9/u9L
FAtK6nIpZoZ2iIzRdJJPrv0fPrBEMYUpPM426FNY8qdSu0sqhMmA5xlX83E+OuMkUsx0QVDCw196
E30q5ktqJbnoKZfkxyuaVs6JM7GMTEbp8wN2VGO9bfXwICxG1FiK4tOF20ucRzve7OJDmXmGwU0e
TbipReV7mzwi08yxMUxdOXCZoZI86Odv3FA/ApTXttr+1Cghz4mO13rg9UrPDYXZwJsZAi7ziLkq
BVZ2Ujf2p1hR20FM2t2mUZ1dYzVFrsPX3TDwaHz9N/MEEcKRfhqRXiO/DGt4A8Bh4ZWbp8LwTtPL
jsm4Q8TGdFd7NEGerP5vHQqR6qa4dXpd40bMRJtAsrOJUHWma9e0NrtH4vG4Ta8xUnAE44iyiWSf
93+rNvoPzYF+q53Ct7UMOvPMug4fKf3fJolHtzdxA49bRjOJgk4y2Z+aFytpUev1pXripwK69Qc2
rsOKOqw2zG4tI/IwlV0g0U1UPzDd83hy4ngvnq87b6Aw8NDM/aLLPvd2+Rz7/aulJyheM9twHB6V
eTYq/xsZlC1fP5kGataq1Tjrm0q9z4NKXRd+mZdPIMUFtv8MKIfm41U1064KL0LDBhEh0kY4AJ36
tqBKEDxkc66BzeseS509QPRgsS1FWMR9Bd6no+P+r66SXR/XLUI2E+LdeLftcFJoTukXtj7L3d95
YkgMOxRrdgGQ2haIiszQp0SYnvMdMwqhdVvW1aKqDvZ46+A/9HeRarepGRZKHDFXJdxg1GM7ApUK
tE/IUBeUEyX3BuqTTL1aV1mR2vswEtYDuaXRNghqlQFH/9fAWgtX83Hw5rstRdatuKHRQWtLAlj+
dxWP1rp/5gl8jfDXafAYTBElp65W9z9SelvrGAV4vREBkRyuYR2JCh/c90B8uM4+kKbKqBOJ9kJI
+doux2SvtgwUbuR6FRawBnkCjwjLPEKYxOL6wER7eGUsIklBDJt7gE6SdQaH7j7jyohR5aIAmHfX
WKp9DAeUWZenqXkCqgNNUVD4umHlsJQIaDwHsQTWyveilvhTWKOU8WFQi4Y96vMjOmxGt7yd37a5
avCok2Czsmlr1iC5XdiyQTII2homtBN8RLTzh2bq2I4qFOveIMBJevjgtYKPjiVv5lwFlkXTHIyu
1SCmE3nw5yE8/oOD/V4m+0MByAv/NjpgN4TVuIDHu6lG06tZHekepXdEZhvuZoZFvwWaylt37nKc
hq+ReRfDZ7fN0PSY483zzq6MZG+KRxAHKTk9RuEGymki/LEw+zniB/vvAMgxhU15O+w49X2nAAYg
oQXJiip6PQiM0dkxp8LZXidox+dmeBAdn7E6THQNEKFK6b0raJ0vNbMZACDKIVxvoOClRQ1meaDI
1Dy3ELBZepw2eYtP0ZlwlkB0Dk5pkSyzW89kEJabHc59oMT26jyZBxBFrHnPyz91GAazkycv9DIJ
DVxwJVB0NyZyLTLvN/oLZxfnuk/VlZ++9KgOue2W9YWFdKX3jXgxW0fshW5MDoCLojWfP6WYaw88
Rf6LYsKKJMdqCZas/LusUFZkFd1HBXMFzdfeglcXIL/TIaucDdpGs1bjpNFFyimvYH4CVZf8SIPp
q//rN31/xDfzTXJ5HAnrpEbmLmmRODF6FO0bnbHWKDX90rwN0t7/DZVErFE7y3IP6FH76ONVW0/q
314Sm+SuCN3u1L6XrMn61ayQCn/RTDvVi9yPFRgQr7VzKCgNeif75GFbs/7LTBn1b1oO+ONdkFwz
vYXNWLjYc1DAkMFMO0YqMifpa+NcItsOfcouRwvygjlpMqRiXWDhRMY8QvBpIwjmlCGpq14i5VzY
3ZdyD9QwUl3d1ikJIWkHzRpDXm9onMTcO1US4FGR0BXuBZEsyzpttMdQQDPMy4ElLyX/5e0zhQb3
G5u71u3KXqW0g/fyq5xA1Juxi1fnl10D/YJaAzZeRyR+GGwWhrCUuGX6WOJeVV0dNPt3o1Pw88//
FkeYQOGFM7wUxPNVvb3rsDcywaIV42/OVjU+7K/neOLHkjq1Tskgjl/9L7Qp9cWHW9I9wgHtFdLL
SzaFzTTigf4wc/9OO0kXM4gVvwxFLd6iZ+yZGwACu9k+XmkkoJjNgt/+hvp+jJo+KS4Y77zPwmnl
VqCoT6lTYaprPp5d2x/uU9FoVlQcrxp0KvOllMvDLbWMrL0sZ2afdUNZKd5YKxhcaEMRyFRL1uzo
z62vLoZa3bBPUOek4X2PMd+rl5K/fNcN6ajkNJGsi/KbQPevyIrz/twlzOBs5kAYnKScW0eAMGo8
4LeYDYQHY0nX19rmB0QS4XJjm4glo0L8J5dKojoHoMcZVxc5Au4g740mfo0G0s9Grwg2/fXX0/69
P2M0MkGdH3l68A617oPgCjjDsb2irf3sD2PRH4lpPafxg0SQ3TRVV5wF7b2A5T2rbt4aH/R5I/rI
YXjvoYOh6dpUjJKMcqW12XWIIsr7sV5pc+8f87mlbyVSz52bJqlsMiaGzMuingV20NV7gbptGQKS
EXLGN1T13w3PoSIjCmHlGbRzUAsd3OwSesw5CUZBhO2asiUf7r/4z0n2tOpRk2U+2Pn7UPiqiv1p
ONndPkyHYnvhRqhPwHOuOJfByah2JCxDTUZUedSODAk3y6g6vpkKmqnPMRKtUIo8VjgWBfRta87u
SN5mw/GbOMSyKMvQZ5ECZ/L86YtkInQGgIjOpaZWnFMm5h2xKYK3N1wyAHnKzAm5SCVYeRRaELjx
/BjDuJz2MKqR+aD5TfyT+wX3eWZLWtGuJ4axpaWfn3s7DqGPhshzfJFmIsrVVkLHcTO4peITOcjt
2qwTUXOK6WcQVYwpDcQLhBowzGSfKo3hs8di9yD4MVCuRCGyi+MX+Q4kFnMfmnOAZ/QhG5LbXNZj
JYMwjecD6OzjEycl5vY0bbZgfcHpWZP3iOyboUd0VL+cYJctJPolxQli6x68nuoSXNvBR+/nimGr
v9I30X5V82k0vu2vrXTTxP5pw9E7DCnpTZ/gBei1jQL4lObt8+j3YJF2Gt5IB1g+/67HrLyqivEw
69aeQLlHOrWIL+KD9QYG4Hg9bcJ7IdaUJx1p3FMhd8DNS3Qif2kpDUSdSHuilVh3linDMi86b5Qu
ZrYOXy57XKkzPrqIlITeJfETFaBu4Lp47Wiqq7BUrPLaWSX5HMBK/Du2AQ6HXOgnCfA5qwEfllrG
tBCqfindNG4RaPDML7rfIy2M9Oy022NdZLlo+KH5r3Au+OUjeFN5W1LM1YOvsI5x8lAyzM6s+0I8
cYZLHKRv8A5+hD76dX7ZpyqEzeJqhk9iQWJKxFF5qTq6b3QB3e/fi60v/Z4cNyNtGyH7lTZ3ZRnZ
F7X4KDyxlU84Alp/2KClwAj+/akhBuAgzrYIcRsv/64/T9t/1a7oCB7kpVQBYOfSCQEZZi54byVy
FeHECiitWB9ny40kXSi4IX1/uDc5OVxLpOqw9m8kdU6l99mUjWIt4KmqYJ+sYRUVKbEmDWElGdM1
TlWrtaUrnGyLc6nWz8rjMU/dODeoavDjGZ9f6rBRD7444v/lLoogsUwUC9uRj3j6ALhY2tAqDSDF
GhX2FfjrLJsjA9nVcJDB3EHhWsH0c/8VolJR6qafMIZP9zXAweH6+OR/+i4mJrnEOYTc7TlanID/
PbTcdaGbXOBrzbmf0t9CaJOrFc9ANmXK9n5Jq7hHJat5WFd6yBH7u+QEL6vDwbh8nYpx+qamgopp
IAGxQWr0Ts7HoCoOB4K2Yk0AWTsmXQigNsxbTURtGx7Xh90mbXZRsMnKm87elSFQn2Bk/vxJhda6
l97Fj2YznnJbbWC1kjxhPHkOwUArRv6/NHXnVi/dHPtW5Oy+CBbb/RoYswIaqkwr5DxkzIcSbr8O
E75rs4v2UxxQbTi9wap4VV6C1rET9SJgi8wkpEZC5g/+D/1sJc7OGcEGcKzdIN0pnmtzuHo2BDJb
g/q72Vjer75Z6BfyyukIrGmsnqBwuTTiYKY+7LaTilvCMxsc7ourOVyb4wwrF31vOISPwf6yIbVO
SzvwlVLLcwP5cidQmd68BDk6yH8HfWzPp5luvQwyQ9vYuZEYOF4q06rv8r41DCM3pJkUsOiaGJ44
kOrpIIGctPUbzyEn4gQvV9vrhUjxmhJttSwl7UVe8cbfjgTSGgT4vK5cE7UBnAXfqXl8RFohBlMJ
GbQVXG+PztN65mZJKC7+5YAlI5X/hoeC6HdxJQVkM7UFcckUIrY+zgl/yUgVBoaJoZTjqrxJyTMl
Ym+zY3y/Sd5dfLFvfmbb5RwRR62hsrzeT48+0KgTALCgPmZJZtFwaJz1B41Ppxf/P23DIAztI1CF
7VWhyhWLchkmuefo9ACmly+YhPJgd3bx8WynrCVRVwEEF2JfNlOQaAY+SJdKXd8/1mKXRH9PU5C5
Xjpcrxuzoa56SChmZfKPJyd1UhfmG3nFMwH0DtFbiBGBQ6OSSDksLU5dAiB0CGj5fMMeaNoo78CJ
LK+JO4fnNUUHKCgYk/ri25AXmsmZQSWoKXetF0TU/yy4T9kq3U8xK2h2BFlWdticfwazrjaUcygX
MCJ+uIaeQ/KwNbqT1tfB9epEKQI3lyxyJAf0FVL8w3bb2h6zMAKH+VgIbzMKdziD4xKTvhK1TXwb
POSwD1harCb1qV/GbyH5wAk9c2RPLtL/WwrqlQ/BnW3p965DMW4XjE+xmzy9YSXawJGY4axPJJta
cGK2cILjHKBE0Ynir8S5rOen+lgOAqTz9IjuSNljtiuNYSyigyaXUXvZKM+Bzh80ZMWpViigpLrr
FEhiWoIQr5YAGtdK5+2AJErDSZZ2fvVIrunemDLtRnGNMheVOuu3X3G1jNESEs3MiSSnDs9JEzsV
MwRfb+/ZFg2Tx/ZTwF4sokBKKl3kRB8e/LxdlmJvCsNOZNQydHVzF2gTzYSf6FoCqZonimJw8aU7
L7D6ufwc40dMlO+B/FA0JPy9FfZRTfKwj6CVLxf5KXU/nbPNLce7+vfTiwbT/gWTWYEsGbtPWue0
Wb74LmqcLgFpuh0ZhU9yVH8TTdik2eBn6qClLIzo+S2xg7vOEa2qKe5+8H4fCfXLmjU/6RyoFmbG
fKA+FD9Xgr7rTp5RH5Vt+ZLqHbJLDMvWWKP8O0h9El6h7Qk/e/nASW8In9GosHlBEv4oQIkK5TgC
0zgexaTI9T+rWR6/twbCuPbNpgZn9CG94tPsdEhE8VvBgDeyE2+bMnq8BOZmMs9/VzIFp7ZXw+cD
ZdIYklYSvOtCRqcsZc8xs6R4dJ3yu6SEmhhIx4nzWmPB/iD4yQZqGnMMBSNvHnfMuj5Q2bTQE+ax
zFJouxJaTHVHxmFRlxuj80fRHuPNWquNpFUaaTVqucZvW9zgra/VsoH1l7quFlqJPRTIKYsS4nkY
4neA4J7QeC6DHwmA19/MhiZbQ2bGETbRpezvrtymflgW8j45dEOjhhuHtjOrynnt+Q8xgCUQNotS
RjIiyprPNQYiHHnxisWIFxYqjDgHselH4ZwdOGInSJGIVWIvOqTAWfZAh9EHaPzvc4TeYOwA2s8a
CaupodfkM0lTofNwsdXSYACgybWr9yjtSubMcR8XVA0J/WrQTb6oAxTjjZGx+Ubx12jLUFn6Vpo8
ZeSlmm0jWbYGjVaXJA21mPKgfPkn3HsDi/ezVPb/h1JkhETOs1iI1bJBIAgB/k5q0YvaarKVG7Ju
xBhIvZjdY135jPuVhta3lQEaxkXkawPa5RATsIjeX3tTujrbNtBFQ/Pl3WCYOmDoQm0+WlGELiNc
7/WY1wYFB0LVF1H+tRz4tgQQasDmLTrmnzZnOFIFyvQISol+RxaAaDmoySgQHgtD69f35gqXAVUM
NSFPwBnX4IVgcdyBGo+waWo/Gx2hvm1ZMg4+f2Ta3ZJ0Yc+Z+8gYVCIcGA1qNvAv2TMmuVaYFxPV
PEXcoXqogFW9qE6NHcq6Tj/om6z7K/N3OvRVRM9HzLI/FDrnvyF+XBVogA/4/u4Ag7uyycl6aiTf
ARITdEkzkELuPbL+LnnaQeGMx0frq9d7QpbN3SeM5/IPamKFfuWpK8DGq7D2F7mybc9yu/9weba6
c0wBdyC4BaY7NMXub2hLZKaxY9k26761I2pRBDO2w16wWUK9JIS3IpU/Jen9zSMj/+ee1iHac0wQ
3il8FBCb9wyR07a4hW4AzE0vfQrYUEjxBdxnt+MFeRHJJYVX38zhb32hKiJTgnqNbZCiyib7PeKD
3lB13FTC/OrnE5cr9VXL/3cMca8guXNRNwNteI2D5D70w/hUTdymu3MkaRS+OYGwFpcCJx5I5BtD
LGboyFasP6j9ekdWsb4OuO9kvoOxKRhW4sJOZbf10UGcDr0oOiHFaxIE8tvLMhVpBGQQO+bQMSDN
HpF0/+GEzXaaRd2+5fCqxMcwYq2uQViUJ1mfUKOItnN3QL5xWjBuYZK5CMFHZLXeZNmHWsgs5mL8
QZFHMraJXHuGaRRSCfwB+QrzERUnOb/O8OYw+JGYiaWXMTOsUDkaqI38FdwAOBN1njkjudPOoRU5
Kj5OEuTuzaHSg2ArwVXXqJZLCopHRVNb1nPLbvX9/U0j1vU1NSbr5iMW8Coi2mkeLszSnEIKg4Mn
yqZCMtY5c7xS9xwmJAUtwyDf5LXyipl00EjA99nZNSk4/smUs27UroEf7a2+zKUkR27wgs4obD59
fO/EIpVsFvUqoQisdzUT0e2KEx/pR4B1sD32awSIrqIpavSV9iw4ichdMoA3h56inUclO5brWEoB
N+ZIJ3q0SIp0x6HuMKLf7tBSmwkonLayICmHVCBRc6o6yATLmHoKDCYFjF8SJ7CF/ha43upazdxM
8pVTm9pefQX7I1EkOvU4uRFfZQ4Im8x7ECvGzZ8Kum6sn1Tp0bJPekxGZJh4n2dnH4iOmXO5DfLB
dm/cdQmkjqLSjVsjMvnNMmKLp8Hih060k6+/dZXNgFz4vw7xy5QS/y3XyvfL6uiQl8zcaSP4kufK
qvHZJnrzH9ev1pTF7FCUnZ9HG6WN128GIPlZCwUp5dgDhxiJNlukulLGcVk9mEbZTCyTtQamgjxQ
omof48Cxqnh4IVayIctQZ+rkiF/nY2xlmRN/69W5Pf7LSCPjrQECHytkVwhXh0XSk5gjQOyqHUME
iB9dVLklzCOL/WPxTj3nxO7fClkuQwWb4JoOi/z0bgM7OS3G/IEUgl52s1bOOio2X0WTvGd4+naL
gO/yHSLBsglItgHMRtEAr/A4gJUR+vPdLaL2qwhdHJEZRX60aCKUmFAQE0eQqbQ62UQXuCg3T+3G
eV09w03KKPb0gjEB1ZcBlcwSW6xKjnZuttB/MAlylh/tGIEzhQFtKFYJVEhd/uicUEVm/oYzpdTm
3DqUJ55oyO2w5He9jsTrbcDQHPa/3NIpLgWdZsmRUQC4imRCzfKQ3I7w4YogqURDxG9ZiyaECi9w
+Je3RJStSYcw6jyGF03c5lOXRYscQ6nbQt5U/I/aj84JB9hTuS9UCNUkyHYGLLspv9ylKIlTGXpr
79O9mE6mUHr569KRTH4aknJR74r+2X/5AkMUKvEfnLUoiJSxE9X4rZwfjNflTHG4D35LedIe9VVq
URBAxttIF/4wtePVprZLHWrExbTPbsGiB+UtCj9/mMo8nTOvUItgML7rFroaa7Lt1Fs5el8Z52Zt
UYinYS+w0H4M/JXKyQboA8YXA90UVWlwAdRJxTvTBDzSvDoaNE4A1XGdHeIdGo9FDgL4/1lCQ03h
MBCy7fWY7eaCXPjHXx7J24J6+f5UHMEXSzPzKYqwdpKX4HhruGFRk7NZkkZFGYNU8esH1rs9Gs/9
qyz2UxpbG01iVmD5q9a/6vTLo0DFP3jIxOEs4X6ADQ20RlkZaADj/iLoWZ5YejRe0AsFkub1LM0L
zgQG7NgT3KLh1n8MEKg2dNu0/a+2OYvKFUPgki1ValCEDVVSu/HEFF9HwMPJYK6ifOvpUELguoZ2
JDaxMSAPrklknNqrHBu5kN7cROvym/2XkVxalvpsH1fVsrWU73tbgPNgBPfvBhxLPU8pPDQry0Dj
15UQVSf4gZBe9ZauOsS9l/Sla6TxI6kqwXPtw+xtwV8WP+NiLVbHqvkKlskvQ5zKMsL2rMBB0jr9
2v5KN3vCBAW1eE5rQFYk6cyMqsTkMNRZMgCbSx6HIEsRl1/3b/eCdnn6gegI6JS+sRCfpr4m5ApB
67bdInvhN3rAax/qw0s6N7QvYxfd9iIlps9nBsvZ8CFks7qLPfpzMZGQeZVc81J7TktgUrPwkfk+
6tyOcUEs2qHrOQEBiCZFjAPVCTYJ+BuTEqHBi7ivzoE4vrxS0bOrfPleLqfg+1eJbW86tHL1gGmW
zAHLKRi/gxM/w0l1frd+qNOkBbEeDlAzlW8GHJK6rpFI1jNqq84iV0RLk/FEC9/0TP3RVIec3pli
fAM76oVhad8cg0PnH0hkHY2CevM2S3sn2f82flMBm0yydxHYGVy4NdobkoUMpJuMs96YxD2BY0Uu
fp1ZyHJ3dzqxFfZz+f/ZSWTK9hrrPfIZMXVqnMVS3UCYyMBz6ouNbOdmYii22YgbMVQOz3KAp02t
4topwPJD+WdhHGB6NIwYuRxFtQiyHhKAnYNVd2v6wInKrTF/c7Xf721pRGVGX5Nii5rcwm9ICYDS
DwZ1pCIBUeBWJnyiPOOKrLjymuoTpHi6d0DQgN95AhFpor47PZUHxXQxvDkZsLPVuC2ibnapcFhi
eHzS3X1WsCoWFsvvIgPBIAkEzMMCeyRAX40BNNkUgtiqO9XNB4t6joQVJBJhUZ6nGu7Rr1t8mXKf
8DnU0n9yGlKNpRoJJsT403vZa+Ywf5T/mKCzgcpMbZ3xKh0BKuYf2ChMSHCrYzqOUdyF37xxFapk
Czq0FsNzRARDZnjPrnqYKtAPx7BOIW7WqXElGbGbdIXY85Fg7fwe/AQ0thVodTjTEoHRadUCQwyL
Za9yi/RJ6qA4Bu2t6fSmSA0y+ETKc9aHE10Ec3cYccWrp7rBxAbmPyekJWmpCSTEEqJhExTkx/+l
QaewOleEdDlBDHKs0/qFMpzq1rDAj8f4zkpq2//cBgNbQldYuPHqVw+ZE0LlyIe0NckaWzaPftTf
8Er9kGHoHI9jmOrP8W6/8RZh8f9T4Z1zKWoEhHcKy0uaTChX/ZQmjpNm/fxsewkJfRd3DAweZZaJ
HbZFXhXMzEGzaVdE+M2L53pn5P2vtVMoN81ZkNJ97qX/xtjRYRMw2cPZ91xBqwCo3w5yLqoOGam2
kl0gr1z3GKu7n0DVGvBycgJBVXPrlPTLe/uoY+tATw1zre8Y/AMrmh3zd/lBjmLntRiBtlgl5zkp
mMVHtrOjM4zc32EzCION9i544qsA6z7/j8pVAlPLmh+ECFk2q1Y3XBsqx/mVpcIIzvTqO75we0ue
2uHF0Pq+fckrv08RDK3TSO7iIyxl74nwv1BlGuDPb8X9ByQvhH1nulxYXmQ7eZfohXlBjyXW3tE1
MWCH550FY6l1WUj0SyvqgeqiUJz80OzlkOYEyUDzsNYlmNqvIm8sSEmO8voaquJJkk0wwb0gjFw6
OMJy3yoAV+QtYOcjPsXTxDzloGkb73GCeWtnFUsckSfZjh2HGAY5nxvSwGlLU3jLk9Jt+6THnXO3
FzJUPCxOMvle2dO5hipw0ZEL+qztEOon+IM7hki0d2OzrckfXBWXOn8Hf08RDGMTbm7TzGqOJzA9
10nTEXId7IjETgqN0hge/KzzYBhgKIlJpwJLxMNd9NUQbzq941tw8jg0iD063OwOnHReKeswGMx+
4Sr19c+m4b5tfULf21OVVumAfy+PzZEhIr1UZhTuUYxzbioyMEHnKcFzamvQeStRCR0gOL6+Uxdq
d1kmRaOXEqlmgoH7irjBYOAT7hHP53rylw8icEMGAn/7rJYxvxjYILccTInLsOoTp1IxpPxEczvI
JG0r6Tezhe90xVW7y/1uyeIYzja0lfZtCMpsFK/yyNQ8CjO07HEcxHk2cRsaxuBbm36qoK0P+2ba
WJHYTosUA/UCx2H9JwhUw9sBNAM6ZTEaW58ohtZAOW3VTZCC0vZlLxczev3JrHKh8UOt0CcdFSzA
eRGJ+wRArjwwGZ/4EKjwhi8ggYL834kKbuS996tWVjdQQYdk24C0OKUWxVUC411TW/ho7aFTDybI
+hrI8tuHEsIUegzoQ+dvugyVMLBPanZQ7UaRL6wKhKI8yrM18VsKGoDWO4kbws+iI0JQloIzmTSF
JUHm1Aqfe02UpVewJ1bFA8d+H678OP1W6n/vZS9cTFIYh9I5rkEpjKLnppWRv7nn3Qjv/SHn3tOT
QH8aXlM+sv+9l7YxDWie6lzAQOkkcopplrpHivl2OOteRYsfoaGqrncVc/vBmeLPBrMYQVcYQ0aT
BU35H4eFCbCOGIdYP68x5pRav8aDktWztl+Da+tASyRerIklACqUAtt6imtLzNSAWYvVUoVUil7k
xmCV7GyXvDavUo4q5qppXk0ECUsOom15rIP1jWeU3zFhqk5XTA3fwYJ55EHDTPfGCOTJSYREqDrl
LZtYKuOLJgFYCmuK8ugyaaoesXzf6/Gkvm5d5eP0s8WKsV1PiOcLKnsn/qRcHdxxUbscr8EnGJ+O
mTpm8Lzb/Bzt/RU3CmddER1yNFNvLOmfDnF5r+oU5eZVHF/IjEJy5unCd/cZ0UqvZKYdtrygbxlx
TOGvnZMlf6s2tPU49cG1aQmveFU/VqoT28Xma5JiLDCjZZvEpnmCpymqqhZbeY1HHpVrHeYNhRnK
wBFmtu6G8HzrWbu5MuYe9zxWrGi+Tiz5fBrf6ROyECeY4e6NDtIlL25paZoxcqQEg7TafdS4oz2p
Az7SIxrtHXJs63/zLnb49hXTXGTtdUa0NA2dfTXYLc6xo8UxHOHXi0fd2Y+NeBwBX97mCG1iz/6V
Je0GcpBEAtGMb41/DuGald6GqwanGZYdNte9BqdiAQBppPciKm5b2IP11V996jkOP/yZFYqeimV9
cRZoXZ7Uf97FMZ8whYxpum+/bfGZM6FP4dOCSt6Z3fnnv1OZS2h4LDslCnfcWt+gap4H47Pcnyov
SUUXuBomlWD1f4GCge5CthtiVjuGhxw2dSshoFSbZsArtd+Jw4jZeQpLijsGom9Imn+XRN7BevcR
TpCwANk6mA54oLafnGOJkCqXZeLARvqESeHrz1sw8xRaY5XAHJqxeZ69ybrLsxu/5ueTheIeaZoY
TC9P8dhvygdDdY0GwvRegtPygKuIK3PKxiHicAAIQ0FbXLeR1JaZ/HZo0YqxcN49103VG2RT1ZVr
t9aMR00Fb/G3irRlwQjwZZriftlre9zuMie/VsXNAf1YRU4SAyWVkPDGqBPdn98cCiIq7tTfR2/i
lwNMLiutQXJsTF6GrvSlx8PMPDzeSkgV1fhBOi7z9mBxvdJw/NIG0dSdyqZpURNDz1suDr89T4Gu
9r2yaTC8RktpFjtsWO1ewX6BbIFEkRWU1/EJcgZfCmMjqax336jR3qkMOLD6XtfK6ars/WJ872XT
iSXh4QdN1ZAhQ6oF6lxKA8HfQWAfT0QVVzREu/jslVSsyqhMPf1t7PwJqhmQkdf6ErX9LhpuSjm6
Jtg7cZNznNB0dd+MXMjcry+LqpzexS7zjgDdx8ZL1vdQ3AqOXEXkjhXRIOSkSvj7oWooqa/Vlz9w
+eKBHTT5gmUgccs3OW9gKCWsnzpN5DAB7XOz3+DF4OHL6waxggT8ItO4RNuXqGf2XBhtDlA09wTP
t47cDSQ2Kh/791llbQc8Z+Se+TgG1rGD7/PTk1kJoKyHwK/K7oD2EcZh3h67dTkOmLCbRt0Ge56i
62Oja/7LsguuNaZN/Qx14SlEaluysd3yyb9oQY0BB3OMjhjVHnZU6RlpUnvFd/2kmxUayYWVp9+c
Rz0KtW5iv/Xcfgh0F7XxL8hfXGSAMeBTDqqNs/dWgE/JhGyrbFqGCfivcjrVvqPWs6qHBGvA5pWt
C6tUuhWWlMeJuoDUsb9a5rPSJNjKRD7vwSe6iV0BIUorFEWg7lc6eqkmmo63Ti72Lndg7NtuVeWj
ceTiW+xLl3JnLu8CoaJ6Z1TK/8xe0KK0H53uquPbOBL5Hqm74zj5X4uRLHzDbT8zB9qr3L6SJ/51
XY1uC5hYgew/QArM0UJMbDtgPZnHMuDx4xh4yDKv5qwBPVgITJ/1v8wyQdAamFc4H00qmrUkkxC+
23m/U62nduCWdCdu8oIJmbIANbJY040ppWT4jdmnz4LdQPGH1KWbE2iSOZqoq+p+qgDHwMOFjvbP
rX2NPnV8VAapNU4WB/F8dVihxiMnRTQeOrmKKrKdNYU1EaZ3dxlGo+TkRHHPKLLSULhnwpVUMD9d
R2YOhIbhDz2ZXarnePqnpemWM37p6Dt8nii77pwwOrVVLaigw69udqEeBSIUEm7/P0DCiIu1AG7l
Dnx3BO3C/lGqEDK/Dugg0YvwSPpznRwE99mSnGrk0JE8c+qyczjbTkVnMuWsFj98SpstCFS2HZe4
oBSB2/ZgBQMmtWW/NXMAnwh5TaN5FYmEwl4bYDnocuU6A2QWo6HERrr2SU/RkAyy6P15kMzEEKhv
FoF7rH4SIEqyBfuirhBlwIetN2PCmNKmArad8mOmT9yBI0RUnVDn7TgphLWBi9dVu5m0GsYCyknW
d8Xvl8XIz5+oX/J97+HgH7BbNzY8Nd3inmbexCk+ntOor7uiTnfmGOQJihI1RJrKcnRE67dh6xxn
d1DpKvODZtViVrylmbq21TkRkBeVRP6ue1Hc7ZF2EYH5NtdKWxmuLt8aRBTNX10vy4WjzGUKj4dl
CK21iVFqe2VcrQJeTwJw2Aep958TLZAIu35ZH3D9G4hXgF4DpaP5nx3MzIYctWGzsPIsidfR9k6i
FTuOHzQ0N6T7rVSDP3jeHStRAdt/uJTt8ZSrF6BtMl4qK9+5QEybvHyZBx0PxUk4Qe5mw4G/tALA
t/q7YNq+Yl9LZCKNPe9kDeWB6YbnTd68wn91n8mhA3QVEgzhwFJ8JlFtIjm5NQQ1V59Sn1wNqY8/
ABmNG2l5SJaIOaEv3teYtgcjze0uIw0RXj/ssBtybpkijbAWR+YYa08UMMHeqnIASnyi7TwzMZzH
O0AKBuPc01jxoVVPFk9PdQ1KE7REmcVBRzEh21HtGhvBAAVqvhRInEth+24+JQrLmyaV6XHqfb8m
8OtCPaUsodVxmftLLHBF32+g1ukZLYtY+m4sEysGN0rvJ1eDZDXpeLYjW50IETmDp/mxYgv032fO
KkXK4GkXxZWgyvoWKGKx/7MI+IDYNhfNFtjho70T9DxPHq2d6kesldHFluYmu5vTWkDyAouzuhRc
Jsh2psE5GIX48MWlrxPLDbFYWtJtD2ihhWdQZGlcOf4kcOu+mgem4RSRCn4EuDTyTbaI6iYln319
SProOYD4Uo1q+BbhXQi4i3OGU928fCq03TpWZVFiDRLG+P845rOfB5CXDBMz50gwYcO7Zp1YpGom
pcdFTYOQRIH11zFdm8XmUzOtd/R1DtVOvn2jJ1/y75XTeVkJfHxnXmwxhvSpemxOhO5dQ2/bdlFG
8Ky6FMat2Q3J7riJsalQN2d2q8+34fO/O9Rstg+YZBPmFJELuk15JiYLUBYunmr+6I0uvkm3L7fs
VPljgpJSdJQ40OAorcO7zzy8NoOa2TShyHd+BQO7ThfszKw69AwcWYoYhAckN0kJsau8ikdiDKGk
2Y9WdfTv5HSbIhUkZX6XrNciUTsqBNPfJVBUwTy7XPl4JJkkwWwE42ArZeW4qT4TMhavPKA28tZ3
bHtCgboT8+f21jF04yGuVhfjeyKkg8uU2RhLxD8XoSZpG0ylfeGa9DPs7wUbN+c83rPc9AtZCGUV
18eVvlt/M/OIK8FBO4esNiEzIvFtHFpQoDoumerrfK5sUYJUeh7qtApHKSZYqiaXy1wm4rpy/3RZ
ytHbOTTJwuvXoAAe/GwXHDYL2+/GqOvLtySuUpYKaKcxH9VnT4YQ14yTU6uF3U1QO8tQqw6HjBJ2
7cuOoaU+zd6I5fDgeoHmOMjyo4fXhp0PlPJGTy07Mm7eVPlVlpBJdQnLdbOweOuoPpvJNA7eOr14
8qgaiwU6zxDNxjQ9MBxtSGHM/l6LQGoN3ektkQ6UHSZdr+/+bDRIC94T51PjNO21WEXsz9hSK7m5
/H5N8g21jyJZEWlzyF+4uarBgkWe+sG2f5ihcSDW5G6nzPHdR1AJhYlS0HrgbnwEMszTq+5JxhtV
m/HY10lcnDl0D6R0FsjrlLqJG1QuW58V4Auas5FJEtYlYvc6DmmzjaU1+gEULR4DyythKghZ4d4f
tfAettIRSKb7yluVh3eqLnI0/npj2TJrNZdRkx8Neel1cNCuGE8NTPdbzDQYLtk2mjIR6qn8W7+n
XnRRVVbO8md5/dSs8vy0mDMV0jDtmgcogaXD9LBQ0lKg75q0/VcsXn87uay2/JzvjtCam9uupnqQ
+18mb7fR68BS0odwP1HaNb0o1oiG9mwsamy7eCAPRsk0aq4XIlm6DwvDjCcm7E4jDN/GPFlZ7riA
DywBCzJqh5txENhz2SHo++GpSZMRdjWNjCYWZTFLvV8eggedmDKrSRk8qo+ZlPmP2adg58FO0/oZ
BJcZGJhraCZbDQxNmzfMeIS2NQiZW7Cwo6t6WaGXnGLFZL1ULazuXZESrhLYFFUyURnP9AcgcRQe
1uRxKfy2WL4qM1yTkb6q05fA1s/1ZpX9//8GWgKu9+jjDkUsHXKVy0dP/yA+pTeaI+G9GRfrpl+B
6gVQyJIq9IFtI4qtFruCG88qahZRLGgzbiGX/KzSpddjZYWbvPvNarwaVJpMDdKwNJbA7+fO25rb
U18BQhJcBQJn1Y7mVM239uidYE9YzNcqF/Ol1bpOBoiic3cyxTLwYOYWN7PErZ5KAeKs6q+5yczH
FNXywCSGUM2efHkG+Qr+Z1p8veWaN4xmHLymB1f2+d42Oi1KM3uimLaTfyuz6cTT0lT8k5uLOIyo
mbvzILd3pHDD7+RVctKbXUXBnZo4dLuzS63zr6rECpJzFemdKTvXgADtjS5GbsOf5FvNIMVBrsCp
NUBxDu5GPq5gNrw1TQrysQw9X2/FRrgMuESeGVJq5bmjplHjVRbSbsxc/v8uxFJFsgEmOJ0EyJtj
UU3JOvkTPEzPBlBLlKq9yp62/EqXAC8kLEhmuEapdCoS4tvS7aTSR2MPGdUhQzaOcgOXlkC0f9kx
Wy0iTaYfC0KMPQ6IT1QtaJXHtENK9lvz03QW9u1MSM1BNvpCFmqYSj/xZ51q0pho4ZzYWUsWXDkR
Ewu/Rpgfty/CPrlpaRdjpaVmy8DvZQynMjzNFc6k7yHBE2FkloO7xY+99P0Ex92UxypIzVD/nLie
z4cPtijvVAa43RkttesL4rT6f2iopfvaIIeESbOljywOuNJrmcTV1wiaDu7n/L7eaoSIUXB+cxa3
6Q/rvl6KPcy/ML+toYWB/zza/ldu97hiVujujAhLv95eWlfh0qnOyjqnChN3f2XJR7IxZYIwIlP6
6v2f+mQMqY7y5fnqrNldSYmjpCL6kyg4idafkRE3XCpPTyi8zMrSUP6Mk4gUDPRpmG1EQ4IEYX4T
Tm0LE0DPxLzY3ppxoShrkdpEC7ktx4COXfbvx42UYfhvTEGNDM0a5CZcSpahcBk8Ip7VpT96ww4U
dDW5cZtbskVklMVcPHWT7JDJVwfnulQaG+cUPtVw75/JpT+/j/e9XVTyg9/868ELnPDU0t6Ow0Hs
qtycyceMDjqBVLhtv9wUNkcqpXWUxzEGFy4oBu2Muvus1JEtjiQqVwE6h1Bm2cdpjI9FZ1CLZSE5
SrR4C8WXQERBvhaB0eedE/yIMd1hXGY4uN5T1aehULQM4lG7LRw89VO8UxPoIEZL6rMJJeT19AFc
cESzRePFjaJkSqb72lopZS6Wc90KdCv5zKIq7rqYICOrvfD1be7r0sI6FwByJp5sA9Zl/oeFWy/L
7aDjDMLWLdHOG4zmBNG3GIFQ9pjyFb023az3peyQ0zIG+oYz0zzFRATHb7Q1SgcM4xERGSSp/88B
/OWqu2QQde7HaTd3tbt8GtBr/PSAdiPFpDxTEvez9dRk1pXBu4sCELNMJ3fonBiBlt2HvFbL8XLD
8hYbLFQo/mad+dYUbfJdBJ/9eyD/eQV97nlPqf+ry3saiT4eRPqtNNExySokaaiJl67hohuYUsd5
QBNa/zy5RujfJKwii+LAdVd38+sns+LW+NlGWK+ah72una3FlU0AzwJTUvkEnCIX2zVfxvbV722V
OnI90f9UM+sPc7QHNgpKMuDjFDXHoK9s3HmtierxSLfVpcWWtV4ZvPWVQUvmUH/kf4ia+V/ql1R2
Zd1BjJ3d9nf146yWlsIVkqoejY3p3OdO3XhlU0VphdO3eXERvxnbI33vLPT1iUOaXTPQRgAkfbxi
LKwkGQUfyiNoVJcgXjecCusLLutgsR08y1OtXoVyklE763mjiRJdO1MQ/LS80ZpeppcBo5to5qXW
ictL27Vr4NCc/koa+8Aa2ZvN/bdQJq3qRDdo0tZCFTYvqko6nY382qVwyaDtOeJhefVut35Pw0eE
SJWj4/85V0MPKOwT79izKPcRYxaWI/ZHxPrc7p7uQdcMqABhwiHyfzs+EUINrM/m3tYRGihW9RTj
QlChth/X5lpgszDASwwaB67oLUSEp9aMRLpQocXPtZrXv0CvCO+vJfoLdEaIa9JNpVQJoZAVxa9s
JGITVl8vFKUK0W0g0iXUvYHwQTe0I0ZpjOIrLgYRsRUgEWddb5iLRnQNwDYwTAQCipK/cPmCOSD5
Kp+wRHnrlyKBGzoPTAYOfTkNM9ETDP8BS/fW+/JrB2aw0mBGxF5iC4LvOO4reMfnRBuP7VkSgiDi
zjO3rz+660orw2MgpkFdc9J91TOVq/yc+ep4C1H2rDes/1zjcgO6nJrGe7kkxgGjza2E5K1elSGj
sA6Q/zu0IKKyLy44dwRL3Uw2Ib007UtNRRHcbZz9jQvM/ytj7ee/HJrmeNGIJU230IIVa4n7AFBF
oyLCXJrEDZc6rjaeAFfbYDNDfEfv2CSloAy46wpaFY4p6W4+uB5jgAilP2848MK4lFxEdCNwgkci
Um30EBKsqng5b2FypvBL+77Zsh2whxRvcJceODZFyZdzUGZb6sQpzQPnM9a56e79dzPj7enNEaHd
mNTN+gDlP41ByvbRjEjbjdAr2rWzSvF31iUeiARsGnpctfCVRszf+2jT4EDNkv4HIKL7YSxH7u1R
rnq3+/Ebi8uegDzLB1bSK1qG1j0ujBMfbkw2tlpiReuFXBsirj0WxWg20Cwq3aojh++c1KoKLFUc
xmyd5aOV3H9XatupBrNdGcXVmX61VbmlLxIrnILEp++bi7fa96biH5JJnxnHk4iCQxOQIKutM6O7
xeaISi5SU29pytIk1bSNzdwuUGe9ahwLpW5/Z/mdF/vaC51m5smqp20Vmtl70H5f/0JCLP4uTKoi
uCcB++xCQ8MvSZKD8+JS8kw8/2Arzrs6J9HFrX82l+NmN6ix3/xbuzEHpnMt8tycQ0ckDNxSWGsd
iw8/ttdM2vKrzvylnDlCGHAek83UktIGhgCMuVm+oCuwK/z8xpkqpykBPTgezTwCeub3lcBrF3cY
iiYkj5aLO5/vkev55HwMXpXgB/IPmbwDQqnK3UEz3UEjbAdh8qs4+niKXRIxi1lQr367Ynb6V8//
nDUgBS59IqI/SU5LtS8NYOySIAk+/gejSwttwbPLodxL+VWWAef1lDl6yhKzcQba4eqhOe0okBkN
4JnhvCo8ShoOQc9mI1NBJqCQpG48MGx/i2EcqpbjxyblHWpIblyC5IRIAv219aK5FXZKLR5fTe7s
DoNCMdBjoGaBFfVdcYJNUqxTJcAt3/zuJC4WJIS9UJ1n5QpD00tIgEHPpv9tw/ZrpD1qmB1qm3qv
gCGRLXAJVfHJAj5x8Sa32Ke48m4uNDTPPm+51wJDulnwIxAbZwzA1yIeBm7sAEsu3SoycUOGFlxY
YYh3vmcxHXaAsRpIQT8YsjxjPaIYBAZG1/kRAO3N+vBzTm641tKtPnq8d6kgE9fnL1/McPFP1kCt
CVgPm44nDwWqSMjYFQKxRyc7jVGYTi6a+x2A1ZvCjdb/tjC/nnPDascvRp/8ZNhVjaitDccMQxFD
zuh8PQ6Wt4jy0c62frhbN5IWVZ1NpjTH5q91MkUP6O0Yxka2oM4+yTY0nnYHr8DWqdEkp8DWMas0
/KmQ9JLMFO9ZJ4y73+Yq13picb6AbJYOSIaBpAIe+qq/Xnkc9QA0T/K8ufgc+pJl9Ur4DL9/Z0B9
cQkfmJMx7MahTMeK4pr1st2orRX+e5OQYLTQQUl0GLb76A4YOV9YBs7zXSYnRFDu0wkDc8KxPsXi
D+YY2WZSZmKNoVfToq9D9WdB06b9LVUVFGcO/FJgV2lTl7yzPLo8UKDGoWtOCSViAGewo2ax7967
zzB+KkwplQJfg/0UA5KZmC14sRUCJEvdVAvbkUH7OjC27kRqdr8Lx0tk+qMZ2VAvNNetubDUSU/S
BY28ZFEAdJtivutGw5WFPn3ZnYdVCtiaDK3Fpb58OJd709nOS559sd3YPWPYXR5u3vQZBJyuyTDS
L4c+cVK4sy4hNswaWPKCJ4MZ8VGYWqzy9hitqPWTNH3CZZQpi0rCtXBRX8ew/rVI3mvmnIHjOtMZ
NbSm7a3BaBOUH6zm3NQvGVIGihjkqlJCjI4lbLmaa2o0Ui4Xp7E4WHoLk7DW6w9xI/mSg4cQ1FFZ
hDhdkmjEuArazsfVQ6xTKLE66JDJcJWC+xi3hqnrlQHPW33WkxtuRyq+M8vKomq83dbJv5KTaoH/
GKCJRduLaOJqBjg9Xiy2Cu/wMD0o9V4r5j25wl/af3RgN0WdlAmlYl8yI2szWSYsXrGoYuiXWahC
/R1sjWLWrtQ87bHdpdUATJcqjG+8oko0S3EN7oWJaiqyoPwjYFdHC+BTir/u+1v7xs4DvOf1zFvD
jvBlQGZlZmOQpYfHEN2l69ebUqIIhW7Mmtu3YJ6/HC2Uq2aHMnZUmJQp+QC8YfOvKMm49xozYmB5
Ex1Z3i+Pk4j1qJw8Qk3ucCiGN8/hE6F+aTlqPIsujhdqU2Gs+JuJtqACKF83MjEMKTq/ac3j28Bv
T5KHotL4DLc+iSjfe9/yvp6GIsjsjqeTm602dFuZpqiC2Xx6gSxHIs+Gn+MX2Q8qtBf5HQKLqzRa
wzO9PrBScab9gJwcBcfQfv8tuSLpVYdX05+n6b3MuBFwIaZ5xaNgnbt+PqVKmcc1QOYc15Nzse3L
nRjm9jMUoFd+E9OcDCotj8FfPYwlMAaSIeTDj2XIQAAagmYcy0mWvnMGZUzPggLCzLMjDCXecZPk
tV4Hy4WQBf7sGDSw0Huqs/z3Dm2mPugr0UnwOLOb/acbqydhxF39EGGmkO4oCWEbdj4rc86z/3f6
uyP1YSG/zON5v1igME98I1u885ORE90rQVSWOoQ8APj499d+RONnYPoK0HXuLS+uHGg4QO99LfV3
JyxAdlUnzOBsKWuuOYwUB8+1nDNWuW7ytdtDOg0rxHJlev1zt94zDma493HuJUhToG5H/I3q3o1K
zwRt1QJwWHNHNJx1q2+lRBi1asotpVRzxC9/Y43cuRXsEWnazxMqDFIz6IBw2WxmkMU8kiB+y8Bz
NpnyQP2vXv2VfmAPvj3uz0bF6TXHeFlQUpgh7/b4wK5T5+UIbQgTQ3x7+FRUBHdnGmf4fHQnEzrO
1GKGpokeKoXLpnUS0sMRZCiicOKKBcytpKeOx+eUkZxb5s7hPYPaYg+lrUYx633ic7Qf2eAJND1P
VubUxMTOE31rd1Xs71DHtmLhtECRzrVp3EWeoZvec/G5ThLAJ1WDGgJYC+2pXfi4SSaqWCfVn3uS
M7SrUACkbLvb/kMXYxofXGS9S9TAmVQG/7c8N062o9CD7QqhI6okEHmCx9qsqJJuxoBB9SZHe9TD
e7aZUJxKkaRlZIFtAso1A71psWUctjvAz8T250NP4ddnyYlUuQnhgiRN1rbZ6JVl29jvbSSBjiXE
1fVC6EZr83b1xD4v0k1KOtmfDuwSRbDG1kSnlfImzsKZUSbgpxzYQNn2sdxK2a3gC4fnRb01F1Kg
m+hYX+1QdmAZPujT9N1/lXDCu54y4rBR3044zVe5HGi5zHjd6T6zy92CgrDtq9KU4XWdXTkGgDKH
2d+KmzzseFUHv9GaffWiERAEj8Iqr/wSmkc6joLNkRq8DhPLsGZk8SrtEZO9vWFOA9uax08Yf+RH
e3uKsKegjIUMqvtvrHMBb/c+Q6TSsnCp49ATXRkYCcs4zMllWqH30eAifawaNzJKVuzBZFcWfpOz
qKHLMnllHVh5wvV78NaXy/BoMfW4Qfst+tRdBOtMBeb3vu6C8m0nijTD0cUC41NKbRntQiMXjS2J
PG5wMQJQzgHTVFqvL9ISfwYgoK1nZgGCxJmdV7cKw10BHjJgm9qO2fMwqBgttOAnxUAeEsJc9YOs
Fgesde4kIVCCj6HU0mpNCrLLsEWIdflEntPX292s/ej4tiN490O3frI7pkGxUl++kWK+luzWH5eU
2YslsJgUJq/uQL3fagkJxbqMe5p+dVeze+0MAQuWOjFNdvwLojUiPGg19p/rPBi8wjN3nWBiN/7Q
tyRKb1/5mG7MgCNc3oYzVriNtHXhx5AjiSlmtaRHWzwVaUIJV/br7Q/p1rTJpaeQMYYZZkiDbqEy
MPUAqDVw0mTvhf+2ZJDjgMFeA3Skf3eWx6r7GVtiHHoIoPTV5+76z4OGhalW+ei0MsXVzFAVCjJj
drKD9FjlIdyT+aRiy0qK/J5Fb+weEeJnUxWNNAi4PiYVbNf0ZnW7AAKtvClSntsDHMbzkEmji1Hl
T/OlhRqn2FEyBvFf1nEJWOmHtI9iRHL/jkTNVRy9YIjFgRu0xNg9cB1jJeGlhAIrOhMrEtOGHLup
CCEZU2kmvIl11FFx9M+Z8o/UFrLDNsM5Ee/i/SklMDp2egsMvOeWsZZt4wIIV8443EiLv2gWEfbl
jHQ+uBAP3vCf8zrZGhRuWVc8S7Ejg+PdtBr1lEHUaudIgFdD+dpVR18McuMK4JUKyL9BEu3aHYXE
X0Nn2z4XD2mPPQKclb84hOGS3oQBfTeX1LQA9jYw0hLeYmRyzqLhqb1qIo2xyGz1BKUxGUysb60l
vFdxv7D51YRoy0Wi3ve+HY0Nc9iYj4BJcVAnY2j/JHdVDIkOluFVytSm3wV+nxP4+MUDPfwjZfAr
BELlL41TVw85aqjgp7dmqi9HuSfBDmnHkPfmX+rQRjKWGTzsORewa66a/wve4Z+ZhaZ/aRPnNsD3
k/9E5/tqqrA0+1TYLojjk566jHnPSHsqaU7J6uwI+uUZ8ewIO7iwcFy5kkSC/XctKdd/el1pxyrt
f+t8zBp2gXuZjGyjmvP1oZ58AR0gAAJGYfN6PzC8PsIEJKCftGqxFAJ8tAvO52Rca7n7XBISf9AW
z2H7c0M7SO/Az6YLBKg6ioDx09VX62j57YQMRxPUa6qXrhLq8Kh4kKrDSEWqEFKeQ4gjGdq45uO7
5CXVnBG7Mh+9f3lwUIv/GHDlNOqPjmRb+UuU0rQMC9SntvzrLaZ40+VGIolCf7086q7N2Cg5/sV7
HPwEzuuCgJ7yQSaHs5RFajlb7Vte0hVHEaToiu89K0lMlfj+M9hgznhb3JS+QgFhcBKJZ1auxCO8
1vQ+aBfHfZVjn1+43Hin7i09c0c3LUk2WvN/IpV22d7hLSGqLzZOu/t5i8usUJxO86SUSCpPmB+d
D+tHX9GxxVu/6iyKwjQHwZV2ZjaqcqCTHTFV6yHBAPFsjlOGCSi4X0nd8flggR9gKdCdRJmOYkQU
ga7DcFzv35cXtNvwOzrKw0t0qk+wfd9jXqtjxskH05YVtacSDXpaqJMINuR+8tsgXFjiFp1aqyb4
CovXN0ShUuXCBiEL4UEuYC5J6IL5BpqWkjrepRAKcl7+FtAnQjFuGJG3rDzFusItddb+ghED0+xq
f9UpNd6rmViglyCDZ1UJwqYOigHBypj/VmkdcpKRetNt2LTF0+5XIwAqwwMpWy5niWf/EtQLi908
QpsjtnMxvkZk8IGqtshhbrg4VR7JGwcE4XchoP0y6SOcl+QssdkHu+IXl11ylRunE2bjmb83+JTq
4pHkoJUVHKAg3GxDJZn4vZwB3h5WXgglMWwdCSSCrXOfaptIBQ7ExAXheO1hc2mTUSzbte2eTzqw
iwnMPVuu6x9vRViZ72o5mesMHzdqupBpYi5MDkjFHA2pvoi3EplSOwYcVoZHOxCE1BxXl4yx182I
Zr+c8e/9r8dwjr776L7iObB11Nxw8CXETQUh3+FoHAVVub1D5hUZKhGdtPzF0iuUwdwRLzgaTsVW
lo16h5klK5iOZ8yVD2QnJfq5lB4tiMTvsbOnKuTJeO8WkN9v01Jx5EpP1Tm8TtuKSjM/lbjEn1WQ
2yrxDmHF7OZStD9FjuRU+qQJ5x9fVbgmEOg1j91U4XsxnG8pBZ6IDRYpKhvioQm89bbFCs8RMF3e
U25DB6nyOLJ6uVPP8Y4W7BRklA8sue334pSD2/TfVtEIDbS5xzkF+/JKMhJTkv6zG67WSDCsyZ4r
CkFd3Flj8REPI7+ZHLwViIPYk5x6avwXl0GqIhSHkKT/BE8Pv0a+dnuGB+nAatIjkILOjq1ilffh
dhP7woM3sfw/L6XreipfBGcIa7o/sLmD/FoQn1vJASVoin/YQdrS7+zN3Qfv3ShMbMKRshGrSsU+
hjTh80H6ha+Dn/nk8IWc7bkL9jZ5uSfcQGpDTiZ42EU3GeN9YjWJ+FxjvazO3MRI41C8GajbkGm5
HwTZjahjgnjvO8ZoAckxYdWwTe3AII8zNe01/bD2kVtwRnm2y7afsKv562rhhI1Rc72rD7A58cmF
s3myj3fhOqSqyej8y5aNaB/WJFXMZXqPdiytWX2N2uISTBGYnAwrrLXkZ6rwI//IgtPSEE3jqYna
8xzdilRa7J8PdqHSNu299P8riMDL4NLQg5zKGY1WyOPUxDTTd2oRWAaGsNSwDqjMO/X5/tAO11TL
JMM9SXQtd4phibo8VVOXcfn2l90n1YnZYBQ5zJWFM+mj/6nyd7lV92T1kNfyf3qCAK3wpbl45E4O
GmEuA2rqENtz+I3GEfTBDwftEx+GVvgXiocfYEKsAGVR8mUMVkWyleN4BUh8WsC+Ac3HAZ0OSh2p
bmtNkAfvNuTeO/3GLAZVgLwf2F3MoFPLGoV7nj3dtRZCKphbkLAQ/YgfnteKXoqP8bY36zpxW5x5
mT6cE7XQTnxbReO/WflOgbIlTbzhdq2fnuWRJ6KSYQ9m803lv3mF8E0nLsZKGMpy9UxPsfiF5VeG
mmLgyGCNRVGZHx+uR9jfjPNitMrXNWcWmN10ojWXpsMRnJkBHMA+VFqq4va3/96qlCB55I7QE2I7
/OCMLUkVHxYeCYNQOhEuHDvFVMA3Zlbkq1Assz+3O5PL5Dd9wtqAmaq9QCHRgM1+RL6bTu/HeQ6Q
HoxVpec3dNeBKc4gWVK0jSyvmhiBze2Li4Qsjbpxj/iYtOldfQ7QVik+n9u60la8omUs+AZJvmrn
tytan1uNEdmuqFoguvT8tCFi+KF5grGkXNtpvV+voUFJDtB9Qa6GuA0niQfhfucrdUdLM+ebBQAd
XlGmVPAomD0+ocRGzbP2403mLjiNB+Ej8VBZCKz74tbV1oQtTvxtNUtJ9+ydPOi6OozA9MjosFUe
x4nQbHGuhCG/euFk9jr5NhVxjPVWlzWnG8JK361zXSJKk0jDV1f6YCuzDSUzN6aK/erdyKPKg5tF
Mfw6MT4gp4Grt+4V3YDG5dY9LEE4Lwo86sXeiinsX7tFx6Py559JhsY+/40jybsjHPKSM2Jkg/bY
MpQOS4U0DTrFEGh3bZYS416w28FyiJ3tera6cQy5XMiduHZPaei5rhShzf608NlIJOTlY5/xWKMf
EqCoW/n/+9/mSba+crOCvwY9ZR2wKaenQ6XWAwEENhgOxApjF0oPAknp1yI2cm0kab7YZMen8UwP
X6T6Rd1991xdtuJSCJz09nGYiVS+CBhKBaGncnrRA2lPzG/maRamwn5E7s7lCmROyBtH7PBJOguN
7WKwB9wLkGeO6r8Rm8G6JfoGcFNVmZJ3XrHhCNITb93Rhu1/uL3WRJ3GwwPpRVWu5PSRHk4FnAD3
mk2bLMUq74IJWYdyoxRrHIxVNeNniVaa4dsC6wJosgD46nGc2xNrOqqJKMGPoMfyvA1dQxe64/Qy
t8s65Jr1w+djY6xyexAROU6424jPuRaI1vxq3vjBdMO5x0iClOrpeXCNwlh/mX0MuIYRE0PW3Klq
sVDp8WiTRWr6KKtUi5psSEZhROlIHlYm7P+gteN+FGLkO7NB4x5kXZL3PlFZsjDSiiZprCVbW9o2
5Sd3GzyLY1i1NYqBz/xFXvOjVL9NeG/uAu4qis20DdwrpAURss2BmFeiZ9e5bCzFml60WuDt2xcK
zEYA0JUBv69nRqfG+70WI5AxZkE+MkaRYD4hzEAA98+tXjSXbg3ka//RBgPM89SHgmP8x8Jkh9kb
4Z6bxt63Ss2TLdnpW8XmlynlW3ip8wvALYp3uQVfuaE4WPvuF/EgQn7Y+lhufVFG71m5010Cx4cN
HS6Oox8YJTA+CREL9fOweFU+HGA27zbH1B44U3c1BNHdgaQxShdXUtsXca+lXiAMoshsY4vfrghD
fNFu753mp9J0GqkSI7W1Zsx1Wy42zGRnYAF5fiasP/VnNQgxXlhy6vuUseyM9iESfAWTkzQzsCQ3
AFBsZAwSqZYc2LaZj8SMmP5HjdNCBZBqOB2xAK4WGpk8GJ5mIkx0BfIs9/JqYNr34F1oa0Wn8eDU
09mjVzybCr8OOH84wzSZiS8zzdTXMYmSJsqsT1N5u+YTbn+2JgibQikv3ybKHPxAMF7QMvG5TNC4
CtmasdpzIyWQqrewnJElTfxeOzWAFe1vJfjsOvKxvLK3CU8auzjQwjpBCTN2/+YGC3W6ZmCIrm1G
LJqWAxFHn9Ket7qD0s3HkT61JOqBHtPpKkPoujVcs6ZvQCNHQ33dfkmkD9RgYiT/QxKDE3uDAARH
GONgHCB+vsbQLB7Td5PgJk9ZfkYsLfldMoDH8RjKirRdpVUN/kZFjoXMLJ1ReCAaUrsd6NE2CjAD
BO7hnOHe3GzIxzAfd/WezVUdnm+HHt/KciWC6JUdriYfTc4zi2VtdFTnkCmrJFdAxNB6uL7QQH7w
4psl2sy3Z/z9WlCJl7O+JjNpdgw85nCDptPuJaQhi+CFlcGFY3Mjox5f1b0moN3Wgz0+sbMI1nqY
SqnLyVlaQuHDVxQ4rmZ2Jf/9mMoPuLXG2KVLx57qmveXzKGnyWzw4VIO4IXCHq2buQJHSk2WQ0SA
DNn8xG4mb+2ECBkEv5pgAgzWyWnbiRoybWqQPq0rB9UWlNR22Fy/RXzrVbR3DnZUs94qqiN3FDpQ
yzrdFQJ+p0KSG+uMQKxPmHPbedICTzkalasSVQhIPU1ed7JNmoRmJad5aTNf08gEcapBT4IdO5Re
Dcfv94yYQ4SAWlyeE9JD8VxmWMrR1g8HPqRymjikWxf66YNr4ExjFEgtaR300HwVusojDDiZ/x5A
xsIjjcUOyD3SUTqDkkOfqEYgMcnXgvTn5N3e8MX8ZXEsSJinxzhmOyzJ37z5gYNVw/lqvn2OG+7C
2Nvu4Me/mTPn3Rok4S0D+GwlzxX/8nmrTgTbUOiJsFWfbXA97qK6kKMD3wj5kvbWpiYIuvwJbb/N
Acj4vih/Qgo5pUrJRkjTUm/cdNdZOo2D7uSCActiRCJrvzgcpGE7SloxD+WmevEKweAdUweLXqYE
xOciG18YQXro8TphdVk31RTjhc3IIgSX+H9y2bFrFqHVTM8kiCWewvXbUXUvuculybtRZJ/tmfwK
EzrIWVJdtDL31/7ZjGbq/XlxqOyOkJ7oqvuhyeyoPvbgaMhfLZEtI1tziPta0qy8C7oPXxWz1Nbk
Y+TItintAKpRi+1tub4nJ2NSUUDo31/EoX0K8xRoa71nsw1iwaitBru1kPQkZjDNSbBGHk9HQ6Zh
ZKRN1fsSkSkDkm80zo8g82dBxjI118pQ8D5LnNXQ+90uJielgC/bEtma2qVuUMkPD577XGMACyoQ
rqLtviy+NfG8vaQW8anIsf7ax6ubuKDj7WOBIeY9737IzGC5RHhaC7y60hGA0G+NvdcxRXrP48Cd
/ZYIYUxgaqefpi9ggEwu51LirM9ljsIWxgA33/lDhT2+/LnXjNhamRKFRC7CvGCuGUitPAXWiEGe
hMvjrdNx8jVbyRcIkpHJLqyEofVzkK/H3tQALcjM7kBMZ6rtziyTmHEYeyOpp35EgE/uyJ3NNthi
lC8wvhXnOZiLzRtfVi1wMj2UmDUruhX7ms+De421J+4tzotO+q5KqGD0Q8Ydrv+I5jSDSro+yrd9
gtTzS3+ke3MGUFx6GOdaa3bgwAmbS52TQ7JBl/IPbW1LQ8vT3xZ7767Qy87FZkYfrFHEleOfDgiC
AEjsIg88VC7nU9x7p84i/kD6CxlkM8op5aM+piLGBOlnacvQ8TiwO/xlfhXdYRik/zX0ByP03VhX
ZwgNexmgCuhAywsViuNC4xcJ/RugowVloJcgjXgON3fKlqHoY3UDeP1TOnCM3OrlurfIW6H4zLOu
dShRZ/PPL0u2HMp2leUCMg1wLccCitQaFsdm2JEpeWjmUijuVTmnMWcyqPt9j7kbSNkyEyZnir71
wB/y4X7jaAHXtvvRW6Avut9z+qBqEWPidUojCeeeCozc62+0HeeRXKIo7EmT8TsITu4rL5rVLzuj
lf9CfjMX071bWfo0DLGCmko4ULI+Icf9v5AD0SEFxe/647iTliXN+IdxEV4shaWCyEaYNtdW/dT3
r+YDe9PdoMAds86jfndWYBDZBpCc/aKldqc/P1l0fbDKRkwc3mosLk477C+TRARow+0VsCtXBoBY
tf53gSiNqdbDuoxVcf5UR1RjPR5WgtXwq7LYXQK6xp1Vn+5GkZ0UCStEzmo9zqDHsuM3hxXMlzvp
Geauw2ay/Hsqqe7vWBPh1/iy/b4iZ7IQkEnLulmLgeb5YfFaJKmJZl8sb6lEPBBQ5WSjqGkn3wX3
T1RsKXfR5cCeYGAKOJx4kZmEQSUxaWAY89LALmaxJaxpT/6jIzOatVngv9jpZYuCs3o01fFKpCXl
NsloW9tkaEhlxK+t4S7o0iv44hFyGUndT71f+azXiFpZt4CIDDcCLB0DfwvbYiwPclhfDKLpzzBP
eZOn41P9hG0qLunWv5CD8hI6KaY2FjEslhwBtI8w4lxOg6YjU1qBv+P5ExO71GOfkiMJsc4wZVrm
C5RKaMR0Z9vSSkDtEHfZL7/Wtd/8ILmze05EtpYIcqJZBJrYLtlMLdkCXF9Tm0OTLIKSujaBRREP
r4GmWxEjANyNQN/4qP5zIOrhJ2qLSLKGRe1i5Apu3rGVzcHHTN4AtDdgA+WXbd1+29ORJnb2g8wc
L1TIp29KBbzThA1h47Ui5OU/x2kmoHlkL47xDf+2ac7mLMiGNGfuA6Zx2csMA0n16k7j++HNojXK
HMJB4ZPwCtIZfx67+O5CPua/Rtp29R2UHkP0g4sLQdixrgXKJ7YlqNWg8LBpvwqu2FXu+rUSUvFs
6yZiLYR+++eIKDo8xj2yXXhvhe82hKi5UAm9i+kpTyYjEt3neWDfVnGvLWqJSqS+980yaBXM+pSy
qndWruKdHWAEafYyt0iTAqa0KWgLjC3/SpXQ/XVQXiMTwQ7vVpl+/W4bDhDo1tbXAK9PxBJ1d5Ju
rQefbRvrPB5fzVwcClJQmz+HIx54z2QCSYgeLizSa40aOCBy/tZAm6dz/LkG012LdriFueDbq/5a
G6mO8TtTnhZma8d1GEXS4CEPkz8CXeXOOyWSnsGKpAxG0saTCTXyVXrSQGdcQoDI2kBMUs6WLB5u
SxR+oPVztAAe0GnrlApcOxz+TfjOdqTegdc44r/jEKCjMhAowWpl963+g5IZ3jo0B56vZLeMk7bI
2gt6rfn8AYdyccpGgbG2sTlkYlh4mlQpTqmjCIUk2xrvNo8L/BGlcStWbC0WrNf4QVYiQ7z8xK6g
/WA5k83Z8uLfEGaO5QDm9d/nR+G4n9I60HMOmZwaCQNm/io8JTONnGRuWx82dXGEvCYe2wYvQZ1/
VZMZ/R6LBKvBXIBTM0AOij1wuFY0NTQQ+dFh3kE469hgEbxgToUhGyVyLHv2geS77uvFMJoh6ZKJ
PkqwWh6qAC/Nj72fZbWxoN4/JqL9bCrq2OUUbw4p0kY7nIxmcfDF38vBhM1t1rlaKZgKUADjAZxC
LO/Y96zKGy1B3RlEpDYgObZPwylIyPwHf4Jh/LJzroVw02BiTmggM1ZiFmQHh6PcjT8HqSItTQDH
rT84xlEmBSL8WKoZkKj8v7oH/7t8vluynpq+zaJ8U4Zb4Xk+Vmay4E6Xu2N8pEnvoKwu6PtDBNKE
a6YURZ/0augPuyq7+DlbJbEv+MXzaERlwZxT+iPWxDUk+65td1q5vC2q9O0F4xygp3KV9ILfEZIt
rU0GOA2ziD7VyL76SS4HPesYPlYPX2hgjI3tziYq5WZ+Z75CeZJwUyYNJpS0FguXE0KsUeyrzS/F
sZ/JXQSf3LqLhV5IrLdZkAE7ryHmAPmg3WNW+l+Lc1HWYAFjkjN9QO6mav7e7YMPrx/8g5J99rsn
Dl4zZ3iQxqgl6s1fGEqYInK5dKjoF1qct2aoF95/wVjiUODrP+0AeaLBvBt83oM0OCTRBn4lDRlK
LecF1FdvUg2jREzgtGkiZ8fLqxOdmnMzqjdEuIEsXUwx93tkZiEsQujjgksThoD34epuQTfrOnkJ
E64YHdPiS/BEprhBY5KWjdNso6QDJYjvrlrGjkQF1FJSEvLcbxTe6tt7i2RlgeUJWNOUmrpqQVUe
2Mci0Y6F7f7EgmCfAphVVHZfxOiDkcV7AVNLnhaWLVj2rR9fGqb6TMmBPi2jUvZ6Lyx4ZryQZC+q
O0HRZSZX8IvavmOBheIDx+a6tyvw74bfw2dy52vH4NL0UjRywhScpL4arb187cUVs6IwWu8fVCAG
PUSuwkv9nbuaOjZLVmFisFur16K1HLc/1PqHmsPCAvtnAVFklI0u+1ATWNl4E9mJUCo/bsugM4vP
S7ZXo4N2xiVjvwFHdHUl3A4bSlCUopp4x8rSXBuovSvs3nOB1vjLkP+oggA6OywfQOWxe61DS6iP
veANMzuK8WwiU/9S3hqApEfdiMPv9QOAyPTzgqAPkfGs+vkwXnKWwN0806karzSFvDwCdxa5PT6l
VgCF9Mqulhrut/kkNFoaL6fjtq+umbZfGY+C/UMqYofPJU3VsHz6TmDpY8MUP0L+8Kt8Phs9Oq4K
BkhXbyasHhbUCu0+SP9ZzpV50Jky5DISCNWUF0uKUuIswzHULGiYyNH/jryGSSkqeN0dV8eK/1+4
uJnUHeYNl6AIyiBsDrVtaALDarOrR8bfj3ATkam0AvSRz9M7ReZMHvNuJoWRn6n3juUayxkXYxui
f5pgt9HFS802MgJV3LkFO8Amw9D2Wm7ve5sGDIBPOs2PppmyD4nQPmus6KTKB7q3KQjwgc6L/5bJ
IosIEnENobYIDqkix7cf+UM8AwtiZfvmyWvBukRvj5O8gX8sRf7zdoHFgQODq6TYVUCNuBu6gdWN
dQYzv+lOhzizjgWxP0dvjoXJbR2S72zllCE87LZs8T0kftpQU8qwEfL8Rc40oIr0Wl4libHY/rul
ggzg+YxFHn14GKzRToSI2fwOBCaWRoecKBUVR+NZRS4vvgnf7NatgidwAP2dyc/XNKTDroE5UEs0
OBcWNWkKqDCYQH36vf4xIP218m6O3xug/6Sgg7/cel/kgeRnq9CIErmV/W2O7q6liDPSgE5IxvIo
cmc0P9L7oDgwJVw8QqcerQwdx8F017sWYJDZVCP0oqKlfSTB5HVC51N5cpBNSEIYW0Z6CRhcqs7b
ZlmmmAgwAeljCdJjLfnv2tVq/XJI15w08S2rnI38rmgaiWkKL4ISJaH/kyPWBB3sNbs3cgalUD9s
kPndqNeYOn43pLCMz7fGjBHZ5Ai3tkftuLn3B098+neIOVJExWPsXHPv/HKo9/3YNZZlMFADsskE
kNfYNI2wiZKygwH/qtRLKkdDGupmCDoXHo8rVSvWnDOQgoNvKeoVbtG5dn/OtA/fz+2fKiXMWo7f
KXK8sntcaCbzLm3468ldMhkgCHWIe13J0S36DTSj1CFaxtrQOVnoba1AWXR99vEDUwQM4cEZ+ZuE
1rqrs/i1dzrvSkjODGlcwC04VumitX4K1bNiSdWbnI3tJ74kK75ZUPUZiJFpaKWHFElFyF711wGk
qlhgeZDoLCQMib4xavc8+8iJGxOsFWotm0fxpxgRSVEkOoGdKriUCFtcrwwcvjfnJJz4vxlNPnwO
mMt0RCh9AqPcpuN8cAfkeBZRQ0h0F0KzOYE/+IfBJ7TEYSSGqgMZwqgq/43iXBVkCNOG3yjvb0oC
WX/ugS6f3X6VUXRSJ7czKTxhXGlt13SWV2XWQ5y+KrtN1CBFat8pXbD62FO+/oef3M/a4Y5wiq2M
aUnpR3qSUKloRRlEeviCHXvCkHNi0pvV/Wvb5VDxjCFZMBSqnTCahBEdQPLJWwdFtY8XJWv5MtUy
ejhKsLcjQLJq3JQANWZvmQV+RHLgOHx0LHSiKYzjEwuN36PiiAzyddtxhJPq7X/nGjYbVVdIN6+T
FREb2RZHkxwNlW2UQ4mB21cDXOwi3KJr/BTfBWgTzIUIZU2lybn2gP/EuzzUWQLdfAqLJyqlHdLK
7ROLo2DEYvwVNyvKSj6rPjdJY7s2/xIq9AwAvrKilrI1J2ThiKmlmRAQ2mRfIj81QElhGS/Be7iJ
f1yoFqmdZ8Z/gq+81iFwQ+DvauXbD9VCOXNnqDtAbEMNUJmeIrQPnIr8A0huQNg5GdC/2iSc307E
bgpWMQNqQWXHqHKg7g/opcQG56MffdEM0vMWnIiHDls0qEe2Kg7czMjy3Qp4FnQvGyKi18wnARfA
NgFfxeRvLx9S+zLoWRyWWu0dTI6Ye+whr/aqJIHULJSEY285E0i+ouvewDR9U9lLHkqOHYB/6GPA
E50ZH9KM2akj/zvJpl6PuPmQiw+odJ/4S2VYDNPzIUdGXobZyaCPuDOB3C8roPVjv9x4qe7vEagk
tNoaSpkF1VOB7tT9Pdy5eUdVy64lYZ24UyYgv2oxpqRrGL9B3GARJXmvZeRcMD9kIjRwfMNinZWe
d0WZUVB3t6ceq3rsx2VsnGa8mXVnba1t2LiGqz7opItkOh/0CU1TM0lHhQBltW7qR/ktNlIl5pC8
M7YAENsHazY0h6yRBXcnA50Rbd+zmFbXGA8mJUFhP80SDzqEKpgLVNP0THNGZgIxWwAR7noTfc7f
1XpfER5E4rYG4LUxcJXfK3SWFRli/IwqdxxmUCuJDSt0gJcphafbvxDpqpscpThVdl4CcJSc+LZQ
7DZFgzjwtoHFeKo7PBHeLOhppffjBCDImCxhYb9kapwh40G57yYj7TEYtm4h+zQ2BtDvxPR3XpAm
fzfAVKfEz2HU6lxhSxR+DsWDDBq5aJt2VRU1hOZeSC2IHumNVti9u+fw7KYRZd9yQiHQpI+6F/OF
1wC6Kz9cnoV9cEVfO/M/AnI7rbPWvxF4hWINBet/2smh4i00CiTVbZPxLuLul7L2bcMntjh+9Su1
Yb2DmEHarfuwCjBIvS680ZykbF7fIO7ZETas4L7C1M1uZFWs6FgmvxHM/FQchyzcSY27mzkxv2Ci
N404IdBw8MSzsradFTRVUgOHVcShPzDq0X2V/+xb/+EgIeMA79wWU3aWNDb4Sdl3jYlcdMJ4STWP
KPXlgeQRjVvCKfIurHYiWZzWl5JiM5LlJEg4J9Gb+8RXcrim9B76v1xp2ohFjzi1/cUv32CKVF7M
g72vJz842imxaswWH4obSZuOjYVb9yVyLJZIJ3fCYUAk9Up1HqrKtEwzm8QnfiLz7D3oOKYcUaf7
dDj6vaOVsWoNuABDmeGbwcJ448RIBZAQafvmvIcwnR6YzemgGQ2OYpX7ZqMKCVn+QfjVqd4zXxWm
d/Zwq/GoGI6KkXUnznKaNNxGbKYAr2UAQMVMuWvbaVCjVnlDa5RWFKupZwVBEtUFLWu2JWIu5iAE
MNcM6W6nYpTvRJXKRcdtUTglTHfBI36xUfmHSxu97XwLh+pC2fPMRCEBjzFvq2d1Ayr25MqH+tlT
vaRmMmZIqU8ZwwLmwbTLr9l/RVrTZ6jL6KUjhyfJqw2lfDZSAxnhYeifniVruN+QpnctaRvK/M+W
IJ1U1bOVHP87nWtuOxMAMZxeei1+ojmfoly9uWYoDiQQMZFxMW8YtRdT70cmKO8TVbqiX4sRXkQ9
y9NXfY5i66D/RyFd3qYCQ0kC4ffU503gdi1Ga3hWGtcgmAjxhoW4fd/3184TWRJQcUUE8uQKJscs
IIo/5FIcc7rJGGaZ6llmuER4BOGgPImuaiZRwxydJACsx722k0OMwsndXKnlTEvrB0eo3E8iG3Ej
qUAE0+FfKcWWIYttfEeGH+lEgTaqpzY8et0f0SQ1MALpjEH28nfOzz2xrdQjOcXVRdJfruDucGOn
UPTPiYuuvDQpFtlpwaPZrOzdUtCTmNWt8kPxh9CoVidCDGqnQGYJTfWp5rMDjjlw1Pk/4SOZrKPn
MGiFgNNNBMVIXL5qkm62oRBHX+w2Vo+7cNgUBNqvIWLZEwnt/GpdQkJ2TXFzshiWunNMhgHNZl9K
cFW1DE3I/J3qTKNbXtEk6vS89AHc8gBKQm04fJt1WA4mUXevzbz4JdmMp0r1wdaFfCWJeA122RcL
7YNVJqB+t7549zHk5OKv9lJcelYMKyS1NT73kMhWhOFhD9IeSY9/Qfb+PHnsKOShdKZHmCqsyGbO
UTM0fR7VxlM20/H52NslwKDoxeIbN6qYymnOrX/fylUUNi4DrFXjzX7aEGD4xOeEBuJsySVc1pXk
BalJ/9SkgezaozplaOyw+M6zSMLaWhrOd7tydwvUcSrefztvz8vimyb/RGK2qhmCIMeBIWQleNaS
fLdPM0yfRF8aeUahlwy6z2o8Q+wdTynBpKImRs3cQ/GeELspJ83uGFgufHWHdGVURbn/lwLbstSK
d7XBeGmW4UeEZcdsuY/dke7C4723jiDjGrKHv+8frsSTPczcT8M9CfJjdNGzM8kwpLF/kxTQB0Zp
kVzoJvA6xOeqPxZL7qBAqQOUrGmjXOjr0MT4RJRMviuoHOMVA1w0NU8kpEbLCokUcHqaYHyJk4x2
89spX62N3WmzJ6h91qE96avPOjG4RCbNkt0iQRtlLUn+zs89Pn4MuEDNPCOkRhg1v2gFD04zbJ+W
7u1+ck1fTZewmHNmeMK7yHUNsqDNU0KxI4EU8qOa/6GYTdXqTiXNonbSweJCnTj1mJnpDyg1gD2o
FDpGwhmLi1uPVBB2p65XkzbTbHZJMxu6PLdegVQapd9M3655Y5uxiKhvPQNo6NofjYuL9sKbwS+2
lEowEDJ1BdQK8EKlE4MS0V7/i5hAeV86QLHVKlHszBmy1UvR6WmGFXuJ7dpzzRR0Mb5Oa2tN0zlz
7xovW1vLSU/YZqKWgNXJj9NjigfSGB6x8ouiI/MCdg2pxs3VJLZQOSGVYWW2FcKFOmgcm7GS8eEq
CZxDeLRenfblEAmyIdnttBdwm5PKeQqGwPdcH6PEkIKawaqo9iV1r/ZzdGQEyPn5XvHhZpLHg9fQ
Ul6cSnDTCJj7Ebez6Yyy/OyEYdx+lzw13AGOcyJJUZx7Fk9Em7qTzUuh799773F1L7swsk1eSM1e
6emW3t1tmNQqLR6/tvZ0IFV3aBi0RZYOZCYVweExUGcbkwGcB36TgD21aMHFDuqk35OAPs2+8peR
Go2GUu/AyCANXNOVxXEwMhipX5R/VsR78SjWLoWatgauUXZV71bFbCvgk2qrpJsH+g22YQoYr6PJ
9Tf2uYIW99UvbNc/PSWAo4N+myBrYai2VqdgkAuCCbos/5PEZdRUREpUkbK1ApE7jw5V+kzVQMMQ
kuPUR1Qfi1AhpmhVvD+aDRgd9l7oFe6fh/1qRrat+nCaunbsvyiqwewZ5dluvc8VQHlJ8QfzP+Nv
ZZNehuKgfyZKF/kRDpu62d3TySGwIawd3O6Bnj47kyntBgTDP1KZqZkjfEBeZ6QbgDG4g2EuyKZM
eihho9FYMs3M9BZwbu3bAuiYpkjHThzCB0lNQIFxCSC26opF3LsjnHSLzDvSgu+breV+OqCUYLKd
bRs5g6Xzva0c0AwAJIj4topdPySPv0fgPyngTx4Sn0HE03KOoba1b2Q6OoZW9jWd+Q161degZ/F2
sfb4GvK+iEyGO8kqsDrBw6QLrZ8A/nep2trNtzp4xjdZosFqc6hBCooCtnjdysrUgGtyMiaUDBkU
5NWRMiTXKPFy0rT962T1vbz2nZAiyI/qNTQJj3ubQQzzFtjXVxfph7rBLzDN7i1l1ejri9SS96sc
A9tgoHfPlmbw/n9xXvPox/lj+r73p7v3OnipbcEiMKoQpqnzKWxchhIHuo56SzQMlNwVd83y/wdC
3W/dAowhvZhqRg/mLmJBthc1f65++3xGRdBIttAsYZJe9KkaTEDynw7GlfOyKRo64Qwe+1SGvWL9
OHD5vbcC1rY4PPRRbclRa5gaXGHrBNxW0cpn/yA/FG8x5w66hxVzC+fDDyWmy159TzRqOWjbo5NF
FCpqPmo7YZejcVHXQ7CXhPj6cG9+B/ym9d1ZMVbXziabFQXb/xMlaGagJJyN7ydt/tk7AUNh6N56
WHlMshJbTlSFrBNjEmYLUJt4C6QzfsvwbGIMBw0VHNJfGR75bymjteUekTm89joWuiTyzY4bTf5Y
tdHTUxmU+nEW5LVLk4esR3BIijFY3l8RQUiVQMxi1ud67pPoROSFPvRZT/saFxt4lYLxdZ+o3Pey
tMp07WoLuK6hBWTnVw2GgkRyU1Mut8yHx+wXfs5L1A7nfBmxNpUsJmNZHhHQaa3oyP1qoqVfTvLd
E9r/3BU6s0cvPZSw/II7Sq++/53lpYZHGcGEceFN3djf9t8iElRcdVRVGJoemriBTQZRzhwteyy1
puXk3kxUCawvxHne6I5azIKpBIREHejEEGmXRQAaqq9/QBrcmYDjf5iU7a9nag1infoN+o7Pz6CJ
JtAT/mL6t5shUjMVBLh89QkpV2LGT3fiQl1qj8Lr35yWhj2jcBd/ndp5TNJX3/TeQvFF8J7eyXOM
KyVlsMy8bpzGKAeIEexqfF544KKZo6zxpQiyPuIyoK2bik7oBh+hJMKr/NU7ObTNuKh1nADjf0oe
sUsOWQzWHu8bwiwfYk7VTPGPzoxqoC34pKsmFoQzC4CmhzaujMXDqvxibkCdC3D8OWPSEBkpmhWM
xGjIwF0RB6iQE3tAADAL26gF5dkrKYSBfxqGthHFAzCfXdu9x6Bg+cUk2AG35jDCSEmOrcy0ye1G
1ueiuGhL+YuN2z8M8pvrZXegckymVbfX8oOKVS0GnEByERTyK1/1vWjDuUAUeH4riBts05hJc0k0
ePpWmwgIPSAAkZI2k5RZax8SUle5/D7iQtNCWemny2SHtlTKzQCBKviItzEDNK9m9bh87jAnrv3V
Xa7gcBarmIxQxZpeIjcoPXIGPmLQ3bS0LgDGD2W6i83u9Jv93AT4IkRJ+6AtIC8VeS5LOklYZLI+
m+1Hmwse1fY1qm+vt6faSUxIGcMxZs9ww6UYbhgi6NEDY9aZWEmUiM5UGEvvDL96aJDsTgQdDmNr
dR0szduh0ejWgElSjJIWBAJAQGmqfjr97K8Lw2ypFliu6zaU1UB9lBdRKNsmKWNh0FTjJTQzlhA8
uFf650tekirjzuLHbAHTFLETgKTvaAla8Td6ZWeMwsIhpOU7IvPIErY+hx5bDWjxfRZ/wrLE4unC
kyNb/yOIRy8Y4O1O8npivnQjXOV84cRImMbXsa1ouCD9BnYLmHJRQu0frupOGTTg511EKZkgOGI7
IS4+kAURwqTdTdLCjEFP4S1YX17WDossZwNsg/aswfdtym5pySdDQ+jtJOyWPMtdG2jzWoBaGY3m
/x1xqBd9c+Qhq29VrjjdQZ46+FgMuQEPBEW4ADHE5hOCZ5AGTMTHQOdXFtpLoCkNlBPxBEvfNbDL
hJKY3dPe7CxU5N63hc/reLpZFAauElUSo+F5YcOvgEoSDxwSjtRg44KffvZ74SwJn7wd7G/KChAU
Agel9jcH1Q+5ijhgqbZlXBpQM9pm0tc7H5vXtyJhbbKuPXLK82Z5wm8txaDbkrNRCNbjGd9AJrWm
ZylfWTuoUeVjAwO5Z5kA0KKy0PppqcsozsQaRy7LB92v4pmTk9fyBiBMTipLJ2HHszLxyywy+iQt
H77p0OJ7+HJnO3AfM4h1mdn1wWRIJJXHwxhVJrvwJRVayKb5WfhqxVQHHf1hNQK8MOHvCkDfQF+M
97j4T4ALvw+s3FOX0XKRzw6fWuD+zFoOG63f9V2ZXlrB8bDbUXbJx9GMD5VtZzr0PYqsTtMHr3qa
d35SruL0W6Kkmvb5R5bwzMXaKTRgIkLYGn5qQ8u+GBASjACFbCWb+3mbgGOF04+qrfgX0FPP6Uo2
KgCzdWsEYEu5AuokCEg/cuH7+EEGcw4Rv7NYuwkK29kfDDu6BVFKdVskmzOBZf2LtQNOml4mRR9s
/O99BHU0b21upsnE2RgTUWD9BrGjmdiGbN1rJ2Ey9pLUfTC7vzl/fWLorig4/wVe1XwPSB/OxZzi
JyvbPPFV4tpOU8EiAK79C9sMD5LDqfgdlJTHKd/ocxvRGRZQf8jFysnhJMM1Q8ub8NMC5sT4C7RF
1BE19+7RUCQg6K1heJrmIbGPh5zs1pWuzSDeVyuOsUeSsBuwTCiOpLMenqFLZsErFT/ryX+YV2EX
zwm4gFkQzSzRlHllVi7+c6WB9zLEV8zCYszRZwOiEemWj/H1RZiJNFmZ0iMyTvd92ZSuGQ3NQoCA
G73kT8hFoCyDryPqoSjRh9dtOkU3mTvt9yUhoD1Mwwftd0c8H7N2Jv7bpgGqq6LgRE9qe0JZoarE
PYgLVJmDowHrvAbA29jYY8j8cmTcJxgldkInxBviaj240j5JpqmOQw31yUpGF8gYKwvzvA5zE1C/
6SRKe5MovuW6vxSWjNXCljrn8qyh06Z7ASPTdJNvtiaByj1bOrF9aBBytCeKiI9PvHI5VaBfRwWC
tg95KJS3KLLxNFKywqafnH/djolfGEykXrRVAZEmhPRvd61PujRGIU0WRFVrN7PidkPtqmDnvmcN
BQMgzFm3Dl8fP8J3eRVrG5KxBa5BizGy6ncR2tFWFV9OgWY6nJmYqknz3iu0byQeK2v4R2aycKry
dNmC0HXZy40LeJ6SiwxnRCIygpdjMPcqTO0HoeJGsThwXeFJcBhYpaLJnu7LCSsiLV5f2Y93XmbE
ziikiJ40RX0w1E+I6iB174MH59pdeo1QOYeZw+UrWGGQF3dG0x/hRbCcipH/8jB5ga68QaU2OvGJ
6keXGnvrXH9xcQsdsp0w8ByP2qBPce9yVOpgfOec9RtFWl0/i5gmL8BHYKtUNbx1DNCrJwvkkP3D
chWMgtq5QRHdhcfVMmI5ESBznbXjKQAujCYgjsBHZfqZND7F8XMFo9JCOczCFeiOwf5syGtLu43p
fLpXxbdtU25FAgVWqHm0b+xHV8dKt9Ix5DCgovErxggDzlwqJYYs5Kw1K3s/FCZ0Zgp9MB0PAqNL
cI69sbPV+G0WzDJk01KiVCP3TG+GheqelWPa2AQo3gXVq0oL3WoDf8B/lkruczyPjxBrIL3iS3/l
SfIvLtqyZzkctvQiCMEOTk7f3O5SMxMLNWOLW5oMG1DB5ZymBjqV7ZSV3NNiIMEQEh+rvm/XOsq7
F4ex9IIrVjlaQgyjmqiTfkAuYgXGUZHqjOCw7RcTSulEpziBoQ0eosx8cb9sPmCrYWuul7k4MBTQ
ElvxPpkywmg88Mp400asz8r2UX1Uya76qofetQBhjaP12ctUy9dYqahTBVxm+O9x8ehHCEooLUdv
j48lSBUgxmVdzAMnsaFdwg1/Nce4+L3pzL5Ugq3PURg97MW90sR8MkdYtoMrbTNnrPaf9ho9IknE
Nob3p0L+qA018ofGpsVZhRZxfiOrsaamCwjxVGucvJrUHPM9N9znV+nf4k8hMjBvS5t4Zgo1EwmN
HpeFduA2XpeVDketyCIXAWVC2qnkSKmFgKkiIq+nA6qwCVkW2s7OPDTdW0A7/FVidVHVX4Cc8C5X
REmr23bpkTg8nB4hjilwUVwj1hZNvPz4KaxAO644VTQ2LiRX2BJ0D5V0XWKESllYQxkiSz0Qoip4
ng3opoYr1ELSKqbaMl890WVSjdMP0GIxdtXaVpIPsR6WMQ0mNfzTz5fIAqKrK8qx7NrN4m0it+eS
1QjVyF8Reub+YCBW6xNSLuPeUlpjsz262x4W/9cHbw/hUGV5Hdc+acvtQLISvZcST5OVCNY0v/ap
yZ7rTk2BJuLZu5tv3CldZfgKWyRznf6AE3xoO8NNk5Qwn7kGzkl2ZzuAYWooHNjIkq9KZ3wYGv89
rz4L+oqSZoQ52u9q4Jhl6NSmWrlDmuUhsxzZgue2gYR3z+BrtWaqppNkvyRyKoCMDt/dHCxGjcKJ
FY+Exi5lC9bnLsQySMj/A0JTlg6Uxxpd1046f7wToahdw4/SDIbz/jlFMkK1hUsC3a1IvuR0o3O5
UsauAix4PCeowW9S9nVwbK0bUBqaKLE7VykGfRQUPjLI0cEahNfsecC4gLn/5OeOYK+LfmE6ekE7
mYZXTVNo42veGe0q0WPhN+FkLxjDo06vgtMi2iuxDY7yddmXnopNxcH3l3ScXhelPTri7di6tBpX
mbY9cEp4zNYaZeST8CzT1uld87Gj00FkUWpLCXCUqCLSr/w6lZJ9PeJRbO2rRp/tZ3KIVDW+pCpp
TdoK9lzzeS6DK4NJ0Voizaq9kswZ10QpJGs4eh8hIulmRUSkz2cUkyMHjAOwEMKBMCVvQ7gkVV9B
qTSBLw4nOXgiZJSP64hXUTdANK3qnIGbID/0oBCroiZvSaP+/ljRC8B2dph+rz+jRTTmtOOkVChY
yGc5JTnerv1FP5io4NZuhgOQvGsFwHU2gpAfbbyzQnQcTYUFbX9ZlQz+Ugn9ZprElu2uaIHQDwVv
+j2ELoiSPs5MniuQswnPZ7+xo1DoL1f4SrvFecB6nkjf+lsnJTm09nZfY47bevuUACAbTBnXKJeA
5Wrg8xgs9exbH9csbNelj7HBgUOQDvewRuxF/wchJ99ZE5yFFJk/AG6U+HRi2RCALYsU5zsfmYAx
7O0s69CO+3zbw8LetZqoh3kgi3K+EOu/A93kyO5ZmSpB8b6mdBd8R1vkn0EWL26+ErfcS9v1X+U2
l8vWve21rPARzDGO4MxaRy6ZI4os47g+1f+eKmCYoHZM0EDifONOdRQw53JjMZFDvvn3Xoqf/EQ8
1oMhYaGZqAEY2lm9J2AkZSdX8FS5qr1inD0zJatkTTjoVcMRWxj5AgCvfe+hDia9kZABlMC9EjM5
ypGmeNRDNQb37PcTUFxl2bdR5Ssul4P97Jpe6OUPgr62k4ZHVz6Yhxy7430xRbYg7mrpoYgV/2b6
sZVaaRbr+fo1zWlPPO3pmXrXWeqvom0Nn34QESvopaiBBLbGW7IRl4x97TtH+5X7lwoXWw6Ldsgq
fmZEp9czgcp59LQNy7sol832bkexWoARFShw+K5oijtQLXM+nLZ7EfOAOKdd4w1ztbdDAqtIcrdA
ft9wh/DtJnji44W4F0aYdi/WCo/zkKet8ioDd6kahVg/+QlWDk2c1N9HvnEBpWiZAnpDnf32t3zD
GIbvlytWgg2+vvDl9dMywNj2NXJYClZWEq5hnbH0YMF+EOlw1LNlt1/9RhjtJVkU9ZRJb8oetwMa
NLHI+2F/Shqdsjb7l6sXYslZ/a1K4Pj4JDYYosjY/L0vN22QKwuZ1fIwV+GyF5eMbyLQ4HkU+p/E
gXKhypFuFBvLvmRf3IwaNWRyYNou6Yk6JbvvN4XrkgSrLPTIIbcE5l5E3M0vUWOKt30AaJeE7u9b
EuLGe50fPE4qj9fS5ifNFHRB05wZWqZcl3cjjuhBh7XdZMcqcfW7E7PdmpVmglpzTYrc74fpDnMc
GsM9AaYBqPZcXBgZm8CuzhJa9kzE5K7F5hfVomTYDuwx1Eso1HjP7GzI2SZUM4Umaur5Bk9//jeE
I2o0v1rfkRshG9rK6k2IhDvvY4Mnhw9ULzCMwoXXTN8yXuLyoV0RmmlbOVw8b2qaKnxD7PGFmAzX
aota+RCKNanst9t1SM+lvwWWP7t5rzyfZXUJjcAbU8SWXPo/sgqM+4MS8lPQq0awocv9fuGpo11o
Cl8jXmh3t47rOJ85jUJAxx6Q1b+FHLzpf00LGUQX9C0sU9xOpMClxyTgo2Xtv4s1EnOCsK2degTv
IOW+SG9zTkd75ACtVRVX/hEf03hsHRdfw/8ea8bfGKU11cZCU8qhkktLyWCbwmcQ57nBwL1Dx1k/
mTY9Jz/awXpuQchUDPVw+dkAPAnxaXIRk5/GjP1cc/AwbSOySQQAW2vs82D1x0GyaGD2WM98Q3Hx
OT55IAkCLtkLN7xwIbpRnW4UagjRYwtafbT8HYf1WiBbA9JsDoJc1g84ppySjuPm37gQpVtPCGgv
WsHKTT3QTiBGzDpUGkztgIibKyoiy+eFfWuhf2UdV5CGRCIDTqjkP9eNQtmfhzGqOGJPEIo2SMfd
9FbuYiXljC/714HCqRaXVaZl7/q70Ul/iiYqiz5Vf0pljYbjET2/Pzvqb8Bq/zjNjbkUPEX4ib/Q
46iUf0dcWJ7RZVDiQ3m+lQ3fiBK4irWjpLpwbykGEv9FfnWou39a0wJnl8eOduEeFW/OG+PNspU2
4CRvU7wbZSygdN3oeoH477ISHQZqrYz2cIXfyI9R1yPh/gvh3/NOwB0RKX0Ez2mzjV8RxLTeGnOu
5hMXPK7wupQo7YxdisAgPAsgEafAiFzwamsmX3eJtyQQB8/oeTsK8lyFBYBmFlXgYc9xnOyAHhHP
MYEqxpndjWI5SL6kGUkwZSMib/OM/ciWUabgdoc/5P1tl6IAsApvhpW8NNhOIFtae9rPcTikdP03
lLSWW8J8H28+AEDMznkGVRHY8VppX8ImtxLiJuwEBQjB3ezcBAgfGNmoA0pevDd7jZ+UwW1wjtsP
FUYOSC3wKWCivpD+Z8bYiOrCz7Wp6Be9RZeEk9m9TkFGa1hnxd/7KXctS3zkjZroF2hDi9vUc02e
t89qFBTL42FaDMJY0bxbC9r93XO6tu30nOsVyQ6YzU/uiL45U/3QmMQCaPTMI91m2IOUncRRNsHz
flGZeAqrh9zJCr3noY22mQSoyuz0YvaaSmCc40zXhpvzSGeEjxkH+rzyXeS67H2FsRRuPWpfcOet
MSxpe0yBCQTGFwA0ejvpuzuKTS3pLRWv/3KWb7kkhL0aKYFPKxt7crVAey8p9Oglm6TmTRoR2wbD
Bu5Ni8Qc5UWoUIZIwSbpNTgtYGjC6aEF/Gg2sdHN9gIPGxn4ECvyYtCX50GoJ7bkR1bV6BNs4Wxm
QtL/Q+cugzrsyGm4frbKWpL3FzDV8ZNEyi5mclgXf1WRdejBX11P9K8K28Thi8v4PbgbnZ4giFSC
yfNBZ4mApBaU3/381KoDHZ1YQXRHo6Y2i7N2gFeza5EaTo0SNuu0CU7Pvv+OXhfoDlMAKwLyC1hk
eqZR4UJ9+OlILRZwzRZK3WoNurhJKx2LqPzJ3o2a2EvwVlFxkeqFMAkeeL6RwpMY0R81xfapqWzq
E2UjA9V9aZHHu+BfGRr0rBJtPGAcdu2tDQy5s/eRYxxv05C2K037zD32KSE88KwlT5OL18ciylx3
FQCj4bibIAwxgws0IuX8RU4RMV3Lgb/p5pLatZn7qVT9DuiM9Ohgxgk8OBLKZEwbBHa39vl90O0x
O2zSiYrng+iH1kL1JJYLLTiWGnVKicJmC/LR8d6WXiy7gNUo3+Xl86YgHwqBEvwtpOGI+ynH2xE9
WLCBM1jO2kKQ3zufhMzMG3ZcNz9AdOv5n4o9xiIpG8mQ3ma5k7sl5y1lQzbRdGXtkJA1azVaDeZU
ZLMUmA6ay9lGvP5c39GuIWSsRNPQHNcRmYKwUeLNln6D/3jOT4iVAywUZVrAcGBXEkowqJ3lMwLm
6m+NA14QBRQyiBdnv7RuV+lqIzddJJf5vnM6bQKliTI/wrHqvcjkG3aIzcEWFyDcOmIr6m3+zHYE
6SrJOkjDjNCT5mpbHFHIcOawa7M/MFA1cfhd4mzRy+WTDd45F37eldWu7DhYu2N5YEVYkDPvCZ+D
SBwsXxUcRudW+KLcTnJFqFyYfIfY7jTIuKPuz2K+uxkRbWbrwzMpFlq6ojgGM6REXMCaH6YWPBxJ
Jac3OfWdiUkcWeuFH26EAJqcpsOhrrFPJxLvDRW4nA8NV/2Lq8/41ilSqTQA4/Nv0m9FbhprELAJ
xiZ33GIyHJKALNjqQYqIkitAWBV8imZbAvKqdM32qchowZkDLlpulgh+9hAhEhiws9yHZxvpt4ab
VH9XR2n0pGs8VyqdsKoJMPXrxDE72AxDjfa7kH0uuIqJMjQhEb/05b76roH/V9ATQjDyY+9x2JFL
lublJKsqyx2qOycKTcc2r9UkpCQ+2nw2GdtARqNDDgEATQ+bVOfArgPkjst6qZPd1cjiwoFGv6N1
4fubOkmYLOFW9JlYKdvOQSRrYB+W3I8B5eM3Kbi+bNbEQqrzcfxZyKhguifpgNsX0Ehc5oTDWyvL
iBuGhnoPrxz7axKSd3+ZyXZsc5VcwbIHhMXhTfB9Hb4BoA6eaNQLA2xpV4Xjsh2aVyVBlm+FN4/x
2dptHWyyu4ued/cSqZjjlqviXbncbOPCmcLEFRhzyQbm9DLtCIG4gLaQYMJc1XidtqlRAQs7KsFo
bC6VtGncdZVl5U1Bqudt/o5HnVglp6SN1yTpxwXQpCLBSVcGgPnxpWMN3x+ByDQFNj7PbKTZxsQy
9l68kF6BF63ekNTT8Jrv8sMMNUGu3YB9qGRv+CHmcJNnF8+yzwqbGGPQOFku3pjyqB9QdlDUECUv
Wz27XchbXnPT70G20G8BKC3yhLdkLCeZhevGI3PptnnbnGitIXHJoCr7KtAdu77U+rqERC93ayXM
ct3iE18nxysWgc4LZBSe02eHqAVf/KLIB9KOJYKAimzJO3x4qqZmn1n9Tj8qu99fkuULnT2/bJuc
hdYsLSIMt7vKELVGenFXTpR/BV5UiYUYNkuT1pYhpXWmrqfLE5EZvFAyQXZwPMG0m7jGf3cN5yGg
vy7yu6NHWsZcL6qwImqo+uUSzYYK2Nejik0VPip09hLXoikB12dIZpusvrzph9N6bDz5aXS3LOzD
Oeo3wX5GXoJJTnvl0wFDyoUCJCEaN2WSAFkCkbZ2XvuUg6/0npB7OO20rpIBFAkxJ2q1gQS+oGLK
8eDysQsdcQt4xT2W+lUF0dOPCNHt9emv8a29cYdmYPy17uDUUwC9e91G4sR/xA4MkPhMUjvxUipu
4WMCqw3JiThCFx9GcrWYW3AUTPJILHTJLQYS0Sd+btmeOAGkbrivgudpnEHboxRgnJ+zx5mQiw6Y
uCIk/ATUKt16edCRSEQwns0E7rOvI6+SN+ZHLxrVj0KkiPVZACuysc8Yzrn6AkI7Z/LeW3Lv8OAT
CZcNqBUZ1MVjr9Fa4hTKN3zT4gtjUAmxjCDt9IbxNfUlf1lUg4F2A6uMVSxEUEAh7A/d753shgZT
FUlLWgs4az0mXfopcF/BDyCp4hyaeMFqfGXBW1zaz9+U4VCki6U8xAaUpkkCdDrnQgewGf/J1sT/
rhADz10Fgm8g67jNw6Teh04ljJXe2q+fT0SFANDTMOguDLxoRZ6GEzTYeRu83VMl4y/C1fC75Kgd
zyj4Bi5U+cbAvNK+dVJ3J09NIcjYrnka6nxOcQTfkrkRMnE1/2KAi7MaCvEYGaE5+psravHDlpch
3lqnSQOXvJn0kJulFwEkiN9WKoptyYG9m4FjGjn8TuPrU4ERoRjCqcIquHkSIdKm9pX5VwH/DC18
xbiTNtTOx5w5mZ+iVBDlbsVKtESn4NEFzCa+HJh2PQtj6oCaRtl0XsBaTIc8MCTITMbcsgBKraDT
LSlZvXeqfx82ZVKkatYAE0KaQvQmkGTuIsKluU62fQW1SNeSPloV2iRwiJ8io2/+8aLB98IEB+Jr
b7M/C0zmgvvB/aHq4T9FPbAb7mlIr9EiMdO5kw21n4vDSw22opcJhRcdR0Zt9EyykmVJO+Dkr3+m
Upi/TiNF8O8c2nyyo9laKjMCw4+6QgzxkQ9pL9uheS/DuMnCegj/lEqr29h8ZaDYeJsHpLMPavNn
y8s9v4USqi3T4G3CV+fE0L2LzhDiqJwqT5RHumftyIRBj/2mm/HRzny06SW/CWmM+Fl7m578+xxx
1DMsj9qvLzxaYcS3guJ/OZWrWHn+uen5344qcfHj3zJSS++BWxKxHf9MfI+kg/++zxci6W/edTDY
DXPwYvxugnM8I1W+rTWbOSPJ+b4NVUNZ3ZmZOGHSMX0cKXY6UWl8iGP6HbGfuoJt+vmq4k8m63H4
TnJeWs4GAQuvpiFCk6/bYmdnm3QD1NnHnzV3NqwTnCb/fezixj/xNmK5Sq/wYikbUedD6YsuDWD7
s/PRhr5PgC+ElLbq23gXfF1fTOFvznl7OC72Uu9pVyULjHl7lG9RUxfAQsDFYKb2EyzkPYgh9We/
gN4kK+79ogSu9LxXBJuEnYzLdHepJ9XvSp8h7WusnXKIT4Ufb1XT5dk59env2kyKzu7NG/bkk0tT
MeFt7ZppbczMgzWpGqsteY9zTZYYjRb+ps16aTsHv9w/kGl6FkULSId0mRDpIphwR/g/weuyGBs9
V6f0ra6wTHeYGs0x6/3DFdg6AEIVVIetI63qBcArdUBTWPmNHIW7BIMVPIFZBVhVt4/is4xcaI8G
nh1FQesH1mYHIyXNWSNuCVVVko65TWfJUqzq42eMrqOQRgyR14uWnX05/lt0nQ2jV5civ69b7YUW
1lpl8iuiUv/5V7WueLFVfQph68rFR04dcnDmua+9I/WlanaMAgvDhOYRkJ1R+xtHUV4XbpedH8H2
D7mohDiorO//oznii3m9N5LD0iNl0LdrBFerLuXVgA9rQDZwAAO6nG6L8HBifBgfKEKMfwGZe09j
94c864AzA+A/8Wlcic+YA6i3iaa9jpb64xLnb+iwuuRqF8OCSjWmRGPVtaOn+mId9AjQq9Xlvnv2
hQi9Ucfk2I8oefH+0Qo3wpKzz8eoP4IcCZp5gE5szHsGbVdN/hvUtwHtMdbSPwz4oIje3CMD2x3q
rH7y9SOyS0uunaw3O2XPJumhBYm/AvjsZBdDsMVuGpsvP4XxXrw3351Z4Wzzc/O1P8dGtZ8Ohk0v
u1/RYtvHTFCnXIPZNbBzYFMUiVgZkeZDishyPcVvRjA52cgBrDJF2owzBMSaT1mVqgM0/5j80tlf
vOcheyKL18wzHloi3fNcj+ABCibaxcAFc4Ip+Ks/BpCSAK66Odi51HxZ1pkDuwN8K/IfISH0pYd7
TWAiOngBIK0uFRgaQ5vvSiy4kI7vAsu8CjD1C0iNcQkQ8g691EVCcez0DS1pA4RcoEknmBLzowWr
kfO639ZTvGPPtNjCqFk9MPx/yKgpd6Jo5foamG5yetdBsBiC0GnviW2+n4W17PLQnyYFY2W5MOdA
oj+kNK87vGVAIPLn4Rv6Z0GqCew/txsmXuLJk3C4StMDUgbzHPtwKIZWh2HTwQBQcnPEu+xRFPfH
tQ8oJQMfR3Iern5b/qKOBvT9NfTzcfwhKWEQzbgwSkdQ+ptAJmGtPzbakpu9NnjZ6bZ1kKXihGO1
bZp0xTIrNxcyzaH/iILcwWBAx/XdUBehcVpMpYcDfl/IPm5Hf7uoiAEkh8v1zMZvQhPD7+DxhJMX
b4jqQ9xk6NRj+fiGRIp1DaWDSfMo/zIGmLVIxRPKP8wR+sLHRvPJehBE1nsrZ85y/oSAHbprvuYH
lD5LKkhjyn5GqRbt7WBfs6cOUH1IkIVXwEaF95verg2kxogzZQv83+ZdtJmrjn870pq92mPJrTTV
fq+VNcANkCUXe8Ol1MmC31ECjRrO+Mp8EEhbC9eYCVTAoHel3nfC5xnwdVipV8YOc8Dc8wui+iA1
knp6ddCGgAqBi/QpKj8JBfHjy2IAiKcrBDA5q0CkFMDpQ8fCHmbCijhAij/ksibeU/IhT7i7ptpX
uJ1Xbmtxn6damsDEAJdriPiRSVsg1OCsgPT74TWTtJxX3dELtM6DvJKdx6hOSu+7iQncnpQmwfsw
d4u/5xsm2dge9UAeG5QECrSM9MeG8dre5qT/f5RhAIsBBI8t8RqcbOP15tNfaQiGkG8Kr5QNDCnC
pqNfT1ONP/BADVBLyZM3oHrhafM9/UGFG46GgN5Q4PkPyliQ3DH+1hC6K0V9yFPaUtmNCDB0pS4E
bE1uDUMQeOwH+euNW0Rrdgc7WYzFtbynAK7Inac+ff8eWgfdzs73kiglGmYrtXqfijlYVEvSYVqE
S6xQAlPBC3pET9KZM8ReCSyjBrs/KrUAfyv+bPsw3xEduAkOgGNyWNk6W+NrWKzmVpE99QC93ucP
UVKRJEqG8t84jY4d40mmLQrhfW+uBtmVm+4HG8Z/srOgX1j5elWF5tyWRn8f5SUy4F7b1MNkDT0/
odEhfpbCAUq/d1lb9l7wYR+bDeh5RVuwo+tu7KYfwCaSw8Dd+tRpDjYxdC6EIak00vh6oJtv9i8S
MI9pstTjaIynePUCxnujVHwX1iIJkpLOLGyOlJpOKUGA+4Aj7DJ0VTTfEA4lAn599CkMIJ+rjooa
DIq7O0/hyExCJ/T+KYDbPAbqi+0+QnoRu+CXyj+nU1xQfxmIPBfjIQO4H12Qn8V72QzwSFAVzDSf
SC7h4W2IUqlpnxhp2KbQ+NfSJSoYTwhyNEgiZXwV21xqe6L8ni1qElq6o5rLrrEcFToUR2rIolNx
CFRorOy2XQkGLVOIFMVskjhVYej1R7LXNZ4Z07JefSNRkxrO3ZSid2k91D1oY9xLsxQygCHdM9VE
y2XlTShgET57tTNQ7Oc8tWa0mlASfo94J132ggqQLm4F0HBWfhJ1hYjXMANimuizwlWTjQwfUL4r
PYUDckN26u7xhSB3gpDEGzSOIdmobi+yPy2icQlG1a2hboHLZNaHaba13GQiL+hVu2YtBT4xQP2N
LYTTBEhqIKVFSnfOXW6NN8qCWPM5gW+udyFFfhdG6mPzUHLvbmbrXo6kmxrilCbUgMvQDiQUcz06
5ji4qNIUWT29N98Iz/uGIPhAiTcCNZYPOEuhT02g/+Ncsf3zWQLGb5+TdrVyiLAd+o2OOIXzWLhg
3QdKcqLQp8LaL8B7rs4xDgG7NbzeDJ+HU+smGZSmWbEWpW65MEcx8l8DFxT5qxv1b1cLm8JbaFGe
PJa2grinBkXykOwoCiCwv6/hQEl5d+avNhqo+de9YEOd3+bzwYqZSUkFxliDYJw/myf5gnPHite3
wfVgyzZHzlyJx0OtfEPKJSGEfDJ64TBTspjT9403UJNem6LvjgKghX/vTIRroHSCoYaRi799xZbe
FDb12gR4q7BKRiz977EPBmp4AeJgV6gZsghMyFEWJ9rY3h+GREB3kNI/+PnieSLR8XkEizyukAd1
St1Cqa97IXEsQEDCpTUz7vtTsbMzduVgpV92L0b95LxK01/fXmgN3WZr3EnYHHsFn5MwWDTMTQ0B
cJA9qIkG9KfmDAw3jqTT4hwFw1N90ERIJroVjz5H0on4sSmUi4eP2Ay5pZIlAUIF8E4rhZK49U8M
kx3YEikwARZ3kMUHDQUcZIhodjVVxKVwgZR5yfcS2WhimUF8I7zakxyvTwu82YlnNYcPc+GQY6s5
9ueL9sGIXscPkYUWZnKbNKXXQmxnyj5WXzOKh39nHzQp289wofXvUoIT74GCkooKtVPEHIrWrCio
I5hZGhp9fIAsO3Iy0B3n626YvCYyugC9NAL6pG/HKrBbaDsuY5ZOEJl4Y8PZtUDN5zFfYsFGyXLd
js0U9hv25NmlqnaCwCwYAyRmJ/rv2sg5jjZHAHYZLd9OJso35YgzS1YWUitjf4QBpmH9Qt6NKvSw
RuFjDg1mjOWBpoVlUo/ZRT6gU5oVz7qBxES5u/JOyiCKzQrmQLCIpN/+n1j/VuHx+E2IpTyFuola
wM8LmE24BACBma9NrPtdN0+cMyYUCFE8ffZUYP4rvOYmM/X+vdg+y55OYZuG4O1qYjtr8BH9S6/M
U68uQL6QO7ABzWR+9IGpSRifc9Ge2N35A7JRBevnKnq9kyRguf2hzbpLEsuIobBiA3eZqywNEaY7
j0oYiRPVL1ftF45vOWI3/BuIavfvIuw2fmqx88zEv7S2JlnVpSQ67Y18CfPXypmJzRJXyO+hu91F
tUcqsfWIoZgTy65ztpv/Gn1cAKGqFzwo2/JIetI55VZisqTszzPyZ1/+oV6JjvkjgS0RW8/f4hoc
+s/QjizAUogjGwuU/XJ2yQBQkfFkID5epTeeD4kKn2uwWHN7sTBRjWyR1A+LQFmnO+niKfq3LmiA
lRPQg9+tLncch2/3V8vX9oWxNl13j8MLgFJ4Zs/BvTSp6yUNYqNZZg1RTIFMDLkAVrn7sS7/Uuvb
YIoodj2hFOiUGBbsMSytgxUXaGEu3MkB2y9yfjT5qma4sE9LhSWhoM/Khir9ia0m5kjgYMlg3ZXM
FBryf/SxJ0y2Mv7HdS1FDZOAxxaMyOZAw+zqXoz+mL1+QjXjbrGQliYHQQhC59IxwdrzGiS8gIWt
ZGfMJWWI3l4V9xMT9ImgswWMZtaELQBgvHf7VjqtI3ZaRpF3Md/wdDYU42Omfh+v7kiTIQPncVBl
mMP5fZcF+6WLJlovIHSlFFRvnyHLDHa6k6/nPlxgQMfNn145e8p2my5cJRrFfuRhgbC835nq9Ob/
n8l/cAvKubpm6U5AZLHBalSFtZDIvp7hHMFcxUrI/zqhI6JTK1kqRxfyy3cxj5P5uXsHCCMvAszo
E3aoY5QTfOpBsm0psq75RW4G9jjdfvRah5Qm6Y/VLbZaxlHcEIBRJBBRtijQAIFsj9+fuLcBqexN
nV8H/Vw9a4RfM2Xh7zdmQK3glBZgL9421ShJkXXGfl8IKU5kvzuE9eJLG3KzFkCmf0jHZluULpoP
4hSm76ogdidE5nzuO7MQOJfjaZ5Ab61rfKUXVEO+ZUejEniHAiEyvLitiTSZFEiBmfRdqNR0cAgQ
IoCYq8fUrwDOH8QkocuJr93NLhvBbtuN/5n1Vo7N2CZr9Rm4+pVh9imXexsXVLkIrDLDmsG2qIxY
XAnBFK6xOJh1rzdlb33i2SQRljRFmSumB6QiOjKIr+C98rz8lfPfVlsJZLT020odr1ph5OQqUc7m
Jj+FM+PoAejh/Y98lteT2EXDoXLlcwRiHrnFtxlfz66eS8u4EWP+2clyjI0ruane2/PRkHThDNjd
eKQdw7SOQ4xt0pYX9/u3UtMFTElOljJCbCrRUwpdZtFvkH/rlEbkgVSJKdpTL2MsL5XrN4qZFTOB
e4z3tR3NdT0z5kakisr2wIbJUMzQGQz5F5ACm5BgSVbZVsnwq9zgxDqnIFZPyqEAbHugyLG8W8Qs
3z3V8Xxyt9Y8MERUCmJHGf5jyDE+Zob7v1OexdtAPBqR9ovowoUNZd0UqT5GUT8Nma5O5fySN0LV
YprZFA4xo3dLEX8nwW4eYy4JcA0ECeEiSXtCv/HQzzD2apw1O4RdpIAs2YU29AOlRz82rcH+IU/o
+UVU93vOqP/OcmDUJrQvuN02/SA1SgCD2pXj8PSwgV3WCcYADrmKHBhU1Ar6/Z2Jgt/4rhd2sKAl
LwZRhDLrsK1rOhiQKMd7SDYI30QhWZU3CNqoisVUTSiHkXuXaKSB0HNApbjIldEBTPDy91o4uioE
Vq8bI06rC0lq8NQT2N4lzfbjxk4zfQ7Vi7EiiteF9yUrEYsysaXcgWDMiqCSSQ84E0KXB7mZt6mB
p9OnTRfjgjrF0YMESDVd7IeiyJgWv5EPv4d1vK30UDAaMnVvZG3GM31gTEhP+819gWpD/X3Cgux1
fqgw1lx0jJp05WIVaLaXtQEq+BPQMf4h7TsyEF1+L8g5DbRAEP/WfcXmAWn00azl9jCwRET/tOB4
JMD6ibbZMBt6s+DTvmPZ787i0fKoFMVsoH9DpyVkw/EALBE3nuJwH5WuGGM4+qe+M6g/eP+79vrI
tLHBZg9skflXzAQJ+QOGwm/zZp1o0yLUe+vjCoYLM2SnE1nJtSt93ZwT2n/sk1vu/wacsvJn6za3
ZkYW0H7xojLhNZuploBKHHPHjV8e1I0JH0StbIcy7Fbhs8YuvwsoOBkHnCo9C28OpyewalxQSLd3
OUHUAxxkkVvrnmV4kpUDfOHaG2NC4XX1wsR61cSs+IyJPMiTm3Do8p7iw+3ljxmARBzvH+S52Izm
wGimWzlvFxw7tQdIJQIwotEiWP4wNBYgpvrlHfwAZFnL2afwUi8w54jeC8OaM5KtqPE/3ku1p2bd
+tX4xR45mJXtqutC1bOU7HpXON7vlBtoRFD6A7m20fz8/Fi7j9HB8gx5h6DyJzjqOjc30RpSDsrE
yclS9FMtDzpYHv5/p2yyvqQKEqfHp5/NEF0/KIObprZr8SmM2n7bumE4rKqxncGUpmc4Xm7wMiwJ
4L+05FlqrTMzeDUt2EIPIxW9xnSXzqE/qjPk/oecAJNpaSzz0mnicffl3QIJl5aa7tZg2ExToS7B
/NfAYcWbOHM9iXeJmd80pC0bGmEWPdI3nGIzFFl/0aUMq4SPp+zX1KST+IpRZ3tBc8KsV9n/KclA
kiHG9Ttb5sx4oWFbxwnpST6JrgdVw7tuE89rSh/UzlWk/LVxY/tx/bAV8KBL3VvIGjw+y0aoF8tN
GneqKZmTLqJBMQlN1tjlxTQDbsV64BxWAsoFpply9Yfw7SiRVhQQCwsKYfiuXXpfH4o0ViycGy4N
qg2ZCyk8jTRycJyVuWV280AncRDMaWA3SfGzfqtzCEGgSpVdPYOvEaSt1D1WuvFxraN4mwCq03UI
HIGjDn7/bq82qgEcYK/HlmmuAMhmM7G5A7CuOrL+9R0fsw+/8owGEePjBeGrHl6PoMSGmdMJytC7
sYXcZHOTiDA9k2jv530flSmPKjwuPRZOTxSg9Sh8w6HCV5nnNoHE5GtJ6W6Hsx65mx4rZBM+zkJy
TawmQS1nIS9alMjhKNEYlUc5K9MTXWhpBwf9ch8ho2wgf9f+g24kO+jMcT6G2X8m3nh7f2O1u1OJ
x0187rzDS7qzBu+6wD2st05jZrAmORDM2i2UAGSdqoqDtZjQROsnmXycy32EJ5IkbjKVwdnnsG/x
oiNKSmf/KgYlu+gnpN56h8+WjGzqhT2YOUSuFWbe/g+HEJ400iW8tJ8EUNi1ykccKxF9UgSuS9Sc
PDHFnP0UOUwZiuPTzz1XNF27bX+NKdX9vl/Mraq2J2vyHlT102ltwFx26hqIexsh8Jwm3H9I020b
2AJOBFrHlEihYG+k6PmussLdZNGOkjXMZsq/CX6SfeZpP+wK7ab1SFH4zV7pOVJ1FsjYcxD0rRUi
ytNl85DEOXi2CcM4PU7kxupM7N+eBg/gi63FJfwBGmE+B/Ddkk8aMPC7tyGcaU6cWNZKJNNzEw62
ir69kIcPjj8DgXMZwAPkS4HFWQPmltukXcVSlVTR7zWZlmP2QnFQM5Tpq1BAbx4ajOLa87hYM/Hu
1LyMQBeKXtyaML3RkyRf0MSSSsVgZPKVQLB5kyTr/gDvabtIMnzMs5kpgjszA/IhXqZgPeUPmeSq
3Y/qQZA0oDDcOxRvWlXgd8HqW0UKTPreJcs/vBj9lrSsHEHNUB6ZiWiVXLvT8EbCwJ2jRAtt9Z0r
CHMifDtQtN+oTZuyhn6XramoRxX9if9ANoHk6srG9ZF4Q+6VYNnAVIRITmJD4Jug3H7XI+LCX65n
vne5AN4fdvfMkyuHNH7MwDhA1KhaRJz/PTNwzwtGqWBW17RV1xoShIKNGpSaLzekaO45BbedubBw
JbE64Yos/A0Vx+NfergH+pJAqVJH0NQGKISXUdzUkiVPPAjotzQ4YlkZ6kWpICvLSYgYUUhKZkjL
LQJgpm2c+ufDQlsJ4ZmudtPVwVolzE8j20mss18xltlraUVFednk5ODWGXqCNExlnrLAkg3sTYVR
YFmf+Wcw5xqByLOCpf7iuUqjTKD+faF5gDwEy2ifivvwVV16gOySX7SyagNIdyUG69cik0rNyZLV
FIjiRDxj0aoUkXhBE73wDyfD9GPlE87zz2YNJB/oAWSrJsn6pO7s4dpKWby21iilGM4EeBx2xjSD
tWisKJ9ae9Y5VGhwkYqNuiBWkMyOA/R5YCEPhYH2Qq2VHSBmiVjnHGlZUgUJ0NR+jIZiZoDcNhID
4gbUs6Xovn5scWbgCBRJwReglofMqRKVMwvS22J71ctClriTFpa5ndIKllKK9U8IHjXxBMSu3cTu
C1L39EQkx2N3UvEQaDi4w3ZgVbGJorG1MSXuJ7Wpoec1JzncuOxj/s4e4EF5H+l/sZsEFPz2OSyR
4XpKZSX5dDsSz0HluM8Jhm2YkSLqM1Zt2q1xkpqhXd+e83LydB+pGlv+5vTksTqSuChIEtyJ7R0b
KJJ/u02u8Mx1wMIbdUKcHmLwKBUvo/QEGWx+TsqL+ITkH6kdXBpVP7Lt9uX0dts5BDBQKZK0qDYd
m3t2K1iZHEj0nH3TlM8h+rMgIP4V2rT8jtd36iiihVKMSbLFYAC5Ekj16ANlFAu9Pxlupo0aZkCN
IfmzXKA8JPPOwLBUFwkjuPHtoGWpyY5tj+jG+en15agpWSE+Jp4ai/r0/k+6rlFEQRu8Ie/v+bBx
Apg9fwgJsPDrUrNmLLC/5ePPxX7oJuHYY4/ldXklq3eacbFCjdnspubVA20H62aD5l0e/slB6eEq
80R+P6644gdlcXONcEUawKpmwPe5B7KSBMK0Bog5DWlbTkdOWH63//nqXJzcUu5LMgyzz0g4H2J4
XqiimLdUyajdiHgh1QrbT80s+/vso9M+G9Ef6q+jiHbKr/R8yjq37m/Mu3ItdU0B2K4S+q2Yr5Yg
oXkKw6/eGR6IzOyAMP6HKA803M5L+rY/lCZR/AY4JDgAu5Hfg56o9JlKa5qcr9BzG5+tzuYs0BcL
ZwcTBZjPS0N4ieqSnDPWpmRHRyWbhNiyArX8CmMNaB3+lDJkV4Y8mjC7m5zCKHUdQFaevEfvPTr1
mWCcUyVLU0OWQtTxwKPRZFE+T/vtOsF4n1WHC/p25yb0d/Lmgpqu8FuqjgzpaXC416nKBqsOqVfB
FHQ1muVZqOx5jdKW1qZJ9pxh934+XhnhKNVzbdfOrbFzGMO3cVpZxezUx3OcM2R/AvHpVLv8Iry5
X2kBZatr6T6smffjHOfrZnOqK2zoZIK/oRODaUdDhlLT9LIBHmZACaxWbx+M0RQVz37vNrJlRkI/
0bteh+fmjBrJ2YjBNNBFOdLJxJRyB7H8aKKyuQPEP5og7v3QryL6euStutETlyrDRPvl2a4aBgy+
QzVVCeaQz4aFgL/dKMaR2Vdxl1eGkYY4jRVj831+t70RzuBZ/PqK1GM6GqBYlPgfoUaUd8F9NrAN
vaHU89XYnPv9f5Kmu8MQfLbY8Kty/gxsCtK0gG3+Fj/gHllqCuzNW7VcrPaiMWC8ElWXmR8BtpCI
7YLl0lVm78b7r9m4FL/GbThoMJiGfoKFSdREeUafleq9PwMdKJYuvC0VPPcsAmAH0uve6ofAc8Z4
EDXPQZaS6im2/NCr2mwhRKUIyFT+xvTocjDNkreS/WsSPeJBioSs+FeNPwvcTQ4QvJoNgdBmUetD
FYjeiGmgBtFOK5PJXvWKejgZah9rTSD9ingu9vnSmMxjiugomdlIASGjZVQz+8htIbh5sPZA69qI
bEGd3RsiOg1aalgQT4FmjXRAFh7mGylAS2SI6xKLukK4e5OnzwA88XD+mKZanILjP1ANiW7mQhD5
rZEpadYbW+o01WpPBR+EUzq/sKnGBUtkonqAGjUG5onVBnfLnZrz5AsvEF62MBULIvRYBGYBW7u7
wQipb9bwr+QPqbEBWEuHYfcfm73fMeMMdF7QOIcatOpvBJp4jL2rAQ4pgLVkgMC3FG69RG5I1Su4
FX+00/xUxereFL5QnWgghJtTz5zREgTWrY3ved3US+OYzED+QrZ/bIXbrjV/8TjGHL3/KIxKaRKF
U1XS6VSNGgx9tb6LQplPS+YznMjfSXNVbDFGCKbJtNBML2PUV0RQoYF167wSVU/VzYG8Cmdk/D7q
yueWbzm2tyFbytteuvlYOdyya8rCjECjuouUZC5InZd5w3FGulYf8JaRNn0dCDkYHIKXvXlYywEi
Pxcw0A2SlJ0NRNZK33mlvwqZLDExVr8wYWimaoxU2WOD08gswDAEETJ7V+rRF1UMAnq0nc36ZyTu
TdpzWdQQK5r0BKEA9CJEa2qSEivWBLWJTUst4IwrcWB0OynQrX0q24TSTNpaBFX9r+O8VyBOeSuD
LCBPYrO78FY5P+8fzjp2tvbLyUiciYKUeI3BfuuwGtXnrWTr07EWAszB8mrUOGOo01Z8wlXnWhY9
6Ou36xELNebz8aGeza8LqQ4lHtAb5c4JUBA2GWkKY+ajK1NPBsyBM1FFQ8+EHowTSh3EarW47VWT
bYvbgSINZk1AQe9p/bhC3MB/Lcic9SiKS5UlYIsF6aj1fQ5mFILf/VMMUBvO9YRJdfw5H5dFevki
lYPYxy4oxZe+exSYgLOXlLsquPRzs5ZIuoIY5QMlGqam4LpAwbzD+zfItzcwCRSiP/lKdIjNirf7
FO0cWOnn/kPyQLwxMwJJsO2PYB/hzD1fNafe5Pwupm9TLxOtTLzF2wzQJA0rCqVvcS2i07y9mYJl
z9PWEtFbnieBdwPc8yMhohSLSH1REr18unIkSBfWiocT/mMVxZFO65qSr21QcZ6cqb5d4bBeELdQ
I/UUYbSK61xCw5TI4Mcl4a06CyLYq6XHgELq3TRSr1y0NzIY7yun7lJZiD/udxC3KEqjiXbX7X2M
7LufOLs+Gbmu7oAYxJ5IUYYIqdxdSeWsE1GyXe8yWEYQ+aIE9UHxIrWgxLsZ7yZwPcg6l9tlChA/
es8vPjSS+K9IVP65Z+guMkrPId3zhAD54CwYbHvsz2VdvSflbLrbHYYlQgn7CXcQPjK944Oo8aC/
QHj2wfGlQtvb/3iCMRkadXm6yeYqlT25N2a4NuNp2c1GdQqry5rJzkgMNxybCs7z4O4tTRywvxhl
6fg1Q31q2wvTyxvY8hVybvlL167nr12cKhmSifBcMXAW17Q9/lVW0/ueQgLyaXOelrTxw2TNtUEe
QEO/N1APvpz+FfY5x9GWG9Z6FRjvT7xNny1CpFFLdKHJxENx3tqGTaLhAZo9ReX34zsbU5wTbKwA
5j5Saj7Bl6l2bJoMTVjBXKCqx1mJIF1jMVJXPsimcbyBdzGx2rlOREGt67HOWu50FVrF5pnn40y1
w0QAqvd2hwbR22qAQShUt2yxKy63dS0vButAQ4sbTDd3Lpjz1lvSc1adSZJefxeTM/Ivx5IgMS8a
DWoIqsTlUYRCVWKkBgq4sDjYwzkJn3vfdxmoC4Oi0t6aeSGVJNf/6D63cKN6QPzhya0pEIKhtsaj
oA+YUw1Z0LIYZye+N8c8r9c64NPXeAE5Q9vIs1GQ7AgF7sy+yZCzPmjuTassjeGgiq9mSTeu7A9B
ujnqQBeCamBY/i6T6Xh06CFd7NdThCKttsax72Mvt3oQOWF/km7KZPlEuPzBKYfqpScI798cLe77
ZH0MTPNWReljZHWKJrFCkHaebYP14WX4BcabHdtZK7lzMJIrUw7zOc/DnMv3I8DKB8/HvYPiYbhI
73pAQSvKQm0c/5fT8biHgF6FUQMlxRJn9kqMd6EYD+/zFWtbdCaFNHt5IzIV/+6u2KbB5/vxd9Il
pQnJmPXGIgpXHGRZMrSAsIURbNPRAp9hlYjhJUNUHBwFVQ+FeRpWcu1GYUE9nFnKFjcJJ/WJk9fc
zby96fK+wKzG+JHoztnXOeIC3juSyADYNga5226fuxM5zNi1TDxzguagzY+qeFXREbIVcSRqCmk6
P0SjwTpSMJP9hdEzBvCPBx0FQnbk+xSnRyX4nk0N1YqIlTu0y9wZtMAFWl7+DLaDkI1JQhRoZJN/
eL4Sq4kj6z8dNCLn3qUhqRCyg6N/q5ABB/jMQafDGm3CmRkmC6pr8lGuLRwZnqCOFhVp38/QvugK
cKZHYNnw02javcp2aBFALFgQAgA/Pzfjvu3dxWtdZdaG/i4xdbQpuV4bttxtAvDxIadj1GZSM9hR
oYMsc8gLZXNQh3DIp9j8BBRqsPnvK3RRGtsLZ2oS5LDK6EYxqyAw65udjT5DHxHFfq0thwvFYNqg
252M2u6bIf9sOOsLBjxNcVBlF8rMN6CC6XR06LxwFYqk4EeM8O6nn6JPRkV1wY1CyYxCnU8g8SIq
Nbi4CtraxEhckl/ELR7EhMKErl/tgkBY4j9pzXaKQBDq5Q21cFrGw1+EKaxGyUeH8HFcwl1aqppA
TRF60qEUeVBFvpd3rxNgXkYX1QvDvPkJc6lEqII3sSIYflmC4XeltmuNcsbuA9bGtNnuGanu39kU
aJEQtTR2E+mnFMkKOok3sbhafG1l9NU+e8/pL4wJTNjXteZOJDF1gYTjmDHgTsJIODRqMU4Owzys
UzphD3btYVDWkKr1gC5lETINl959tru0CRofhcCGEzKnBhERHs3iAuHFhsI5pw4r6sMOE0BuYhYA
LdCTSsCZPqj8ZewlyZofTJFEqw32UPVMJtQ74u7b++2dXnnllPisx1/E6iOuxS28stc1QAY3GH+s
0SNO5W9EGxLMYVf+CqBKGvIoC3HEXaVt8PH0E949dQiM1JmoibOLVJd9mqgVs0xbHb0bxcddhUvB
L0oyjUsjqKis8DXiGjpf8pLpiHUaq0pfYMA44NfosGRJdZ0jz6L7lBnoy+Yv8OWhIYNpxENC4jwq
9DNWoxaUBq8gZTIRRP+ZCUwnHuOgP05WooP7f6r1/fQ7EdZ9JrYP5SuFi8PDAvqxmD2mEkjSFzMg
3DPrr8UejcRPNzZ6TJ7kn2Bb1t9iIE1KjKt4VAEQHwsMZ/sFbTn4aTlp7WqmCDMSP/a1kGqaTckv
10IR+DtGDulD5WvmR5bAjmDFPlG5pK5NCeu+MlBV7MHQ4EbYMrxS91HOOZs3/RDK5zzHBKYa6PPd
un5SeqyY36f0vmgF0JBM/D2MOf0WPyif3GmA012dlMPHJ6chDKXYX+se8JsBgHDo+7BTeu8oUa/Q
/Vcyna1FEfX3O9g1sNlvGYnVGoxCSPnMTJiY4F0/YTIoEG/xbx8zMhRmLafnES+ShzCwAIu5UjrH
Qw1E37mFJ8PznnP3pKrqfxJVoLoW3mAIL8RMiDThXHcyVftMLqBo4pEszhL+VZ/Rl744wThzvm52
lj6Ho7g/rx0mduAdh92a0f/YZt5yidxme+BllLhXv6oYXBcc3JYf6iDwqF+GAVpbreqkAmHDwyNZ
dCDAAFaoWW2Ggh5Qdu7AwKOAw5KIWZrovee6JvF0wAstFk1o6POKObwahk4OmpF9d1CX7wzGtfmB
CDw4PX3nLPeOG1y0BVRgBi4Fg+BCc2jAcPR9tXAfmuZfz0Xk3pAFIV0sWj6Vx4ABP5Ssrz9sYt4f
LVvmcEV+Zz8pSTH5tYaL7+Xt99o3I/LX+PIWN9yYSpFvPcPhEFckF0xb7jBwNlh8Q71WEOHpNXam
Nmh7XYIPCvoHfvkGCHHVny7B1DzLbzCAxzuaxCOA6e7OJWhe1lUa33xvOP/wC3w3ABY3N6EFHyQb
Vb8l2aZ+NMDokqI9Z8McScCE0RGQnu1DCOfXcfidLza8yg6pNl8neWVPQMs6xsIJAR14eAZJHi7I
edO9UxWCoZK2nUDeTX0wLSgKu5HydBnvWqHHUfI9GFsNk9uUSBjA05381RBVwi6axPbqwW/41+8/
Zioeh1RyhfVF3OEisGqmGiGN09Q6WOveRLyXwFqImObRlx4ZyjbDSOZJPSZ1hz3Vwgcm3Ecmmzm1
cjL4QxTZ0LZRSCfFCKxo/H1EdtVZeOL08CywZoNo9U4t/dMCTISlHeP/GvhhETvaDVpAvUCBnkeT
vIA04PwNl6iw71X+4ivHq1JcTnS+zHV8BtY0bd15R4NV4i1lIPZ2WskdC2B8ql1587mMTcZx/Kyo
q0HUsdRoTwcoOPQ1YjT89PyCTuDy4i4VZMfjJiE8t6Z3115M/qAO4pDflLbxeHgRhcCv+Lc4vMhD
lxFjGSkP1ypCghXoXkTlnXuEhiPV1TbBUOnBSuPVhWscLzsMvxdKoIJi2RPB2SES+n67rByH7SGl
On4hKQaGIJU1yIpqUHdmDy33rQcbnPVEj+SjO+2DwUcW4mo36qgm5ZXZNBCSYGeijJVjIcQoK8rF
z/HsKXe6LOzLWJdtVPcM9Za4HMIWDtd//gHSZuqzWdEPEj/oMo+hv1h9lCaAF7TSrkcR2wpsKzmf
SdKmJEDih6go74lD0+gzOw18X5jvQ57i26WBS7Iqi1C7Uzhs0uc0TuVpg1jIqNtNhQ+IfZSUTpi4
i25UGY5QtYjIe9Dc9v5NxP05v/cENAeVGsHCEPDshHcfkGRo0Lr2Ugw5eT1MAZsYUlFABsT0yf/p
kR5hyCurITZs5kd8jj4fsntZxXx2+D2s5B8jT8elP4SEmI/cjVF8JTCZ3lX5crA9ovAqPtW4svfu
/YgmBcqhWT4TLUzVpiJ27tEbwMA7ff5gQ/2e8HcDTwaxhbJbezrbnM6z/VouUgki9UdWpwdtKddB
QKFdmA3CafSIp3SiggxYzyacnDTjSUPANrv0cQM23OMuzDK1QrWDUahgALzi5ZUarHLdztUzUOsD
BsVrIgFX0//qzgKA3lTb8+a1ynDTC5Bp07xUWitYnCYfdVWxSblu88tG/qH1//IynC+FJkzjRuXX
hLDRTMjEeKSQ0meF3Hpb8ZF2mboxhZdHdgyfHnIUUB7eb+avAz7YIRTMk+Xs0S7tGhPv++PpTT5E
jpll0FfIv50m1HiO/KWl0tInBwRCyjnoPCrl9pxXKB3uIrRqMki1SfxXvvfhTV2Db0pPBr43jhYK
Hl1pbYPzTDvAM3po90I+owUDteeAyDNkzYpcB2/X9tp09BwDxWGqURZTZL5nNB6KENoFI5qhCnyM
jeffU8AXjo7A728XOL0z9zGaEoLNfdL79qerbrJqYSoMA/ym1DJqM/Z9dG1kS4wZ1PGidhTbtx4y
tu2iqsrJ4OyWnfwWfE2MBaLxZrgbFxJRTQ847zu5cXmjGBkEunJkEbnQDDqzbvXHKLWnUFL43J3i
Ni0Pg1Q/SR8Yp4gblVL9U5+CtRQZWmKc+5o96RRoytupp6/l5sSsXbbRbW3tYcuzbkZO/fIdZyPS
dcI7W81xv/eTJ+IYuvKOoGLXWrqaWwVeiBHkZsDVCy/L08fs2LvBEOI0ZDgPHIN9FxkvVZ2E8Er4
cqD62rj/kW7kegqNxFRFAhTc5FIui1GKBd3q3Y0SrS37HR6XdapbZkZ41fUv74j3reA+u/7XIhUk
qH9BVjZY1KqHdnOSX3LFs8vjpVh3VONR3j2i2sCYU5xSorY7h06YdX/xmSb55Wlh90FDmNEnG5Q5
p9sEvjbW8Ol+r1a6fzoky8DUM/e+IxftLPYKFPM4MZ84fUaBEQL//wnAyrAlmHCjuEzRov3zkaWz
1+9c2nD6yenjwWRAcbil3/hGKeUtDSSImEtPekOU9iJZhOkLy3pU4p9wIFhagzWXd41GGLNMLv1L
vRiaHnMqp17XqXmxVZY/tsLIcAjCgb8owqGfe00yJHAtjwMP7SOVRbYNhpWa5E/Na1MsQ4UyKV6t
MgsF/nEMuJv+OHDGjgduhrrp6p5tfqafRTyKzOT0Rblh7EzpsrSo/oZisJ9WXtcEa95eI+tb7u2x
FC4zrPB2eKzdUt66/JGCHLuKv5RmQsEIAoJw8w/ivkOjpJ+eNFyXK/nf1F40lN84WyTI+EaM8tBG
4B6qfJj6TMpiaVfIdz9QEUyVE7nNjV2oRAVfHcQgzPSOEJmlRRv+yY7XHPyCfk+ROSABdDvFoUir
pe+9ObERlispNWpP7LXXA7q+hzCFgD9pkt1s2QDQOluURQYtKnfxnyZl0vpgG7vGpSDegXgbzhdV
nwxrbYyVFPErhznn6rp3a7D/ufeR4wBa4iZrogoEBKtRrnZsnIIXNbZatkYlenGvCmWuY3AJ1pT7
itkSauBd7Wdx1F9aLyD9XTgGlksCkrFwumSRdqS0wU/D6ap71f6Whvqq/ZLcy/BmDAHhcR3LsuCA
KbAdyI01WmQUxMfmSp6yu+dC03H3S89yCnTV1WZsMHMlnIUeDWTRLmz5AfQg2D1/6iAvU9yok/cf
pwQ0o1VJZlj/fPDPGp1nU2JNMMseQs6uoG33HRUpJiCEws6cpMV/rDnP6+Q7K1We9zez78aGlw+y
smkN4qKqDS9l0SpY7i2ZsMeZUbhb5zR7zIhL9SvGaRohqWI/ywLoNeo4BAedtn/nAQVdGAVKAOT7
P9EGFnsWhy730TpDzqDRf4rsxiMYrVLa5SvTGjJdW8w8zekzppyfSL3QikBX/Imb3+K3MFKY0dyO
GGTbkizPVwnDluHZ19fK56/EdC5nRN8efntJV4VR4wtdHsGx5yw0FIYZYa3vU0cFfe1VHC1uhMKG
F0xSH7viogTuqMiz3toAmSAZpvoU21ORvoGxZJkm1PFN8HeQHI9RQ1h+hVUlHhnJ4dcbs+jqRCIt
y4prYohhWbWwPsIVOljMhuAxQc4WYQo6xUL9R15Iyj2QA4yM4J+ktVoSS4vl5dy7dulW5UmEp88y
zurW8RrqWJBYovWgkkwdWnblP2xJqTn0MklvXtHXd/Jyu9Hh00xGo1Zagvcic+w39GOoCLu6BFO2
pFifhsfSa7kWMjn03URGe9YV3uTlyOt0QtvG4mEjwe8EyK99vr2924fU2qLzYMpzyoxBEuN6eQoA
VxtYXuv9RE4tCl90J7jdh9UYmI5vjiwtEXuOQRLvbvxnTYFm6itESaIPYD4OFTDhijyW3Z/40Y3C
SryuAYhRxK0HyoN1cfld1M8SE76caCR90RwUwa5C6cl7rS3wQ/e3ufoqbzMct/WXyMQ4Li+w7LGw
3nAxxixgtmUUfvgXAd2jXd36OWnvfa4U1DFJKg+iuGANU7LuBSEnfq7vmRdbm/3HhxK2hDePBR0S
5UHfq11nrZdSj9hwwaxsr17atfaq1xUifKCbLqBe5QjyU/VLuesndw+KRULF3PvsnfP1S2BUboA+
8RsPGHjgmd0EcBMg9+ahfxFffq1fFbUdLu/bymWkDu6qQkTTqxAgHPKthmIr5UZqwA6AIUU1tuP+
JPJlTgycVJLmx3sFXaDRNDHnymomBuwJAiKINANNipFzJUKLEwrsIJ2QTNnY2A1BuNiz8GacmKo8
eOdZXYbkbWisZRpvD7+1+KacSEkfTkM6YHcckGu2MaadL9g943Uk8EueBP7Fh9R9V07/bbYWVrT+
R73YY3YN5MhjX0qNeo9K6cFpNpdSbpUzWibzSSVzQlgRBLCGyvfivkgkceSx13eu4mwuW64ccPHE
3fzjoh33s/5ktPBNxCatP9ucZAi5nBzcz38TIQjGHRySGRSn+ftR+PjY9Ylar7tr98nAGsXL4EiK
/o1ko7+c06LfRG6gRe1ky0147jbCaYMB691G6846LHw90Vm2Flx3IzVCVEv/lPwkDQPrxhFBSjHl
ETWx8ZSTYO9uNGdoDWPjf0Djt07v7ee2chGt/uXszphWC5iSctmJoLb6JR+1R2+z5AHIZFdNCtrQ
RyPz3KjhzELBMPyP1EFu9SUU4DAQpQCVI3a6OeptbabFDJC0GJj4u/N42SPi9CEu+l/rrn+pv8/M
2zgGO2c1qBwouB2oAVeH/cShrQplODe/vSaZLg9rQ0pjbFNy17NUTgGB8IAdzCzXbKmUCQXJVcNp
oB0MmG3tkaE0QVMFACBhQMfKFcRK1GF5Qc3IWf12Lh/QS0FrCydj/ETlPV/SbQB6DhAwyCq+fatv
axFLpaVPMKqBigtCPUuASD1tIY/PL2ZfepNTUvi1NSPfk0dlKTuXflkpqm+LItNOajeHMFZefPnc
ojncabEXDZ5VDwUqfeR/Dhb0bM53LTLkU5CFMstNG0s+SBBVInRh0Sr2MZMgtKtfjcJ5Ic+0TRb1
OMVb+0KidrtnLfzV6e8GjUJ60HzQi7IXWkUbElMG1jLNp9C2NPbj7FTDAegKZtBIfbmoYwm4O9tz
87OpkAhkOim6dCUA6xWm6jYywgQLUOcGOAlzDbYZEzu+9Ymx8FBkDTIiLvXC5Ln+ptCB5STeeeFN
VfKHiHTrhzIm3XsXcbCXtnZTHUJgTuXV+f6IINPXO+DRpwNO395u9Aetdd93p75zEMCbX6Uy2cfV
wfMRk1nIqUsKOWdzaM4FEWihvqarHeKa+oRIf8nZLMYP3u6z1vZ4Gv2JILk9UjVu1hkel/e5+4hA
45cN3naIF6t0DaYO8qcLAXjENMt0fI2niprd+Ofep1EngsAGmKqaUJOu6OOKAmThcA1pBuC95E1e
y7CewrtePjNUamp9JoxurXSN7Uk0GLHACTyIYu9b7fZHvj2/y9bQ6dkbTKyLhajkrOcJ7Oa1bGgo
hSlyetaz459NSmPwS32+5kUgiuvzLreDIchZaaMTOll1QHmTupQk06op/5ptJvqnqcyDc0HIBEVM
sUKT8/s+ZZwwqKd+6yhYKlCFJ1r5+RIq7DV3u+l1qZ829utz21e+vnMjKk0yfQ59sElnw0Iw2anX
voxxO+p6aqsc9adE0IgzpLL94JPECibOucy4+XeZAMjnhzVYW2iVQGJ8VYW9Pz6Pc9UBNa6iZguw
Jueiw5RjHcIV8yqWN1NLbIPuVphjv4KCTVjwx1EObhVVpOPpRMmxSZJbk3NtqSwkF/MBg2/NYCas
Bs1D6+SafMbFXJSVxe9N+08RuOYj9X1YQHPSujLBVmBjJQwmtYOwv+X8xM/1h5AzwE9nihgHJh6P
uiix3xTCJCE9pz9oRZ02M6jDJjhQ3z6rG5/D7ZyUwZWXE6x4LYc08WpgJlDm0OQVXE9tLL83gfnj
sbI6PX00TqsZETmfZmgW+8ptnzH8Z6Xkuc0mqIX79nGNrfeNEutZEi+UGKrLapn7jLRAgMgl+fg0
Ay9sfwqAUiTU5iM5aiFcmyiAa6sWca0V/ghYvgvnh9OUeiu2TjdhsWcmNPb3oKcAmQ+K2brvuyn/
PDmNXVnx5titMHUQztRRWntCFVfZsjj7pECV17OwPzvibZPRJ7y38VWIulgYL1Wps8uVxGnJtaZz
j+eKDWLsWS4J09YNGlXZcJ6bvd5h6bJohpS44tBRuPM0gfqg3J3BpI0mKJpcD8HbLCe/KtjMVkh7
43SmyvnoXMFJa27iaOpcrG/Ji1ah3C1ChgBiRvKkaDdGogZwLY7nJV4arIoP3zQtxMr7gC/+wcdD
kkltEc3wqQqCgnHAOwmrPQ+JXuoWxSgU0Bbh6gYSFLkNGS4i8p+OYzdVUVOAyB2De1fOe4Cri1XO
yuT62mt0M1BQbFYL77Sf+57a3QLeL3IMquzKVLxG3IdkSYHDqAO6pvxDI7qQ6rs6dX5Di8psYWTQ
VPZ7h6NUDvh+SBbNZBcH1NFZz2lI9l8eaMa3rHaV8LqqEUUQkRvyCdmgbpBtkUz0pO+CpZoQfS9l
BOea3/Z8GRqIZdKhup5P3lEHYqQqR+/OadxeEdBgb71aC+nsUS2QACmwLas1mnoKoeQ6TVv7cIhg
mzcnlit0ZUB2kZeOHQHdLbQ8jmFqvBRWnwhByujFD/p4hKRI+KrKzoOP0eGvk1o5CSys03nQpAbC
VgGtrcVHQt6yURjB0AaqS8WFmzalFhA/Z7pCS6xEEVFWytCAtkRbrhl4n/QG7Tz5ALis7YswnxQg
uiZY7TCRhUY5mAihmCVn1wYg7F1dFxOdmW1aiY5F5VMCNGsSKP+3a4AHyKJUjB7BiINt5cu9WsOu
pHu2lfkUeD3Tq+FAU5lgFMaORZc+3jBq2Qoa9b87rgmUC3+yrNQxhymCKGuDQrU7RjnPUBZkkFws
7bjVf3jQCANDTvqOE9eobz0bDKSndBVIO2WnlJMLr6pglbftuRN0t5voUllQeURXlOC5A4Ej7lV/
oC47HACBFFQFIHzO9/ylmKKYKt+KiKrx8iQSNXHhjohGaMxADR4mo+VH45848rVwUSbQ5NbUW8Ms
kNAbgqCjvLngwAP3XHbk6/eLlL7ayz6E4pgvbIKreFSdyvvQeNCTr+9uYZ0QdJxQJh+3gO/MkO+H
L6OZKPldwR/yNFNTFvy4qA7TMs28Bn8o5B9/i+yEtM6VGtMB07OgqNm90gRkOKz0AsE0XX1Vhr62
gEbeGii2KoV824JAAAo9o1syhjyKm2XaZVHm5GG2qmMW5aqXq97F5LDGxHIorhoUyGnaThsGuv57
6aEYxhm8v49UOPVjqbQW6wWMOlZgY6orOmdi4RQgxcKBZ0YW7oLVS/+6GMk6I/1J3IFA42/r4SFO
cxyUeN0kH8kNsgyWCFZI627DzOlouYxdrs6ZxxMKg7QHPXHPcD9Ha4WNUAiHXydrFlju120grpEp
otaFBHp0g2z4P/P78k1an0SqoJhTHEciKLMpMgeXA0rn8GcS4eWYFEW5Qy14ZsupfYZJEhHyeteP
dK7+bC90vRnhqeTBSCUkj+XEp5PsOWTC+jCvKnojQphFSsASFBbKoreX1qhUdHtt3xwRjkMLpIRw
Qh4IEv6LnFzTdaIoOcpVfP01kqjlJZCn7Fg9R9uhuGgYfodTLK7vFIyIZgCCcfI3KYGcrVFZ/zn5
gEtAfa8I94YEWrhWS1JspgYQTgf7pM6eL/EET3AGRv5UnDgszSESJqHtoj8D46qJwlCEjPCQMkyy
xKjyLcOR9RyBLkbgdxw654Xt7AdiX+IS8STYkAyN2gzbiWFlUBwHuFcL+bkMNGwV6WUhOoqiD9lM
B9tXAhVXdaykD57Dq6MHGaC8y9y1elujL5rhtgt8wBeGLbgiicluT0hQaY+7BsIST2wWeCbYUNCy
1EN/583zLzfSbs8XZXFhMB9v9XZpxrh1KMJJzgU99moXu8El18u6PZQIIGfAcaWMu+yzfHN8LAdE
0XHB4ceHZML/U3vGJiursNXeQ1wA8YeFpYkD48CotsKUPfnJab45Kr6kQU/ePR0VVpEN1kV1dWsE
SpEDrmSdsyrVq/cHc8Bpi0mtrryWR32K0zleGnJvRm7OLLIM7UDukoLXrOoYTcPxT1O39jNHrmxS
5aLDStEhgBZfubvzUXVMk0CW+gYN2MUB+URwpreT5atnjACMZ+SPTkdqeGmZjr23EEsqvxUJDeDF
4KOtc9pFL6A8peouAnMCr0N3vwKRn+AmlFv8XtxMvjyoVjpL5GzFEMlM3djfNJMtXX0Ni+7LhP16
Us0++AoB+igVtSphOhj6YJ4FVng04P/FCOOkpN5tZrpbv9eRn+QilJcgwx5qMvn66FJ08iE24NiP
6rx10c03Kv/+jXwmeX4vtvPGo56ch/5wmjHdKsYqxNKjJhcDk32H4+qKFgvYY5U44wgl5PR5oqPY
Nu3PeCC7xU5Fay1ArU0huTLdGs5XccAGmj4A1GKkkEsa7WD8T47EBTaKxaGTFgjbQmBY6UIluNps
Bo9Au9Yy5sSMGNHErJDZ6furcnTdUdoAv/IX5DC66S3FLNKeXPVOu+O9CkYiCspl+QLATDFFriWw
rF4i1jz6kM2wl92WVY26hZa+cg4VJ2DW0DBUOxCQqhVGmvk5Lv7KWHAH9dPm94fNCI7jEogLhXEz
5aYBsJL0160kZQKH/1BLcxyMCDhdv43o8tBDiYbh7rB7hznEV1C+deofS0rwXRyGIFHF4B1nMAJQ
xoK8SnOQdfv3NKCPRUTMstOPAmYqPRAf4oSp2ow+UV9ExEAVwGbsjpjqzxHx8WVMeWcQ0HxUtXfA
HVumRrOXYoTDNyNda4+ZjajY9EdP4XRz+UaO53z9ZuyQSDp3/EXHUR4Wxyyb6E7vRVUjcJr7KKnL
IbwCu0AYe4bcEh43a7J71EWfsFy8dmJI6hqz9/uqAeFF1Z3kfopIcrugz8Q9pVd3J8mS14WQfE23
WITIwOE0MV3Zar+URCYXmncPBaPQBdbc3Exjzg0BnjxzgOuvVUhuPCqxJBWavHFl2GSgq1bkhxEz
d+/RB2sP6bCeP0gHG+teGr/CUxKwRTZPec5lkb3WjgN6BqRxiOMBLnxbYR1ddkEog95L6Q3ewJFK
rTUWx7b9oPQLGriXLU/MTzq6gFu6co4Blpc6Xqupxm4aX9HRROpM3c2K04Mc7T925clDnk+L3Aep
WS6XjWG6ZdDOfYBFuE2X3MndKyTnKTdU8ijj+0SkOfvjTmswf2jlareUgYoxtHemRoLY4qP887GT
qMGqhaI2n2AecZihuJ3sGzhyPXD+Fw9Ra0uKEGXGM2Bc3wS9pJw82l2pJun7nrq2IwbLyRaZu8Qv
8KYBPCxJz28tcdeMqLCpqWkY0LQwZK1CVoMLaM/iYlIcm+ql7uAtwy7Yi5v1lKnzMXB5p0t3YpJF
onX6ryGcMCW8mXmKufrss0c0GAD0+++u60HHt+Y5ePT2/0vqYmmkJRwBkNUhhCWyNFpWWNHnLK9w
4jDtsEF7F5FOmPeeUQGBNCLSimCT6i73Dp+aREbv9nF/Rk115irMCE43+gyBdDrZiNomBT7jgKFi
I4llrLHPJ1GbZGiBhJUOe6r/joiP8I9n4LDtu/AaAdKuxREjWChtTI7pq4VXOuinpZcfO77IkbdU
MCqzM14H8hT99zWD0zy1sWNcOhNZTcjuWcYRllbtgG4rLj+rAJNDxC1OG6KI4muVMVZI+0j7Ab/v
RS0A2JqHrMyGFazMgfiZWPZxrsUCBsejqsty3RQQeUnPbffgNrv57fiVqAR6Bq09LxfxftRyVN7w
Cjxp+aXDwajYGQPAUDPxgJE/eBxRCXjBufEtUVMbaFOoM5DGw9cjFIXH17+Ul8WUcbZM8OsogceC
uRUQuswlOf/uhpOzKhWwVuRefp1vNVpHDB2Dzu1xdgq1DfAYkAJwgqZFgRc5sLoqOrddOVlsVncb
1Ty4MjfhRvV2MmnjP/ezLLnIm04vfsDMIjT6FWVIXagDylSpHiRFAClDEGie5uokagP17IIDH47P
pcN7ohTPjD30doUsZFuokJDcCthRuVgyc+RPXXuuXzeehr/jfE6A8n1i5mX0lxJnF3KySn19ZCUw
YDCTnoSqP/9ALYjEPZJegurN/fuNkXwZF19Z5UAhmode/6hYBYyQIKboLbAHQ8hohVAtoV87eo4b
kl314oX6x2KjubJvuF5jmdoCdItuoUyfatMg2BXq+Y+LCbtVnRCFr30ajmQbgkO9TL2Q9azOb01o
DexUM+rdM7VyhfAb8jmEKNHFS7oFqWehrf2tWwYOYqlXURl3uNkl9x2G78Syp7jhZU9jwIth9RSL
DnjFswUdqMRZ/GfXATOTo5jMFMhfvpTpdcWzC7bdi2bGZnOE/eEqglCPSQDYFqDYRNmu3VMawZNO
7Db5du78iFzuXp2hmhLH0So5K7Oi1+snoc9dLoXGgbTg5twgKiPJP6GS90DgNdlAKqnZOA2vF+RV
4/+gk/GN7xdwt9w4TJJrFOEBu/3BWxyL3xZRYUSlDKouYmGmmK+AZzALGtZ86rQ7UvIkOJmqpQkU
SsEAsNic2Q2xjOLe1J8XSrNr4aQKNjpGbEbERW1TBD4LDa9XM90TioFCADq0EJpCeDoMsfwgC0++
ChQY1BEOkQl0AFesJhFzXEDHslXjXACgxfJ/MdhcSqnbapq543+vx27gitMbYtJPv2TH3bFpjXGF
rDRBc7L9ZPTXm88kPBjC1jfRZKL4v+0LcVhHv2lltyMSayDfttrct0OSD1uzgo6VSjcPLQkMNyXs
D5lwoyZ/2Fo/iis3qLzRc3H8/k0qdkJZnDRR/KxLt0BWvu2FORbTtfs86DIZsv5PAYodAvdmhH7n
4bjn0pJni2nyXMLTNVd0UkifPw30oRAOIJFkd/QRODi4OrG/5QhZfmlR9fcmEEBLdgUhPslwQxrx
ggWMvASQ2x4pAFvjFc/McMEooAP1OZYskR3eO15PQUtFOJ8+BsG1hIjBDSw8HarRLr8HpiVSNCfV
Fk8sFWRjMt24S5JnsKn8zvTvPEkHFcOFA8iZhbkpIJjQvWTUFJyjoEALjYA3yOX3400A2PJ/UvBZ
BSGXM1/eNRtDT4OzuTdxeF4zbdXHX52uTeMx0Ox/d0GERlYiGiKFuu5TdkuqLDxbtigfWvX57kp/
i3DSGzhYKuCQBPLq+y+K4rB2d1qdLX2CqQPtfu7VQZAs6b87Smhmdfdljg7tLppLSumcbe8F+bKa
WxBSSKqyCLSS2IHPkTrnua0QfSKlkJiP1b4Ijf3WVq+i5WWUHmPT4HJAQ1VTCq0LnZz+7Lhu4X8t
A86BTK9mRaqNEDklkJGIUlp89KyJzgZuSP6MgBlutkYITbf12e5izl5sjS77mOWDTHyF2l/W1jrh
aKDOqZvtTwIUlBARaGSDSaZFJLukAbfrUfs3IAV9zbLSFf7WrlsKmV2WxhIBS574+8xlPIT1COcV
wUtpo5y72kX8uLtQZKfKTF1zk8zDHAdDd6KBxqxs03lRwwWdeMHh2AZsW075vO3vafIxsk1cato2
LXI8Oumz1+aeEZtFpC46aL3bu9hS8Is5dX4SlQTcSTy9gfWq7o/VCjjvrNkdSyxkDoSE/8vw+z1w
lmTErOKiHpdpuEKlW+YZNgF5c2dACYZdzL6I7FsyvnM+XYr+jCtvhzMLeHwAgNoTkQVtLqLCQKUX
PozROWCSHCjRFq0x1snqwFT8Dt1Mew3yEygRsIiD5fQuMI9irBTUST4/3jkFND6ECB3JDSUmZKDc
5aiPKzSLBA3DpmSiDLosJ2i0LTMVCMUE/+9J0BUkId8ZSNqvS/YXOZNVZtSVfEN4srNchkWRhB9C
fx+z9qPxrDt7cQW0aypAiaB/AhUweiAo06fHFI+CyeDVlSyJ87N/hA5ozKE27OwrbBWsxuthUh4M
M6M/9h7C/sO48KnHPjUaMTZh4y1JgzbQdpxQMfqjh2fRGst6fqzo65UVCA9sk4OBsYTv6ABPDUe2
2TIAnhnlfQdHCNADkMY9cpxOPal1tWymiL2rsBnf8KFB+Wf1KbGykmbZGRq8vgGHE+H1OhGSHpNU
pSqfppulkrip5qgm8ZJnK3mR/L/0du9DcFKdjceHJYq3vW5pQ0PRXLICp55A3AYvSvCBYhaeVgxr
PbxLv1fvfjS+eyRK1rfs8upoTD82WSmVKJ7xX4GNouxKiej6E14wUC3Mhui7k2WsLjjtYujffAm+
eI2c7T9e0R2/21hTnPl/FcIVVuAnwCvYqUMW3Qs6m+KA9M2P9ePVcx3RcfLWd9sk5kTVM7X4gi0E
phS0m0ghpB/Tkl5h7aSEyknLK7c/Mi6RWZor5q49pl/MPqazKE066FG9rowazrF9jP42SqQyI8fq
qrReQs4X/Ds+tB//E8d7IGOXU7v06RmwFNFvAHKXPASnSClUZ+Ps3bgbirs8pkRd7UWEjVajEbvU
8EZ8sF7eLSDXtxz0VScDsRfjGu96/Z0cPLbPC6vH56l237WVUN48WqqB+pvakfBoZW75wzPcsoUV
tFPXJz8dtY3+IBtmLfPFfz63EbpIvR7c1oP+yFg7sYtlWxkM1DpeJNSOeHeLMcoCRq2xKfu/PiUd
lnDklJoZWRe6rQg1Lhz+Q+v8i/GI5r4EO+mXyZUjadPr59u4dcTn6p7U+0M6ppGChuPyFfJcumQi
tx+RJtElqmPnlwJB7A5rpQPqF3AYnjvSRAQDwHj/rOMSf8O4SBkLu7GwyLFEcWmrHIh2Ym4eFtyZ
bzYiZuv0n1PTXl27tlO5XSW6jIMA/W7CMl8Ofk5OVkjsylWaXh4SlIV6ourH95cnqx/WI86eSgQ9
/ouLMi2Lrmahz4yWkDwJRI3vh46nmWpydfNiPsg1rC3+PFmI9TIJz4uJemIs/uTmE5y785Zx58IJ
i/wZSG4+ZzXYSbsdz4716Ls3xt+XTeSm5YJF9Yw2IUCT4f8jkid60X+NI7yH3sTy73u4kqQBpPaB
HxZPg4dyeRiw2rvAuBj9l+NUnpcV8+xwe5O/phr/eVpw/WuKbcUKaevAlectKPyplnvZaznn+4hY
8BmqVI0E0gOQo4SrvenJ058GX4Sp/vS5D0vjqJJORMHr4ruWJAsSwmwYmOcC0KYzOwuMgeMo+jbu
lEpU3Y9Ox8CaW+VQya678nDqhK/4DCIUEHtGaglDwmBFHmorNyKJ6Nn1uE+G9/BoIq4o0HV2vr6a
0z9ny/tegf2qzcPf0oONzHhyY84kqYgG39qg5ACB36G6G1IM+Jh+s9FzG5NC84Iu1mGDOryCu17p
I16uEmszk9gG3sVpVtiPRlWYUXFtCctmZrOC0gfiFkqyfQe7qwAQJZ9VbCkE/5Z8/DXjAn5MuAON
0msxX/eelvWQauHqEgcoriZbdkQM3m+Ew8redGQE6HBUWq+nAdmI5f46Kt7HCFPwo9UUMsKsxStr
CG8W6YREKJvOLhffxTWQyw0Wp+/YgthpBrzT/sHu0P4x6A22OMTLpDXxMZk1CNPzZmccovo8rp0d
r1RcZnSt216urU4GwdallWmCCTzbTDUBAZU65x0uvzHKpO8BzLwBAx6n+lIFztOVZCJdi3Qs1ox0
Lhm0h/YgKftEOpOl6nwofggz/RFDJ6xIYiSgKvbMW8gfMMP36FizJccb4/iKJMjIKgDMgZHa8VKG
yx9Lk969lg0dKfh0J7zk2wJxV2rTDS2MwhROvNjLiFAQodepWEayslWeZmaIwS+FtjIXqdJ7in26
4iIKUQLAGTZQFv6DXflUBdbaUqVopq8+HxTOsPVNnCZlDZ1JzKbobflwi2cM0nYyWtzG4GIGQ/8D
nstp9wLijBE9o6wSluHj5uJmoQWn0jhDGiPgVi36qxlFCrtG5Pk8f88ekTmzk5BkuKjFAkTdGByb
azvZfnJ2Xa6Rz1cdkG+Zx0xM3XKERnX7tibNL8ot044jNVeHU6wCIgebW4oKP9tqjIFYpn6l63sK
ctd0K8njGmpJdtzuDzD/M+cAVtTzPyD3zVzAMfaC+q6lxrJw2gcs2BoH2S/+b7sJmyySco88cQI4
FusTGdUweBu1+Pf3m67XpEsDLUMk6Ab6BCwDWC+Olv2C2XQ1TbKkoFUrD2QX0M+Sj2GCF6fVJ9fj
g+e2GxfnXvV3Im20iO143Z7KRJV2d9T69LuGyfvcNos1YwoM+TIB8/u8t+KkKAt5W1iE5uyDvMZH
7Up6DpQXZGjuMU0QszAj2jU3YvKHqKWCOS+oRmlBWrXFKowcXDM+zJSArsOyL6kBNQz/O87Sc5UO
IH/96Q5bsS01eaVtyMgjzFrvb5j0A+snhRctcnYf8Mx7UQHP3KELUpxN7GMzxAleh2QUR31zlRWy
U8S/XJkNa3oiTtihT4nYrQkZb5TgMzwMoLv8u/xY7Ho9+ykLi6aOAkRoyVzNaa5NZo5GKEOCsGPE
vXYhd8qnxa9LhBqPkAtz9UDnpHedc0VI6g0M4Uvf1rb9RQ3H9j2bjvrQ8xCpGNMbrAYuDdjEPBZV
Mjuh4Ho4Nzvm0fBCvZmxapoAcK6cTGgQUQo7q6UGsLJCJWlntLFBretoZWBZrLUdI3OgrC7TiZI1
AjiRwUj19jn6eGwSxdmmV562wAIPz7rBOHWABo1SxuThrVUAg1MlCJcBFqULUcsrFdNXROepkP2B
qPKZnD1gg7Kklgb1W+zR8CJtDNmbwnkWTzxFNj7MJgeVQP3odRJmsw0AkLUaY6uUjNeHJlG8pyoh
tJrugn2OhgdCzweQLNdXAMj3AGQFM+skfP2f9FYZUpVU9TiQ4EPMx74XISdHrwqWOe3K2d8QfFgS
DFQeTnbpUS5MU8rVd4mghdxy5FfY23MKsfy3UWyutzLXc+84Lh24XLaVzq7xclXmZlCwzeujc+4i
SBVop6kArbwQp6ca22noyOp0l1KVZ4ouFACh6T4i1Aw/9Qgskmn4erv6nFutm7UWVKGp4mEsy2Ys
xFDkVZmRByfJYWaSzqEZjKRHmWiXfnTHaXCy1KC/scQQ/kCBMVWSMIQIXAulQjpkucpbodSiBU0Z
iLxamKwqZIsvayrvRnftGlYjk9CiuB1eGYB79UPA36wySMXlCzcKU7siAJo4GZqvPvdOzmIFdccW
bF6uggUOCPNAKPSVyxCEkOUAtOa2viBbKJFuYIj30yea4JCQ6TZkF/3NtIOOw/kdZigV8+gX/jM3
YGkOgdip1x/xirasRZCpIOR2OW/ud8j1AQASwBPiJ0VUKf41GoXXb/upLSFxORIc367C1F/HLgrE
cC+EEaYSmuZhxA9oef0r6wGlnNcnEopJdCnkFg1dY9kuiQzcP16NlYgnZr9pxi6ERPlYwtVbpGjC
JJGkfisGXOwA786dLq1CoN9RX2S73kVS7T4WzBTtXdJAZ4vsTc8URzKOD3VRh3FdgNKi9v5aVN4K
89tdODwVeT8BXF5QEfzzEgrDI1pxwfahmlhTTICWHtAvoCBnMUmKE9j15ZbJO6rpMDUUYTzzj6/3
mXa6pQ5/MfrnKNZAL/5t9oBpYzcEj5GKIs1OuHfkuhjVS4Ua9TP1RZhPHU6I95YjyC5lUhCKozsu
nh+zmPBQv4TCByLH+JlOZ2UpcLKmHN55Ysiu08s0KgLRTY7MfczOOnTvkjtcnJkOW0VbX0oDyEKU
dtJjKSitlUQQOH2QHrvT2RfsLpZlLfXtDilcKCs0NUqXrOnDjKkH7yf9z7y0hzzyUHQrxOfhkj99
NS4iysMx7W124ALmKCoqpr/VrWA+b13Y8TdgBsu8R9vA2oL3jKoH9RSnxU/bYVsrUkL/yKEvlkNv
nOO34ttquLR0KilKFsl7lbqVTjL81kruDgCZQC0dZ/ryNqCqwoTphFxua6K4bWtU4FqfCP7vZQCb
hQH9PidST07vd2z44WC3bYjU9uKz3F2slGzSyurxGCejWr8iCM2bv8o6mGOG6xCG0kHJXnAVoqui
YxKZ8Inl4D2M+wkm1A94tF2rZ+kWoEagyMnpJH5qIB2v0ORRx5zO2q8GYdMGvNbmw5yyWKu7Neg+
ThmO4+mDdvdfBI0zKQSAoE18K4GjpBk9NMtv8v4+6d5z2hhd3Hg4PwRb8Drh1N9rdJM5+BPRhQcb
RRDkifN9nZM04Ou8CingfCtT/MU5LuUyIGbBddvkG4IM+SRR1dSCYwPQRBV5Tg6O0bjTxBC0QPhF
1DxmVWmqrfXo6KDRCkgR1hWylGluhh2tvx4cnCWGu1athE0rB8YG+7F/s31vRDlIHgoLzrEvlZ15
2oIy0cMQbaPJ9M3NovgqGpU5RWwYmuB63UwrWm9W81LbSDG4W6d0XVD5Tw2H2z6HoscGYFvPt30i
kp1NYYvr8N/CzWEjWkorGAolVu6cbZ7ZOdXaUEzzdtrJsN+mfsCA13xO//rUTYcgpRfA+nDbfafv
GDxsDVwDbX/Bng6emXyAEAUv1/LBAMpVAppYdV09pCU60ZwbB2zkLmReedSONqDnGQHSFpmAC0pC
qSYYJaXVW+8HtDHeP3J48R6yhypEEs0GhiBOC+OBKPecQC/ah5EVss9qLtqMm64JYvY3Zzrnym8m
fE3d/Dw9fPPAPoqUQNen51e8NyqCI2n5D3mCAQ9fdWoURvv+P6cCdMUeBhMpEALv6GLhO8oM075W
BppUsMKWcqOoK4DnBKY7tGYpkjhDlQZd6IT8iwt6d9hhzd5A90rqeyrwL+Qe5tPwJuGZI0lYu7iE
AerF/x8fIqATWTMBDls+ci0pAM2DvYHNb8r6YwLp0ZVNkXun+fLbL5FTbIlD1yswNsgonKVUV+XU
mIGEXYG30V9xL28mURHfQ+XUb1mOkGqLkB5ukaS/FqpZksZFKmHjAUyeI7rdqPNHWmdgSjoSka5M
qG0o7Qi7FYnwbtMQBkN+xrzEw66cYNSzzrT+eAy5UfmZ9PO5qS+dQfIsttncEo0nY0gPtS9GHv4W
QdSQm51KYBbvMF7skto4gYt9x+7EPvrEnE2/R7d+C4LKFL2DjHJQ6KROFgtPO0Ood/inebb7ipSD
xJlqeY0VwOh98RHFhTQqoFiN1RnPFP5QMRxFCKvPVXSZrmwG1B+cpTrOIYHLhDrIs9iN3wouFqQi
7cboo/fznL1Xvra9/LbIpAlPmlMESVdLEo8lO/uX7mJYXecXOjfT0JthANg703OFs6TttenhVr9U
aBRJ2F81nhzFjwGrnn8qlHLWOfHnBGTvWbLpLDTNEy1iBp/ACsfbhCEH6gCtxIpSeRPopp975s/5
Kw1u24SyF/YQtSLWJTy4AeijL11je652QyXpsG4TzhpLZq91BafpHSLyXdTW05KN1ZvNs3ZBpO/d
O4NdOhA/v3lnxVLoZw4HHbUT4Flr5F3tBxAqO3DHfnOkeqm0fPeb+O+PgPCgEyg110ciKhSTiMV6
Oy2qekoo0JQKmy7gFfozoSOPPle3NaNlEtakc6hNuAs1Te94rJhT1MV8y5qZv5alx/qFTs4uGceP
dICKO4K7lK/spa97ZBvI6mBgTR7ZHfn+Fz5TtTwTMKf7+m6LTMxAO2SD/B75Lbo/Zh6/ix+Z8Cl8
Fdj9JWfsqwrKciyOUms+YFkAkc461Xp3kSw/nL2kNZkPINss3bxEKis6E6sxc2ONdk4V34xvzPck
CRi6nybulXslZb3ZV8fRrgFdhhyG+BopTNOvqqnfDt1lj8oLuQt+E15NuQ/o8bPeja4ryGCiUjlN
bunsomRX3aYWJ7tMAMqdvhSxL1c/6AnRj62VEfgDehdlMdhs7u9cXFGW/22Hgh8bjrFXfqwWWRuF
r5/qkXLd/yVT0STo3vtVE0vO7o9woj+e6qkQT/Z/0PGphvHkxcdKFfoEj/uh9wCm4+G+XKW7KvBw
Ki6fRiU6thYaSSII7njlVkTPz7U6FfCI8n3fEIrPrpJt4ahFwmlV67YjFmpsaXoOFLBqvcIhcg7E
0RiSmr/i7q7Lsv8UEo7GRa6twz86FCcMEhLAkHqhOhZT/uJv5IX2xfuF1xzaZ+BHq3ZNtSWXJ0Iz
uCYjBf/hI70nmMzCVX97cu91eOqU+qqblUlKOlGefKL1McE8u8Yvmrmmpqwp8Uo5qF0lh7lK5s6q
8BOnKjFxhZUdDBivQ9NesOpW2ltECrQnSveoNbEXOpXxS//+fe6YCdHKYRmvEH3azTjQCtfGYDhy
ScJO+TtnAWpE5doCE0vkUHYZSOexTZR87xLESEeXHzNzagIgZYWma4rMzLh09VWEDlhRjQFAEhIc
58lb/c65K7yZv0ctvARZXV8TyRr+w2myufSrCuHGyRSCLaIuXADDnZTrrYWpTpSTr6N0oqFb9Vdf
DsILC3jIDptB/wcJ+RdWiqvZPECmR83zHl3ZxhHN4+y3Q7ro5Dj3qV7MD/1zJfWppHq/GRzh0sGS
Wnbug1mwqf+O73arqVgujJzPnxDNUntufVLKSKNkfayMiAWCGw5ynbw7Oi0GYeGrjj6U9R42jr9k
vDyZhdd36cXO0PqdBemhgdZrh9XPSKu0oYKpixhOj1Qt0zcb7k259C42AmsC0lmzU/l0cUwWhngd
5bOBy6ieYFbu/vv2UOrtUA9prefGTV+x1Q4ohfHxzd4lDs2HhZtC/i3MgBRGYrYnkasgpkEx2eZp
mDAAqD240ZqZYT1FZp2ece0GxmUnHOpWZLwXLULaWLOnYkXbT37bXXbwl7hYVDw4CTpEaJJV0Q0L
VM29UtAjhmX/GCR1ZjljXten5F1S7ad+K0TAPx0c/P6xwXxuZEfWru5CWFqEDIyrtI+V2VmFXEey
cgqVr61yrzmL2l2cT7pMuCZdiRthwqDRqM3o0Nl5auCk1pLLWiBW2jMahDsBDc7Bel+DFpupBRlU
UFGLpHBXWRu3cPpsqoyIOOE205+uarZ2XsFToYIi1MziYNyh1j4Wh5rOnedgyyYI6O0EfYGLnbi+
0CfywMJNb04rZkcFZKgngIdBkq4hVcf+e8C/QlyYPzgjx7f13VabVqHd5WfOadaICK30S9P4HHVz
vPFJG3qUq3Pgej7Q7ABtSaHqYZ8WTZpQbANIVpfX7v8+OfwVlS8IcpF3LFd82414ii0okrWh1FDX
ZNC3DSj3xVX3pZNjqmW2idq+jTjd3Wgw5QFgQUSqTIcfztfcZY95NLU7wh7LsWrUhdii+4J2XlvK
skTK+l3AO5pphTw2kRCW2uUyAxAHPmnEvDDwrrYwAK4wWFGEeCijP4fCmiLlK0HVmg50zRAFUTVT
c/qpzHVCtB3MSVvV9XsZI0DEPw97uDAAtTvlzL6xXkoheK8+cV0+2Yc2YWbV7LwdbN5BoaaPbS2d
XI2GbfbrCphujdgu00jy2bQFb8x/tgWpGH8HRUWQ9qDUTFf8ZryF7otzK2Uyz+uVCmPmLbYcvZFw
2CZcdh05Eh2jJUNdZLUINljmAgG9KD/1KgqtPX2Cd2rgxMKodllqZ2fhxth/ulrWOLAY4mSGgbnt
W6Cm2lev/jkgHPjvK/fs11SiS99MxjnAsi2Pq32PxAIbXsWQRy2qlUS70+ai5OW6T1+kYLZfon4p
aD47lsLsiLFZFzMj7sUiaDkzE+NBIfL7RlFrNQ6+9sF11ZbNq/fnRScalv8LaojsBFnbnKjY92VZ
tEmiXoEkNRntLKZy40gMacGtStHITdTFJ6B5+SbnAoKvctrAv+DrgmGOGtzeGsYJq9yJDTckecH5
U4BI8fjj3PXftjllQl1cc+dDQSrYx+ifKd9rmgThRXr7AT39G2WNtI2u7pBLGI6AZ/xBWqaUqMc2
2XNiChVYJ1jKEDT1Y4ORswdrVOcr6++qYpXk0XonoWGQdVpBKcn0UV4tbAVDm8ABhoFf1lBMYR+B
957X5JDoGoFFW4UncsJzvp3tMZIuLOFg0vtCyKre85Y3wpBFz3/DV/I82tjSJkpAOuAS1wxtv3kt
pmnd7DtHWcor8F2bcMuHx0+5YJG76DVM59QSGNdAZfxr4hUZ0Cd6LlZzv/amIs3scedh8XNtTetp
BtRuukbTc+OdJURlOyrdmmwxzgGfCgqz+bt6rt6IuMT3vMZYypHgzivA4ugscqztk6gjKEYklr+S
vCZVsLc+3M22a/sJ/FnJUgpFlyi5pPNrxnsxOPacUOdLjXmICOC8rITAa5IZfFufxHbN7VGcwIXG
J0gY+3G0z3evovJq4l63f9KjpaskF33mEH9fbASbwXXVzq6SJzNQ00RzfJGALEqY9v3sr8ZMYEdQ
Hvug+uGpTWsB3b1/fTGQnIr6ZUXu8Nja6z43FiVJ67UtI39fqATKVKPoP33VRA11bZs+oFv+y0ZT
cz5KKPAwGN6qKr1I3DmXUjK82PB9zQoWebIB7osMsMFc3M+Fm9xnn24EswZfIT2sP42m/GUqlPKP
g+xS8ADdEi6rOh5VTUAN9H2wB1WMdPFc5UXJ/lhyGhqjd68d7HFABlnE8c3gciD3TNzpMkSII6r2
EdPMGZR7mCgpqoGgSULZ29gRRvL1J/GRL2swmOW9jS5eyzDttATliw3blrNTvWv4poOe/BXleqeX
3O9lrVMNutzvetHBEL2bIImucBjcY20YI1iJtSbllqW7hoAArv6ofXnypt1/NZKgnmIXw+4rmt0X
trjPsQbIS//A6KUgu3ElBKayJM8SYVqM4+zUKWzUXnK/3j/PyEZSEAGBjQHU99PeM7tKvYP51PYU
36GJaaUn2Fx9j7ADyQ8K3DBhIBwxT1k5S2Pji1P8n+CBassugrTuZ+vmttXjdsc5/QrsJ9fXhNNC
vWPnMrpNpPy8EgN1j54Sf8rzRFfFBSaRvpDQR0YtmWgDYRQcT35+uQ+x0/ZUCfaDhxRZ9PM1l628
1pyhVqoo+bebR7fXajMSzLDwyJU99PGgNpcB+rrD7MsC9AAIdjIn1h0yfC/DQjL5NJksVhD/DzuL
W8KDoW61VywNBZAbYddoznwh8NqsHifCtb+8ls1UIqLhTF08Mnx3YqhMersw3fgfB76YFr3VIWQU
7yhRWXjrezG2AkZEhf+zMCRp0ypkBR+ihJy3bWymrgiA1qHxt7nbBXCxGJwFfQ17q8FaXpucrJNf
YYrNP6MljBcju3LWjDbvpypMcGrN/kMGtFCiu0WfNOP+48jvyGwHzguRytUcmMT0HZbrxynaDDo3
+zHEvGAttvOPTRHfnDYnUNWSfKtdHgYtmlLPHoQCFQaOXUysbtUMtZO9sfRLaboxt0iTcw0OzKxV
TZgpkTkDlVQxhPmxGo2nX89z8/WtRBwFW1iT2Dzjl03rSDF67vthFcrBEzNoa2Jo2QhBx4EYuB5n
rXPkpRzPAXPZ+9iB2tMLK0mHs2YWI7W94NfuP/XyXgvXHMzlK/xbUZvx948hg3gdwOpGJomfkRTI
cABuazXQelcXt/P2epMmXLjQv9jdrtXUTWoNb/Zi6U9WDtPRso3AviLTuEdQYiAwpAQdbmn/J7dy
UZb9OCzNw/bOkUSPiBN6g6epeWgd6359K32qhQER3ml7GDP1tAAiKB2m0eiNswMi7YSpeI81/k3f
s7kgapEDzugmFXFYwULCYP08qM4iGFPnfz0wb6mpIYMTGhiBc0j6h3U7vCi1QAw1kTEE/xiS46eJ
MHjCXTjVdVpbIXhAa9OV7a1IyMt5cR5jA9X0LaAQi0oMxpl4ibaS61t6q5B+0P4kJ/kBy2XsN+AF
fzEqHPXIcyNQIymrR/MHgBmYF+9NE8XjV+RMy97g6xgQFOJsptY/JsfTHRc5xy0qUASrq2Xq3itt
STwFId2UAZzRcMoFU9uGl5+Rxxd52lUv+vszZub3wg7sEsBAbC3/mJqcAEUWyYSPFRCrdgH/7CuO
okckQPIKWeEnr5oVGpUgQvIy7XrNKgK8fAiLpXrPC5gyKtvhFEX97YBw0npNT+gJHvbi1DbWsD9i
SSlcwiw7QOoUaJ2lVgl5shjbr6Ru9TKC8RQaGEd17l1wd5WXwJvNG0t6dP4Mm0r985VHU9VgfAI6
6ZJ5zBnZEe8yJzQF26yzzDH1kbNi7M5XP78UhpRN+StH+hJQMEpCWZ7m/8vFiR12MWP2HJBnKGx7
I82liurMxW1YC07dVm8hvKRLAQwRBKTUm//ixEYsQI+3bj9e2lurv176u0o2AoXItxCU8Hfo99vC
IOQNCk/XWEZNl6UAmYRgHhM/DdzPrryHIXc29WAClri4QgjxbuUd4TbSrK9+oQswaHUAZtggNAqL
g2IbeHos67TLNmRnl+/5qg5RbNGJtbTGP2MoPCF+5aW+TQs8O1kKDOfkbzw3qxhlTah4OQmaOswk
l191vk+qsLBndmsz/KPeSNy06ZuTihIEXcrppFgzvEJLFiiYhb8AryZL6yqa+mavRQgtREtDFkeO
bKvmDNGcnOfXP8RBjmOIu3Re+UuaHoTdH82h2Ii85FYQdynaSxhJOpRzJS7AZjwv6iWtDbC2pQ2t
cWHHLYQdYZN3XhbMISM3UnaTZ9JrygYpWttB4L6CjAt3daaK0NeHqxOQ1IfhlMPGohn90KKFV+Ns
k5xEdG2ESQnv/krCDMRR+Y00Pyw+9b7xlsfrFPakc7DXlkIyslyrfdUAwBW0FmPwDZCbOdVYr2p2
J+jbMOTj/riTzF46UWpJP/DkdtbrtYrS7xaNZiYo/ldwpAojhQd6dPM4z5ULwacjn2Sr6a2oowGm
8Lj+YsZs0D6nBrt/a2oVV9ZwXMiV/54orQD6SdwjOEqNenuA2acvTABoanhRrrbCRdY0LN8Biuty
KWHmBW8cwOQTV7AjpBKtFvrMnSiymU1smoZo92fM5NRNZVSBhFtY96STJucBfh575EIUMOdfuu8q
A9X17mst+9KDPeMk0leEmRXTUrhH5jT8SwFboy1yiptx6BtNiTGFadmggnYgQYy1Y2pTmUmEEKzZ
W1uWjBjTi4I4Dh/uOBlQHUmPSgf+NQy46LeBd3/GTkbg4WpZRlGJ7xg8YOPD2qvRrCDzj3BHS928
SeVVhagCu3R+drpWrdybRdaRef9x2CGFfJJgOPnG8x3Gw4KY+KexckvEzUAmL/XszGgDOuc+5zJV
M9IJnL4AkdeuEnASScGIv7zjo1G3cpNpwedN3buQgmSnmCor6tIH9Ojn2QqoDgNFFbvWGRGqvUiX
iEhzftTwys4RUIO36HXajtadsm/dIFAMu2Out/5DabPmfkhJBybKop6eMk2OatBbQiC1SRmtW67R
w7JmxBysaNPbHjCMFbxjCocpufmmtLB+3ABmlEG3EFFqNesNZF2fG/MvxuSSpigZ+VqdAy2R89d0
ayLWt9ljk/F5ho+K9Lc2S885iWLFuQ0sJQvKeQGY1iNTx5ZNADN/+CnAvrWc6l7yhjk68jT0uyAs
6eJLP8c9mT9lyikQnqZOAmO44LHGc00m5Enw4DJyDHRr5s4JWcacEVlrN7t8E0DvQmLuD2r8ZVt+
dBU0+HwlQEK93pF7MOSfhLsHpWeodLyJks8S5AFlTlpCfGQo5fXx4AWiFLyqm8E/pZv8U/bkSOFx
ZLDjBvjHqgt6eEvezGCDBRYMJjYFLGzIDH8dVwAvvybdB4j+gRUF1LnB3v2Qbl/7VqQkR+HkfbK9
gbWJYmDoBdZmnDqNkRviKKSvcWVJoiAgBwF9qtshFaBHmrKFLtmUZBYqaV5uxSqcWEIZ427ZX08X
qcLkFYp6mCwM/T/1l3GbjgtEVrjLPrs95xLOMI+pYzK4HNL6/2q/J9sCtIYMk17OGO5ySuavRFTd
7snHX4LyBoaI65KrZemZqzySHqQj1UZ8oQr9Po86ZLI7GryhhtTs8Z8hOh5Y5trFaR+b3xg5TJEo
rN8lra+DrSTIk7xd1dRhB0z8MtZhEVTVfRcNJo/vMFgLyVGsPy7pvBerqOVzOx85VJdG09Z85BZ/
pK8VWG1VLsF+3IMlSosqhuY1wY8o+ZFt39Ky4s5TE7cNJgHZD9JNvX63yz0O+oOej4GtQWBcL25n
/uWVf+k1Jej4IONOpSlws8054CoxZ73L35NJtqjZyoCAc23DtUex6yk3a50Py/BO+vraIxIhnMk+
hz2lMKoFsJzfjGNlxji3livg7vjnHZDSy/0gL+cocOSRckzH8TqntH0dncb6sK9auuaBpurhUMCq
xEsUEM5n9B1Cl5y64fCwVPnfNP4pSJNhVcIFo6ztnwA12xYspJ9D4Cr4GUOniMTwPum/XAc6g1G6
Q1BXahwG9rBlYZlIglAg1HaZhqY5cGSQkqJiLEjZX7pc/Oh9++ViJPluSsNPAqQQ8MI9qJMYk66y
K8gjvZbpCTFO5uKcD3iPe15YAkLSHmRtpb/QcRJb9HBYdvAa1nYWdJmpvMOVhoeiz0ic1+E7d/LM
Hpu/Ck/pDf6b8Dj4dD13RO7d/0P/ccWEDVyioQSW/9Q/IuTU+r5csimzeMUqFEI9hNJm3myNTuGW
OANrWRAB9Rui1MeI0NKVRx+stfzbAXxlJypFihut/KV5S2i5nnvKjcueLDGYVWTdEVNaoTsv8J+f
R+kZZs48TfDfJLXapLzjdBCGGGad14gReOZ7g19/oM460Q8lg3DU6YscuE7HCjcTR/gCr747mQm6
yj01K3vVeWyjmcfPCjgMEtI9re2IkKPhTLYfJDCX5Z+iALn2lSBRyjutyC6TjaoZQUa80uHYCJSL
/0O8Ud2vRpOC511nTbwDctjLXBI7HuOcOONZu1TbFyp30uTwQbF+Wsyz+lrduTNvWxqTloEbgGfa
cbOjkaSP+bTLg+HmY2P5SgJNNBtRjLDxzHPu8lJaoFtfXp1+HHchFGre11vlgUcnhqCygvPYdM6z
ef4CZj6/SVVCiUKGgTceYisBz4eAONqaaERAFqqrg4yAbP1Ml/FprjWWpmFZh3fUN/eIOVDF/oZj
ZKK4EVRSXQk02y4XukImWoQuPOK1DxCedj7s8WRhnZnGP0QES8Ut0u1a6I5iOLrCF+drJeZ2VRn0
Fx2KlsrdzBpuA46fPNrJWRqjHfKsYAgO7BzUcoN/bEB3ZD5Jg5GccazisWgywoob65FjKq8Fywqi
F169lrfq1Z6a7hdLlHkNmCVNafQtrbjxU3Fr2wNui34xcTUWtzJh3g4Krsi5FSR1pd8MwyGw1WEY
Y/tCU96jjMY5YUVM3h0MJe0EyIdrivwZax27KksUGH7JlgPbbJ5GFkAJp/RMerNOUadSM6yt/pDs
ohsIPlD+z8f2rhfsKdhfi1Dp/HD1xgGoqict7BY3A4u5kM5oGYe+ciXq3sfB+jocnVW4pKCGEu+w
9/U/izq865gC3riADAZpJXCEGTY7pl3CRRAt95NsBWRK/xWcyevU2EqzKxDJYo1tHrQMzaDpWGvX
fCdQXsu34eUarJnzqBl3HpOnz7vi8BrAd8iuhZ9nmKVWbDRvRYbOB/QtCyUxlWC3z2GTwNLUrGJ5
UbFZDAjyWzac4EjiSF6/WEpj3xV3vuIyA/VG4/QdfVHpumvQlJZxt/W7dIp00c/aqg3uA+vGgaH6
o9+mhHUopTTwuAvXIOe8YTcxKmE3eVDgwrfKbEMLdfFUCPlGbcVBChjSCEPqplGDQQnTVe/kASn/
EE9Pa1jyKwRNeQF92CFo3VpWDR6WzsfnA2q957lErcYVka49pD2XkbMV4OPaGr2eQXvTFLWjBa9T
4Mjc7VH9gu7fmiMuvseDrqMT5sXJfUJwzotUZrSFl8WL6e2DulFPfPMac0ZqQnzWWRu8FK9aL587
QryzZX+kUZd48PrQklzDiFl5pGwF/42ucuE+qYUy912H/UhKTkYylOqkltRt49booikhOic8UV3k
SjWstZFt7Msd48vty07w1KUVQXv4EjfHHDTFLcuBb3wtzVIPqCfUQtR0+0UpDjZko+LaANcPxOuE
ksZHJIAffozZb0cejvy63BUi0wGremg4n0WuXQzhXKg8gFb53yNhocFztxekFfTvQURHH72nkkJ8
GNFgPS1rTZ2uaBc6XbTOeXDO6+Drr7pgiA05O6iXsXobeo8uCG+T5xJCMd6Egj0Be/XicZHSDu29
5Nvn5cUQFXuSHIq9auLJcGTiGGGpVRcamkzQCPhkIEF5MnhDnOMGpSq2pjb5llvSMZ75ty6gOLGw
KCmW2B0MtPrvENJR2sIki/UIFQUT7bO6B5/kIVnmtoQpBlIDlxuVhd6Q0JkedqrMbeTSNjMR5HrX
ej+1wI3wPwDgycvhgSV3Gghuy0Jh5SBi0MqmBIcqJmbZiAb3dbsHCpYFgz4Mz4pD0wkoUNE853fI
eGF3d3O2KVcHEIY7Be5ZJCyMKvOT/jAWgpRjWAnUvOrq7oYpFtvlky4rHe+ZvlRNoqhXb5HGgbwh
qDpOdKTmPL8j+sL3xDpNeTCDdkq1nOZVjwjp/yQGPa3pGK3dbYBcllNCsu+zoO966lBzLSx2rbNa
TeA3UE0XOiwbNE61+X2m1TYOWMsiBe34uhEvHB/z0xsjnZ6hK4eAgLC4S8GJSxOpyWqX5FEizdjP
W5LKBfNJ7W/qXAfmO5PN7KuEJ4V9LcW+HXkORrodI3B8PNw0dsLk7Vj7bgFL/aZ6BvsJV4rSNTZX
mRA5kEk0YXOLrT9hj6y3CT085OkHgnXOnKXPzZKjRMF6UU+dgI5Jcxk6LYz2w8AVvFPK2idoc+22
zNCBM/0ilLBbE8ISgGuQ1XNbujHH4ObT8k09Lil2PJru5zkdjS1CAbqAPXdAWswEDQEI5vt7b9a2
8X2zz4l1kWcxv951blZnn1c+jFagZYdcU0bWzVrkD7/RE/ypID8AcijS+cQ/4D9IyBb93Xqtv99v
agq3jSKARVCyEOx7B6QMmq/8Ib4t4qvqCkPRCUDez4LmumYO0WUyZHw8J1IpfXXWxLNjUGpWfTTl
MQ8k702b5XUTR4DSxBSRtinw4vNF0yQHb8HbjTeUELUlFopsll3U8b+l9fim1O3XNJRRLhG/Webd
5yRsrw75MTOTkIbko9JQn2tZai78ziAPoJj18We8rqzBgXadPfAWig1R+2rXggrfciZd1oAC8EI+
0EKH5tFHlIJsAkwZmVNurGDrkF/j87XCzfvd0bchlZslHRw+nk7BAge6SpMas5H/FuMlK5m4a8ld
AgIRxnQK5w1Bzt8/R2AxKfcc969GUt4o7UxQOBixm/8Z/RbfyNIzqf1Hu+rSwDMjGksD2UaXBdwv
MyFb6+3+jEDK4BzWSdKTPGVKsWu7Pc+gHwtKgTvNY6Lfy+40xEMrGorC3fnuDgKvDxuYt8OPn1ah
MPr9CdUf0fxHdYXedDWFNduWTcc9m52F5hTDH19vaDW5tAmTJQ33JE3DRx1abYdF8rIrMosNQ0Tm
x6Ynjle5tdSi2LstPYZ48vjfsJaCOFOlku92IUbvGSUSyTJTWs8IFfiFHdjTXcMKtgcst8VvjXNC
py2zzz/P1nkGFXvL4HOSwMNYakFxbUx2FcyQxLHh7V2coN1hhsLL/U4RM3ZuiMdymnQMC0pyBDCG
8TiQ/26JvtjIw2EnGqFJvt7nHAFASuY/7vXgONpMggw+TmqaIiM+ANmMi+mG387x8nW/KAcI4qhM
MsfyA3EqUgkWwxRNdaEm4cFF6JIwM0k80RVvvH1k3T3MfhPcWH+JvMyRUFH8uE4V9P3qTpNWDpRU
w8qsOS7F5LlX/iDMzNYiq4sEEunTxlIP1Bntda7HO/LJptGKRkhVplzHetr4xKJUjgtFy4cRMIb9
kOl9FYRsN3yNsz9fkT8WIQFl80rGldtfvX+gnDARbrCVvZQUe4eL70p84Sy+wkGnreURG8ZZhd3O
4sbE42MDlyyVvCofPgQZzC0tUJICcOAN8+w9m109aYcowCqadQaREVrauJCALiaT7Zof3/P7tlhp
1y7R19dNL9Jg3Ve4nauhnirwmYv/Gj/+xaIN0JEB4uc8AWNH66aLF9NNijGGYDmytMFkau0RJPny
f+SSsNWjudZXgpcYZbE4ZKy+KpfWXOx0XQP+G2MTYo+Fzpjid2z+E5w1qUH6+luNruelhaRFwZKm
RrfARwhya+NgwhfhNrls0MmlJ1DTcXn2/r3mIB9mb1T8fvs0AkGlu9zDZwtXfaH3i6jF9ThYUYN+
V0Yn9NtmKfsaFWg4fX92mIPBS7SP1xVFVNHCbFBJY/Oil3Y2QMQhOnFi7tPA3X+om47lY2I142jC
zlxVdVkfcUDJ9LdeTEwCH6ufrEIYkjCvLXpyevOh3YiaGNYLxnYIPYCeP4VaAvvKyD01sFGWd3Pb
IGr2xrkwB0Tz/EqyoHfw6Ip8NoZtyuNM12AGuQAowIoi/6En5qAyfibrcTKuqaRnkI/uo+BUTQeJ
W2jUdG6gpj4SVFoNNiIYOOKPUcypDDpW/ySf7WJY4/349uMu4Z6Yw7eonoL9sTbOs61+h0xnzUzw
HnWuzbsIO2F2ZHxfSnOfEcTmGQD9C6ZEmRFCFvNnI1k0USpSvE02ATuhc/N1Fd7Gb9uUaMhwrakV
CfPsglxlMHuk6eDW4Wlt5hKt/AZD8/r9vXaPa5MPXU/NQgalkaKnBJa/5x5ACspfRVvK6bm4MBc1
+iddZ8kiBuwD61l9ZTsObVrfvOKiAWXppRfO3q6IYVzbrwouu620pDPsmIASgD8fJgYfGtsklj3H
SPoBIPUV5oy2BRveHdUMvyj50s8rQJPB09VfYfauYZl6gMoY9cbtlfxXsNHSJTx9+CxOx9/RspuQ
KswBbkl8Xwx2Gw9RDVhNjS1nwFmm0EV817M/Nh3RlcQbdap61bQrfuTecDV7znfI9Os0G3ChNAm3
2Dn2/FXusYYuradJIbdrI/4339Ssc+2vQUsJRYd1SQGVCgGTVm9d153m+dT7DtqaMJcDjiJ0KGL9
1AegzrTWDY7pmREFjWnLPSuMdc6QWTqlyB1AzebnkKwEh4RhGqRnnZmqf7cB2itSHfXKMgHzb31a
ItTxUdIrFmG4nv6MKaDlT+k8WZAcTTm5yH2GhJjxiWwaxxE9Yi/kwTHhZ5MPhEhTZHw47+3ozBon
rHzOF7+Wo1eqbPlZzYTmmvT348C4/0xv9n9IH5PBwgpcJwUG6S8FRmvp+SwqfD0avqOnWK2dJjdj
A6s+KMWO84Zb15hRgQPaIiHUcPvWAi0eAsceuaZGxLREao6Q2idDth8sCUzdNfCRBgZMnBv5VMS0
95qRyzJHJXaERWC9nNagNrSt+kgpoWp0zXeWJze/zb7CjCZ0O/cMo04Kq6+TgugiPhLDtw/x6RoO
YepQ/GSWtQHAufzGvl3tLr4KnaKRP0bfMrJZ79zBzEooCAEKfzu5LmZ6lC8nfIHjN2+XLJUQLIBv
+qIHr5igVPTQT3E9o8JpI+iHUqj8HfC9SeyaHJEfTEfch6XWN1hWc0XSyOUMQzqFjS8VMSpQDCCg
KSIA3/nCTx/tl+DkEjaGVUVL7skFbdudHDWOJCr88mlFWNG9DR2WrXgMeICGW2c3iEMqYRnTpAJM
HuJKyl4S9L+KjsAWPd5CD+1XPft2deb3dR3H0GjagfLzmP4mTik154A9Kd2KleKfPRy2smUDmhU1
PKCh8bkx/bq6fKDeVzvZdTfwLAdgGOpuUUxOVMHpuHSWcizK+MIAal4EX+d2NgId3QSX97M4gnTq
wRCPui1GsecEUzcY6vqK80bIy3hba+3N/2ykxzcZnWJkBkQN/Hbd7biBoypcbCWWOUqJEZLkdVKa
UUIJUTRbleeEKU+nyILJOayKZQvJZkxqAbt9JsnIkXGwPCBkTB9nAoQ/5RTnOSSUKBRzsNaJVGpF
Ef2beNo8mplbBTdHLi5qnodhZUTY9cABn5kDE7oKQjA+wV1S2w+KHDk5vvug6PzSrXmOrN9dWIpB
udiFqKJgTRJFJnoHPo7DQe27JirDtcq7cG/hUnhYbtPSIltAr3EjFhO4rYKR2nBXdZjOMmci4hz2
9kEmtIYcPpj07c947GAP2kTDJmsb2hCO0YxPfTESlIFL/+4h2WircrbkS773SDx770Z1Lrh7ihlp
kkokcPl7Y46seIE8HQQTO8247F2Kd3E0+nvYLQZqSbWDuZspaSYy6262yYCiXtMbOs1ZqgCyEHZ5
2msd3NprqX4ubCUeZG1mtx+vK534wFxktyXuS40eUrhfdi8As34DS6tLYMbXTFSg3UxPJj0LMHaL
rnJfQOZPwrq0HV5kLKZib5uefzVdgENshrF+KApl994m92YfDN7IiOg3ejigYqEOXBqtyiNDHKSy
h5EB78HPdrNbduwwuV2twtCuDBKW8OvpQsjVKilF0TA9Rhk8FRlyUDD2oRrNaCeikQwPOeQagVee
H7R+tCloeSvnbdJDHGwgG6Q44IkXJvJaN5S1YYY+qTXYd1F1l/jzoJ4/QvNz6mhvQcMju4AXlNy5
10XACNJfSpgzF8trjAUMaMD7urWmx1L68dphRgaaxppSvJuGY+sIR4qaaAGza3rNUTRZUUs/nWjs
EaNqOqHUqf7dk5n09CNY/m329oL3LcivyzrtZn3B2Dk8bTbD4zVvDhkNaJZNw8oAtdd2aavU1F8X
fjyURPfe7fUg4fu7zKIT/dCgYk2WqNHTSresbs/YSizbf8kGmiosWy/cMRX85hvDy50zr5YR8uXb
rsigOyWCyM7pbPfBHV9SrZilM/euUwfMJ2mVaKkbvnV2VADOUCv93VRsaFvnn6CVP6qgVvPRdd4a
lji0yYa9zdLREfzMR/HgkNRLJZafrLEt/BSLt3dkBTOcqxBp3ZpOXJWnNBD9Qmy80lNJJzDp2VcL
nELIgy6MGlzqD6j046oVfoByHPmUDbpks2D1q3dBw8bCKgudEy+V7n4eyI5HWEeA9e4R0RRPr557
EeNWYXjGoWoodBTfXs8+x4Lbn648rkTcyOnd7QJNNyFiRshgZ+7pCCkaNcOoKQj4tMlsOdZ6SoZi
Rv+dcHuefbOQFj2GzSRyzvgF2O/GJ00Zn1swbxkhq5LfWAVFKDbDP/oKhi7OLS0Sig4ZvHL8PBvH
DT5WOOiCp3sk3ODtms+3E7thUJ3WqrbwBkAZkCsnAGkf8Y+Msxyo9IYu76P0mSzEKE/Y3JYAhvAq
KnBSY7AyEO3wfbhG0rsvqBCr0HiMI/EXuMKqXguC7Wf48LU8iMp3rWlrrMdCMsl0GAhxugVkLoJn
Fo+DxzavDrMOa2O+78frvE6TCG7R9rt29mUFT7fHdv9aET8I6P0n10DDa87nyNjFSwS/IqWa68Ee
0FgRUcGUOP7fDjxJzhvTL3e54HjzIch1axganN/3Y9oHaU3X09sABa7tvh/2fLKOzyt0elVzT8FH
vR5DzTguZxqp2t0oj7laxHN3zBMHJWBck/p7Xu8BrfbLg57ihXSA1xV7GEasFo9PoeZwMkW9kGAS
0QRT9B2T1EVPmCv6CnWO0WvzjQEJp1YN1t586M2gR25/f4z4L2ImTDH09+e/obFOqQx6WORU8T5B
h8ldncud6maZmyvcjMPf79TAhSlUIi5SITFB/4IT6vxYQf/etmI30WhISm9X2Cu7zi+NUDBpdJN4
3LF0iD1VAco82XXjw+396R7gOFAOdkjbGEG22GZkb3acVu3t9s8cRIV6wjoqho2d84FSzrcMTiQb
27G/ilaDKorAc3TVOozMm3TUw1T0U6BgzwbWUqWCQezEv3xp9vfuVi+gkAS0pFvdHADdxkw1GlMy
IeLOckcGCCRTfZUeneCKi8Y0zWbfYTaS6ATfHYIA0jS+41wqTHQJOg3FI09aUUN6PGbO195mx7RX
kCQITmCMGuNbwjMOsr9ZsWNv+vAV55LY2JmMfhGoujHlR9mlV+eBbaiEaRBffMUdF3/cR7VNZwwW
wTW6Mb4bbeT3rDJJqZTejdPHLHszN6qLy71YDYX7d7LEHUZaUv9sqqzyA3lq8qj1q72FZXXiKVsd
AMkyPdqMq/ZNNUrxKmJzU7ZGlA1uP4KDYnkYwDrFb4knfPyBzz4/AQJlxlxOHQukR10IqMPtHqvT
y2giLIZ9wrB7Z6fu6nHgwd5/BAePjFjvio4HRvE6cW9wodOxtcCVeL/OXOBmoouV9kSAeBRwrrOe
SNkFIkv2AL0CxK7MNI17lTX/UqZsCDQwiEKaHRExdzyhR8Rk54sqOjKCAaoLX0UVdZ1hihqHX/0O
KqeqEXRo+AxANio7kT9AI0dDyLRWcVg5RGu3fsmgyyJ0zSkrs4yuiSQy/KUQhD5sV5V4g0gXA8Tm
SmKhu/SQsdKLbJQRF3w/TUU2IPYeLWuAFiYRy4QMVRE/8L7KjPbIuxR5QEV9kQF/Uxm1573q5d0d
coNmtpAlnbbcipVkPbZj11KfQUm4UdPCNd5XivNqeYWKJasxluBdq603NCWdw+Ncw2dT2Ka+iYf8
vVdyRT1p2Kp68Z+2sfrDONjbboXnkzwTiGEo6K8dm0mdcKBAKBqc6BRSyZODxtdG69rcLWAheTYw
O3nb3k3iI88xJlOkgr3YmoizDocj4enyKyh8Uqc4yy++xaAqAskotwreIpn+giqDULWNVb55amc8
KF3V3ckbZ/alg6XTb2I/U0hn7JQi0Yw/kf7WXm4W2cFaqp6TVgTeM7aYuGfnVCTp3KQ6AUKmTyWz
txHl3qhQza217Ow/GKd+Z4rF1dB4OMl63TnAhH/WjJMxYgILmjHmqxt5LipTtZ06Rj1nl5qp4aHt
h69BKQ3/6231zLfgWe6Ko7fI9xORoQUDpFF8IwfuXEd+DOQsnsye69iqzdL0PluwRErxkcmqjih6
4sOY/qF7si0MZ1r5gqRD3E4xj75VOpUJ4tUvSZB0c+GB6HeBkJhCJq8ebDpQxldnDQOxnzsVe2mS
Q9WIdlvTL99dt3yry4ah+S8Shht7+x0EUfxLNcxYIWt6GU0mU7oIvX9eA5hOWxUAYaPPeqWUFrSF
8rE0wMayWZ637rk+wRVRY1FPjebO3eOZlxd+1Eg2QMpCRJVxqy3aubi4MvNcEgY5dhdgGD02tOs7
V8teMz8CB49wH2cI7tLPExF48vieVAbeQtBrbdqtj/MF/Vq25E8cGfkfvmKjVbWQe8uyqMf5Zwax
Kwu/EZuum9I3dEnZhVqwYxaAMKzamKaLekaNkFIX3UNiGyZEz0STmerUdMwdWcGVb+KgCRg9cdF2
OKFzmKtQD7gIlXAfvjB7/q5KBAjUnruMOMUYmgRWTiOKslBB0tGrJ6LcF6hM/iEpyRzSIR1V2n9z
qUWMUOyYnVyEh4l3MlGdySPcIi4JnvuL+WrZ+r0HjdgIsDC4ZnEXj2egoRbs9mKwoRHSTWOK7rCk
JWTZ++SU569pqiSAFEObZ6EQ3CEZ1Gyvo6DNUqbgwmNtGClxaybZ/gguz4zmoUY/EcmedDL+Y6DB
tkxvi6TgD0nAlhYyReTyPM1owkC/umVJGRtfVGzxuwojMLrthrHCcPJigRlLwUVZIiMBUYtG/DTz
sUSlLtU8aR3LGkwkbl7mtr7PINAjyitxRCWu/78KZj+09EkoB/GsT5PXOGpoCfeQO/ej5izO9fIN
nCQLJYLwSz/moOQs7yYYLmhKl2Zi3HUJlFWWiYAyQtASwRaNitXzVUQbOIlxTHK8gwXDiFBSovX6
g8QYcljjbw1aOcnqi8uzmysRVNbaM354BhfFu9Y06uFdvkXoVDQhBcu/XMOIyPbqg4wOyQXGghqJ
CRgRfs785xHdboGo8IueSfjD81CnCI8QslzJXXvQv8DOSLuVLusJpcoD5we9G+ME3MjFHzHkpF8n
sWh/PZGQda6QoNc3ZC9mj+jCq0mz9a6edChevCoqUsa1+14IqQbJ6Fk6wZEij0YmUULr+VufeZQu
wc/4Y1IL5Jd+7rL9JW4xHrKucWbU3p2g42GefKypo71vaBCBFFG88YR+nJlxrFHfqjSO05YyheCB
JFwki7C6UyFVHT0S6ZATO6y09BkRKXnm3+t+UNVvW1vzorRufKVleC9/AfuthtgOQN/fz8D9F0FX
0qN2Rf2PjyQZnBXGrLeqmUdK+IagkUXkDVWzCPY+MGv2TKMv0TuvP3ohZsVXAjTXS8R62MI3WORA
jiLdN8fxhzF0gi6XKOXAzDBZW1pPzDW2J8ramO7wIqmEq8k98xuOQiZhc7NDEYjMG+OdDcqeHa2S
KaWvGeyrDA7Bk7TumThbdN5NOdw2nbNNoLvs2tKQqg+z8Cl2KHdQui4LQPbDXH2ItcIKwuGUZRS7
VkmAZKhoMqgiIATNtDxgzGfUpVcaYZ2KN3U0hXnGWZHt/fUMmnJvlV//C4D7guunLuWnWBeiu70y
9O4e9hycJKweK9P0kxVrGscfKSkNNQaNRumy55RGjFnHZxxTLZv5VJJWsQxfq7H55M4s/kwmJwPr
RGlb6nSoSPMTfrA1jlIHIhZItQgFnG9x4qTC45E+eSnlUAtztW9femuaqwE4jTUzMbYY2Hmvm3lU
+lC+qgPfodCeFJJhHzcpWYw6Tavr1GvaJPBAfmvMkaPk6K0TnSfQJrm2BTrYl8UErUu2tL3BSOUe
gmNu30I6k0MyDj7Wclp9G+53EHwGfYtyPAbHOpYngUiyTgzQYKaMWKwwCdnelUyE6oJ8ph2s3URQ
g0Wl92dK87rbT7wz3qa7LTNTED2J3QXzSeBKssPklHjhyx+dKTy4EO/k2upqKaEtCxa5Zt5crAib
+4P0HWxENwaUTwR46mNrx6cFVeSjOJ+VT0npgLNik4iO4IdORW+m3+E/p5qwiFy7W5dgAA3dRKXx
S+DsFDD172OwOdOwUADxYr7H924PfAsuxgIIQgaPetDL8POO1aeHZy3Lrce6RE4kmkYFJt94EtoU
t+tDirc9ML8002uAHj3sbhWYfo1iRdEmm6S4VU7Z5yndZ54i2ydMC9Pk2Ruo5wJFydw1Ng6E+FIl
nXfW0nMWir3aS41DIR0PbR/27lrLAePRTUv1eoCluiOQG/SvMg59mrVexCuJhDafkfsT8w4r2zDh
zbxAjeU2LF7azgyjpr7R/ZDnvuzK0zZvo9JfYO9KgHnp7P7EkDj0coEKl4fUjoykeDacQkj/xBqQ
b5kVcs+gXlFGfBKcFAH4RDl8Enf0mTkLPmSWBfmw8Qq0LzkrI4tVrabDkKLBDCcsVgj/Adbj//j/
597QQeF9fDK76OgoFoPnexgrgBcAvCrGbSFyY25qAbtJ0z6Dx8qUOXytawID/G9OdxPknpg44Oa+
zNnpsdXxGLDHf/EmSioHc16yscSiQO58E7hPCNnVtl03LyP58bQu2fAXB8OrhrI6qGg72FkVfERM
3HI40vK6xBzqD+JjKe3KOCLhHWwBthDRM/jLgtUeGwUPLmzlNhZtOAEOaWKzLWm8PLjfIMHOyVNv
c573zEECh3vMi9S3QSDslWQQnASXs/vJ5X1bCyoiRJwk55eWA2yO+9082ic8gzE1TtJb44ZAXKxE
uLI6PGJJX1+wkNEQKousLpf3D257/9F6YZHb6SNsK8P2k2tKTu8AhQty83o/AtV8BLgJtS1+4WH1
ErHCPl/XWh8bklUqT7bL72E4FSfHqn3vEy7ff8CrE2unor2R29EWedSx2u9WgrPr3vuYRhpsMrQ1
LEbA730guQH9e5wbeka7VQ8jQu7oNPlL1wOq0pdyB4yBAygtVOFkA9r34tCs0JqTOUEiFo3TTE6D
H4UUscF6W3/1C4sLoHg2gQ9tTphyDM0XwokTkRnDzQby6Xq4jjoQXi0ACaSHN6ROfaYrcW9bU37E
gKK+ZxzOw08eKQ65/mVYNsFe3L0RDHe12Dn1qavhtW0dm30C3nGuAUSSzrstY8I6mEaOk9r4nXTk
o2DTI/fNaeWr6Geg0DZh8YOcgIANc7C9Z53xQZHBVJxBsI+BpSx7sSEeoHOjr6oU+XGh3Zh2Xp1A
G1HRC2JlPFk4gErgOa4HTQDLFLPLR+mEBxVxp4rqzVaVCZeHXqt1bt5daBoJCv6awtJV6C2C+fRX
fLKfu1Fz41Q/Tw4GT3gRHCjn9Qz5vvSdLkskZxGAYqFVEa6iJ+6Mr0O29onNCy1dxe73UUzlG19p
WtNBr5XGkfxo+nnJ5xb25hrvgPzYVmPIHbJaz9+ji+gK18m267hPkIG6UFSj0xbf03Qg487Z7cLP
1uFOj2zgcKedXxa/2IJtEGGf+hDK1OzToJy3MF8ULmxxa19byTvhtCRkXX2ODfkRNAHwhUPqNEa7
hmn65O/QvAJZElxdlOj72tqO/YVO8WMuJozA/0j9pfDJquOvj4oLO4XlZYboDUGy2UpsefQNsnG1
Kc1bLd48T5iUe+pgi0YfefWmrD23NdattrtPWIUaK/iwwmiGJE3NZWUCryQUXXGxlWtVk+prL6mV
aHKWOuuOdQVEqLYC+6Z556JJoe1VEG+D8e3xwXv+PvX4iXQm46s7DzvMKKGc6I60zE+3HBvuwxsQ
6+irev8KMJuurClNDpmAqw8Ccc+SGxAbLIiALwBxn/3I748h8gIRxr2S8BkAqQKqVDEX+v2Beaix
SIa9+aC0KAeMKkA1KJLZKeZA9H8Bn1bOMyr86hkaGRj9aDZil424b2EIvwS16mn68yauo31la+4c
/VZiiBMsmfXKs+T6A0XC5AjPq5mbmZLmYMs3RlAI0oi/wtBWQiQsitkivDzhR+Lhn2VXVensTklZ
+lL8sWXCNnSkhaUWc+AvCmGBFBK6uIkmwlBwwAlNl6TUxDGlJmR6HojJ+qQZE47uJmw16XjmfENH
V5Z+ik3iohuCiKIl5NsZy75AMyQ5UeJnZVH0Fe/J+lwXIWfxuDerZnbV7MqQF1/68fh0Oadc0lq+
/x4IBug2g3RClVpQpG/GA2EZova+b0fFNncnNacz59yOM8uXUV6pQZAeohz7OL9sTqxMCMub+EhW
r2j5XMqeuJQA6FVEwFxJnd3J9iTzXLTMUmhUl3HUW+wTimyd6ZgOQlIbW3hrMmfCZboNtJXXy+Fa
nvJx8aPDIUYmPi83PPWiXVOrFUTjY3gheqRObZESIZaKFW2Cjo5LcU6wguYiOHY+joYkcyosZvL9
b9rDeqAABmAQYi7T38FtuVItnZ/aOUmORoKZNp3RwgdNaij1ZhqzYJ3aHz+hV0cr7hH3xgo9cukA
zMhbIwPtjmus4wq7XiK9KIOiO7wV/AjcmYbagqz6Je22gveL7qb6E71mC+ucji4WylsD4lISWfbV
55sNdsjFm5c8DvQsQI7Ydqnx9/rs/5xih5i0+RJQgNMfG24if24CBui2rc8rFnRE+t3y7G/yo62C
J47rJ+mANTcSLslJUrpjp7x786aYovwOnGaU3yDymFzy6jh4KMFxZ24iLfMEr+Yul8Sg63+6Rzvc
40VO2FBt5Bl9qlHVPLXCdp+wD49YTPB26WRm1D7CPOUIsZBEeZ0k98iRCMzOuk49C2aDx6biit8F
BKnw2+Q8MKf16S25JtQu5t1ZM+5yV0s9AUg0xEoitMtR/UdqLjOdZXdt99shXFhGfG0QXlUuo1XJ
cPfIAQtYUhRz851vpeIeyG5xC3MeBY1cRYB95bamN4J8fMtYNNCPGDECUPiK15SCIWyaTSBc/xPg
Sh/HpD01vLE4k46fXtYYtW78uyBdXrxupIiZgNN009GUUaqsyjjewIF2N8ZauwysO0KBsPv6Tb74
e8PxW+G8xLj7Odc5q0qIQY6loX1NP5yN/rAplXpeREmrjhOpmp+MMEdj7FGOfcUSjbhneHtM7qCy
PROXZdUdr/su/90I0k6oS3HTjCveD7aSLFJTBcdG4YAZbk5mp0lp9ZnN1IgIy1ycAUA8tZezjL37
cY35eHd5qoYNGn21oC2CxULHjlW069IhKf00dwk9+hiCsmbjTVQw0t1CQR1QqmpuyYUk6J9LNNqQ
n0LIuQv87JTxCDUXEFm87nPWQHNdHzy5nsZ874IHYCMrzULyKj4r/vV84Yah4VAtV9nVZXjAMBFH
GCB/rOZ/3zHdLqC8JCuD8t7F0yLi+DyokOk8MJulW7F3kAxPKOIQ31cEgfx1vLanp5aqpKkvxpsu
iqmC2Yi3t7tIRaWVf7gPa9cBScxe3ahvXHGMryUQe7ePn2jak+GWp/QFPyAKsaC6bnrgQLWNjmq8
cBcH+Z69Yus0OChKSgw6NhvPm9ncXpDoooHCuP0Bjj0e8jL4Y7HnhaXoyDX7Q9xHenty47zjtcLh
KZdWN0nYixOWmo0vewG0/YgXtcDZBWzI7wqTZEXVbESvp/E+kDsN6RE6z8xx4PGOfBl4e97Zr123
LrB3OAvcrDAnHDGEgwRPua8CwxaWioKtaP9icg2seJqbxf7Gf4DyxavGFy7tGR4uzCmi+f1yvMxc
nbAnP66KfCKpsG8cOOEyYhW3qiy/41UCeZGwnB+njKfOB3WP6eoOfR3ADUlXZVBQJezjv+dk0LSq
eF44adUflZSoUXo9ugFStw4bnpTbVAGuGb6Tkrh+exLQOf6qnYoFHN7AgxuQGJWGzGSiJNZtWyhH
c26GFN6xD/RJJUZ/nvAsK05eJoMW0jDqVlqWQ0thYMomLIzL44+2z4piak8fBwvzOXdNqX1rQkP8
ffzQVj+Ua/K14OajbV3q3Qw9kqCmKQuMa+UKtuE0kHxbEEXXLyT2A3e7yqqoAH+H6zcBe1cG+FBh
Xz0dtY24knWU50/yhRMmjfjlqUmyVXS/Vw4WLhnJUot5UpB1T0/7s7AMfBc9eB1AyBpwUhk+tUD6
nwto60S1GNkW5IjA4Mm+5oPwtl3rUGfvd/P+mJ/2fCOHjgY0nqGoX2m0okBWPelH5f6sCiLELa1q
OcXBXe2GtwIDig9rn+CioWpeO1/NXfcu8azfgelDT4q3TXmLc2KPygXQkMxQJg+au/bUAyyRqNeb
aTymwP2DxqBXe90q+iNuw4Lraf8XiYB+5ss8/RCvqJBzR/UphZjJfv5ls+vNIzUwcz4oUD+nYQxU
9egx2tZnwT3JGpaVHsVqiiehM1gyKU7w6oqfQKmha7UsJb0Ez4t+uuDYkMFn5cBhDnloOmLM320Y
tVqbwTpuwuAtkctX9xskr35lww/05NbGY0FyJwWJmotAyngNaSpFJv6T9h8ELeq65wwZCqI1mHSY
6wXrUXbWqOI79yVKPgxIXX1rMUS3edO2s4puVhIAwVCxtk68vvzWex7rTUzs5d1YekJx/uhzh9Sx
P7u0F/MoyWaP0+09JxV7vaJiA3Yrn0DTVVdRvX+dgIoc2OockAzQyemApi+HuA8zqPn82WIS0S2B
f7sQed1wNhgxDzmtdLPQc8IMv+9wvAVWl1WscB1xq9qxHG+tGV0IRHAf1BzK66oOE3Qgf+KHj5+V
GplcXk/3S4Os/a2opaNNv/kwFnfqBbQmS4iKWyaSlIEIQbYlf8Iq551SE+CjmPY4CVtOYYh/94El
XY+yDEtnVDcVyDwShi7lqqcuuMoq5T7XyjChThMl3H+HGA/uj12WjITakE80BZJ4iXiQY7GwzSWI
+IpIv1cjLWisTFfBKb5ighzo4TQdCNR8MYK95iSWcDHWzLgpvLBPlA+A9urSqjZD4qz3Pn94ZPYS
oH8P/Yh2T3Un0y5oTjrHrtHWZ9cW9+tL+3HXY2vokguK5jfSTqti8iDzm3gk5tsJ0HvewfgPG881
jeA3qs9cHsKKSq6ark17Zm8J+j7MIjBzjGKCN/b1MwMZ1tt50aMKf48Syr/2mH95+1yHFaOoTKcV
xBYhawaMoaAYe2mZT46NVOU9R5WFmG1LBPUo1ulpwt0ABCNPkgsVDR8Ho7gQIoHj43CGegluX9vC
be5LHgpkbaMxsEN9zOFKWLRDadhlBojmR424lYHhn95+V0wQ4rvsKMUVXYck+5OLms0MvBWxTYP9
TNDbCjdea0bgwgPCX1ZrgrYU1gcmH3AxozRinQToOB/a5ayM4H7+weMc6CgRJkvTXzNjyzPmbumR
dr2HSEil3vRzZem/JJSEUxyNmozWiWsOuEHjJ8wAvPL40We+1w8+9y5IqvUitfElzUthG7JEQOT+
8xccTONvyOZozHqDUqtf4scgfGqhfCKltNLAX8RR3UatOuMd2TKm6B81wpXXt8N9/EX8ZKkr24St
I6Q/pckNCfSy1UsEAo9d2S/VIjjmm3fPx5Qp07fUFUV4922k1qmWE6Xwg9a+6nChSD+RyTQ2Emxl
u6LDndVeqh0A+AZ0irmZrtNiktCnNqx5Do3TlX+FywJrt7iN9JRmW1sDXCIBzfOXk/6Tt5NebsfH
RV8dDxa0DHDdSHMQjMD7lgRTb9r+0bNdBm/ZBNMhc1uu4R2nAaGdTPo717f8MPv78nbET410fkbv
LbpQCyjgQJ0nGRZMoVQNAAF0v4QpxjzcqwTprJL4brfRediiV5v1LFf6Z2cstnYUGG1ZjuilLdfm
7jWwH54/d8urbiXdVImM1LeT/fXHUKETn8F/c6DrlPcYkf3rGOF0T6UeEbb5RzY0JOPwUxSx7mxR
+yzzHc3r/ZWl5lMQ++zsUvp8f16U05V0fbmOC+plIK8oAY1ePkzrHOmWrcpfzR2foHmuI0xlk9Yx
v7jthcLv16junHAYCU8ypO3qcy0Q1JlrC6RfX3fpnkXuxZIq0HmeZbi5tNQ8xicGEskSA1Cil3E3
ZFUZN7dbmx7sbBH0uU4Sj4iO1zYSja4AJRdIxOt1WjhktBWZ24ios1K1yam8Ng4O0rX0bVj3sViv
3pKoF5p3BwO3FY7kEHBXUe1cQr3gTsFgzUT3yCWO6NE0j+23gWzC7zCFwNG92vu1QJpipOGrxGdd
oQAclfQH1BihU/TS0Q35r55WcdAVWRrO7E6XoIZFcZbuETbOTi45MEju1w+vnYA5Bbjslm54siuu
6lwz+GPVbVNboTTtTbb2e/uCbkdG6SFL1MSQB5LnfWBrEE+f8dzrtFxidNv8mvkxS/GaiaiNH/BE
AoJAmBekkDhwIyARFq+HM6RTH99M9lLEz/mhNVFoQfnUBok7nptD1sTebT7OlI0KhYUk/rXqt4Q4
Kqha8iAUNbghqk2dcPtva9uXqAuAkHLE/Y1fJYNpC6fdNggZY2yvGeoC4NBKeUmTTaOkw1NLLowd
oEWvzwhG6CLyCOq4OqAoDBazPMMHw/oU8jKDqIavlljdPkR/9bR5ygvXwTbc5EVs3wVuvFgGMBwe
qCm2q0HKVuS2gMzYvorMp7K85PlBtoxLhW+zfOee7/F1qQfhlc4EkIMpQS/IeCIixx+lJoUOwra4
bTy19DSSfkdR2e++RHpMrONZeKb7b44DjHPeWSGvtJA6Z+QOIaa3X4ogDxrixE+Q+9kdWg64f/bW
bKZqa0twEkjMkLLtzuaO1UaA2JyBIRqq5vnvAHu5RT3K2YDPofrkDQ4PYOe+lTfQlNLLddmJ5roj
e2FLGGlsf7DDiV9NEH1Mn7qpoS0wnoYIRdKwf4RO8AFvJnX69NQMpoTqILpYwO81bsNbEdUrON9/
xr7PpA+pF4dmKbmwg9es31BC3xe1JMGFSuffFNLnzqW0lWpUlZegywDlfK8MTZkn1XQ6fCJImfRw
pEn9MhJV4k4Fgo2+Pbb7RGB0ZCRiNsKlH3h5FgLc/7tVgAiUguaqWX1c7FqOWylrxFOB8zCdQqpj
vf1bNGXIyzgIXegCtQInaskOnZel3FHToqlfHuYwo76hr1kUeCD46h+S0KMynq3YirXQ2WP1zF9+
xOyEiJi3CxMglZ4MKtDJaxWEpGXjhp6UDULkw2bXesCDwt9OysA9jTg1yFeM3DptOgYQdDw+ttYj
RMTrK9CDEYI7p78nRz3V2pKWW9FQ7hOC/B2MUz/xwb4wqP13mq8pZsK7ky7Xxsp6XdhacCWShCHp
OGQgwELJ1nwHNQPT/mUEnEOn/Q84DOv6Ot/Ujahar2qCUcn8VdoiKer7b82o2aYb+U6WjM6tJap4
EA6erKY/HvAugTk5lqrpkJOjszOS507EbP52kyP9yoqP8ayGQC+PtxteyDaw28JWp4kggRff7nDJ
qGtPWKXgIlKHs6ixoG4Lfa3OoZazRO0COn72oCsF3ctQzjD0ckLckUyWWqagt1ori1lztwgzLACt
eHMvv1jNwq1UX8LLO++ljwSOt4qLt4JtkFj9jrjcu07VuJ2fDB4o+zmZd0iPXp630bLXF/LZ9/s0
oG2tG/E6xGj0XlUZDVH7sGw6hRsra+THzJs6SIbAThLgyNExtKlgTE9bi06SK0qkGT3v7uoQl9LK
LMBgEHvcr0ncksdG6EEklePDd666ow31rTkFIkNkVBgZz7o4ipW8pQrIonZVAm/AWdIPK25UNvz/
v4qavOjFO6j0GO9nQ5vEs/OLTD7NvyNh5q65gksrkAD+lzkq0kmmDvmaJZCJkmnlBVII2xZ7UMLj
1nI8sU/Rr2glSUzey9hP6ngiyqw1jPjhBOrbOUVhrF2URJLMKmDQgfwhiWkqReaNRwDz80QDJTty
tlsqBtvUHaTah47taxoaCqEg1V1FvmEsdGxVZOWV6lqAkEKGOBkbNcjyZIcyEqHTE7+BoU78sEUz
PWuw0R5mkxdWL63NoAv5cxtWbyVzEkHtJfwdVbra6F62SWk69lbDGNtkgGUOcZdfgz8LBh8j9ivi
Ykh7iywcM4nk4AD92jBw9ATwQoi0zHcL856U+4KlCtx0K+gQMHn2qoUHG4ZzZKBmwEVWE5dhaamY
QJ/IKGuQa0aLe9CAcioWqH9rd9Y4bxACBmfsd2rH36WUSnuPggiNRExCksh+jx5r7J+WF5CAmwzQ
rKoLZz/Bc7vlAUw0/Tizk7JvD0WORi64TlQ62ufA/drlP1dAo+HhO/5zNWUvidDPTLtEAiAivTsF
oInqvrx+FoMHZugwN+4tFg2sFGxRTfg8HNhKthDuUo/MX2sK4hMQ+cg1LmQi93DtIU8seX504njX
C3+fjmmGRKyocfOgmbs7eKfGslTHaxzoiaXQ9yX+6ywXJXKSr5GcsKYCmfJk0PlDi42FXOcnJNkp
TNQuuHuGm0ntLFMGMGiSbSqI9vEmE9K6YsWq6O4fLl8+ptxTTuHRrmJuYy3CpL3PdSRTlzJZcDnM
/pVASfiMUSLgRugTRf2fXSsB+1uDQuj4YTsOOlnK8fYXQcAjL8CfXXv1fdRoJ5bU1nvtn1KDiJ3J
awbPp2RxuM/EuW34H2T5rfk2ubqmFah+NakHLFXFCxeECM/g+J5vq+QXRthPxzZGpYZ/9BqfxiQL
BEp9qxqOh8s3N5iQizMFXLzx0OvCtgTIC+Lth2SntYI+5Ga2fGGKbol7doORo2leAXkYO3lQdPo0
PqMO021hDvtVW0ZNO0Tz+Uw/pd/vcG6Yv4aXcZtlPc85z5iXNdYqdY2q1G7sRovVqa9hR8Wtyo4G
VlONKi5kYyj+czazv/yhPCJF1dOKgu/b1DtF+teVg/Wyj306mPrmeS+gZrdv7LNOp53uLTT+zMcv
nE4OoMuPArFaXiWw5mNeyq9mkCF6rW8u4psrfnZxWL1jDZQSLSiftVN7b+YYtJoBER2bo7ONKLij
52N6rrI/3viAX5770uSj2m1ns6OFI5xW4YE8wLaXzmLGHgjx/VZ+HnWXo2HS0+34tACHAYSuuGwM
EabFdfKYBvDnnJjGFA5Ji6bOkHZMHYeTMm6Wl9h6T2O2CQzhgngZt4jdwCEdzsFRufk79k1DeRb6
hTJ/Ib77QeCneeyT5HfKMOsMhXoN1Dp6Pj75VzZuSDWtJ7tz/XF6QipYnTpcHr9W8hNdCj5RyUT3
ev3OJCRXLFsUCIbsn32sGuMA4sA/1PvYR6ZwBl45xkvG8e0SPLkVrIx0MRvPunGkqQUo/cQN7WZI
G18ZMUxV+kG4umhgjC2PmI5ZGfVjeYXrOd8CpZH4itNQnA7d0yYNxuVDyGyyuk+VdOeOzLyW7qkZ
wYM5kvqqhs+4fgNlcG33v6SyC8iQtTiXc1nsxEefuEC627l/FXy6VrHzwKAj+A2ncbPhzNB428Xx
9+cxHKgmSe8FnYMiYdZVMR1914YcSs717U/6ZiFwZ2v8MxnL1xqAqeBL+MaPb28LsTTaSulZwS76
l6Xm9p1wfakHUJMO6mlIQbtnCHOtHDgclDJ69702zCQUYKPxRwcNM6edRwWEYIIdq8QCw+/mWh2Z
5E+/rJUryJJQH4+9rsQQ2JIkOd44wkeGabcLEagT2NrxfLZOQrIIvs/XMnqYv+K6M6oXiCkhxYrM
Mcl1HwuJzZX/8F0buCXWeZP8+zo/TQC09fVieg1Lnlrtwph9b9EdWtwhpsSJZOLJtH70LEF8JXwS
XDycTKLxprcazPJeL73sMqoAWif4FYzGWBoDPaKrfE+YTR6EcPC4oHdm4jA3C2TlamvgkfF3ItsA
VuIo67EiQbI6fiWMdKta7jsBlgU/3AAOxAa3ub+4OQ/KfSby7TQ5H4v74iBVlfi/C6KWa0g1/mhl
8hSD+o5JGH7NMIjZUvE5lZRak6KIr9dladY7XZp76V/dNTr5ItWsV+/pyQcu91NH2LKtKQkmRw3e
g2VQckpFzYYdmRSakLUSJGE7+7+U+gMQji/M2KEGflEt/U/ip5652H6ivlgQuWDvWrB8wLPzJpXS
o+xti7KBSgNkXz4HBzgNwLrXtQ77ertQb1pO7VPeKZSWSoDE2RC45DeW33edc8VqWIuUrMYqvaGW
2wSGIy0sC4fsbVZL5sE+1qPH43iB5Igm1rx4yu5fMEydQhA88ldl78I3tn3sDaMDahBzavlC61FY
5ABD+yM/7sVFljoBJlNrUoDaoPc/g8v3ZMXUzfcypzEVDCUz9XdkzFzmvGa80Vfz/1ba3AVRGroD
53xGPgsFH6qH++vw1Qa1zp0y36MIYjuyU9abWcpgXHHcSoMMUOHRP+VOAM/I8Mg693xAVEnwlnFj
fXLPOf7M18aUmVk3pyczAedHu83Em4CAimtjYZ3oy31+GDk53hLEPyotDwYupEX9ppOQkSjN00Qm
aznoIfgGXFH6GaTtg/8ONfmFeT8WVSXJENm1QIInoYYYfeRqnvk3qdFicstmPJOnW4ggvwXWqJf5
py0PNHO++7kuAbmNLijQP6fZWwFCDNVgb54hvK6Eu7HfPxfRtvsQBw3jw1cGrIXBLDtDgRbjI3nI
lGMYPqegH8v+xAyIITasQbjW/Xc6v4L6jA9mxfAIKj1cz6YdMGKyEmJ4JC1wrq53ib0Y1EoY7yYh
I0E88UMVkNB3VbyEoo5WvypONVYC/paCne90CsqdWBIZXA92AdBshVO9lkE/1auZtbhXb0N/PAhV
nM1RNbgMAEFQAGAkPUhCkZmNf+VkNLznhFCGa6GU/7XRrFH8TG/iNdW/CwZpb0aPAmi1xF3FkcfB
Vd3hO1FAU0M82eBzoC0iL0Uy8W3xKmjKVOVhSt84KdV54XF0zNK/iSIA9rNnW5cZidP4Qp4sUvGl
mabw6mTp5Y+QCDZkTHyNuuSu7aJdecVQOvHnNz2Kvan5XOqpWCYV98Pkzg1SbiuLwLGXzTpBOoko
NKPXV84FbGYNsTm79UMFatUI4aZ3nfOOCwGr6fFLLTYb9cPbc9dR9Z9W7ifMkVDYaoDFHpSNLKR+
82LBlDKAtoGFFRs+zCgPTJvVFm9Eu+xTgNmdzkK98HG3n5zYaqQkq9JwhOBqWDhQ+ee8+dyhDKns
sc5HklBnA18z1zMI4KbjsGxozghAfBhDb1PtMsVvLUZw59nOTNKu7WtJGIdFyq5J1ArfN1mTnaYc
9gn0/VJ2QDnGpSffzgH1OKtpusAQYdOpHp1FxIsBg+idLBrmTa5JJQydIKpHU7IT8eyKfi0mz1um
zhcsnewToIn6x8KK045bHFwaudGtTOZJTm7Tl8rMHb39BPPhmHXfMGUgG5JeRra6XY0Q8pPzG8OM
NcPmPFX3uut3PftHtVXao1jtJS+lSXIxmK0sN6T7veyPnY1g5xGV6r9tt2CICJtqekcWfPSfRD4K
c6q91Ljr8fDbMb5skK6248PmliX5rC8OB6Zymncyv0R/OdNc0iNPy5+UECNva6CtA9DnvpUtY/rI
gLz1GfPs3KeDm7DtyGBuBl/Di1uit5bFWmwJvlhec8iZDCyjh7Hb1DbpNmPJkoGoyCCLNLUVROFc
XgwamXXoIQRDMxE5S4ykW5m4Tb9zKTqcz2emmH9s0D20VfYMigtVex82NGWvfErvvGwQ0fKMfEqK
Bg7mSvqWdxA1VjW1SQ2EOSOR0sGVFmXFKWpI1wFEg2deU266Ge4gZK2ezt6ZGTLCOhaLxB2jszYh
u8NzLRvhqlx81DKizKZwc1IJYEXpvUeH0ncy5g9u8oI3nHt12StkoTuXX6wOo6soWxKUp6F0a/Eb
/uoEqGgDHPZL4woUAXAcw7nMYv7ospfFPTa2OrJdhLhpTvBIGbs5z3spOP6gSgXumIgEBi6Qw7A2
tQo0GbFbxq8fx3zt2dr5NAsPaTxiWXT3DK1ulK57sN6A99GVA8vH1O+XFUVPl6So+TGSP2a0i296
B3FvpF019WEXgPyuAuZjoSi+sQjiwdr3/eMsygxzW0WGzqA1rrG8vGHSfj+8G8cHSWD/7xDMb0m0
XbMzUAom5rvxMsTvegDKPUXFMX0NxkIeO9RP3pXvwBc9/XETwajhDr1E3HppU2CGBclxEWZODD3M
RBc82fJ/KVuHXC5xMic6M+xrAnfJe6QHFUdewxEvQ+nc2g9QwBh+rDuDcou4+8xXDmKkiPaHg8+A
JoDplHHd87JhjY3iCYr+1ITen3+H1cpqdYJfYL35IiRvr+pw7L+MxCWNsP9BsBNBcw8SiYY8rlNU
3/fSKpNVxNeZF295t/bvHsg5ZAXeKX6QFrry4Vi23IJxtVkLoocR6kEhoWcNeNV2VGodb6Aan2II
7yIjNB20WTHunjbI6g1EIKBWk2pSS+m4MFuU42sI3/u/75jymHZ7KN0QcRrfulesrelxhTF8Fzgq
dF/DvsyJNXb83aIaj1RTi5KzhKzzaTDbd++QJkQsZGb9hPTIciOTyaDhBze+s7+5DqMU4wLiH5N1
z7OXznhBasoIzDyUHtWMlMt9F2SJjM6Sc+MJFciqxzdAArrtcAaKzTAx+2KnaFEop9ArMHjZ/xIp
8PYOMs4yeCPoyPD+EpLdCZZh+03Fi+57krlXlgo7AmU5RPRtpsHzViNESZIEXpp/DDKpVsWhR3tF
qYCw0QoGVgjs6erVDmx+qfpb553XSXbtOpQCBqOph8qqTQ4N+WCHxqsTJOW++obfPaSC9/73lNrK
EIWoGv3VJVHSJcQJbrsqGTxmQ1iPPeGIN79qZqnWSdzEFhDNHzVWy636sjotEHMof9xqIi8l84Kv
xD01KP6rxxR0rOobytIk/ZSKDB5lZ2cZHRdInYxFMFrJxDMJPUm50fxKatTdYPZyk9/aiEondnMk
dXvJ2cNiIYGAOQr510tGjkFvSkL8H0u79FrLXeiibe/yb+HKJM3MN8DkR96eyc3OXfxYc5En6A7C
Y3JG7azG4pJ1GN+/2XURIXLwihDfYvWsM51UmJiOVIEziCqLq/yGL1SrT1dDsk//z6dTHqxTdKbW
UmHy3Ex0nCfGcdPb0j2HvVCBfno/A7DgEDgPVdfaLAXmQkSe2dkP9+yTS27zsrJoPgl0CqlZv9A6
tIm4zrMLHHtJd4v5Nbn/c/kdoNVt6o3yrSSSmicHJlpSbckRst7pnaVTzPvaSZ+VAGysiMz+QPwa
kzMSyxLUsOik6galBsbhfiYEV0IqBh+C+rfX6VQtHANShw23+4+Q2KUhbYsXwU0ah5LO1gpgOnLv
ZJ391reX67mz1CbgvsLe4OVKE+CcQjQwzaLEllKgNnTXYfKTN4Mgz0OgIoo+NQ3ZEVjchkOziLeV
MQFDGlGcoXS4rH28vWC0RIJYT3jQOY7bQM8ukjJ70unZGBsLQKTNaEPJweZegqVtGZXCtoW8u/Rx
BGsRHjR9TWdCjjHXw+S2fNc1gyBTTxvKmRmavPkVA6hsFUo3TB7niCxcZKpQKJChaNjv8v53MQVM
baH2WUZ0XgHHFItjiDy9BdsUu7ok88ji5y2GtT1sm1LbJjWahVed8XxgPuVmI7GvgT4gFK9krQIj
158yA57NazYj2VLwf7XfU1vBccMkTvJb/F6HbP0ekb5HTP6QB+3OEGEP2pUeDMGdXNZYAsXrcBdR
EKTlHDrIf/VIiu8SJukOkX6Xoa23+2Qrw5UtM+hg3kMevSLIJcq3+TKER2cAYm3GngojNxsEXj73
zMfWmnCOh2Ur1h5+apPWE6unxZc/70kTadfJUFlC24ji3lAObBZFjWz/73y1z3eGmPmb7MQJYDB2
dmTlMFnCVT8Cq/4w9VNMUGi/5WpxHgN50Dh7Hgyr6nhNKeXZH8mO1LhlWCsua3uYhOrnGYOH9+VJ
piebcAAFBaagSr78QtzOzAKzDdeMo9dqiGhEuPUW2x2QZ3GKSkCgLi3XDmFfeX3r83zSXEpnJM2w
4qYNd+34fqeZF8i3k0ie0MVfsh0gFgS8fnJnwdxSkCz1WeYzV3cCgRpV8/wkgtisS3BEvOMcuppR
bpjRJHmPMXgx2CbfpmOnQXKJ/2xB3PD+1Obc78bMoIA+DC+6GqPMymL6i3H1/NrPxUnia2rZwUrZ
7A6vnH9ca/Z4VCChTYmnjTCiWme/FkmUVBLiufWqGru6xJ6CtuCpGSZTSqeIMFgBIJHxfNIF2oik
TYMAc4t5wZ2OjI2cU8mMjd93wJ6wILf3+RJx0suB+pIzExmWSRzf4B7qAB9kUpSVeMvFRP9mm78U
CcO3RYCh1WDRv3Y0TfC/JVp64EklsOYYPK1jSP8H3NmkBAG9PtywKKhr6QaZLiZmAVBvSqxzr5lH
PL9wh36+dnD6lm4JmD82MsLsXaS1f/H6CZq+1mE3ZDPVmGwsT8xLSIcRsPhyIfU7n36HSuZWcVfb
kG1iBWSU8wx0AP0iX/2r3lYjY9snnmNxzeOVy8+I9UR2kQHkP1WhtOJyhaAcr2cnibTZpcvcbKbU
TlvmBakYZHLznw1TFZEdLNTNztoZJ331ICZMQhOV1xbRonjBTojDYaZkURUk2pa+0M8S9MHvsRfZ
aWvNyCYArbkpcVgb4UTNpjXD39ZfJFOvgc95UeXoYJkajRq3hHfes08V9L0LKAWRK0y0MUqL1puP
9/OcOxRV5tKqLEUp0nwc14KVm6yHPJqZ7eEOzLyYZNBWSwisdmdpYu9p4Rv4nwVEzS9xYxj8FliX
RBP65dBvKbxo+SEUARBaJ3yVMLDaP8TE+jkbQZ2M1/K11AChkF1LMKGms6Ja4FQeoMIOKfDE4amd
1lUBGDXCpUfepGV/dLmK5obx/lUI9cTF7QORuI5GTOY1UDeggSMdemsfsqnRXA1Q9afRMDYmE1zb
IeO+xyY76o00eiCOZyEVdlROWxLnlO1t9/1LM5BiphaS8k5mDNK44+g+6IYkWHKoWH4n66U1hrDY
oNb03CLP5Qdx4dmD1q6eRVVHKGxUvIVXwIzGqs9QaQ0ovYeT7KAcS89efycHfrT92TpHSluSCHNc
yS2KyS1N0QVZAtJ+ffCz3qFQyxpGHCF89xWH85ntIeBvQ9t7oT5oPRy19OHN9VdsNYiK85tpB0LS
lJene3NZ387dtCMLzXiMXwOHtWezWvqClOEweWeqasn/AFTXRHPWwB6nPTLko8YxQhh6oju8jsLn
sdFFk4foA8HJ4yZ1jogF7WkukyQS11njFlo3NC1ltZxQh76aWNLyKSp0y4y2EUPrCMUKxe8riqma
+WtAZ9dCr46WHRkSlpqaaGhX0MwBUHhO0hdp1qJYluRIaHNtrPMfQntrX+2tpR/h+Q85nye8tD8h
6pyELpNFgmF6VA6r3BOdE8fsCoijufeQHKR6AfrsH+iKKtqxDv6YVLwNBgzaba3XiYQAHzgJhSjR
cDxCTv5fJcYjmEZRsbXJIJoLSYnb3UdrjnMR6Xn9Z9QxKmtW40+DWfHcNEz8N5S3RdGKIitLdfuz
ubxo4P7mC+o2gPGc8io/h7fQQ2ON+pALZHj1yRlbgjEMzNIHZrtKzobJXg9sQs5KsRpB/6R86KD8
kTHDdKWGoqfd4/JjoUkAOS05hZT2iIpEtoiIdgMIwdKfsxT8ggvhPSK0WHv2cd8ZcdUDRgRvYed1
qFHHQzKCiROS08W05C8zMLua0UlJZCi+bT7TcrBxoEwhMyiLHEgxBblyHj+wVeE5yKkwHvrcXMR4
cXgpCke64JetVVSUs4ln6l0vrvmMIWDMkungivEs5wrKZNBk5QY/9vXUvPQraNfGC/km16cRdy/E
Qy17fV/GPsECzq9ZbB/xXU8j6vsRUY+lbv4TeSHbp0TwbgzT7D+xmSXadlKFtGp7JGbnIGA4jmJ5
u34Osuu9fPtvVSjeNrSyvWnD81KMoLZLcE49Rher+NX7zOVsfB0P90fbjJcQB4k3M+CeUtgSuauG
AF87b05QgoEq+09KTk0nBUeW8u7mSeH64ToO2H068rl8JUrB/zM2SnlvX3j9cgs1dnltMISf5fqF
xo615uYbS3IdzSyA5o1D+wsh15eLjirC8vt7GMz5bV/FeiqPD9UaT10wX6zKI7il0/UIUZkF3tkI
dBkw18oyB0yZQT8FpRPicmLJNlI+YRgaUJ1TK9qiUrK/wZ50/gEbIn5xY91Ln2iwest12Z0BS3Rx
/DUI1rezFDfckgTPHxVSIH9TKNcPoa85mqGo/7wFpClLz0B6BCYc3hk0cbzoSgrP5d5gNU/P2edB
40xer4QegsRlN7RR/Eli91kAHMCa83iBM0Mdk49aa2GOeU21oaLgpZzIL2YqZx6eSWiQKeTAfkH0
gkeOSf6N9wxGwuYAN9zcw3I2QFUPRqbqPmzsULx+bEYcNXmPHY6BqHJBOFi4V8uiowFXr3JH7Y7l
esGHW/4GPdes58Cs5TWNp1fDp+K/LZTQgg/qRXjd45smawbI5XokEaMepp/CFXQ5Jvp81c1Vudjh
GupjDBOTQG6oT1Rh1fR/m+ZWwTWrBuP6fcKP1d5FtbxL+6aT2M7mv/MTmZU0NccO1H/bpiWyY7Gp
5spwbMPego02ebtsz2bpN25CJrihtwBHYMShS7l59GF+QxKQ8wkT3cTg0aemm2vmaD9bFt/FXw5y
wwW0b29Qc3RfuYb99Pox3ipt/tXAdQCjxmsWyprrdwbIHf4uRBSFRzxmGTuvgP7lHc7RfeF+caPI
YsdJ/Smjc6uJobv37EtvZ9LVEMMRJFpua1+lN2DHdj2Gc1GYcFmzIRcYn2+h0emnA3ZgFa5r5dRi
ilOK8raZigmKtNztv7goX1sq77p6WweNxXAGxD9CAzVVglfWVQ8bsx9hk3xeDlw1ygpo4FdMwaGI
yft/uHrKHlBGmidqh8+BtgsWPuCWhzBL9FmIqTJ755zwQ5MWyy9k11uCM+8w2XoAYP7Vw0VBslZU
UktGn+AR+YlWVXZjGtvFGm+Z1yNcq0QqrVHwDIBY/vvdGR8F/x9cjTMTJw+Q2WS2nWXqgQMeGH1n
cR3lBKDLOk4MjK6CHZqDSI5YamVUsFNzu7he6JDEb+ZoR0/s5MI7k052zDNspzHUE/N1ZarakgaY
KutPR9bqR1jCgqX4rKW1na50phCHFNT+ZH67k82t086JVm/cosxMRSTWSg2UbrGbjL38mOiJ0r4X
T6NtQQG2+EXlNoq77uDTdGH3hEjPBnWBkmPrRY8uNYmLnNdq0WnRPvhuLOZDCKUrH025jCanMSXI
7MRpDbFLm3bmF634auIz0I15s4wQRJ0XCNrEGExTPEgIZWBljz/nr3rHfaFxtnNVFcpK59m8tX4P
R/yxeE9lztF60JqUiyKuxbujYl8IxFtjL9BCgon5y3IcGhnpoNxkmuLK8cdhbPmHF0UMTbE2Lj3K
31a2FnRc3lhALbfscekNJ8lwjSBxNz/2nO5ea0E1Oo6Juv977pXpGSeITM7Cu8hxSQ3CVZf2mZaI
Q12RitmCdsYAxxEiTnReKo3eCUKeveueFtMYOuAyJSeB0eH46npXMOuNBYUtlXcCnw/0jPh5dW41
DpJZWo5kMrzfnmGQ3tC+8/GQC8Hti4TvzVYZG0UdeNCbTMTL3MPMLgV4XVpBTh2nKvOGRVDnzWS/
8DK70A/Fg9hFvmBVGFrjsLB31kK4EbdyZz+nz9NhDhJY2bgLuHYZVPipp7McQLxwJ7tRqyQKR11a
TpgB6evu7mrVpm+De3e5qu2QvQUJH6MV8Cdf5XdmptM4f6sZg8gRhUTdEdmJdnE0hSEQamxetESM
nPcwbW+DpYBD3F33Nu7B872w3fhMF/MiQLVlXgQ+yEU9M/cEXyJy6y5x7VyQ0xTEA3FzaguHpNNV
pinLB4Lwzj3gQN2zlRnDB3hDM4XXs3dnFkNcUsg8ohW7fHb3OCUCR8tP1hPbFhiVdIRVKQLnBTqI
gJ6o4QOaavx9DPZjfMh4n1N+ksHk9cyE7wnTkZ4D8iFjG2E9Rz/h0wDRDEUOdV5uJXjM9TnSDk9D
8nkueKGtnzT7teuz6bmP1pujff8DKS1lN6Jw5/6nxnyaGjyHAiEKDv8YSZp6lVzGwPJTZetMn91F
2zy5669ZI2QHQ3uQm5syUYk5fezrS6z8Ho4csOrzWZD0NUvR5P+CCw2/eODuULeLL/abe2ABXd74
dZJDey3mPPquij2jhzOlMuRdp5XMVyMp6agBobMnkwVnuCsQ+mY3bqrEpdGu9UyHT7NotOIc2m8E
rESchKlYqDlU7xzgn6+EuAQXxGKEluqf3XA+1DASbyr1GGuTz56f6qzROiUHbXLa53JRL8uNHry3
HEZ5HM90qoVle4RJDsKRBuXTwI1BnVJwStVeabxrIrM2cjXS0KmLcqGTUmB0Hmya/OvHF7APLl7G
mzPCoWz2Hf17ac1JbmZ2kLThFnlh/MWEAEvm8oueNBw0+TpGp6fJ/1U33RYTLVeGv3aBA4eZjJSi
ZkNowYTmYyyllfsaBsJyx9TP14ejt3IW8cTiNXreWn/uoVFF+WdM4tdGbBp7pQuqzDC/QlDxJHDO
p/99ympbf+AgyhUzR33IFQBxzLvhi9XOAGDNEzmgtfuESlfFIzfZbRpPnvAUxHC6adBZRYLyn79H
UYYsXThccpZEjT//xVX+bbiHX1fgpCXzKxvG7ZDjdlQp/a2lr34Xs44mFKGVNnXe27g/fGBGkB9U
7pXCQDPtrTusJsdSx3MN4PajeVLEuPqX9WtlyliQvxmO27Nyl+v9u/FDpJ8tuldf28O2cFHjJ7Uj
Qfnq19gQWhf5yPb/JfUXd+BuDNFBOIDoYJw0Nj51P38WTiGyF2wGDfoxP5AcJ4/AbwQ+ea9OVT/R
R1uH2r8/XmOJ5vkVLpN51VwrTLqHIRbmr/AfasBOvKT6/PwMCDCMg/caZinQwa/woFqP6Zr49+t2
ir7QYyCJ+CPQCdpYoMYztWYiaKxujIhj0SBbC+SSAllPNrff3UoD+Y3VXo9R6np7mMdPw65nD1sD
HuXBABu3CeDm24CCS1owWSE4+PYfDiF1sAySvlYX1ExFJdc215+42Fwn6aWTDjQ0Trikghx/XNX4
eFIhYnrK8iWCAnWGtp5VaiB6d+d0BdVJTqhesNt4eHOK3N//K8xIN6oQE4zsZEWskeouc/4zj87f
aZKMHKtrFl++tpA41Ew8x3k0SQkJeFw1o2lz/DAqhFTxy+8vRhJe0AZNo8mCghBdQh3ZPNnpCUJH
WcXcnLyDgsE4bpZxJeu1GSeafo3IsW+w0RzMVE7fK9beHU/z6Z/9iTA8Q76xgkYGh0Y6XPhVnCqX
RVEMakWyJGq3BW1BhlfeaIN21+pduUISHADd/WqxsiygUkBZl5+ta/jIF9Qi9edRPgv22alrxqxC
P5aKiUz9ozq50dm8XG5K28alC3GD7L8xtztefL7nZY/iSQR8cxY9MYsk1z++lxQB4VnKI6RFrZZq
1SdXbHY8nfIsd+r0Arxzs/USIi0OeLarcaRwIQU7wwzsX1+9f0ymkmg7wuF5FwkdjV+V9xsDfCa/
hndvt7IeyjksDMafS3ssxqkc9oF7/gusJ7GSS4A8qN+Mp87OMqW2dz+4JTdEwbW176PnwBs21Hom
2BA3xd2DeYaw6JF+1WU7ch0v0MozxVFb/wVBnMsCMnB7T9S+tgKMQ+dqmB3TOn864FKhBKQcOJq/
IE0FGg1TION4Teri+9hd6asa3SN1m6r/w5Hunkwhr/D0GIbhXQ9Bw9u14ggU82R0OFyvikRZNfHr
SODs1h4FEMihHv5Vfyjb6DDPyo+2mm7VCahR8mrC52u9D/c9mnb987WO6w/vPuRRtIaHe8HYyB8d
uSMVPAe/mnNR3hTMuzi/DMwtxG6yI7nqul/BU2tpTN4ZkFWFdqcbfwxFhO7YxMTDQNiufPRb/dWk
wNrgVyd2igd7gD/TCD5LOpysvHBiGNAxB7njaXm5mYTCoTnXnAIu8tSLbS8XL4je/qKBU2zg11g4
dSINtCCzXJrjtMJkRBXIqc5XOb+yDbafXBRb+qxioaBAjWohtWfau+D63p9Jt4PuZV7YU22Ko/gI
HnVQPAn9B03dH7bB6KFS4Rq/ekkXJc4HDCaATrgY2fpHUeSeqk0/BNasnn0O8M416JmLkGNzO+B5
xyyidwqcviyOrzy1W9wMjy5USc+kwsyz0QCuEoe6vzv4bk7+3BKsnQhh8CZAJvTeRh6C0jtDS7pp
dSLly0VSfn0/rOp9Lhi2D9Sc/Pn6Nf7Ayq+pMwlJHcoET41LtEl4UETybyzyCXqvLep1p8cjsAeA
/xpkBAfylNG9opocO7AMGtOTMVLZiXLU77a5PZUtL5XKTm4jGXv5DjPiRNSUoM2Z+2xIvtgPbcTt
DE8R2lR5OkDRtVDjILIsSsA/w/PWKo1MS2OCINy5Q3Yw0d5Qs/4lN+4KtgXK+h5DmfHUSbMTLCXd
rxUes+l+hd88JEAbtyBGeSEz+ikz4UJcWdExp7fnbGwQf39arPjtGIKE0VL/hYFr888C5e1Z7SDP
EW3SYxhJf6tyHAFY+HpY4toDCSnzDDjF+97NhY0A+G4hfZ2nUK9lj7Tj/6BTfpl7upRGJq4BGera
HvMc9K2mD+QaoEtiwrrarD3X1YhQiUyxe1ejdsy22Of93tDvl+m9bKPirMZQrdHfFIxg5ck5FeOi
Uk76AVbBfCRqHaBQ3dEoaUaPHuhkeEqYSmQl+rzrEJ6KLcAO/KHu0TUvVP/Cdobp4Rhp1VQZRAsR
2hi87VH/pCVtv4OxvOkwnHAgB3V44MqWN01dGYxmZps7TKM9CLgyKWvtgCF1Ddh5cXVbI00caYXD
2nRX9QE8H60V9X4Eo1/xyNq/KfYn/ogYtMmjYaA0dTVJ4UvvxwQcclolepe2LDyxKd1jBryClIEk
VMotD2XgWmLVo5iGkqFNHv5DiR1yQYxvOMpOQnUn3OVRmKyVBliy98go4CpnUqzHQo0nbfG3XjsL
h/sXP+X8cblHlYcD2gAv4ZJ311K7rRAi4NkzkkYMlmW2k2of4vQr9GlNgpfDG8hmcMCVd4qmQo5w
Lzd8m73M4G1j8cJuWXiMAPpjj9ho2ehx1N4UNKyBRCDjU8UPrHN+u25jLcgOJJyeT/KH/Qw7qtvL
I19/M1nZP/JHhAx9TMI/eiGTDztE5gTGpEWsNuah3vRPLeF6EDsn1h/E+SLBzU0uFYKcSRo8/tux
LAA3g620im5infPLKK0Pdh9uc5waaGLPuoKOxth3Rl9BrA2swFdK8WOeu8euJfNExU82T62n9J0i
IL6rfWVKD12TFmZYBRxLVc/JGC7ThFkV7zU/udSC6KHw6Fvck7YH29PC7Rg53Mgo69PGTgiYlZ/Y
K3Ot/Kx/VhwssFMrmkwzbxVz7IUgyN3DGEZrWfPhkmHepVg9uBC7ljhdGi7ZlFCxxxtaEXRALsTU
ee9bmcNkVWvUt3bfo017VJHYVJkAYamfofj+btOd+y94JtU4ZIgaXSrCJ/bvB069pWsNMZybE8TI
L05Lirc+Aupx0QHCVjq4DqhDd/YCqSA60VkIe3cDtO8RKimYrSwyiCFJicRgdnLw5eb6Oyjfduj1
nM6iwIBs022eyl8/aFbzmykBCpWAOZQaYoPSpF1Xfdg0qUkeBx4vpNu3G+JWYUpFyK7vC4IS0xhI
h5dqgRPdJPap9+rrNAFrMjbvi6iqEcrWMXB7+Y3maR+rf8QUnD+uAr9W8AKjMR9lDg2B3y1CfLIw
5DAZBKdpSUfNTxB+Jj2jhiZBbeGn9n80IABH7Yv2oMvzRGYmBZlhMjuCHjWNjv4sk2DMuogS0sWf
1Y8IqTygkDhThr6S5xrRfNsRZ63Bn8prQSn5FyplltLXyq1Ffc/szGg2fCK/QolBD0T3oEBE38GX
5Z+fp+BH6lf442mgUv6U1wt7U7y0dHF4Gh6cCONq3pnhPPpSK9Ja812VQNNlrNx5QLE1dkcBr25Y
e3bdxdzaJE81Q5b98W2J5EeIRDMyNJufDRnT7eJU8TLy6UJI0wahpsula19N/EegXwYP2RyxEL3P
e23cHqtCY7mRMJXiPHNoJn5KzTAfXzFLyjIgTFrndwgN1z0cXRbDljeXNulNcWLzrtwtqc4qNiQ7
4thu1fe+7h+8Bc2JeBkGKjSp+tIESV8cDNBRmug9U/WMZBmELxAs/I/KCe/yyGzCk7/Jh6jjlyy8
SFMYEhONzJYw2bqrY9CLWfIuy7NRCDZ3GQS3PDvWkZLImQn3IsNZ5A70kwRlptgtWVtJHLjy15V8
g9Udt/qsk6SG1XBF88vN7Zhu11zvUsSEGx0DYEZmAjBMWumnLl3RBK1+bF29mUismzs1CtzMilt2
R/8J4fvaR226EG/ZvTa/Q7D6Wf+Q0rhqAagIOc8c51NlgU/1DFeT78W4G1ni7qOm/6J0XpgtrAyT
FXt2Hb4ywuIv0alwbrQKG9RX3xHXF4gMUf9zaVopQQ6DeJ5RJZqpURbuzU2visIilCgagm0zYNYB
mPJ8xby51/GJTCVgjM/wl/VLNXsRbuoVL3dvtQ/lHEAzEr7VDdJKwKR/xbaih5K8qb6GAvW+Q6Q7
bpx7USlv2QrLwi28nk1JH2fQCsBGfkHc5dpBNjXmrzjOuRWLoPHbktNf9mUfUDr4cdPe1JUJ/3+U
vxiFfGVyxSgBrOYPFDK3A/uCETm0Jg9Okh9god+2E9AarHueyeqNY97hc86lMOX5Y5P60IlKqrCc
haJ4J2quv3pl5qtNrlJFMd5Sbi1la4Hxm3f9HknMsOVmA+OwDIPF1VwWfveDnN4v59oy3fir7b1t
cr/jfl/0hL03PpDKv7NqgBoiKliqHGkXr/4gUoTUpZVBplPcxdGR6kfOwBhUa4vBppnUAIh/gdtv
utc2himxSunWjLRiZXZOcC+v87oCvj6LQAlF+8euCUpBRfYQbe6Kn1LyL1ymK/nKfS78v+3YbnOx
O3VN4Fud7XSpLoOP4reOXPxmPOJ5UTQdzdnqHUbr8kTJnhKuUN7RsdcL/Kh5qlto/RRjxb2F4skJ
C4rIxEgPdShWXniR8UcE7gk5o1+hGUo1oAb4il1AGNE5MQx2wY/SI/+hrA0b0nBcIIklZlWCp2JU
YOVgAdPGxSIajH6PpEYDf2MGSSQEl51k+HrrxApXt1sQ1CbYCpK22Gs1odO3ZzgdP90I2NWqieq3
JMVTd2h/o0ZRjIVMNWhJ6HcY856KVgdu129oAcK9mjpy6OiU7/WkB/VTLyGEB6e+/CrGHrRnoipI
4l4mHJl0g7860+7M5U1rwrzIXE78RdI3UJG3OP4q4fbktAqhJqVyvsN0qUU1k8S64856IO1zw6hz
aXniE0ph/73aLOthafmxDpCHcm3S+nOt//dW9KClccXkbcRaqSQYSmMNKxwBQ5ba8ug/y/rQEq0n
yu4nTkyApN14/ymKOmTFjivPtQOSCchEeyiMxMolGDKuW7HoUjHG0cJc/QbRHY7K1xteCCcysU5o
/r9S/AJFRMS+nX76xwEh80ADlGQSR9cQK1mbsOgzJ0Ylmh5NHk3U8qQwdQRmIe4E5KogrYnkPyH4
+Tm43lhyE5r9+/qMbdo9Ww/i6pEOox66x29OydbpiO+3xQAx+msPmoJFLRUUCmO5KZd7htSVXVXk
/550jNtKG3eehOgFN7PnvS7oj/+Zbvcv9Xlt0IcRSlHv3inygC0Kk/x0lvGeS7NYTNdw3sMQBkLn
GJcxyXRexQxmpK66701DrzaF5YOQmP/ocWhpD2gjbwk0K1477H4DGrF3QMXDBd7KfAfUUNs5p9jW
1Dh4HHeC/4h2v7k2UNXZiQvbp90IIy/wjA6rSUODdBKHV1+dZJVfXTwixlhpxDaXKrT515YQm0Ba
W9IIJQL7u0Ip8qT7XxKGjwa/gtGKKmIKOstZOThUSFioA7pmgDPY9MzUAEzgDXDbn3d6EVkxoiAY
ZNGdGnGX6bEMcN48xRj39XBytJK+0WdkBKrR1YjHVG3lgOxTqIcHskdqJGrXTqI0iPlB4UHqfd0U
8BHJQZGCN5H3V4RqFBGSOPNf1OYYmOIBicPwKW9Uym0SC76Lvr3dzT5XVpizh7SQ3tozSH80xKSy
anB2WQyUZYV/i5qIjkrfoG0rSyBFCOz/eh5tuatkXhIe6Un/hXjKUE4WE8rXZZL/OguzHdJbDbgB
bl7MQ8DOGdyJTgcz7xgCI7NufbHNjw0q5O4cCey/g2+rTXyFC8iYkDcOsjlAsgHa1RFW0eK4OI8R
20TvoyUP03wVW0EECOddKpejYA4HUl/gNPnvoMH240L0ku/NOyiQHRePbo97o2uDxLbnJ3P5isdi
C182CQiD3KMB9/yNj4EZbayNRQgrxEb+sG+Cwx0dL02DelLipAZA2FrTE1YgpUnCvCS7MlR7XOR2
WuhvNfP+zJQRAxhbi0eyZvI2Kn1sFXbMaj0FWs5PaY0YK5HjORWi3oQACwdSYycVyC0zMe7zYr0X
fkORhnRJMEGLiWkIOmUV9ei+myPYooHoPdJKNuZThj9NcAnAqD+lvxm8MfNQFpNHshvcKieteCXM
bzbjJcQyGwwYESfNsywbmnqZj5IJBez2IaNvrZ3otEnl1kfFIXC94vAjdJOK97t4IOQ5dtN+PIQG
b/xSbNHEMGG6UH4wTkiQpjYxDvwnognjxdfcLYXr8CJB8/F3N/WD77SonqJJRj3J/6K/36Xmv4ek
xXyneyJDGM/DKkNKUHpwFU0LDZXkpgv6984maJENkZ7+ERtiqzaU0CTqU9s2QeOEq2xNFFpVk5zS
vneReMLzVcOww0YS6ZyXwmAqliofMM0g9EhnjQACFKHGu6tb+0iLQZFUffzQKER7YYpTEvZD14xo
6rAVeV52P5Vf8HXyhnusjEcgK94Rmpq/CuFi10aHR9ftqT3o5nR7iMUoIIw1ADwd3XF6KP5zqdet
42Iurzf4y+JDzXgzquc9VYRlfGZ0YRYhxFiYFl0G8v1+/v42t3qFPyxXKtyGqTL/fPDTpxBcgTY6
svGou9uEAjq2b717xTQvcejUnhBTc+xnzOgbaJmTSEFWEYgxNUz6rzqVtc18t+eOXlvPVo80OMXW
qGMT7+sB1zneAc3jfx7SdVB3DVAAMizFTnRYdS4IWdrGLSHAK37eo7/Mt7+hcwDIT4mbX9fNtnvv
cY9tyrJAXOVJAzPk6AkIsAW7zwTl0QTeLKk7/BUP/JaSyitwyFSApePxJLJ/gdY1IwzHmza6stTm
brWHZpr+CyVwqq0uMMbiA9OkjbasYkSmqiK4G+OgdSX4jkysZhv+D4e5Keoe60JtZZvkNiYvzQQa
8FhYoYqVmzGO6tahawQdESDH5t56pKrZGcU8V89oh4lzjZa7DZmBPrFw8JYAZRRkphTp7cg64X2W
C7QzQ9NZoa38EeX2SRLDB3GZ0LQp+dkdpVCVD02kaTPRlH2IbP89Vaw4RFZKBaImlbDsC0wCoilN
/nIqpvxbLUv8JUFTsMKz5mLR8W2k7CpDexc+xRGmHPkeui0NNe2CWjuLt7z5+j39f+SH2P3pua74
BhVZfNGwP5y4ARp7Pzw4zJRMSYEwzbRL4mXeUZd38cmAzB7HMa3kil7UrNH/ggX/xBUFpFsthpWa
61yWwsjsTLa54zBrEgM0D3XS9SqJc1yPBrEa5IQTcD7vL510n174xjjLa2uJl3AJ4vCWw/xkch1t
7mznrc+X8JcmUvKo9tEGBUanRvQRpvSOWlRRum+600npuvWuMiZadRB/EQMmf1Asfrie/zVBD5EO
+sBngSerkOFH3tGUqIhhl3dihveLKi90ANsr5a1eZ7QBBa23mlgylijpemDLTJ2ou0Himmg7wYfx
DkFrmQUfYJxy2OrlsZWuKh3dZn2P65zsqzNOcWRdYZeTwKOIRDJ9m2IFE7vIqey3mCUe6FrfD79s
pEIUuNoouP+9q64ZS9e7lSpZm8FyVUjfL7OCo7u9oFanePY8rAvZHtwVqmsXZlB/MZfZtIXAHJ8q
plx9JJ5gqBAFD9hdEaeT+IeV2nE34OJOffxrbDytLACXyNT7eXGWyojHTiIBtutJZU+GKoRdFPGL
qgFPHUErRVKarPAWV/Q3VHyNFSoWc2fmkkYXxtjmiOzXmDd1nkyoDy6h9W0l37KQiwQoDSzgrt1/
F56U4seKfj8WvXNXJKni1utExY0Xld0vcfoX2X93Eh+wWRuxVSDdK9yqXc1TClNZQY12Vo59S+uZ
e9C0H4IMFYMRcFbjKK39yfDhCGeB2pV6Da2GXl3MY/UIoVnPMcCao5jB7MELJHPX9Ot/1qRum18h
xBcDdzgv8/cTF+rGY+E4NEOHuAlaB8ma/5nCmIX9uvzMP7w7UoKJyMbGkvgu4GKa/jI/B4fpwHTr
thhkMw6q2i5biQSnFgfXpq2WAJ0xn3ZCgzg+SjrDPx6TsHzAKZTEK76GTXjFZtZJcUhYNtHn2cdU
UQFglZ3SPAa1A3Pp2EUppALEbJAoSiolhMwscpiSABPcU62DAyUDiGsy5KQcblI8hqWwOe405oFi
3Vjoq3GvJEllV7mpBTlmQxlQoUks+AAga6KlRhl5RPZVJkbpqayTfRcm3E2j3WRj2ivoJwKkNkY5
Z8NJgkFCt3ZnWj3koeMQ3ccLgP99ovfvtF4FnixCoZT27Q8OMoFSIRIYEMDtkmXbelEcdrqAb6po
+H0PRJGQ1C5zQlo5EjjfhiS1I3O9mRaVO53KXozhGN2elFeF8U/4AHLFf7LnrBmEknOtH93niXfe
HctwtCM6P6W/3CfcKVBQGHyOKSGqacucJ+85Pl315WmLrMLnL0A+EOdv9vsy3UFv62MVmEH3rOJT
6SJ0CJ/r7qUEm2S6LlHtFPY9uZlimj8qriPfDDyJYK31Tf76rBr/QaIloaToJC0C4jBF6PvegUqU
VpP9oCoU4m5EtPs3GL9r0LKsusBJAagmRmul1uVqP0UhzSYfqWhEczQRRYff52fUhf5I5LnauliW
ULbUXhjApyyXvV0EPcWAbAS3ChvK8mZfsnd48yqbgUTOuZY4o6Xn01v3uddtOvEzyWhJhFre6BLh
DL2wuTXp4hj45rTd4URRJhfcEEb6BjGG7uD20xbcexscNfVUiHhSKCEvkyVeKIzWFuA8p9eyYLLc
wr5ldf3TheKA5Pj8YzMjn76XJyfhkFXbKJo3fEdHeo24fxMNWPLwg4Oy+T1ClJRkFKp8BD+16oyR
7Qx+2+4wcaOBg0bGdAcSiOrvOY9BRPXBi3J/+tC57nW7vzqrnpJA4RDSqOd2lDlHMKubqnQgMO4I
ljUKeLtIopmBPOUe1p0c5e2Pk5CIF83JkThTzzEf4JQbOvSK62meEvO5e8IpBhByFNSTUBkAmdxz
Knk7Ki87bouv+aAPk1XFQEnSlU3qThOqIinVsUUhAH126tk5g9hL6lYWCXiLp75fTNT5CMCvVzK6
rOv1WOvNlLV3vhhE2Sc7ZHuYK2RSGVH31dRxV6ZUtMw81yc3XYZ7RE2Qmr51lUPK7t5xoHdS7+Zr
M5qZey5/VbeaBLwdzmCWVH00Bdgwb7wdKpioPt9cesIYGki/cOKPiU4yG4O4RlRqX8pS4rZbiTOd
n5M1LqIME6RB9c0rhT90M9lhPHYMBCCruIVs7r7OxOcNiv6kCTziDJnSsCU4sWx22wJ7xsrpg+UP
mcGIKy4z7fhIDTHQze3BxRJKfJ+ZSlPqWlCYbPnZrxL7K4zcnmPvbFbHwdK6AXfSTN2/w+ndRpSK
4Wd71R94+Z/espratqCO6sW7K7t9Rdb/lk/Pjfxi+9H+dBFmFP8CrrPPTFfQ+ytbtTymeNtfiNeS
aDVmAY/cTehtp/xxxraOXPZipMCX17DZmkRmSDzWjTN/My25H+Bz+7ZYqXOs+UIlLrPZzS7XFzuY
CT7pHPDlPUEn2HpD/4iIajI4D0ofW3oqGjh6WNvF9WiWHBNRsELv6T8T0av5IjhKIRi9/l2zvGdb
OzGa2OIbx2Uzy38Sqnz2qJm7d71ajHdQQiuTRg/tn+x2plqyjT0p7+mSten9/lom//Z3rUNVViW2
FDhMOHssChuggnlycf9qrzvhk8GTL//v4ADqd3i5XXePt5wtervxMdhKrv2DFA4f7pUA8YxLYzq1
O6haVGcKFQUwHu+NyDk0NHXWntSAvtK2MuRZ7iRhdDfolSQW1GlHiiRstWSs58D03cMRv49Popsq
2mDhPEXqAw1Z1XJaroRlzBBsNPdZ+ZokL6jz/8vInKL0hGwBvW8+eDkVO0heqhG+wkIlkAjLuR9z
9pThDcMl9DgMeisNGBfoP/AneEzQ2D/WX4rUcq69wnI71uERXUrw834o9NoLb8f17WhlSKd5AZdw
32LpIEM/PTwORpmtBBxRRBtiacUkbeL1xDbtbPuZZc/cfQGVxm3TKrqUfhdeMSjRIH6uBvGY9KYu
QnZTVHLIny3nJ4x8lQKxmzU9xk2mminwVNvS8FbOsoWOppDH3L7hMTiwIBvj8s9H5tfq7Hjz9JT4
/wige73euqNkND0YH6HCKjCnJPjR2sT6ZxviUGzUnBBAAonmIbGLavQu7xKhB8D3uo7FsEcabMGZ
kg2aoWj65k8l9VfmZ2U/9VZ7tZJzjO9e/3O/RUeONSfztPyGCJduW5R4kjRrLpPRERwtE+lRp5B9
6fPYCyA5AN4n3SF5yoeGyA/6W/nwrHbNspn0Uy3+OM6xpnSoGOCLIKuJAl+q4IsJyKYzCEUifp45
pyqwAPCCB/bEk1SqnEKkiLPV3K4akLsAb5hjl0QO0rw6XcdmknXDgLE5RNY87iprpHDxecmmKCBz
Uk2WCQf5Hbw5Mi6tltl/0F5ok5fSRVqARBnsuTM/lpio8z8iZJGlY5o+8QDyMguxDQHUQTWLTK0t
hIuVVZ4lpwlvdvyGl8skOGpv07lIAzNQ1NPhStPBNA0FvfDCGupZgeh9pSA9Qq4Lshu4CB+Ca/HL
Uiz6ilGnB+LU3PKp4jVUZLPRGreVZQmZvbV/Q1PXSxeKHB5NISCuI2by0BtB6YBMEEd5gfuvkbgC
dPHD/TIubg0y+d/6PUv98C6PVN/gXgJynVFEDIuCuENa7Yk7YQFe8mGtRb8jZ+mAoPBuDmJR9HvY
a+tPwtVspg+8JnE6MOYK/wz/GrGCndj+4o+DM+mwbDqJoXYmNcSooYSmMKFbncMAaxM6e1qF252U
n5d5ZaC5Qh1qXqFZ2z46HgRTFzSGHbkxN2bDhelJuSO2AJSvxaDnB8MjoaPRNmLA7BNwdLSpUDWA
Ro1HeGTUjB6S8zmBXNFx3EP/H6VH47K8L5T5+DoK4Y4/ZZvOAtFtmtNoej0sBmEkvAPhUT+3az5C
j+dnAdgh5SkSm2R+AwK9T9nHIz1/Q1DjfbcUpGzwrMPK+JjfrX7q0OMtDnAHgR6uCFCjZptIzOw+
3zlh/9CG8kWQX82JdKJ8H0t1+W0CkrGTP5vLXfFpRrsGL3UQjh3g/lb/aIIyPWuMHTFnA/Czp9y0
alrCX4hWpI0H4hv/Sat0FXPe7mK6CUCY+qDhuU7svnEWha96UtdyUCeQdct9EOjPobNrQZ4aSCoG
uPcxVokIELJ8Ezk8z9g7HRfCuGD1tzUAaYh4MtfyMEzZNbJDCmIIp1F3D5400Jwwn/FixNes5nz4
C0cYpO9mqYsyZOZBapVa5mQ5vuzCanfw6AjZdP8PPbcG/b2xkRkD4H2ypz0up3ZAiVUpKHD+efuM
7QPK8DF0YGnlsgr7fUl7oBaqN8ywJUFlsJcokpmFW5kyIvBGDPN2eBxegHQLVPRmva7+jywsDcQJ
2GITtyemQQsEuZ+fd7g8I8NxmvVL4NtS65AIxmVr9R24aQahYPf/eyafNLclqoy48u+9orG/U0/o
6xZt0qDNvpqyke6z/xwubiWAhURTUV2duAYpPI4aoIMuu4oXxO9vGWmcmYt3OX6PjUxW7RM3ID78
X86BGaRBudC+ssrAB3LW+b9ge+j5jDsAsrolaedUEK0mc51FEtAF25Fm3mvzBkNXLsEwhSgD3ERs
wY4/W3KvasgtKZaWNxUQvszOakmFvShsHV1VtzCaYgqJKFez1z8/lQDZAtfhvD+7h6wt2ddliXGg
SLKYEP/N6EYBc7t+sn/NrYPX6aiC5YSmbWVjRm1fP5al/I2jY2mI8U4CZau2MhpbKRjqN1cLEz90
dJ+GgoM+doq9B6Zui4+Ng9kXmI2GiiKtAV2fm9LaRMHss1taRoG8ntrqYMZ2rEJABuGzh7fGwi0V
1Y+H1SXppZl3Y87hLjypcuB7K9QvRUkvd/We56ErL8D8d5ywwxHdW25eq+voyBnOCIulXDZU8RaO
R1LiY1NQ8Lzt3x4HIx8vTClp9RukLeOb1p/IpMh9nVzXSsVN8nGo64EAWWBSCd6DEswoQ8Rax3M5
HcrrnBAKP83iGHK93mWHdF3NPzRynnjlH5VpM4KX1Ap4icvt10E1VJAM7TmKhJ8pf1dWQGAhhoWf
V9lUxBkLsgMiJFUhc8L/swcXzWRESZFeUyPL1F6eFOqwdHUniUVv7r5kVQT+RcplPU4OzYQnB3/8
OOzUO6UV7mMly4ONERM2bOdrdy/vbpJG0s1QnBSc+mGYa8eHQYQ+Gt9xO7ehCnfSpxUlJxZtpnBr
nKI6a2OK/GYpIiz+YGKb7O1KrLGjcnMOBZKekj4TIRuo8OPHoW0NkArpAb+0HKxFM6EkWWaNcO55
fUJwb5OUfEmMEkyr+y9yyxPbYJMHAPrPcyFXRKYxEaKRbCXLkPeFRd1jmpMpycOdt+EwhrjH1+x/
nYsTw6B5YVLtokd5gNqjDu0hdyWg3/8+uZ+utUeYX0cqrPQcotx8nLq+GhHN/I7CTD59Ci9v8+XZ
yW678U09xHvipBeK0hOs7wo5FeUR+M1Mf261tbwZAjcgx6sZYr7Z6DwCtN2TkpKRVYPnydKzOa/H
dAq3AtFTdUTJYm1wQdAHhckau1rNnNPl5pXTDtW4Y0iXtInzP3usZYFdhG0+44qxxa0kOxsBTztz
QrsXncjWpaCskqXSqJxzg4e9w3swhfDfOvT46uyOdYicEhooI6fgqo6dA+PYTZly1UVXOK/9jmvG
yKwwpoQF19dxk8Uo+73IbXmaPEXXeuzDR2QndxeTQurE+CSVM58uupSAVsSCiCfZ87qXnJJhmCJL
a+3fM/wNYBz+uaPumIFN/64CIrR/y5Hzy37EWNxsmsNMDYtKdU1/EBxm/Iuz3wfyrxKoPqWIYqPq
WpQViXL7XyGNlqXY4tUY7v6iRNiKq1k+6e/HyFoCikQ8TXA3kBTiAvvLXYnGuSuD1tGAaMTEMGZe
khFJUoSeXNN7nQLCf0jMhS3JTm/FQMMCdnwKzNQbloD8D6oRB1SnKrITx6UMrCl0YlK9MbjVJj10
mVNZPPKL+exdZbYJkSzrF/VpxCupEJEyZdC+RdIYHSBn+l9tlXCRAqSI/U4hs5Fj1AsL7ZE3y+VR
2bYszxN1eTcVoTNGxCT8dadZl0/YI7ET1qFOzBtl7tkeslf0ZlJavVAWBDMEGp13xcG2Kw6eq50V
27L00t2dSAdq356YBZCCfM4I0QiX2iF7VPRLlBblVsin+yegQE6Qcevyx2z/ZkFFZowjKvDziJUv
4bKqayA6JLDulUbDuVU+8/jst8SyY5FJl5vtIZikGkBCtm0br9PEsprCsd2UdUlNQLt7nzFRpw6y
P703YcCVwYPas/4SOy/VMi/fE3W5W1IQAK/PS4kwQwPHyQbQfiKAu+APvQK2LpocXJjIG0IdB0fT
oqnwB+IoHvXHhqSRaa772s1gNC9Hun5u7b0ysa2PlWTjHYVarnn/UWDVb5PhwW1/CHx9YP6xiZni
yQM3OraG0VdF7rzA+m86d/B3nuG/6rwvTq8A0Gv5xm9oETR34S+tCUAdQu5qG2fqKXCnOzjq+3iJ
6g+OMjFGKL4CU6LkXVvvtjcj9HBefFqgJp6bRI7hDvhV5brYD6alSmgQjCXm0I7jSlhSzNLKghT7
BBo5aNnF8IGyt4aGQa5S/JtpXWX87VczNilhkZnYrdvzVkq+yjMAALTCiD3dCAhic863SLh5VFaK
NNVqb5scIlHPJzmTx7GIEbD5bjVRb6qlbPPtrx1algxBzUOrSRamW6qPzf4prlbGrA9p8DHb78ZB
5nLlXgMezPQUcovAiVlKyRlxM+o8UFcD8g8yqDcI8PyfXJaQBKfG0TCcm3O0naSGR2UTgl2W6O99
Pe6R9y1qjbYMmEuNz66Ttd61hbFe5/5uNHwemGQ1oiqJPJn2mJ3QUWpSfolKM38UeDq+Ugp9sWNn
yllZ5W1a/zXGSv0jXVt09jKoWwJGtIRM930HVFSLvs1FrieMg1ddVLyIPaAcWT4Nogr7F6qtnizJ
yEu3ckOpfr8HlFIsj50rK0aTN+cPN6/qPCnCXk+Sy8qLAbNKzJuKw12QlXTmk+FVFu7sjgPSHRcw
mT2AR7u+RBi0KnrphnIepKARxpUKcoS/sox/Tvk9DocQxpsOHgdPrtoxJTksa6y+6lW7+ss+ZIbK
QJIshlkP56kdKKtJHr1lmPnE76wHcWMBxcmJ0Wnh7YMZnmw0BYo5dn1b+2z4lW9Zt3gdxfnUcSuc
0d7Nk9pSO2yGbqQhaNsiOOrQdC1QNw35At2M2vZohcKBAyMa7x1cDgdjE30+UIUlK0PcADh0kDLV
cmjcyZMsMGhU2tzdBSXrVECXHqXOA6qfaDoQWbWRXz0wkbHtiaeDoZjfyCRMiJwRT6S/zmecOWBL
S8mdSv/9KhotZOq1Hv91IN58IW/Wb1GLiAd50M8ADMqLCRx23M3DD3AHlfIxrCLiZm3c7Kv0s+u3
eAZYw0FEtKI5RRroDEhBeHV55dqMZGheg7sNHqDRt0GqfhB8Py9bjXQb3t3MDcPvaN3MVK9ku06X
/8WkfJzkZT4feCUQaC5nCQGzLilXjkEtlAnS76qqpY5mRMVslGEcfUziLHNvkYd8bcyibxkGUQOd
T7HG+s5hsXCwbrQ3EyA6yfpEcM6bXVynTHTUXyOiXypRnnw2FhG04oXlzgBBubvI4SgUplwgeXlK
JJVZu2ijG2JAj1apjor7daAJTBdLhUPHoVh/qi7gLlZJRcAMKcTcZb0l7GbFJgl4pl0XvJSAZoLr
IeQrEYFUx5wblgj2ptVKmtmCokARqjEO6W4U/zx66DndyWF3q2pEOedQ/NX+eDkKZIBYlmPNUNS1
goe7CZBtLrIV8+yD7EXpEDNIe3QvbyMtEc/l2olhnG34c3UGHTfrjFdy2dIXkvO2I4x2MUzAcQBb
oBPo7gyMChiO6oIYT2mfDDucZUWtKZph5PuLfs7NI7HXH6Bt5jnqPXNVn0D9AnJdT/2Gr9b478e9
BuPJ33FHt5s9vtlFEMnMiemg95M2WMmbf1JGzU+1JyAZ6YaT63scSwe7q4uf7KpcoeQ5gGkMzOos
L2z5AQ5yF0lSEqiKKPIOxwaBCwTOuQs8rbYaqtGAWMvbXMRcDtEEPTsY3buRt0eIhRaXPayJ/XkS
mgjxo/VcDYemcOfs4hoZHQUPvA/fIHFTUPsSCqec6pKDiFmss5W9US4RpW4+HpxQjo3reNAXUkyc
jFhMcNN1VgtrMVd1/O/QzaHyM2eorYKSfwDuaQJ0gMLGsVo2X94zWQ+MQ3ZcvSw1hP/yBE63apTc
ANNfulMFdjR0OCkKyxp5WmNUzZFn1Yii9RnXKHG2CGihwqS9ZmvkGgKiLA58tIKQy7qZa3t6LJbn
RzPObPgAeZA65LK4kWxo/ru/4xET3veUINjLYN9PkJLAaCBh+P1GpGX7pXGrd93ekYMS+ckP/nCc
3h/zUoyH74Brj3G1GNXZ4REWywHccsfXsU/YuC7ylb9zwYcR7RTD5xsrc9u51NcHzPfIw8sG/3Ig
UJoQT8or8wGgMfWqdhkgHH3P46UVoZwpxl9AfE2nIu4bJ4sWsq27gTmzzxQljPPZG2L61a5nIkh6
VxB6Yms605gQYDrQ9oM4jQ/t7hZsuTTXpDMzWxBmIW53NPJXEF4fCD3IiF8vlREzUAE9gLZINfB3
t5pRbIRPG3W79x1UB36iW747yraNgQyMCsJP2xtMLk2PqBd5PJnBQqs6LA0yaRsktWrR2upEOcbk
4wH0Wy51hgZYgllosATObZQ2OM0J5WpsXGrzwLSi0sw+4vaLwySLUJ1+E2kPZGZQCjdKDRox8NF4
MGjBhkvMCo8vR2v4zrydqvSBuIW7x0oOW40jf1frscU0B2cnpCO8f6dNopXaARS0ETde6ZpuuEye
umbakrdb4UUNUEsfBMwCmKACE+d6xWVRw8on3bzNhzMF7OlbUDJoJWtJkOsLgYrW+qSxjc2yg8Li
w8RBPwrRVIVbmbNG1ipGJqh/eYgLEApsb45GcYq1DrcRYLXDIdwBYfwK/DeEvOihxb/iCE1Fz0xl
nEoF2MTSm3lcHyYBZ8QCHf6dnQbfREumcI1oqjSN7Pw3HbfO/Nha0oC3kfiiU09tynEO3f/Z/geW
PJVN81RU5G9BiGrSbwAfjpeTCie++hWIZ40PNWJ9XzyHJcIYtWVd9RRO/z3ql89svxQYsIFHE1PL
ZPiUnH0jEx/8rpjIMlmPXYXJwB+FQgSW5DB6a3CE1BTo0YZK3BggIyciNcvAf6rg6yTxPmcXHB9A
O6JZvEZUSqc63wsJXVMyRu/DR6rgp+VrhVM7cQ+hYB+YX9nK71cMGIzaW38ImDMNnIADH+eU4b0d
FSB3s/K/3xuafClaTlr6FfFQFOsL0SgJg0Hp3P11z/7FfVEV+i8lnwb69s+DoSRYd2Q00mAJPWbN
yWZuNPxSuuuH3B+uOBptw9Vi2pUnEmc6vKJr8TgDvTTx0CFPKXYepbwvv2C7rKdB88MPuOjYHtDg
Ees9D8OAtPwD6K5RDUaQIPzlOvowKrPWivII+ZYlbb6/ZlZbGDnRFzGJUbEB40JL79wDBlRvDVDb
lnFChqVlQFrD0sS72xyxyvXbtv4OcJgIfyJvX/jPH/uplUlUKftWDsCu4yo0rLsm4Ar4PhPTzlE5
wr8b9eWqvkhCKHJtRmL7Yf0rOPkkQJW9O3Wokuw+oCryTrfT3Ko21ccXyIyanFyr8bz7KDvEAkI+
TfvWGOEwFKolvwhICIeDdPW2XQBoZfWN5A+m1E6hPDEDJUBnM5DaO0cO4CvkUndEADFi1CFrz75L
V5ZzmJWThJuyPr8K5ee1/jEi4lvUoiYPiWlfDRLYl9OTqRCg67yeHqkqH/dTI9LF3bMoaHo3lA4Y
vcv6B83OtRo3C3NoUzXWp0f3ZUoID2qawh2VDQL/sroYRxtclwz5lsTJgEG0GDvbTWp4ta/ncgOx
rdoV6OZpQZftLJ9mrOyEo5qjHWYd/8cakOrfz4q6gw1zTjpIE4sBs8mdCYWghqIi973AoVepSM3X
jJnA9dDnSjdwj6W76Si7IESX19j18QAt4kePVMQHxDu5Oub+etGjp7v3S7StFeNeIUz7foLonwUX
gGRBjlgfhw3BxeazeF6EkN6ek7YVpVMW7Tb4wjIIzssjwPvC9zt8Oc3k//cMku5BQEoNhCULFEtN
ODwOqjg9Dg8MhZZOyq+6saEwtrFjKVrzs8RRQGDXybL7cXkAkSpnnS35mEYGCcLGzWvWA/gJHZJ2
Zai2YwkijYyPVv8PIPMr+Q4yjptzrBFnwIzYY3HPxItrtO0kobnt/KCaezw7iFim50CRcjIGQv5F
4UriVJpzTHkUYYrZXNXq0WDrscApeuPq/PjpauSR5cSjwhTCDlzb4xFnlfme21sR2mNFn7cRdD2U
A/6Bfk1dercCZpjfcCz74WhmSs3DD7mwSUKWn062rh+QyQRZSzd2thks0LrSAcCoR8glPEow1XYH
+sUesStwnP8anplplE5zWHWiT3h1kGI7czNNBd6Xy+kymMipW2wSkkD5ZqphXCTapGD3v80wiSfy
zabNDysFaLmelOj/SEyMohUohtBhplfp7PLGs2J77165Ra0Xmnak1VfbTYlOp0o+6J1A7Claiq4k
gqupOoqYcTgLbLcF74qgfkOlDaBcIDXaLcmFjjmKMRAPFa5e93qz30S8H/1C3GmKUKW4juR/Ifet
1PCdxORu9bzxpROOi/vo0YiL96uZMExtZzQUGcOHfionv9+JoBREMxSHEE9oYvsUXVyCUk1R/nd+
22EzWHuxpXZfHeXKLDT+guJdiWyacwqhfinCyrSTe/EW0y+JeRO+lJTBAdytCXfsV49gRZCn+wJu
RBH0PHHt9y5VkP3ybhL1v6nNe+76cnP0F2UkwdTNf/aw7usgY0KK5EmCv1j1jqbsMjccd2ZDE1/f
Uh3OFFpju9ic7Lkn42BK/FIix7R1cYw5e6os6qmIYCVnVeNTrUlu1d2Q8P4HQ6h7D4sKjRZg2l9b
v8rzd0ZV/+7E1Xm7X4txyYQsx2D8aO+0cdCwEfzGu08Rczko+jtaw2S1SCrcmqW6axMHAFkdpJmK
6x2sH2erk6AJHVmrFJ1XFwAHuVaFDToj1R7Dr0vGeE2Y4E3o26YNHr4DRATuH6ROjaPd2SUNiKfa
l0sgbZ/x/+TjcEchnIs8ANnCQwVSjRtq5i8BUlHN90Ao0xc7gVSBNoa9Uo5oVis9B9Ra4Z01vZeY
YjvE+9Lg+4E/y4Ue+zd6t0V9GCg/KckGlYHzdDZwQGkqVrKmPxqYLXxdglg/cjZXxgZLRI55/Td0
Uvrz14flH4F78DRp8+gHTo1gypuJfryEOX2EGY2v6OJ/SdlaMKkOmrAvZmTyuClg++b4pnj+X8hL
2rMTvrU/h0+Az8UkQILDAd6eiNi83DLhpg67LCRdgxx5aB64vwXFkHmmytPKbScAZ1i9p/pEFkTv
gK2mlsjpSAJ4hA+vvL3FRtnnX0eOTG1vj8oHb+0xB6gbmYOXT7v6W1lLNJJNTqNRa5yumx8lhU2I
KJqxQXxeHcz5Awj+GIV0kSVv7ud1TAaUfWr708uH2UCVxLUmDASufHsU0MdQiBbdXZeVkWlD0d3U
yjdBWNh+7d8mntX5cFsTE1nqbUS+JHqn0s5P7arKfgmoy2wbMVoFP18UTezSlac4POhpjMLpoi1K
lYA+IXS8NAX/v+fCBcOQP1DWtuM/iSbpHxKzQm+ccMsSj++LQDNFvg3KNFzjfeVa7TZQnYRHIxvM
k9JP0plpvjw8b/YEAia1S8PRto0eoGLIN7mP+FWpTjxPZrpjf7LcXMzOE1PGBzntCrLu0dDBTqQ+
RQmxkD457O01jZdb91AfsQVaLD3LK9RKVfpDUoIlQpiyWanAHKOYS9m3ApBaCxn41/bSOabnBcV4
F15AW7JXrsKmzc32G3LKs/ACY25dGyAyFpIFF9bDKqeTdclf3VLzSSwBMtSROPXjWsmQlw8C24bo
+R+AB6XjDmSc/ZMUx/b1Nr9d1wEfMn0JhdQhQ7U6IwjFBPJzkbuazCNbnRpiWOxNHNxK/4oRicI7
jn4Gs7mT+DF2NPqD8JMnzGD4jPeXKTxDU9a95X/kB+OGTnJe+C8ukorYm63VIIFAqVq+MNA6owCB
y6/quEuUB0lKrIk8awqKm0WTebsaTuDak0wh/H1ebKaSUzrpnWod8dkG0bgPwygXxiiSNZFAXYSL
FbePDS8QnFOy89bXoFwRo4Z0xnwnEV6ah4cJxFGLy2Lg6/gUWeQ4KHwFHCH7mC4DhyB5eRurw0rJ
6p4hL6h0p59cDmZzzw0gXNIdAAcFoFZFUWzGxRCQjwl2zQG0uyA1a5tRx/RjEWw4xdbWEeqKtURG
hnYM0iuXl3V0pNqyD4L8qQra1jozFDK48fA29a0ZbZd936B4bPuptKwkqkjPvyypGhsFV5TvXmVL
IJRriozY+r11sROJVyU4JA4Sf9BTWDoz11FbaVvYAwt65/MCVs9SBiKXbNS4gDs/nVf7GrqxqIZq
WML0DcQzZ3sIWw6+Ys60ncM6HRGoPK3qPwDUCXQhpK/GHoXz0IuLPCxUBvXS5DAQhYdDhb4rmBwR
YaIYHdwOnPKSfDVIu3xmlaRRbHLSmAFMeywnG6GoLIV1PUCUPflG6C3bMM4L93q2FhkGav0hPwwB
+pcRyZkncovjLMKrkPd1bKsW4QTUV22yTmvkHkQAld9FRyZoc8PgbU+VPMjNIwFLVivVq7aapa6v
Sc4zW8IoqsCKMxnPotuStHzztFJqnBd0yU4aO3xHAL2Tv9ydRuDwO3HSKoUrvv15tLnWL5wGsmdY
23ipzPpkMWoBcuzXKTDWKS9NudZ8Nko/TtmNwNIYrxtK5jcaD/TPgLl9+b1thpk65iu8017RFMWm
E67aJ1LDXqyGTzg6tyZtU4t2EuEyhvTwv5IX6QuXVB3zYFRWmP8bDJGyVx7hKyOaxJ6iwGdGQr53
IdeP046E8utGdDzMyxq+bky3HDJTac5Xo5Par1YyPEzoaL/yxUj9UlXHnpt5w6+EjZyTfd4q13Jb
HCEVc9aKJRDl3kA4ECxo9ApbxU2/dqabZVN448E7rqRI7Fwd7EFkpDfHLt/FTUhfMvYD6XPU+O9Z
LlyAfBTDL9V3Mh0RP4ut3sRzqXpNdsfGcNPcGqMtj7/lS5wrd5zrYuBd8cC4qikBwkMK/Jo2SDlz
ZfxRGtyJIahjqBwK35RzRQVAqVwOOGXCb2YkH29DyizhVUPzUtme62cC5/eZGcDxTVm4H2t3kQnU
dPTRQ0VkujNI5poCldV1/GRRiz3fZ8jVQJJCIRZWoeCWbSJQqQZTqPuW3vZB8WZr337yDUT6IsCl
jbcXi/GMOYkbqiEAbhs2wU2+WMh54pfOJe/uTsYlzLKaBIT4IwTcq0guRzdw1gGtz/9HMIqHVIsU
43pHsccbcrM0KiIMD3EWk6f00MOwWwZBcuUJFGslm25Ff+BfanVLFmatmubtK8x03vQ5XMgFDtdY
qoe6NazR27DdZASslEg1Fok852FG04mBk4VZoPOjeuEBiPzC6n0fPiWwl5PZGPzKBbyoH7P1K13O
kfNOKU+Xz1zG5fqWAmCrt5O450vZpMNs4kVSJ98iFJ/clmifeIINY1cmCjf9+dAsXPp9wGEQXDiA
HllpZgj2LbbvhfVpxiISJ37s2qI2v0vZ3hFZW3xLDIMMkLGmLd5SqN37NebH1HR2zEHDATETPesf
wcgJTT7/sKdBvxralTungNeAwTx+I0dFFJgAy0VLcBQFsSBw1dJWVAtRvS8BwegWtnXW4Z0xClJK
joqf/Fn77/T/7A9Tx5pLaTvSQopFmms/tIGnYMTfEa2N9OGzChO3cVVI7xontgVHKiLpKAf50KjW
pn4lfPoHSj3wkindi72vnJElYUaA1xu6+2HuJAdx8ua4yA95Cw4iG6upaA2P/nXuqUlJmMMCVTLy
iQgjh/c7TdNqZvagLU/rHMojNfX1oi6Z9jwsZEBSGBBiLMtgvDNCLdIy5FqOPMphEbFYx5HiqNbl
pSEwTKGVTRk6VNO+AKfuoaijI/EkNcO5viFTNKlcYhzQYM2YRRgGmZTXjA2an9d30Ndxvxmgd49s
cf+noobphIUpRFsuWJ7ZLkcM5kN/U8eldTDpES38SEGI+atvbcVkG2awtwiZwA0nV0s2EPVPCHr1
Rdb/gzOQg8bedxj0zgtFhl1p6PQKTiL+amkzpJ1rJQFPZVu+8PBX8z/TwapM2JChOFQFO/CxmrxP
JEtGh4e9Gr0jURjSH7D8bxSt8fvd/HKKbvYhJwBfX2dyTurKBS1LFPOnaJoJTPlA4C4qK3EimOFM
hNjy7WDTGu3Ot3ypXKY942acQ83NDCSiKmGh53+eo5+JhH/AfmEecCCS+zDisutNr8mpLueEzusP
2aDLjtc05cJYotDQSc8DNfpeoIR4sl68LGkKNFMBZYVNXwf3YaIo6G+EsGH0mUN9B93T1UCD7l2J
t/3AEdhmZQ0WBt13R01YPkQNK4NrNSG7iheOLCVYkmOxXeBqjiuYLI680v+Y7ILKXuP1yh8sEHZf
3NXlD4ZttVVbzlA7Jnx2b+tp5AA3NpB4oqfVegZqgtugYGX1Vx8xgqMbv9YrJ0+4bDbUWIpQJ3R0
tn2BTdJIoVfCGz5wtuF1iBokgHYh034O1UFR59RqQjM/i3asD+eqxTU/QalfB5ijOdKurZlh7SJy
s0jdmn4RCKeu1b48fiqMQ4Wpq5V5Ss+IFKUIscWp/kNmAK08jVPTnpuO7EWTxagmCWQAqbUyEXjd
FNsKxl4NOlESMrfZ8AmjDxv4QUeQzexmdCKOiRFantWkKbSAG2QCRwGlKwnX+rTIwma93G79ueDw
CaOn8IUgp4pp6TeNhmMMMeRIB+kh7lP3ZXClL1M6dJc9oMspDqlfc8m5mIhyCeDPqhp2r6ohn6rM
mVcripGrmtw4gCEZOtfS6xZXZEPLwWtj2hmsdfAd3i/7oi0uVR0Bs7vhMpDtlXk0rrwJKNaqsx+C
KqHK5RmNPhCg0JXWetsb8haX7fC01i7AsyDwUvQSvYD6k7gFIbPSDu8RTMBusSje3jEc80XJwpaE
YMK2g0axjCpUdMJMRrBnblUH0X9FSoXL+pEsiOt2EgrmzaEyVe2FN1ao+RFEsRBbV3YAgF3/3ElF
4s2iZaG945p5ioIc+ULwn7MQLrIbBUELVTrkj03CKM8K8IXY7hu3pAX/DvXWAwvQMy0dh6088tFM
i82zARI75rBqJGkDJAI08vG6MZhl+fPeN075fJXZB+PWJNm2NjoGhE5SavB9dZPnC33iPdC8pq9X
VF6egLMoap4n+b3yZBucb7CPE9yq78DBjr9+dCiWgv73UXTPD8wWAXHjIpdyzc5l/Smo/zwrq4pB
pR0S5NzPi3UZMfe36xKnjLfjbeWXJs1WBwVPO+n8jZiBjmE1igI/ZM082dCMfBunToLwR8Tayj1j
ChiKKW1pRsjxmo+lXEtQdHyvhkzLgPA2QxyeHAwyJA+qJUaB7062pNWuCXx52xWExLDmOc2jkpqf
w1S5tMbwhWOLAFQyFxjTY2P+I2ELIVGfrLq9xi5U9e/0/nHPshJfh63gWRLMRMqAECftgCaA5uuj
wc4LGhQi5ShsmN5LhIxdAQSw4sn9I9EGpSxHr+/lK3t9L4fXSLJBQSPtoi/1jYYo6wkcAKYt0epO
QEethLDNYvqgSNGA6zSpGKPZ4ez8toZuZirOCW0Pn19+WN5UV1pde1kyk72RnPxFoZ77QqSS0lKu
BhRU5RVsNMY+RihBnawNvpWMfoBUwIBuXpo6tq99kqhh7Mna1+tQ/xWZzN7A8+Yf28xBU9lfSzaU
MObHQToHDtVpAJ+OI6Mau+tN+o7Ui0Gh8Vzn9h+IEkEVJ0Va2KrIBSngXU2K3HgBFvRB3n7mCYic
l5QrC3g0hB5oiPN+NI0gcvWMFBGHO6j87vaVmZgJvc8OzO3WtTlDbaSQPvAkFHu9J9k/CuQfYL1h
5YI+pQi0VKZ3sCK6agpuR3uy2ajtV0qTGL9mxDoJxZg5FFEqLnyTzzbAOu6MYEOD+hVVxKzKP7eY
JS0dwpJ0zy0towMXZkGEye30LKgg6YAkiPk6urWTVK/WIGn9RPfGlYG7INLWOJklBOECIBNZirVX
+XXEDxfC0wq+xW2f5tN2eR60aZ2beQcUM3z2u1xwIC91gvxUe6CzsdxQuRhFgCx8rp3szJT9s7il
ZpPP+qece5+Qav/p/bQEw0gBIMcjDTNQ3MK4GLNqWhPSikvvA6u3bhNIpTGcglKJnghmRVtI8Ihe
88Sy0JSLvqHldeLyWFcUtUC2D3Gc9kQAMhWBl3VIE9vMakxpA3kJQ+0oMUdo5xMvt68egoooNMF+
aXXsjzyFggVO6PvpeKD4ThDBI6y1kYqxJmdQuvk3pNgLUheJHI3d4CWOcDBLWgaIoywKePqeRpfe
ySArJS1WLLGatdEGzy3BFHF4/Sw9y19O3yhkuh2as04s0vKt76qr+0ZPiVNCmYtGKq90UW+KIDhB
HSRdeUPC/lP9MfkVOEOFiOomHe5oo2XlKZWugkowus/+tzEE5P7sgknhx78507TEwg5gUmtQELsc
BPoqxHkr5r0b56jkD2+3LF54fc3NYA1p6X9IOFXcLuj0P20bTiT5mYNrcrQMR+jHDey9BwSnh+TU
6JLWEkO0mCFEF1Yq81E5M0QVFwTWMs1KVQOjThzMrNxLyrNqxTpCqcu5yg9y+Q+eN27lTlqzVzrG
fmuYM8rc1ZTL2LPAOWT/YUZBTZwXzl7L9Hu9Ghq1rQUaan0ZOCdwTEyAJbWxYICsaSbry/SjPILh
mjTyreIPotNx8MK0ijDjEdQftdYjhGZGO0CqnO0mPdZoPt1MpCMk1mXqypHquiLqcAAqyBfYznMm
q0kviDGDVK2cezLE4WdhGeNsuMbOofTBJ7LxLVXASjBzCyM8A571LkqPIVg42tmdsZoOHCONwElZ
7kNMwr7BTw7b948KaPVCESn1bvzWq97PVs8+Lw3/8IwCcAs1pVXtiec0wcOFvAk5sUg0xSoT6oOR
RjzI+tXaJ6LiPUb9ZFsQKjyV947mYncxmXb07OC5+8c1RDTtFyJcuAuNlNMZAs78vVarRzKRpvX0
hXLAcnsyXWIRCQDdcuiip6Rol8niDto2G/XW5jmi+jwmUFNKk1ogpJIooazhgiAyDlnzak9EY/GE
DYMbgOqIUmHaBvDmJdAuTPU2u2h6u+xxJGq838FC6cebd9Fa+LkVmnaeWVitov4zj+/CMth5o8Sq
GfjcSn9BAuT3cU3pwK25k0tKyfNjCpFu4OHmG3VmqOggFKoRyxzsdyDU8t7CrVIx671H+Qd2GO2R
9UwwPXQmNbwi367YWlRns1giJjX6SwqvHSaj7W0a3isvSVnDhU8nBlmSMP04YP8SLOJG7QwsqatH
ty+YUJQshxSjxpd0BgLju9o8Qgd35RhZfHGcWu4So4cnQXvSaOT7OsfhHOY4BPzpEYbyoqkd63b6
QQhjKndMKkZhL5WdUnGdUrqu/uP3kViX8i456T0xc5THuNifXH6HMsGyVJw7cLSMHPk+IcPOujJg
WVHvwmn5V/AIH2SoCFazpAHGymTfEsaoVBmbn2iYD5WD75KuCSERpA6NwRW4iK/KuqQhrG1gUK1R
ybRb+1/o3nZX73ew/heBc1deu2f2L/jSJli8b/1lUi1qOJyAvOxBMRjtgfkbQhfFZZ2b1OwD1aw4
dC7MuI3hoinAjWHbFwG58YaZHtbRydnlrEJNkphAtVuJ3DHzUf2SxEs+T4yD+DWe3F00GaciFmXf
f/ki6wyfzdbzTCZhoRExMEqgTdrs9P51IxuPtM6PCcrIdDDWFRDee5AcYktz7zmerv0Yiq/eBSPw
EEujLq4BNTC2up6aUBNtLmoomOAWhOVxXe0rOC84ahOqpo8K0jlsJORqFnXYyZti+FmXhYwGK+uT
QXfTQslMU9tgT2zy4b12rsXDcUCG8pGu0WMsu1ewr2MIF9Pp6H/k4pOUUp8Zw3Aylc/IN9ok02r0
gqEw3gk3WX1s9TUYhanwAfzsTSmnn5DlXLNNCOvJ9tVmXM88TLLSTzrZBRq29kdAEL7TYJQMtw6l
X1nxKIRpUkrcITNqE3KAHxEpzRAcskJeJ4osMVTJuoUWsaHgKS4OOpGN99OzLORJfiPcaUo73z1v
fvb3VYL9DAySvSGiwmvzXWA77kCoEw7EnNk06tmqZAtaYIOCLQOxLxpaKkq8SyYqX0r9QOAZ+O7h
iuUAmGuXEhH2sc5o5wNyvy7NgaLOjIBBMqHpdBDw5VfEcFJ4Vn/6x85Io8se837qZW8QBeaiM6SQ
KJOsyMRco+y/sp7AsrfZOhRjEu2nlGpqqR99d/WOrPe0q79KI8aVIFawWa4b1NnTVL3wx1T/eGbv
JMbwh9GTjlgB+FPgUAAmeRSxdqxqFmpezWXHyASEfB+srVzDRzNXQdQpmC99m1NyEQONCEU7nm2N
HDuoyyBGizOtU8NsMj0vWQTBbjTIXCUyatDtH75sm0ce7ITWqQlZc4uf4EXLMijk1zLZwDQ3IPnh
cC1sCm9cADQ1zUPPq1SM23hVlA9ctTVjBP+Nl1lfCTqMh5LKEqIyROVknkqDbiuLm0ACjSkjR7GR
3eEguZjWxxazUbq8nd9zZkd/OLo04Gsj8shQEER5aieBu6vejcycSFTLaCTPd3qlzpSLAuhL+Ctl
AA5o6A8VcrN4o4zp1L7UEzwJeaFYXB7PJHno4JM+E9zdtN/HO1GGKVQI6T5RKOpMGitda4XXUavV
eHxezdO3BNhCwvW5nSymdyZCRlAUYSq6rbqS8eTbBdFNl4rTU68pK0SuReFSKf8p1R9ZfNSikTjN
bGFXkXZXiVe5GwAbj/uo7y52XmBWfrij4gWIH3eq9U/rBgOs+3GiiejGuXOKuHoCISfKoot6MQft
KozawkIvIuvxWznhLI8b4YdlXUbCuORjXtgdO/f3V8PSElxNuOFlJwVs9O1Wlb+HIi9iOsPB4G+B
n7GLCVUVyN1z4W6oz9R3vBlKndU5wXQYuQCrUNHHcSZKyqp2qNLrRW2Vwl64mxE5grd9alLmi8/6
Cif9GSiCUXN94Oq408YslHO2xgU5xUdY/f2zbIKaogsae/sLF7fJOGdmpPctN154V1GqCT0Pey26
25W3PnnqZ24aC/fT6juK7v2DBWP9PU9nQLVGFnWk1OCggTwwJRQs+6Nqn66wzkOr7wCrwUcocAL9
fNnIDv02C5Fj/I9kcvYOtzx07WOfkk7UrPEaBpx5ZJZ/F0PjPtv38rUjQ0pmDI8aRA5OW62nXKxV
OsG+FN9Z0YtmG9rXZ9I/BHIsk8pwgqQ+wrEkWLYtZEywhhtquj76WDlZnjXhAKb3Nefc726ap45Z
6E6qoUIWo1vlUqCev7c9KrIUSbAQygkVY2SzrVgqkMMgDLUQFpOKyzezNnHRuz+LPjG23ro3o815
SkX0fD+kxxQvUb+0s8TWsb0XWDXqieSFmN1rAFPF0HnMX8TJTi8eSwPrGjDcP2zDFlGEJ2vAJX5L
++rtl7flfM1zPDkG36zg+Lam1M4iQyhJd9Z3SiUrrNhhIemyzzabtCTeZFON+FbKXX/Tq7LcxvrM
dfGlsTt8TbBi2Ml/USNZDGwfoLqfxkDs2DDNPu35+TjZyq8dqleTswNGC7k84yX9/pTS3bqA+l7G
/E1094j2rp30KkzkBFEa2kzlcKH256Dq525M9fCC+FubrICCskoSKPE/jdPpDPFYWLNCOeMJQtAL
ZsajN7KVlWgSgR3lvJj0Kcn0Cm+8tcnC/q44wI1iEotSah71Y78o1qoD0NkbbN9wuVn0IL+1BzNp
JgsgUfIKdyPq4PfSNFWC4HimcdwTLQ4hHmk0hN5Hqi8yriRcmqJ1VMucXLanByvvKOt/FDlz2/40
R+VU3U4WQsU5vtzavj/pJCDJZfIdd5C0nD4bT+XubAm6Tj4TLWOZdGgtOtwllZ6TKjmDOlQDT4n9
r/Nw02xje0LOxUDGHSM0fxYw9QQv8YT6XoR6llJvPMvLBg+Mi+vgDxRSRfmS7qhKb5reZSV75XSU
V9/c+YXohU9+PeRPmJ0pGBRQEcl5mF5Ozn4jwBy8ze6pbCrj0vwJpwuXRVZLEP9Aeo0OV5EfePLy
x5q2rlnGbcTkPSLcwUXyy9rI3sL8GFvoPMjeEkvWT1ejgWgsUN6oEecXfs1RKlYlSk8UC1BBr59y
aOkifkS43hKRfdaV1woNTv92E9ACgphJ+wpOwIjR8dnMXQah2ZiIY2DppljDn9/q+6POew5gn+MV
FgLgniomvliF6oLL4VEwfmbYNOlohT9xR1ZPIJGUD+B6g9FPrB85QtTo0eN/b5kuTWG4zw7jaHUX
74XrBfExzBOy8PReR4CjVzEl6ZdC6eYU0O85bn060uAhieyiS4ZlP0uRKvFUQcOfzFWbyE+2Muz8
yy9BnqD0cEDOE0j4mWd8fUaTHRGPg1+RtLyXizZvPTi46pU4uhYlfa+3P0ymDqa8jOXlZ+vSVGY4
qTR0mKimNKnyIZcaFfgYzaEsPMdJxZ8q/f81XE3yTtnHHG12Djpk7SfaST4qdV/40lM8dH75nQQz
DzOmqFWFfQm8XhK1KUZKnqtQOclaECG4eVcUWC0Nzt/fNl5dA2lNDpKu1uZCpYzRysMRz9aCxWpB
IiWLCQhBa6susuI+kviPh7cmy2aCcFh0Psjw/Flh/7NOg5cDtWRvAqZn+2pUc3EQtTM6QAKqPTa+
l3NSR5+gHBsf680eSZiHli3r4ikUeo+vWppS2+xubzp1/jO4uPOwis3dCbNHOSygF1Nr8l8EMiRr
oveis8PZXQbKn5hyAfxT/5dHIV8bwpCKd2kA0GG0afkoQ1pFCmIIQlFBiEbhbGTj1MZW3zQAUwW7
L8b7k1+jvZcwq03GsUnuY3YHDatCbzp/ZD2miUYUwvOdZ0T8ZJZ1c+pZqO5ZijWtAcCPkvSieFY2
sMs2M54PmvgJ6v3oyHy8UXEcJ/bxT0n/QXv8T+j26iQ47YQE2RCluZin7NsMK1GcovZxIKM9PUei
ydQaZVgMMKwSihHWEXrawXS6fGkenlpouUtEmBkbkjIY2obsbRCb7cdLgMeWdr2Qexh+mfpFnT7Z
1ZNyrPCSweHN6suYtaQ+ChShu6DckmLFip3I+006untK1mMdLtU/X1onwgJ5RQ1z3uGOAd7R6l72
/ZdAVCypA2aHQAYJRB2YI3XcnmZ2x1agWcf4J/phSxoF8L1usjdu5Uzh0EMO8ycyRdmhDHmeNWe4
m8OyDsLrn3mMROyWb4EoWAIW81IlDm5ljJpwSs3dlLjXBOWs3xH8EFI+0HEbGYitkCz7ViG+qM/b
Sg1xJjEFRpqpLD54MGDCXywNoGyLkADRdSGEj9py9KGnnAEwZxEvz/+K1PMGwMJMbHkTVYpX5rKX
J0JxKMCUmH4b01Qmq6+t4kg/EQD0JnXtrvliUbYJT+2CQMT7RiNIO8U34fV2NHu8UxdEKXnNdQ7i
waR4Zyg/9KWW+hj90PQ5IWiaOuMu4IEv/FEsvm8CdTKgl5D2VGN0NKl7rVRoTprkaVuxMENIXDsE
GvHexmfuOtdkM5ahvLRhOdvelifuhf59CJDGKrzBtk2LnqKF+11td8gaToLA50QW/JKSskTDV0wj
4Qlr7r7JLI9eS//GplEZjASr3kseCjo7mDgCL81Qq8HfDrKHzDSHPoummiR+PW2fp/mUCnIod9ul
OVwnCDM3Uli5iziloboWIbXWliYqpCWSCpSwZayNhPDokVW1KKvl4Xmqd+s5U/BrYT3B6sKpQ3em
sFpTXXDNWFUl90imzhUlKq3eSVO0n7c0dWJiIpcszmgMvZNOAuFyWRas8nQeEo1KWjpZp6l5WmTf
Cf0UERzVyx/g1sC/2hSao2GVTNn8iNzlNdgbkLPN8OYbhK3u/k5DoY5HaR5MKcGJ4JdC5ddTFnUw
IlrRgYkkqcZMphYlybrNB60teRoSTNL/rhqVDqL4bAIxSE9gr8jgHrAVQPZ9Rh0jicLKZ8cvJ+nf
sxPO8DpJJEu4gFpCZvKsM7OxsgVnP+JlnDWuVBpPWmRXKrCffpo3dbQT2lPICBtxEwpRfdRRsMof
pdpPnWuw8zTPRc2IlyPh1vcprXkLvI2VFxU0csfVPeE1M8hFvdiXiPTb9nWzUB2SzwMnkmeYmIEw
xaomlBA0ohShEHPUx773rPzob1aKIZAq4F6FLubJxgWLBXeLEJbf7IfO2XaoOLfFybEqifPsWvSo
XXZisNUwmj3WXYK3eFGB/fxQp5CbxdPonIxv8teUnaeH2qxAA0+Gy7HY+YSfGsUUFHzTucaxsWn4
CrxqHDwDoGd71v4ZV5GpG0wYlF7S+pqCxgGBwoux20KWzXWZo8LqNMQakwszqvi+ecmkVll6AdcH
NQysSBAAYCUlMeyPEO7qdwTgL/8d5OhP3KWoMxQHGyQmmpZ9Kcd0r6pREVwMy0eiLLpu9JcW2/oz
TzIlpzAkWwCVmqLK4r7M6TuLRRRWhIqMkZ8/2chjwEZS9JdwRhrfOpI5aWMUkPx3l8WnKsgmTW2q
u48vDMk3dOeZZuBtMWthCTu3pkGCFZFQklKtmdkc8yC4fuBtraKUHqyMGSj4g2XGX2d98c4T+EH0
zf3II08efLAmWbaA8r87ALRurcJ1Uk4glgD7QD6VtVzdMmJGbVDjkwA8pUSQ65XG3N2xprmXGyKU
0I15g4hraFdsk7GzRp2cbVUWP0xtbE6ef70viNbmgJNivvOEKiN6okxy9Tq9fs2sMkQpcjDspctA
wg1O5r4nQDIZWtoC8+nEi7JLi2aa+0rCSyZaahNJKiyAJVrjqg58iq07m3eNrzpZQy+4hhMq/iF9
CgAQeGIVPGrDl8RDwvXvwc9wTviD6tLuUT4JBDN00q2NHhGK3KLUTivpFTWpTRENtQiemW+tAkmF
ivF1ot+ghMROOtvuoWiirBHHHq0bRIa1w1FbgY5BBrlgN6e+SoSR053iOkqwqFF1451wWWntI7M1
uUdxU0sFhO5X7cjL2PqycTC3IxdC0I/K2vOFzyFSFgXgFo2bzOthiicGiolbrdxe3YlyTdPxTBc5
VLCcwUfDlm4vjt1AErWkxTRnSYvmLzfp0mOQIeaxLXdEqZGPbEbzrjvs7ics6Pvv+nKgCTubMsnZ
Fw6z86XKNiAZ9xwZ1HKCLfrvc+eFO7PXJ0kra4ndHSqafzMJTlcFg9EZSebmtzbT3/iYq46c0uok
HiJhtL3ZI7gxzBh3rSJH5PD3FP4KUqgeERU4rN/RQfXZp5DRKb7ZHhhGh4ujLJArc5gk/n017ZCO
JIZyg6XRlEvM5SEQk3La+X3j6HSG1syw22VUAPI2tWZf8VZvfuzltySRVM/85G0Oi1no+G68TZwR
3arNYyya2WVS+f9Z5psHkKD0BYT/zJFBcxINERO5dJkoChRolFzw9aw1fC3grTulFQt/IJaNl9g9
3GXQmsyfW5wHLaTa5K3HdjWS//JXSykTZkbjHwGFgh5arMc4FDZvvwQrn1FnpiAO85I8Sqp6qbHr
odkMOGpn4Q97FAUPohqAQdXPvu2IpigJ1PktuOCSbDAz4EGqVZ4fQDExAWEIDO2MDlDh6gbZc96w
ZdzXh1vBh9A13ovmzdTpK9qNsgqtDCnyWPhmeOpWhn2YY9DAH/lMf2TZp9rL6oNfxRAaz4uFjSm4
jR94bvdFCBF0b8lfs4UbEy35r4yTonQCKPZpgUIM21/wTqiGJFGgXyI855fK8K00g3qV7UVM+22J
qsHXd9tR0BYGEngIDCUQVF3K+xbz47toDZOSkU/G8ymo6jqC1Pdo0LrelyTATdnZPivq6JLyT8De
63fyLAhVzsWTh88PbEupY44VLd/DXnuZS13D0pz3hACBZX3OuBSyKA3kJ4wcmdwxRS6qXZDMdBxG
9MXELM/szOWtK00F7EB7IL04vsvRyA5FNMn5g9wFh3MrUS64NcU61tnAQBIWtSD0StV7yhQD+zL2
eVEh8dIzvzTutkYgiH1UspUkRNNP5fTljApbUuPYo/SSUJAEPueAOJV8zTTcQyRZCfexl/1uO4Pe
pt1KKweVqobAFG+6zm6yFy99JuY05+4FljstvmQHhlz4ScFvVZgJaalsKCavkEaod7E0MfI+0MvG
n0GLJJflhH+EhZqvb5j+EmPD1k0z3ExbMXcap91im3ryFLTBrh0GXGcMdq8xNbJNYWGYBSwAx0XY
s2aWHnoqvhKq4TrAAvKVVpvpY3v+s22S3A4U1Hu1hH8E1U9CC+4ajpso5Ucbsl3mDvqnL8u/EDzG
XUUGBwBzr5mLQtnF7YI5HvnABlWdMvwZEHuYlmF6pdR56nqbDzyd204nZtErQXJdTChB6Gp8mI3v
X7fIBWMZRpfG0zbw2bALpkGS2Ii9NwFYGhOpi7a6F1Ty9XkKgDprZ5U4m4vwC1YbzriR7fFnH0W7
rYVH6Nv+EdMEXp6fI1509UX2bxLlDMmrIxNPtuc9rKKbyRsd++k5gOr0PGAJBEywX71ehQG7O/bL
huWQnBRs0GWxwZHEJDc0O+8YsXLwwi6e1trie2zRCDpWhtjILdOAUxdeaYfhwavQV6Z+Uq6intrb
Hpx8lx4KnvdE1GPFTXojcoVqrQNbkcmfiH5BRIOsAFN6yT6XEDNhnDsH+IuGP5zfG3t9Pz1TvCw6
D2gOJ/yS5VT2GgmWzcRGLsJLsHtIM3Xbnfhob3LS7dyNtUF1Zxavg/ZtSjlqCzH5d+TZkH+JL6uu
JYjQbehGNPc6mVwUY6e3eCbdQsMZ/4jfWY4SiU8u/F4zX8M6Vo0N9Gekl3/z8sO3KntPgK4qw5Mi
bqZqVCYS8i34RULjLbX1pG5xWe9VEjCoHSDPIzpxPQLGm2TRnJNQmux2Xl17p871xxEj5Ul/pvNr
V3Ce7rR/AX7oJkb2VkWhNqN4Ku8n1939arFZU2CbNYYZ5EptwHWj+QMCFU6Ce7x8tF5GNdgvkETu
SbOKeLALbS9JF7Rh7GV6q51th3H982l9oGj/mUAJzg1CP1R1HIMWv70QEPiQKRO0/pDCHJFZPacN
foQs932LcsFi15QfIKTF6IhjV3MV4y2ejh4f8UxybNQOgJHb6Nz2Nw8s99u/ecNYOpo9pwKpgQD5
KVtntomMTkajlQDSgzBgg9LC47GcNf3NHeAja+Q/bLWMKT2L7AtFUL/E4VlHjnPt+Xi23A3I2AST
KdAKJfLjoEjlyk0EAq+LxEquTsCShx3IEJwtFuJrqu6c1oQSRjCnpD461Oxk8TeqGbgo1IvtegxI
y4IYrH9eb1otiLeTJhlBVsDWuh2RPDAE7BW9+/wpvv4sxyrXy+N5hLxkgoUOuTJqJDZVUNDVyf1N
4R+Lvci9Yq96vjGZWeBwnqmWu9Sc/snrXST4q5o5AkQfEJc76m5QL/5sPyE1eVUJTzKtyPyrQ6cf
Bq7YBwBhEokTyN1X+F7OCifIX4K9itdXFAo5feWb6d5kJ8JMgSG1a//yufY2HXDN92KBaUcpKrrU
tGR52zuryhNreCYN2/VR7gbthB/INsvRNUYP2VAnxKMSCwo9SJ1QAy7woekPK/DiY2gc1+xroCbz
7WDWtjFwe1kkiBGUTA16u9d3CSi1MfYjccF6e5W2dIMnAbiqxGQjjKdW9zOs8NgdlAqxIMOEc/yH
MxxwDdLj0gq3P9e5YBctS9/ir/mLvz1ZYnzdw38Rw90GcY7fuYeN1RlImVzs4Au5EL2IDTHnQ4yN
47dP7WBOlJBF3Sy0g1oI+Y50Kq99zXpRYRdZlUx7M6OYT/GO6Rwjm0IcNkSxkF5cZu/gNFSyvAzA
LaU10KbLRP9uf9Qvfi62yAzYGKWGumjuKf/3HXrAVTXIKWb0n3uyV+D0Tfhe+bOLc08moOeIyG1D
yEO2NQmem9FjND4U9TwnOFu8XnzwFISkP1IP8ABE+GL1W0hdL0/ZHmbC8gOEbNxg4IXJTHH02osP
5x6XCTt/P4xmYbR6iE+c0ieCnGgk3EcJl2+OaxpaWsiDum8gwQ5hGer07EUAG3Yp7VMoxA4Tr9qJ
OXSrVDREjBxxj2kTTtqIvvxxq2wJyapZwyxL4CIBLaxPMf6OmxAXtDSsYE0Mlj+Eq6d0oUGf9sok
odB3umwKBkw6QUCv2OC8Dcw9t7g6gsPY0296+XbPASsi9IVBZjCWw4YTuQg+ElXr3hdyWiJDJ54L
x9+/UVxUW+q6uOWu5wtSgWiVkP2Oh6ALm6rhX34guMHLMwBB3kbsKHzNmFN+8zWLXNk88p5aokUa
DGcCn1sMqqJkoTm+hV2aoUDa3KB2rvBLzdWofuA+nFab2eaY0J+CEexuu0dZYgjxUKFc11RcuhU9
AlIBBHFPKhVQhhx4jKHDi4rikDTYxsVYvLCkArqlMcp/KOlVF0KkUs6DSgXcZaOAKmIuQyBqhxRS
zHSAnhsMAATWk03RW8FnCjVT5vWjT2c2wpjkIs3rDsiL6w4jFs1Wy27Nkyaq3knHTDRhiYohf0eR
X6VaA1u+CQdkvUgimweyYRwiaFjjf3sChj9dXufnqSQQApggAy1JyCrNLhraDjdudUCG+0Hf5+rO
WWA0n9Bn+TJE3BSM8ecPSuf9mkLVmaticSnQuFYSZzRgxRzkPi8TTtC5CwyErz+531zYU0TdcYFC
JHF+raM9sDPYcvK2S2XmEVNaMurw4xw8TW7EnvN+dN2qAgXQQfCe+USSt5O2n1nBGfzIiHPvLf64
3Eo8Y3G1s4PreVJaJA6Obh1QB6Nz2n3UdMHlA4CkGFnFOERY7ppZ5Q0lx/6FNc6m4anCMhoNtEAo
+nLnq7pYl65h6EESkObjrrFZUD/m77op7ebPJfalywl5F90pgh/CDBrEVKquUMlTl6J7IHp4grWa
/QEw5qqfKcTFbKSXCaauROzTl+tKD5DTw/26hm5fKVtXDrX0j9/sQPzV4An/RiftbDf31AhioEcN
GmWmr0oheP+bI7qQmkgle8dchxNZfSFeV30afGtobfQlGBIQk2emVYgygtp2GppXr08aHPg41hOX
kF6dfDYV758AN8H7TNt12DrpHvAGLOXUeBPvlCgwbvyr7W+A6Xp1MMj28TbUw2PATKhvzhqEEOyj
FdjEQSI4pL3gBcyEAsI7fBvpCLZSO+5p2tp5EPGaHH1GjmFUQwuUuqp1StNFCRAQqUuCjLhmWp4X
X8AgEsespqdw4dgc+6GEZD7Cj24TMxaQQKFhvU1wnK3iA3/g5inXqAta3bucePwQFBzGL6RvpawO
eHDXT3Dn5CKPiAeUj15qFg2nkA/4+TltIyFTKDvb+EELwwZDIcCMybktWx0LvKoqIRNLy+BFnjy4
4I6GaB2CMnrWQZE1+Z22NihNTu5D5d6L3ltcffyXyCy8Qqku1w3CIxz+oTjKKBcNKEjx1CS4GLnn
wFhYrUraCWIy1+H3t8/6N0Goak27cpX3sblpDGzCLDtr/kloZK3XvxamXA/MvKgU+ebjxdTsj++e
OuD37vE5wejWKHm5ubJW8L8uQw1jyy+VhTWRGVGHvv8Khkl1Vp1G15lhJ5srPSkIHTBn7F/4IU6b
9bgWitHGa5WYotLSGyCb9VRtrC+07isRsmdeyFvmDpR9VB1aPgi1cnKfj5DTOxIVHlwx6LygUUo+
P24skfRXRk/BWHBxWT9HAKRsxGz7NaG0syqSLtLi3S1TzrO4V6d5IUjfVCqWI6dB0Dy6Vjcq3SHJ
Az+9WnfDubiRDApTFnDDTeWEn2/CYk0ui1mM1fi6DtK5KRJ7/ewmT1Bh3ZWsEQRnY3RzL6CVYqJ6
g0Z6J8FdP+dbEfUTFl4WAn++Y5hvI4zpfmIAzmIwy2YDABZf2IEkjJGG01rW2m4MzmZbGmEqejaC
NjVVz6Lg3KXZSFehJtSCdA6Hvaytsa8bqUwc1eQuflEfbWJcBS9yut8p68ZlHj8yqkTc/T8KbM+D
dF/Ct1ML3RaBu4zxEX766a3mfCuquYSpqtN6exz6mv31Y0fv/RYKV62jRRbFlaSOywK/vwT6rrJY
xgSAPX3WKS/4uqoVZq/HIhtE9Rit1B7KYaYVrxTtEqfrIQdnED/KqOnuq/TmKfnwBhYHFUJSJfT+
1FH1aPux54ll1EprG9E9LCjbNxFQXC+8isjAQPryE6Z3AuLpiqfBMl7AkrxJDqyoQJDRed+XBoKc
rrkn9U0mvDGfQWz0H90GXgrYWG4l2dUtonZCoUF8PuhA3HlwhvLRr7x8jfRPJZD4nCDMGMONZ5Xj
k8iCNMmBDzZlZMcDojQ/xi3kX6XITIcofCBrcGox/eADLnV1JDPeVXtDDoCJDAC4fggzh3HLkGIO
jmqbZHIx/wO/kc29U0Dl8HOLYVKtTQm+g0yFg/uVywaPfmBl5Ft4+RRcJf4zoKkx4yY8CDXyws+E
KF2sKGGXrmt5yBteB/a3pFKqBOmQGNkBf2+xugeGloCkJECzPybXO9m6faM/7MOje1SwGhq2hDqe
0URcPWPQW4qFncON19Loh0NKFr5siWDPr+G6Hr6gyc3Xy9oH3tPNtNpicn+aDHTNv4YSkc/9ELU9
pINAvEUEW6sgumM5h5Tyw8m9ObZEm56Mf41CCA/lF0bzcBRy8MFQq5MdOTOji+wtVFdsPxTKXKuO
N+/DAcOYjbPV3zhZIDuhISvFsdielKnb4BP1qbX3b+RbORz+eNUkeYYRZgraCeptY7uJnTmfgZSC
K8xv7tvkffT+VtdOyo+1F5FfQvDpj4We4IPpmsmXCoVmxyHRnB5Jz7PmFTHJ0wAyTDzc3NTNfeeX
TQnKfwWuFaZ07qj2Clqhe7sfk7gKRmM1d/2kxJ5OwIX0MD7puq9X4W0+Vg+kBnu2cbS4/LKA5nVe
bziIa4JNoKmfc5rB21/DG1XL+rYCugJqi3t9GYbEOHtZiOulayUhut30nPxErixz3DbYLIAcwKfl
qAIG895oAfYtCwJQgvv3Nq0/unO6uETDFhJHSmrNPnTHjSbejRZihF20WJI/XKzwngL0+oMQLX36
+d+gXqFU547dBAOyaMkPeTZtySpZ34gKvblSqqDhSxmi23DmdDL0ijeA8j0RUt6Rmy9iE29kEQO0
4bV8KXN5MCPYl5mNvZddYV8L2RAPIeMFhHcrJmEMktooL9WQJFovpcZQo7wdXJE7kBLvuYmL1/WK
zID0UNV6qOldDuXVIGrNypw/1wBBrMSwSaTvBFgfKTXY9qV/eQ+ri71d6wfZtMuL/j50VliCI/Dl
f9+q0mRz9XGk11d6QTTUrgIt94foaQiXFlEyWESdvEEoz1uINOTjik/+XyJdexR695USMPqHKWcC
Fs4BmKBnbF2H76YD1eK2syHnGkurr/fgWjLEEqqgzi5+XzwSNsZDhAsFFa9mBLhHpUf2WBiS5nY/
CTGcSF7HNJMjgsf8Xi+bdN2932c08H8omWQzckgHGxud+4kYTFa3HqRRjdBDpRsgcCXACnLEdxCi
d3bk9HVbv+FMGy+rhZVR9bEmRMrcVwYCljICOXGjr0sj5V2w//xxTRtFcORmMTJ7E9toFveG1bry
d4AMkPS2hFHUJWy/+WaXLoO3ljKojhsuoElm7glKWvHSml9W3AY+N7WhQcl5MpwO1jtLJRUVS+DR
0F3FfQ6wvwOMQ4K4BwDdL5rgMS2f4DcHBjQAa96LCCnjx5pnqc/hBbx/Ugz5+eqiRHXBHYok0iJG
JmuuvjT+ZuKmBUIHDdCgMGG2kNxW0QLl6W8Luy638wxRqopeUihoZvgibq3kmZOi/TKJ53bfREP5
qxt1d4TJT+dg71CrqrSareMixWMV2SqKRpYYMhfRXGRgFglD4Hc8mkR4whjUDpTuyAM0Xl8M7owI
j8pW9ad0a40JszFfJy0SjTDNgtipSSQxze6Sn6n65GNA5Jlwsp++qUXD3LGoxxIzrSX2RE2jrwST
+vlviaGHztv+a0SP013hBjV9zOnWZrIuQ6+DeBmjVLS63VS68N2lv+oJrc3WtwrMW71uAAUP4P0G
nEfP+1tYA/u+pl+0/42HFROPs3OHjW2ftY9ObhrUzfzDoDksRFEMn7hp+ppk9LNREhwM29gN+WNp
yG3L/I9cV8+kgg7tyKvj3Xh+a0ozzwbwrg0w8JvArnKuCLfD9+cZCp2sKIRODXQXu/ZZ0h5Ddwjz
VQRrrjH7nebJyNdcUfc9xkRZ235SmZbcHEPuYKKL58HjCX1iV5vH+diz5elUvrDbsJHSF4KFZjd/
ubOgAgrB1vHrjjufMUc/yOZTh5Pi76xMfn1bXHhprtSQLNNgWPCTw6U0FpXPJ2y15kCqw1hwjydv
Yea5YqPzz4RYa1MvR8tDbRVYRaa2iRvARvjxJFQ9EUdHn4E2mRotYBORcqPIs6tShKZ0RoJc3JPl
T3SVVTymXlKYhV+tizYGo+PIuGCiwRUdzSEcTsD/WprIAUgnMvRfsyMhb5uXqsbsjrZ8RdOVa1gt
BjwwGo1l7A/MNaw52b9YcsXPxPODrv4vhZpu8Bu/zdY8dxjLbaD/X/EgHHnJSBzK2Cx2YuIk4pGf
17ViKWyWNMSTpsVtoU91WeysQ0OlYeqlDnVji1DpPs2y9pQDT8bLS+YIcMI2l18XLtsyl5cuINFS
TAgSB3l6ShuXMlNWAuak2aSbmN/Caz+P2Qct5cDBZxY0IyJfXSFZd3q19Zv46bkGPcdiEB+KeJzY
YtqvrVLi3Y+h5svW/xbyCCCvOsqXh0fT4v1gGBjQAI7HZs0V9HtEqrMANM7II28YJx4Z1suNLht6
00J1d2hjEKIT5KX6R8G3gU5yLc8rfinMo7zsEth6elV8JfoKTT5jnhHbs3Bp/Yug1zQyv9oEfnEw
QJcs/+4Chpw/DavQIMWdcCL4rIcih9chKRrlbrsjYJeBmTEuLC/gr56YXS9WoGzwEbmiPXyNulXS
G/vXJS+fN6Zwws4EWObLORS/6U1oLo8sSvtugJe9yzH8Q9oM4bxGtTPpCKfsdw5GtwLTEvDHjFSj
nVbfLFomKODYCnLRFRKAv/omxuF4AV+q14RwillQUqjwGxDCAYFuRsCCsp2IM7Wex0101ClPtnj6
nMRvZIJdQ8GBiyb9Oaou/tuHgHaXfTqM8wVY/d5bCIlrVsWJ4ya0jGDhYK3YRStWSSntG0hOFAT2
5kvZSwC47WjTRnXgTGze+mXP0G2dTjCOeS2wjvFq6aihH+Q/pTGym8cUf8fz8GpXO1vAoVhY0DvG
yIWLfCwKv5o4qRFCabeHKLEBbeuJoxlHCzYOjqvvRLUO5kiqr3GHtJsel/KLBQ1ciYeXcOU/OCmF
zsILsDx5C/xZJXgEYRpqRRP9CulqoqFIUVddW3j+62CBvQtSyWRYTOwn4xwx1PfyQ23WIIaJZYJB
bfCJN75VgjKBYnza8Qn1TIFavuGJsqGMnhiBbxBJCRGuwZvrdFwb2oaAeDvFswsac3ey/PDk8+2e
IvxVYlXWI9yC0RdGbAf/xKykrdy0LqDfx01iJq6Z2vL9xkPUSXNA7X3l9SiZDHO447fCNRCVm20G
fR5PWOQWiU4B/7UeWM8EAj+ksKOlEFe8dKlnqAOZVW8s7bGzFlipgbrNvMbyda/sRXzV4sbQsdst
2h1Cc3KgDmP3JOm0NH1EcotIkEDIGVeL0s5jNWSviy6Fm1zFgD6eKzAIIhs48YbrQF0xXmM3tmYR
z0f4Wy3d0UkZEZV9TqbN0M4XoB+/fVz4fFw4jlNbmOwNZ2TuJ+oRHmxx8bhE9Fsouxkxg6VEpk2E
uFe1wCXE6EqOWQuQeCC0wCkGsHveBLcxyV/zkqW2q3AezvDoEy8eIth4/7Lw0IGJrmmDv3RTnNAy
vwuEhtP6krHo1AmU/rm6hS8ORPVFd8wZI6kiqiRaf9/r1WtmNslkWI8JQhYOqEsySetG8a1lEyWK
waKCz+n+uxvj4VE0YbMvCUVTqjeCl/uS1qU1p0EQgwWo7NVKfTh4+bbNxN6ezj00DoCjcDDEK7Lk
TC0x9/wquPtMww/q+gV6T4RyYRt03ViblLQHdOl5cSinKnV1dR55QvikEp4WN+4mF/MWDDDytQnc
vfW1EbPbyYEIzd60mtpQJcEykQGytTSpLGu1DoXIxSAqLfOXCkm6S/Ts8NTZVTa/ZysjAmK/Zc4S
gVn67MqidBIInmyQHH4AOQXw0uDG7Zwred3kpqthz5p76rQy1YHLtzlBZoMqliH/79KY/czpdM2c
ktl98p8EnhUaVGQGVjh4xMuWJwrfK86VYAlgZj5qLeTgqKw7WFjHqFCK08oV7AR7gwRDq+PrgPw/
bDbnaQY51j7H9iWXsd4I1bUwlsdaLAF4XBYgBrBAy9ZhTrqDQydD7cS9jnY0smvYQSTndI8+rdQp
lpsi7Z2GJY6KJQuvdgSItVUJvVJfSXRQCVs8BAq1/RyTQggFQZBeCwiEhs88U+/onltHtY7grfFf
hSe2+oPLicaHnFSCOXsM/PLWXNaqsBYulJ9hWkbhYEg9rLh7VjNysZ3AALXHYF5+y9nWpL5gkse9
w5aPNZb33WmLVNMbLYl560ceBUZeaYZtSxy2i8G2YwOYpGGYT8YORj47FMAQc/TKT9kpnbiLZNde
4dZ/brO5XiPCkxVJQPGSzTvmWTMDiHJYN4x+KTYkONMzCxLMnz7ck51/PDlODnpv2ex9r7tYV3AI
h7WD7Dr40UW3JQBuPfwIGW29LMVejoLyL5I3lFBJ26a3vceKV6qd9GP9vqNZviEu1iI3w/gmJ3qt
g/TiBUTvmQUkqLvskBx1SB4VXpRWMmWJHPXO3kucDLNp8PORvS7fVK1FS/PweX07yMelp9X1u+UB
JGD+uWnp09SMoKWabsSlt9VxzRFK+6Kr1sSE1WKXt2AaJZG7A+avfKySjyXdW50aYR+J4U2B5taC
8jAJXVylAO2rOMOeWcoBsYBarrW6UGyjvpofMeLrzEmB56KW3o/IJc9dkCWg8NS/JXpEboDNTKFP
QCYgzYtHiblWZH4hJ07q7TMo+JUVlXm+PIq2gXgi6B3thxxDL9n6WXwLhODQkNjDYikA6s6lDyxG
63pmYV3u++47vQbw7zO28ktdMh3m4GOvG9hgytRC8Z5L+8JtZaT1JC+16U7LALIbLZca6BKT0lf7
KVA9A/+pcHeAVNDDgszvp366NedYb2c10OhUiSOIYdxyojhgOXm3l0N+ZEFdC7ShNM1G2qgbApM3
h6SldIlllmiHcUOca1NuDO6QqnzHS0kv3i/Gio+bv5gnwWFKZzAssHVBNcIqQG7Ehy5ttY0IFZRa
KTJw002YEyObu3O/dMVkNfUw6fmZ/0EX1E9oYhm4dBxZYRsVbbIPC4OOEIfZLh9BM9+QtnGVtJUQ
AdffD9/T3y+kKYFzy69jtzPAC+hz8oMyu/WVpiLqE/i6T7gpbjp8BfE1xz/8sPbjouFWzEH3vPYu
9HeFlJHrQSrLfvGaJ2CrzYYhmfiwRgvHLlpm8VrK51Vzum4l7Xu/+08wp5M9Ml7yz0hhZHmmnfKA
dJFHPUy3/3J0yQhqv2Nb8a7rED0B9YinLFvq6XTFJOhtV6nO74ldN73zdEgGG9YRYE9Ea0U5Lb9N
FcT50KPvuSfs+ClLTZlBNFfSq77527toIFgkgBgmmtBOM6ZSJPDQD+LB73b+BzoFmxcZCD4jcuKW
AKjGz68v2wdeC1tcAuwlOkZsjwBzL4hwuL5DUjL4FD7RMsJWiYsBxZWDZ4/zl1AJtJh0eM7z3ZMA
QKfvrXI4cecHmg0fxU8dQ7JFrQUeamI80yuJ/56Kni9CT2bFIxnwG7g9eAkSbK0WXicWsOqkCULH
8fOkiF/bZgHOodkRwYS+vBBf4DEQf6yIhTa7ueETaWjKQaU73Xc+NnBgyMGSfB0KlAY/y5WYqg1y
NRudU0Yj1JMe5YBJQc+VJkYUbnxYheX6sL9kc3s9XCbjlOGsQIGCGjQNXb/VjNNgJITIPXgT/QTz
t32PoMUxMYn3x12gthQqARC5aKOJ6o2ZtWfd/sK9GLN6gDqHMHG3amzfVooYJkKN7AMXUnA1/aQ2
pWv20oswGx3N9Wnccx1+3VAfo8vQYSdkzxKX0X+Ik9ZpJYUFj1obtbh2cqr7+lI5ih4Vko1Z+LOm
BFUvKpTaeI/kNGLKt9s1BsWpZkyWfdUokDbNSSIIWixe3yM0eeucrDhwMyqpX0D6nh8F8Xj8oUJq
7vGq5gcSm15jmXvXq9a1C26xuCg8Faii25Qvv0R5ZojIf1J4h7KZOTr5rKyksW5WLacfYQjSQfaT
tmVNsBB9aXoGmodYaUFZ2WdVGAwyjUzU2tAaYcs5HuIGVf6I5pV/TxTu7c2odr1syEU5kdwC29m9
rsDmXOKDRu06ctDPNp/NnJCpUy7uMgfqHpej24/jhDNwju+8oD5Y1qPSHlGn155VgBfq65PSylfQ
zdwyj/Kw6HEyJCe3bAg8JwjHmL7OhuY4d9CxTVVwhCF5AmBkTo+v0/rLhaBeSA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width is
  signal ENB_dly : STD_LOGIC;
  signal \^enb_dly_d\ : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/w_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  ENB_dly_D <= \^enb_dly_d\;
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => \^enb_dly_d\,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(4),
      I1 => RSTB_SHFT_REG(0),
      O => p_1_out
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_1_out,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => \^enb_dly_d\,
      POR_B => POR_B,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \gstage1.q_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized0\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[0]\(0) => \gstage1.q_dly_reg[0]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \gfwd_mode.storage_data1_reg[13]\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized1\
     port map (
      ENA_I_0 => ENA_I_0,
      ENB_I_1 => ENB_I_1,
      Q(14 downto 0) => Q(14 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[13]\(12 downto 0) => \gfwd_mode.storage_data1_reg[13]\(12 downto 0),
      \gstage1.q_dly_reg[1]\(1 downto 0) => \gstage1.q_dly_reg[1]\(1 downto 0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized10\
     port map (
      ENA_I_8 => ENA_I_8,
      ENB_I_9 => ENB_I_9,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized11\
     port map (
      ENA_I_10 => ENA_I_10,
      ENB_I_11 => ENB_I_11,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC;
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      Q => ENB_dly,
      S => \wr_rst_reg_reg[15]\(0)
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\,
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized12\
     port map (
      ENA_I_12 => ENA_I_12,
      ENB_I_13 => ENB_I_13,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized13\
     port map (
      ENA_I_14 => ENA_I_14,
      ENB_I_15 => ENB_I_15,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized14\
     port map (
      ENA_I_16 => ENA_I_16,
      ENB_I_17 => ENB_I_17,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized15\
     port map (
      ENA_I_18 => ENA_I_18,
      ENB_I_19 => ENB_I_19,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16\ is
  port (
    p_2_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \gfwd_mode.storage_data1_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized16\
     port map (
      ENA_I_20 => ENA_I_20,
      ENB_I_21 => ENB_I_21,
      Q(19 downto 0) => Q(19 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[11]\(10 downto 0) => \gfwd_mode.storage_data1_reg[11]\(10 downto 0),
      p_2_out(8 downto 0) => p_2_out(8 downto 0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17\ is
  port (
    \gstage1.q_dly_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized17\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[0]\(0) => \gstage1.q_dly_reg[0]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized18\
     port map (
      ENA_I_0 => ENA_I_0,
      ENB_I_1 => ENB_I_1,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[3]\(3 downto 0) => \gstage1.q_dly_reg[3]\(3 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized19\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[1]\(0) => \gstage1.q_dly_reg[1]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \gstage1.q_dly_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized2\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[1]\(0) => \gstage1.q_dly_reg[1]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20\ is
  port (
    \gstage1.q_dly_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized20\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[2]\(0) => \gstage1.q_dly_reg[2]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized21\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[3]\(0) => \gstage1.q_dly_reg[3]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.POR_A_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg_0\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22\ is
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.POR_A_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_reg\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized22\
     port map (
      ENA_I_2 => ENA_I_2,
      ENB_I_3 => ENB_I_3,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg_0\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized23\
     port map (
      ENA_I_4 => ENA_I_4,
      ENB_I_5 => ENB_I_5,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized24\
     port map (
      ENA_I_6 => ENA_I_6,
      ENB_I_7 => ENB_I_7,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized25\
     port map (
      ENA_I_8 => ENA_I_8,
      ENB_I_9 => ENB_I_9,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC;
  signal ENA_dly : STD_LOGIC;
  signal ENB_dly : STD_LOGIC;
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\;
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENA_dly,
      Q => ENA_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      Q => ENA_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => ENB_dly_D,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      Q => ENB_dly,
      S => \wr_rst_reg_reg[15]\(0)
    );
\SAFETY_CKT_GEN.POR_A_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\,
      Q => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized26\
     port map (
      ENA_I_10 => ENA_I_10,
      ENB_I_11 => ENB_I_11,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized27\
     port map (
      ENA_I_12 => ENA_I_12,
      ENB_I_13 => ENB_I_13,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized28\
     port map (
      ENA_I_14 => ENA_I_14,
      ENB_I_15 => ENB_I_15,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29\ is
  port (
    \gstage1.q_dly_reg[11]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized29\
     port map (
      ENA_I_16 => ENA_I_16,
      ENB_I_17 => ENB_I_17,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7 downto 0) => \gstage1.q_dly_reg[11]\(7 downto 0),
      \gstage1.q_dly_reg[12]\(0) => \gstage1.q_dly_reg[12]\(0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \gstage1.q_dly_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized3\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[2]\(0) => \gstage1.q_dly_reg[2]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \gfwd_mode.storage_data1_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized30\
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      ENA_I_18 => ENA_I_18,
      ENB_I_19 => ENB_I_19,
      Q(19 downto 0) => Q(19 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[11]\(10 downto 0) => \gfwd_mode.storage_data1_reg[11]\(10 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31\ is
  signal ENB_dly : STD_LOGIC;
  signal \^enb_dly_d\ : STD_LOGIC;
  signal POR_B : STD_LOGIC;
  signal RSTB_SHFT_REG : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal p_1_out : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/tdest_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3 ";
begin
  ENB_dly_D <= \^enb_dly_d\;
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ENB_dly,
      Q => \^enb_dly_d\,
      R => '0'
    );
\SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => POR_B,
      Q => ENB_dly,
      R => '0'
    );
\SAFETY_CKT_GEN.POR_B_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => RSTB_SHFT_REG(4),
      I1 => RSTB_SHFT_REG(0),
      O => p_1_out
    );
\SAFETY_CKT_GEN.POR_B_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_1_out,
      Q => POR_B,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => RSTB_SHFT_REG(0),
      R => '0'
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => RSTB_SHFT_REG(0),
      Q => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0\,
      Q => RSTB_SHFT_REG(4),
      R => '0'
    );
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized31\
     port map (
      D(13 downto 0) => D(13 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => \^enb_dly_d\,
      POR_B => POR_B,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \gstage1.q_dly_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized4\
     port map (
      ENA_I_2 => ENA_I_2,
      ENB_I_3 => ENB_I_3,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[5]\(3 downto 0) => \gstage1.q_dly_reg[5]\(3 downto 0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \gstage1.q_dly_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized5\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[3]\(0) => \gstage1.q_dly_reg[3]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \gstage1.q_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized6\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[4]\(0) => \gstage1.q_dly_reg[4]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7\ is
  port (
    \gstage1.q_dly_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized7\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 0) => Q(15 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[15]\(14 downto 0),
      \gstage1.q_dly_reg[5]\(0) => \gstage1.q_dly_reg[5]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8\ is
  port (
    \gstage1.q_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \gstage1.q_dly_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SAFETY_CKT_GEN.POR_A_reg\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg_0\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8\ is
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\ : STD_LOGIC;
  signal \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg ";
  attribute srl_name : string;
  attribute srl_name of \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3 ";
begin
\SAFETY_CKT_GEN.POR_A_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      I1 => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      O => \SAFETY_CKT_GEN.POR_A_reg\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      R => '0'
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[0]\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\
    );
\SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3_n_0\,
      Q => \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg_n_0_[4]\,
      R => '0'
    );
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized8\
     port map (
      ENA_I_4 => ENA_I_4,
      ENB_I_5 => ENB_I_5,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg_0\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7 downto 0) => \gstage1.q_dly_reg[13]\(7 downto 0),
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    \SAFETY_CKT_GEN.POR_A_reg\ : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \gfwd_mode.storage_data1_reg[12]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_noinit.ram\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_wrapper__parameterized9\
     port map (
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPBDOP(0) => DOPBDOP(0),
      ENA_I_6 => ENA_I_6,
      ENB_I_7 => ENB_I_7,
      Q(20 downto 0) => Q(20 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \SAFETY_CKT_GEN.POR_A_reg\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[12]\(11 downto 0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_memory is
  port (
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_memory : entity is "memory";
end design_1_axi_vfifo_ctrl_0_0_memory;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_memory is
  signal dout_i : STD_LOGIC_VECTOR ( 40 downto 0 );
begin
\gdm.dm_gen.dm\: entity work.design_1_axi_vfifo_ctrl_0_0_dmem
     port map (
      D(40 downto 0) => dout_i(40 downto 0),
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(0),
      Q => \m_axi_awid[0]\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(10),
      Q => \m_axi_awid[0]\(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(11),
      Q => \m_axi_awid[0]\(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(12),
      Q => \m_axi_awid[0]\(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(13),
      Q => \m_axi_awid[0]\(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(14),
      Q => \m_axi_awid[0]\(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(15),
      Q => \m_axi_awid[0]\(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(16),
      Q => \m_axi_awid[0]\(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(17),
      Q => \m_axi_awid[0]\(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(18),
      Q => \m_axi_awid[0]\(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(19),
      Q => \m_axi_awid[0]\(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(1),
      Q => \m_axi_awid[0]\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(20),
      Q => \m_axi_awid[0]\(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(21),
      Q => \m_axi_awid[0]\(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(22),
      Q => \m_axi_awid[0]\(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(23),
      Q => \m_axi_awid[0]\(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(24),
      Q => \m_axi_awid[0]\(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(25),
      Q => \m_axi_awid[0]\(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(26),
      Q => \m_axi_awid[0]\(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(27),
      Q => \m_axi_awid[0]\(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(28),
      Q => \m_axi_awid[0]\(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(29),
      Q => \m_axi_awid[0]\(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(2),
      Q => \m_axi_awid[0]\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(30),
      Q => \m_axi_awid[0]\(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(31),
      Q => \m_axi_awid[0]\(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(32),
      Q => \m_axi_awid[0]\(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(33),
      Q => \m_axi_awid[0]\(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(34),
      Q => \m_axi_awid[0]\(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(35),
      Q => \m_axi_awid[0]\(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(36),
      Q => \m_axi_awid[0]\(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(37),
      Q => \m_axi_awid[0]\(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(38),
      Q => \m_axi_awid[0]\(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(39),
      Q => \m_axi_awid[0]\(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(3),
      Q => \m_axi_awid[0]\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(40),
      Q => \m_axi_awid[0]\(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(4),
      Q => \m_axi_awid[0]\(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(5),
      Q => \m_axi_awid[0]\(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(6),
      Q => \m_axi_awid[0]\(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(7),
      Q => \m_axi_awid[0]\(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(8),
      Q => \m_axi_awid[0]\(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => dout_i(9),
      Q => \m_axi_awid[0]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_memory_185 is
  port (
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_memory_185 : entity is "memory";
end design_1_axi_vfifo_ctrl_0_0_memory_185;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_memory_185 is
  signal \gdm.dm_gen.dm_n_0\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_1\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_10\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_11\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_12\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_13\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_14\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_15\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_16\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_17\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_18\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_19\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_2\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_20\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_21\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_22\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_23\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_24\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_25\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_26\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_27\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_28\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_29\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_3\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_30\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_31\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_32\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_33\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_34\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_35\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_36\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_37\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_38\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_39\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_4\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_40\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_5\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_6\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_7\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_8\ : STD_LOGIC;
  signal \gdm.dm_gen.dm_n_9\ : STD_LOGIC;
begin
\gdm.dm_gen.dm\: entity work.design_1_axi_vfifo_ctrl_0_0_dmem_186
     port map (
      D(40) => \gdm.dm_gen.dm_n_0\,
      D(39) => \gdm.dm_gen.dm_n_1\,
      D(38) => \gdm.dm_gen.dm_n_2\,
      D(37) => \gdm.dm_gen.dm_n_3\,
      D(36) => \gdm.dm_gen.dm_n_4\,
      D(35) => \gdm.dm_gen.dm_n_5\,
      D(34) => \gdm.dm_gen.dm_n_6\,
      D(33) => \gdm.dm_gen.dm_n_7\,
      D(32) => \gdm.dm_gen.dm_n_8\,
      D(31) => \gdm.dm_gen.dm_n_9\,
      D(30) => \gdm.dm_gen.dm_n_10\,
      D(29) => \gdm.dm_gen.dm_n_11\,
      D(28) => \gdm.dm_gen.dm_n_12\,
      D(27) => \gdm.dm_gen.dm_n_13\,
      D(26) => \gdm.dm_gen.dm_n_14\,
      D(25) => \gdm.dm_gen.dm_n_15\,
      D(24) => \gdm.dm_gen.dm_n_16\,
      D(23) => \gdm.dm_gen.dm_n_17\,
      D(22) => \gdm.dm_gen.dm_n_18\,
      D(21) => \gdm.dm_gen.dm_n_19\,
      D(20) => \gdm.dm_gen.dm_n_20\,
      D(19) => \gdm.dm_gen.dm_n_21\,
      D(18) => \gdm.dm_gen.dm_n_22\,
      D(17) => \gdm.dm_gen.dm_n_23\,
      D(16) => \gdm.dm_gen.dm_n_24\,
      D(15) => \gdm.dm_gen.dm_n_25\,
      D(14) => \gdm.dm_gen.dm_n_26\,
      D(13) => \gdm.dm_gen.dm_n_27\,
      D(12) => \gdm.dm_gen.dm_n_28\,
      D(11) => \gdm.dm_gen.dm_n_29\,
      D(10) => \gdm.dm_gen.dm_n_30\,
      D(9) => \gdm.dm_gen.dm_n_31\,
      D(8) => \gdm.dm_gen.dm_n_32\,
      D(7) => \gdm.dm_gen.dm_n_33\,
      D(6) => \gdm.dm_gen.dm_n_34\,
      D(5) => \gdm.dm_gen.dm_n_35\,
      D(4) => \gdm.dm_gen.dm_n_36\,
      D(3) => \gdm.dm_gen.dm_n_37\,
      D(2) => \gdm.dm_gen.dm_n_38\,
      D(1) => \gdm.dm_gen.dm_n_39\,
      D(0) => \gdm.dm_gen.dm_n_40\,
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0)
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_40\,
      Q => \m_axi_arid[0]\(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_30\,
      Q => \m_axi_arid[0]\(10),
      R => '0'
    );
\goreg_dm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_29\,
      Q => \m_axi_arid[0]\(11),
      R => '0'
    );
\goreg_dm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_28\,
      Q => \m_axi_arid[0]\(12),
      R => '0'
    );
\goreg_dm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_27\,
      Q => \m_axi_arid[0]\(13),
      R => '0'
    );
\goreg_dm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_26\,
      Q => \m_axi_arid[0]\(14),
      R => '0'
    );
\goreg_dm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_25\,
      Q => \m_axi_arid[0]\(15),
      R => '0'
    );
\goreg_dm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_24\,
      Q => \m_axi_arid[0]\(16),
      R => '0'
    );
\goreg_dm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_23\,
      Q => \m_axi_arid[0]\(17),
      R => '0'
    );
\goreg_dm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_22\,
      Q => \m_axi_arid[0]\(18),
      R => '0'
    );
\goreg_dm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_21\,
      Q => \m_axi_arid[0]\(19),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_39\,
      Q => \m_axi_arid[0]\(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_20\,
      Q => \m_axi_arid[0]\(20),
      R => '0'
    );
\goreg_dm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_19\,
      Q => \m_axi_arid[0]\(21),
      R => '0'
    );
\goreg_dm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_18\,
      Q => \m_axi_arid[0]\(22),
      R => '0'
    );
\goreg_dm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_17\,
      Q => \m_axi_arid[0]\(23),
      R => '0'
    );
\goreg_dm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_16\,
      Q => \m_axi_arid[0]\(24),
      R => '0'
    );
\goreg_dm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_15\,
      Q => \m_axi_arid[0]\(25),
      R => '0'
    );
\goreg_dm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_14\,
      Q => \m_axi_arid[0]\(26),
      R => '0'
    );
\goreg_dm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_13\,
      Q => \m_axi_arid[0]\(27),
      R => '0'
    );
\goreg_dm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_12\,
      Q => \m_axi_arid[0]\(28),
      R => '0'
    );
\goreg_dm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_11\,
      Q => \m_axi_arid[0]\(29),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_38\,
      Q => \m_axi_arid[0]\(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_10\,
      Q => \m_axi_arid[0]\(30),
      R => '0'
    );
\goreg_dm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_9\,
      Q => \m_axi_arid[0]\(31),
      R => '0'
    );
\goreg_dm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_8\,
      Q => \m_axi_arid[0]\(32),
      R => '0'
    );
\goreg_dm.dout_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_7\,
      Q => \m_axi_arid[0]\(33),
      R => '0'
    );
\goreg_dm.dout_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_6\,
      Q => \m_axi_arid[0]\(34),
      R => '0'
    );
\goreg_dm.dout_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_5\,
      Q => \m_axi_arid[0]\(35),
      R => '0'
    );
\goreg_dm.dout_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_4\,
      Q => \m_axi_arid[0]\(36),
      R => '0'
    );
\goreg_dm.dout_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_3\,
      Q => \m_axi_arid[0]\(37),
      R => '0'
    );
\goreg_dm.dout_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_2\,
      Q => \m_axi_arid[0]\(38),
      R => '0'
    );
\goreg_dm.dout_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_1\,
      Q => \m_axi_arid[0]\(39),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_37\,
      Q => \m_axi_arid[0]\(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_0\,
      Q => \m_axi_arid[0]\(40),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_36\,
      Q => \m_axi_arid[0]\(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_35\,
      Q => \m_axi_arid[0]\(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_34\,
      Q => \m_axi_arid[0]\(6),
      R => '0'
    );
\goreg_dm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_33\,
      Q => \m_axi_arid[0]\(7),
      R => '0'
    );
\goreg_dm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_32\,
      Q => \m_axi_arid[0]\(8),
      R => '0'
    );
\goreg_dm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => \gdm.dm_gen.dm_n_31\,
      Q => \m_axi_arid[0]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_memory__parameterized1\ is
  port (
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \goreg_dm.dout_i_reg[6]_0\ : out STD_LOGIC;
    ar_fifo_dout_zero : out STD_LOGIC;
    curr_state_reg : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    curr_state : in STD_LOGIC;
    \pkt_cnt_reg_reg[1]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[2]\ : in STD_LOGIC;
    pkt_cntr_one : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    count_d10_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dm_rd_en : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized1\ : entity is "memory";
end \design_1_axi_vfifo_ctrl_0_0_memory__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized1\ is
  signal \^ar_fifo_dout_zero\ : STD_LOGIC;
  signal ar_fifo_payload : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal argen_to_mcpf_payload : STD_LOGIC_VECTOR ( 0 to 0 );
  signal dout_i : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
  ar_fifo_dout_zero <= \^ar_fifo_dout_zero\;
curr_state_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ar_fifo_payload(3),
      I1 => ar_fifo_payload(4),
      I2 => ar_fifo_payload(1),
      I3 => ar_fifo_payload(2),
      I4 => ar_fifo_payload(6),
      I5 => ar_fifo_payload(5),
      O => \^ar_fifo_dout_zero\
    );
\gdm.dm_gen.dm\: entity work.\design_1_axi_vfifo_ctrl_0_0_dmem__parameterized0\
     port map (
      D(6 downto 0) => dout_i(6 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      aclk => aclk,
      count_d10_in(3 downto 0) => count_d10_in(3 downto 0),
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      p_19_out => p_19_out
    );
\gfwd_mode.storage_data1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => argen_to_mcpf_payload(0),
      I1 => curr_state_reg,
      I2 => areset_d1,
      I3 => sdp_rd_addr_in_i,
      O => \gfwd_mode.storage_data1_reg[0]\
    );
\gnstage1.q_dly_reg[1][0]_srl2___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000088B8"
    )
        port map (
      I0 => pkt_cntr_one,
      I1 => curr_state,
      I2 => \^ar_fifo_dout_zero\,
      I3 => empty_fwft_i_reg,
      I4 => prog_full_i,
      O => \goreg_dm.dout_i_reg[6]_0\
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(0),
      Q => argen_to_mcpf_payload(0),
      R => '0'
    );
\goreg_dm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(1),
      Q => ar_fifo_payload(1),
      R => '0'
    );
\goreg_dm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(2),
      Q => ar_fifo_payload(2),
      R => '0'
    );
\goreg_dm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(3),
      Q => ar_fifo_payload(3),
      R => '0'
    );
\goreg_dm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(4),
      Q => ar_fifo_payload(4),
      R => '0'
    );
\goreg_dm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(5),
      Q => ar_fifo_payload(5),
      R => '0'
    );
\goreg_dm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => dout_i(6),
      Q => ar_fifo_payload(6),
      R => '0'
    );
\pkt_cnt_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3ACA"
    )
        port map (
      I0 => ar_fifo_payload(1),
      I1 => curr_state_reg,
      I2 => curr_state,
      I3 => \pkt_cnt_reg_reg[5]\(0),
      O => D(0)
    );
\pkt_cnt_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFAA30AA"
    )
        port map (
      I0 => ar_fifo_payload(2),
      I1 => \pkt_cnt_reg_reg[5]\(0),
      I2 => curr_state_reg,
      I3 => curr_state,
      I4 => \pkt_cnt_reg_reg[5]\(1),
      O => D(1)
    );
\pkt_cnt_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3AAAA000CAAAA"
    )
        port map (
      I0 => ar_fifo_payload(3),
      I1 => curr_state_reg,
      I2 => \pkt_cnt_reg_reg[5]\(0),
      I3 => \pkt_cnt_reg_reg[5]\(1),
      I4 => curr_state,
      I5 => \pkt_cnt_reg_reg[5]\(2),
      O => D(2)
    );
\pkt_cnt_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA3A"
    )
        port map (
      I0 => ar_fifo_payload(4),
      I1 => \pkt_cnt_reg_reg[1]\,
      I2 => curr_state,
      I3 => \pkt_cnt_reg_reg[5]\(3),
      O => D(3)
    );
\pkt_cnt_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA3A"
    )
        port map (
      I0 => ar_fifo_payload(5),
      I1 => \pkt_cnt_reg_reg[2]\,
      I2 => curr_state,
      I3 => \pkt_cnt_reg_reg[5]\(4),
      O => D(4)
    );
\pkt_cnt_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAA03AA"
    )
        port map (
      I0 => ar_fifo_payload(6),
      I1 => \pkt_cnt_reg_reg[2]\,
      I2 => \pkt_cnt_reg_reg[5]\(4),
      I3 => curr_state,
      I4 => \pkt_cnt_reg_reg[5]\(5),
      O => D(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_memory__parameterized3\ is
  port (
    Q_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]_0\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gpregsm1.curr_fwft_state_reg[0]\ : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized3\ : entity is "memory";
end \design_1_axi_vfifo_ctrl_0_0_memory__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized3\ is
  signal dout_i : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \goreg_dm.dout_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[0]_0\ : STD_LOGIC;
begin
  \goreg_dm.dout_i_reg[0]_0\ <= \^goreg_dm.dout_i_reg[0]_0\;
\Q_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3FAA2A"
    )
        port map (
      I0 => mux4_out(0),
      I1 => \^goreg_dm.dout_i_reg[0]_0\,
      I2 => m_axi_bvalid,
      I3 => empty_fwft_i_reg,
      I4 => Q_reg_0,
      O => Q_reg
    );
\gdm.dm_gen.dm\: entity work.\design_1_axi_vfifo_ctrl_0_0_dmem__parameterized1\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      aclk => aclk,
      dout_i(0) => dout_i(0),
      \gc0.count_d1_reg[5]\(5 downto 0) => \gc0.count_d1_reg[5]\(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      \gpregsm1.curr_fwft_state_reg[0]\ => \gpregsm1.curr_fwft_state_reg[0]\
    );
\goreg_dm.dout_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFBF80800080"
    )
        port map (
      I0 => dout_i(0),
      I1 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => m_axi_bvalid,
      I5 => \^goreg_dm.dout_i_reg[0]_0\,
      O => \goreg_dm.dout_i[0]_i_1_n_0\
    );
\goreg_dm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \goreg_dm.dout_i[0]_i_1_n_0\,
      Q => \^goreg_dm.dout_i_reg[0]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_logic is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    pkt_cntr_one : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    dm_rd_en : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gpr1.dout_i_reg[1]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \pkt_cnt_reg_reg[4]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : out STD_LOGIC;
    \pkt_cnt_reg_reg[3]\ : out STD_LOGIC;
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    ar_fifo_dout_zero : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    comp0 : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \gc0.count_reg[2]\ : in STD_LOGIC;
    curr_state_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gcc0.gc0.count_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_logic : entity is "rd_logic";
end design_1_axi_vfifo_ctrl_0_0_rd_logic;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_logic is
  signal \^gpr1.dout_i_reg[1]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gr1.gr1_int.rfwft_n_10\ : STD_LOGIC;
  signal \grss.rsts_n_2\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
begin
  \gpr1.dout_i_reg[1]\(3 downto 0) <= \^gpr1.dout_i_reg[1]\(3 downto 0);
  p_8_out <= \^p_8_out\;
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft_174
     port map (
      D(0) => D(0),
      E(0) => \^p_8_out\,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      ar_fifo_dout_zero => ar_fifo_dout_zero,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => curr_state_reg_0,
      \gc0.count_d1_reg[0]\(0) => \^gpr1.dout_i_reg[1]\(0),
      \gcc0.gc0.count_reg[0]\(0) => \gcc0.gc0.count_reg[2]\(0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\ => \gr1.gr1_int.rfwft_n_10\,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_0\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\(1 downto 0) => \out\(1 downto 0),
      \pkt_cnt_reg_reg[3]\ => \pkt_cnt_reg_reg[3]\,
      \pkt_cnt_reg_reg[4]\ => \pkt_cnt_reg_reg[4]\,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      pkt_cntr_one => pkt_cntr_one,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
\grss.rsts\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss
     port map (
      E(0) => \^p_8_out\,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      comp0 => comp0,
      curr_state_reg => curr_state_reg_0,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[0]\(0) => \^gpr1.dout_i_reg[1]\(0),
      \gc0.count_reg[2]\ => \gc0.count_reg[2]\,
      \gcc0.gc0.count_reg[0]\(0) => \gcc0.gc0.count_reg[2]\(0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[3]\ => \grss.rsts_n_2\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gr1.gr1_int.rfwft_n_10\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => p_2_out,
      p_19_out => p_19_out
    );
rpntr: entity work.design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr
     port map (
      D(2 downto 0) => D(3 downto 1),
      E(0) => \^p_8_out\,
      Q(3 downto 0) => \^gpr1.dout_i_reg[1]\(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gcc0.gc0.count_reg[2]\(2 downto 0) => \gcc0.gc0.count_reg[2]\(2 downto 0),
      \gcc0.gc0.count_reg[3]\ => \gcc0.gc0.count_reg[3]\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      p_19_out => p_19_out,
      ram_empty_fb_i_reg => \grss.rsts_n_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_logic_175 is
  port (
    \out\ : out STD_LOGIC;
    empty_fwft_fb_o_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dm_rd_en : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_8_out : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_logic_175 : entity is "rd_logic";
end design_1_axi_vfifo_ctrl_0_0_rd_logic_175;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_logic_175 is
  signal \gr1.gr1_int.rfwft_n_3\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
begin
  \out\ <= \^out\;
  p_8_out <= \^p_8_out\;
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft_180
     port map (
      E(0) => \^p_8_out\,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\(1 downto 0) => empty_fwft_fb_o_i_reg(1 downto 0),
      ram_empty_fb_i_reg => \^out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => \gr1.gr1_int.rfwft_n_3\
    );
\grss.rsts\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_181
     port map (
      aclk => aclk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg
    );
rpntr: entity work.design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_182
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => \^p_8_out\,
      Q(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gcc0.gc0.count_reg[3]\(3 downto 0) => \gcc0.gc0.count_reg[3]\(3 downto 0),
      \gfwd_mode.m_valid_i_reg\(0) => E(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      ram_empty_fb_i_reg => \gr1.gr1_int.rfwft_n_3\,
      ram_full_i_reg => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_rd_logic_183 is
  port (
    \out\ : out STD_LOGIC;
    empty_fwft_fb_o_i_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    dm_rd_en : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_8_out : out STD_LOGIC;
    ram_full_i_reg : out STD_LOGIC;
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \^m_axi_arvalid\ : out STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_full_fb_i_reg : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_rd_logic_183 : entity is "rd_logic";
end design_1_axi_vfifo_ctrl_0_0_rd_logic_183;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_rd_logic_183 is
  signal \gr1.gr1_int.rfwft_n_3\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
begin
  \out\ <= \^out\;
  p_8_out <= \^p_8_out\;
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft_190
     port map (
      E(0) => \^p_8_out\,
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\(1 downto 0) => empty_fwft_fb_o_i_reg(1 downto 0),
      ram_empty_fb_i_reg => \^out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_i_reg => \gr1.gr1_int.rfwft_n_3\
    );
\grss.rsts\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss_191
     port map (
      aclk => aclk,
      \out\ => \^out\,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg
    );
rpntr: entity work.design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr_192
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => \^p_8_out\,
      Q(3 downto 0) => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gcc0.gc0.count_reg[3]\(3 downto 0) => \gcc0.gc0.count_reg[3]\(3 downto 0),
      \gnstage1.q_dly_reg[1][0]\(0) => E(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      ram_empty_fb_i_reg => \gr1.gr1_int.rfwft_n_3\,
      ram_full_i_reg => ram_full_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    we_bcnt : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    \gpr1.dout_i_reg[0]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    ram_full_fb_i_reg_1 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gc0.count_reg[1]\ : in STD_LOGIC;
    \gcc0.gc0.count_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\ : entity is "rd_logic";
end \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_0 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft_4
     port map (
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpr1.dout_i_reg[0]\ => \gpr1.dout_i_reg[0]\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(0) => mux4_out(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\(1 downto 0) => \out\(1 downto 0),
      ram_empty_fb_i_reg => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      we_bcnt => we_bcnt
    );
\grss.rsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized1\
     port map (
      aclk => aclk,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => rpntr_n_0,
      \out\ => p_2_out
    );
rpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized1\
     port map (
      E(0) => \^e\(0),
      Q(1 downto 0) => Q(1 downto 0),
      S(0) => S(0),
      aclk => aclk,
      \gc0.count_d1_reg[3]_0\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[1]_0\ => \gc0.count_reg[1]\,
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => \gcc0.gc0.count_d1_reg[5]\(5 downto 0),
      \gcc0.gc0.count_reg[5]\(2 downto 0) => \gcc0.gc0.count_reg[5]\(2 downto 0),
      \gpr1.dout_i_reg[0]\(5 downto 0) => \gpr1.dout_i_reg[0]_0\(5 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => p_2_out,
      ram_empty_fb_i_reg => rpntr_n_0,
      ram_empty_fb_i_reg_0 => ram_empty_fb_i_reg,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\ : entity is "rd_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_1\
     port map (
      E(0) => E(0),
      comp1 => comp1,
      \gc0.count_d1_reg[0]\ => \gc0.count_d1_reg[0]\,
      \gc0.count_d1_reg[2]\ => \gc0.count_d1_reg[2]\,
      \gc0.count_d1_reg[4]\ => \gc0.count_d1_reg[4]\,
      \gc0.count_d1_reg[6]\ => \gc0.count_d1_reg[6]\,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c1_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
c2: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_2\
     port map (
      comp1 => comp1,
      \gcc0.gc0.count_d1_reg[6]\(2 downto 0) => \gcc0.gc0.count_d1_reg[6]\(2 downto 0),
      v1_reg(1 downto 0) => v1_reg(1 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_fb_i,
      R => '0'
    );
ram_empty_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\ is
  port (
    \out\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_reg[8]\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_tvalid : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\ : entity is "rd_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp1 : STD_LOGIC;
  signal ram_empty_fb_i : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_empty_fb_i : signal is std.standard.true;
  signal ram_empty_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_empty_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_empty_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_empty_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_empty_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_empty_i_reg : label is std.standard.true;
  attribute KEEP of ram_empty_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_empty_i_reg : label is "no";
begin
  \out\ <= ram_empty_fb_i;
c1: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_13\
     port map (
      E(0) => E(0),
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => ram_empty_fb_i,
      ram_empty_i_reg => c1_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
c2: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_14\
     port map (
      comp1 => comp1,
      \gc0.count_reg[8]\ => \gc0.count_reg[8]\,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
ram_empty_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
ram_empty_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_empty_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[5]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo : entity is "reset_blk_ramfifo";
end design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo is
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count_d1[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[0]_i_2\ : label is "soft_lutpair70";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0);
  \out\ <= rst_d3;
\gc0.count_d1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => \gcc0.gc0.count_d1_reg[5]\
    );
\goreg_dm.dout_i[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      O => \goreg_dm.dout_i_reg[0]\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__0_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
\wr_rst_busy_i_inferred_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => sckt_wr_rst_cc(3),
      I3 => sckt_wr_rst_cc(2),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \goreg_bm.dout_i_reg[32]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\ : entity is "reset_blk_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\ is
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[32]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \gpregsm1.curr_fwft_state[1]_i_1__2\ : label is "soft_lutpair77";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0);
  \out\ <= rst_d3;
\goreg_bm.dout_i[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \gpregsm1.curr_fwft_state_reg[1]\(1),
      I3 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I4 => m_axi_wready,
      O => \goreg_bm.dout_i_reg[32]\(0)
    );
\gpregsm1.curr_fwft_state[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => SR(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I2 => rst_d2,
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__2_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__6\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
\wr_rst_busy_i_inferred_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      I3 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ENB_I : out STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    p_8_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dest_rst : STD_LOGIC;
  signal \^grstd1.grst_full.grst_f.rst_d3_reg_0\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_rst_busy_i : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \grstd1.grst_full.grst_f.rst_d3_reg_0\ <= \^grstd1.grst_full.grst_f.rst_d3_reg_0\;
  \out\ <= rst_d3;
\DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => ENB_dly_D,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => ram_empty_fb_i_reg,
      I4 => p_8_out,
      O => ENB_I
    );
\gpregsm1.curr_fwft_state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \^grstd1.grst_full.grst_f.rst_d3_reg_0\
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d2,
      Q => rst_d3,
      S => \^grstd1.grst_full.grst_f.rst_d3_reg_0\
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^q\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^q\(0),
      Q => \^q\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^q\(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__9\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => \wr_rst_reg_reg[15]\(0)
    );
\wr_rst_busy_i_inferred_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sckt_wr_rst_cc(2),
      I3 => sckt_wr_rst_cc(3),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\ : entity is "reset_blk_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\ is
  signal dest_rst : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[3]\ : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\ : STD_LOGIC;
  signal \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\ : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count_d1[3]_i_1__1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[40]_i_1__0\ : label is "soft_lutpair3";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \gcc0.gc0.count_d1_reg[3]\ <= \^gcc0.gc0.count_d1_reg[3]\;
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0);
  \out\ <= rst_d3;
\gc0.count_d1[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => \^gcc0.gc0.count_d1_reg[3]\
    );
\goreg_dm.dout_i[40]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \gpregsm1.curr_fwft_state_reg[1]\(1),
      I3 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I4 => m_axi_arready,
      O => \goreg_dm.dout_i_reg[40]\(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I2 => rst_d2,
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__3_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      Q => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__7\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
\ram_full_fb_i_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABAAABA"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => rst_d3,
      I2 => ram_full_fb_i_reg,
      I3 => p_8_out,
      I4 => \gc0.count_d1_reg[2]\,
      I5 => \gc0.count_d1_reg[3]\,
      O => ram_full_i_reg
    );
\wr_rst_busy_i_inferred_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[2]\,
      I3 => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg_n_0_[3]\,
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\ is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_full_i_reg : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[40]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\ : entity is "reset_blk_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\ is
  signal dest_rst : STD_LOGIC;
  signal \^gcc0.gc0.count_d1_reg[3]\ : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count_d1[3]_i_1__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[40]_i_1\ : label is "soft_lutpair7";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \gcc0.gc0.count_d1_reg[3]\ <= \^gcc0.gc0.count_d1_reg[3]\;
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0);
  \out\ <= rst_d3;
\gc0.count_d1[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => \^gcc0.gc0.count_d1_reg[3]\
    );
\goreg_dm.dout_i[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \gpregsm1.curr_fwft_state_reg[1]\(1),
      I3 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I4 => m_axi_awready,
      O => \goreg_dm.dout_i_reg[40]\(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I2 => rst_d2,
      O => \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1__1_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__5\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
\ram_full_fb_i_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBABAAABA"
    )
        port map (
      I0 => \^gcc0.gc0.count_d1_reg[3]\,
      I1 => rst_d3,
      I2 => ram_full_fb_i_reg,
      I3 => p_8_out,
      I4 => \gc0.count_d1_reg[2]\,
      I5 => \gc0.count_d1_reg[3]\,
      O => ram_full_i_reg
    );
\wr_rst_busy_i_inferred_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => sckt_wr_rst_cc(2),
      I3 => sckt_wr_rst_cc(3),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\ is
  port (
    \out\ : out STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    curr_state_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\ : entity is "reset_blk_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\ is
  signal dest_rst : STD_LOGIC;
  signal \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\ : STD_LOGIC;
  signal \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rst_d1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_d1 : signal is "true";
  attribute msgon : string;
  attribute msgon of rst_d1 : signal is "false";
  signal rst_d2 : STD_LOGIC;
  attribute async_reg of rst_d2 : signal is "true";
  attribute msgon of rst_d2 : signal is "false";
  signal rst_d3 : STD_LOGIC;
  attribute async_reg of rst_d3 : signal is "true";
  attribute msgon of rst_d3 : signal is "false";
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal wr_rst_busy_i : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gc0.count_d1[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \goreg_dm.dout_i[6]_i_1\ : label is "soft_lutpair12";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d1_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d2_reg\ : label is "false";
  attribute ASYNC_REG_boolean of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is std.standard.true;
  attribute KEEP of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "yes";
  attribute msgon of \grstd1.grst_full.grst_f.rst_d3_reg\ : label is "false";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 5;
  attribute INIT : string;
  attribute INIT of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "1";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\ : label is "TRUE";
begin
  \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) <= \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0);
  \out\ <= rst_d3;
\gc0.count_d1[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      O => \gcc0.gc0.count_d1_reg[3]\
    );
\goreg_dm.dout_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10100010"
    )
        port map (
      I0 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \gpregsm1.curr_fwft_state_reg[1]\(1),
      I3 => \gpregsm1.curr_fwft_state_reg[1]\(0),
      I4 => curr_state_reg,
      O => E(0)
    );
\grstd1.grst_full.grst_f.rst_d1_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_rst_busy_i,
      Q => rst_d1,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d2_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rst_d1,
      Q => rst_d2,
      R => '0'
    );
\grstd1.grst_full.grst_f.rst_d3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_d2,
      I1 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      O => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\
    );
\grstd1.grst_full.grst_f.rst_d3_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \grstd1.grst_full.grst_f.rst_d3_i_1_n_0\,
      Q => rst_d3,
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => dest_rst,
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      Q => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      Q => sckt_wr_rst_cc(2),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => sckt_wr_rst_cc(2),
      Q => sckt_wr_rst_cc(3),
      R => '0'
    );
\ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst\: entity work.\design_1_axi_vfifo_ctrl_0_0_xpm_cdc_sync_rst__8\
     port map (
      dest_clk => aclk,
      dest_rst => dest_rst,
      src_rst => Q(0)
    );
wr_rst_busy_i_inferred_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sckt_wr_rst_cc(2),
      I1 => sckt_wr_rst_cc(3),
      I2 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0),
      I3 => \^ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1),
      O => wr_rst_busy_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_sdpram_top is
  port (
    ram_init_done_i_reg_0 : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[31]\ : out STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[65]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[66]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[66]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_0 : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[66]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[66]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_1 : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[66]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[66]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_1 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_2 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_sdpram_top : entity is "sdpram_top";
end design_1_axi_vfifo_ctrl_0_0_sdpram_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_sdpram_top is
  signal WR_DATA : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal \^gin_reg.wr_pntr_pf_dly_reg[13]\ : STD_LOGIC;
  signal \^gstage1.q_dly_reg[31]\ : STD_LOGIC;
  signal ram_init_done_i_i_1_n_0 : STD_LOGIC;
  signal \^ram_init_done_i_reg_0\ : STD_LOGIC;
  signal ram_init_done_i_rep_i_1_n_0 : STD_LOGIC;
  signal roll_over_int : STD_LOGIC;
  signal rom_rd_addr_int_2 : STD_LOGIC;
  signal sdpram_inst1_n_40 : STD_LOGIC;
  signal sdpram_inst1_n_41 : STD_LOGIC;
  signal sdpram_inst1_n_42 : STD_LOGIC;
  signal sdpram_inst1_n_43 : STD_LOGIC;
  signal sdpram_inst1_n_44 : STD_LOGIC;
  signal sdpram_inst1_n_45 : STD_LOGIC;
  signal sdpram_inst1_n_47 : STD_LOGIC;
  signal sdpram_inst1_n_48 : STD_LOGIC;
  signal sdpram_inst1_n_49 : STD_LOGIC;
  signal sdpram_inst1_n_50 : STD_LOGIC;
  signal sdpram_inst1_n_51 : STD_LOGIC;
  signal sdpram_inst1_n_52 : STD_LOGIC;
  signal sdpram_inst1_n_53 : STD_LOGIC;
  signal sdpram_inst1_n_54 : STD_LOGIC;
  signal sdpram_inst1_n_55 : STD_LOGIC;
  signal sdpram_inst1_n_56 : STD_LOGIC;
  signal sdpram_inst1_n_57 : STD_LOGIC;
  signal sdpram_inst1_n_58 : STD_LOGIC;
  signal sdpram_inst1_n_59 : STD_LOGIC;
  signal sdpram_inst1_n_60 : STD_LOGIC;
  signal sdpram_inst1_n_61 : STD_LOGIC;
  signal sdpram_inst1_n_62 : STD_LOGIC;
  signal sdpram_inst1_n_63 : STD_LOGIC;
  signal sdpram_inst1_n_64 : STD_LOGIC;
  signal sdpram_inst1_n_65 : STD_LOGIC;
  signal sdpram_inst1_n_66 : STD_LOGIC;
  signal sdpram_inst1_n_67 : STD_LOGIC;
  signal sdpram_inst1_n_68 : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of ram_init_done_i_reg : label is "ram_init_done_i_reg";
  attribute ORIG_CELL_NAME of ram_init_done_i_reg_rep : label is "ram_init_done_i_reg";
begin
  \gin_reg.wr_pntr_pf_dly_reg[13]\ <= \^gin_reg.wr_pntr_pf_dly_reg[13]\;
  \gstage1.q_dly_reg[31]\ <= \^gstage1.q_dly_reg[31]\;
  ram_init_done_i_reg_0 <= \^ram_init_done_i_reg_0\;
\init_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => \^ram_init_done_i_reg_0\,
      R => Q(0)
    );
\mcf_inst/mcf_dfl_wr_inst/wr_data_int_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => ADDRA(0),
      I1 => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      I2 => \^ram_init_done_i_reg_0\,
      I3 => sdpo_int(0),
      I4 => \gfwd_mode.storage_data1_reg[45]\(0),
      O => \gin_reg.wr_pntr_pf_dly_reg[15]\(0)
    );
ram_init_done_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ram_init_done_i_reg_0\,
      I1 => Q(0),
      O => ram_init_done_i_i_1_n_0
    );
ram_init_done_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_init_done_i_i_1_n_0,
      Q => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      R => '0'
    );
ram_init_done_i_reg_rep: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ram_init_done_i_rep_i_1_n_0,
      Q => \^gstage1.q_dly_reg[31]\,
      R => '0'
    );
ram_init_done_i_rep_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ram_init_done_i_reg_0\,
      I1 => Q(0),
      O => ram_init_done_i_rep_i_1_n_0
    );
\ram_reg_0_1_0_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ADDRA(0),
      I1 => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      I2 => \^ram_init_done_i_reg_0\,
      O => ADDRD(0)
    );
\ram_reg_0_1_0_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdp_rd_addr_in_i_1,
      I1 => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      I2 => \^ram_init_done_i_reg_0\,
      O => rom_rd_addr_int
    );
\ram_reg_0_1_0_0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]_5\(0),
      I1 => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      I2 => \^ram_init_done_i_reg_0\,
      O => \gin_reg.wr_pntr_pf_dly_reg[13]_0\(0)
    );
\ram_reg_0_1_0_0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sdp_rd_addr_in_i_2,
      I1 => \^gin_reg.wr_pntr_pf_dly_reg[13]\,
      I2 => \^ram_init_done_i_reg_0\,
      O => rom_rd_addr_int_0
    );
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_109\
     port map (
      ADDRD(0) => rom_rd_addr_int_2,
      CO(0) => CO(0),
      D(0) => D(0),
      aclk => aclk,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i_reg_rep => \^gstage1.q_dly_reg[31]\,
      roll_over_int => roll_over_int,
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_110\
     port map (
      ADDRD(0) => rom_rd_addr_int_2,
      aclk => aclk,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0\
     port map (
      ADDRD(0) => rom_rd_addr_int_2,
      CO(0) => CO(0),
      D(0) => D(0),
      DI(1 downto 0) => DI(1 downto 0),
      D_0(0) => D_0(0),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(29) => WR_DATA(31),
      WR_DATA(28) => sdpram_inst1_n_40,
      WR_DATA(27) => sdpram_inst1_n_41,
      WR_DATA(26) => sdpram_inst1_n_42,
      WR_DATA(25) => sdpram_inst1_n_43,
      WR_DATA(24) => sdpram_inst1_n_44,
      WR_DATA(23) => sdpram_inst1_n_45,
      WR_DATA(22) => WR_DATA(24),
      WR_DATA(21) => sdpram_inst1_n_47,
      WR_DATA(20) => sdpram_inst1_n_48,
      WR_DATA(19) => sdpram_inst1_n_49,
      WR_DATA(18) => sdpram_inst1_n_50,
      WR_DATA(17) => sdpram_inst1_n_51,
      WR_DATA(16) => sdpram_inst1_n_52,
      WR_DATA(15) => sdpram_inst1_n_53,
      WR_DATA(14) => sdpram_inst1_n_54,
      WR_DATA(13) => sdpram_inst1_n_55,
      WR_DATA(12) => sdpram_inst1_n_56,
      WR_DATA(11) => sdpram_inst1_n_57,
      WR_DATA(10) => sdpram_inst1_n_58,
      WR_DATA(9) => sdpram_inst1_n_59,
      WR_DATA(8) => sdpram_inst1_n_60,
      WR_DATA(7) => sdpram_inst1_n_61,
      WR_DATA(6) => sdpram_inst1_n_62,
      WR_DATA(5) => sdpram_inst1_n_63,
      WR_DATA(4) => sdpram_inst1_n_64,
      WR_DATA(3) => sdpram_inst1_n_65,
      WR_DATA(2) => sdpram_inst1_n_66,
      WR_DATA(1) => sdpram_inst1_n_67,
      WR_DATA(0) => sdpram_inst1_n_68,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_0\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_0\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_1\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_2\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_2\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_3\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_3\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_4\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_4\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_5\(0) => \gfwd_mode.storage_data1_reg[0]_6\(0),
      \gfwd_mode.storage_data1_reg[65]\(0) => \gfwd_mode.storage_data1_reg[65]\(32),
      \gfwd_mode.storage_data1_reg[66]\(2 downto 0) => \gfwd_mode.storage_data1_reg[66]\(2 downto 0),
      \gfwd_mode.storage_data1_reg[66]_0\(3 downto 0) => \gfwd_mode.storage_data1_reg[66]_0\(3 downto 0),
      \gfwd_mode.storage_data1_reg[66]_1\(3 downto 0) => \gfwd_mode.storage_data1_reg[66]_1\(3 downto 0),
      \gfwd_mode.storage_data1_reg[66]_2\(3 downto 0) => \gfwd_mode.storage_data1_reg[66]_2\(3 downto 0),
      \gfwd_mode.storage_data1_reg[66]_3\(0) => \gfwd_mode.storage_data1_reg[66]_3\(0),
      \gfwd_mode.storage_data1_reg[66]_4\(2 downto 0) => \gfwd_mode.storage_data1_reg[66]_4\(2 downto 0),
      \init_addr_reg[0]\ => \^ram_init_done_i_reg_0\,
      ram_init_done_i_reg_rep => \^gstage1.q_dly_reg[31]\,
      rom_rd_addr_int_1 => rom_rd_addr_int_1,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(31 downto 0) => \gfwd_mode.storage_data1_reg[65]\(31 downto 0),
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_111\
     port map (
      ADDRD(0) => rom_rd_addr_int_2,
      D(0) => D(0),
      WR_DATA(29) => WR_DATA(31),
      WR_DATA(28) => sdpram_inst1_n_40,
      WR_DATA(27) => sdpram_inst1_n_41,
      WR_DATA(26) => sdpram_inst1_n_42,
      WR_DATA(25) => sdpram_inst1_n_43,
      WR_DATA(24) => sdpram_inst1_n_44,
      WR_DATA(23) => sdpram_inst1_n_45,
      WR_DATA(22) => WR_DATA(24),
      WR_DATA(21) => sdpram_inst1_n_47,
      WR_DATA(20) => sdpram_inst1_n_48,
      WR_DATA(19) => sdpram_inst1_n_49,
      WR_DATA(18) => sdpram_inst1_n_50,
      WR_DATA(17) => sdpram_inst1_n_51,
      WR_DATA(16) => sdpram_inst1_n_52,
      WR_DATA(15) => sdpram_inst1_n_53,
      WR_DATA(14) => sdpram_inst1_n_54,
      WR_DATA(13) => sdpram_inst1_n_55,
      WR_DATA(12) => sdpram_inst1_n_56,
      WR_DATA(11) => sdpram_inst1_n_57,
      WR_DATA(10) => sdpram_inst1_n_58,
      WR_DATA(9) => sdpram_inst1_n_59,
      WR_DATA(8) => sdpram_inst1_n_60,
      WR_DATA(7) => sdpram_inst1_n_61,
      WR_DATA(6) => sdpram_inst1_n_62,
      WR_DATA(5) => sdpram_inst1_n_63,
      WR_DATA(4) => sdpram_inst1_n_64,
      WR_DATA(3) => sdpram_inst1_n_65,
      WR_DATA(2) => sdpram_inst1_n_66,
      WR_DATA(1) => sdpram_inst1_n_67,
      WR_DATA(0) => sdpram_inst1_n_68,
      aclk => aclk,
      \gstage1.q_dly_reg[31]\(31 downto 0) => \gstage1.q_dly_reg[31]_0\(31 downto 0),
      \init_addr_reg[0]\ => \^ram_init_done_i_reg_0\,
      ram_init_done_i_reg_rep => \^gstage1.q_dly_reg[31]\,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_sdpram_top_131 is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 29 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gstage1.q_dly_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gstage1.q_dly_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gstage1.q_dly_reg[7]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[7]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gstage1.q_dly_reg[7]_5\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_init_done_i_reg_rep : in STD_LOGIC;
    \init_addr_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    WR_DATA : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_sdpram_top_131 : entity is "sdpram_top";
end design_1_axi_vfifo_ctrl_0_0_sdpram_top_131;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_sdpram_top_131 is
  signal roll_over_int : STD_LOGIC;
  signal sdpram_inst1_n_36 : STD_LOGIC;
  signal sdpram_inst1_n_37 : STD_LOGIC;
  signal sdpram_inst1_n_38 : STD_LOGIC;
  signal sdpram_inst1_n_39 : STD_LOGIC;
  signal sdpram_inst1_n_40 : STD_LOGIC;
  signal sdpram_inst1_n_41 : STD_LOGIC;
  signal sdpram_inst1_n_42 : STD_LOGIC;
  signal sdpram_inst1_n_43 : STD_LOGIC;
  signal sdpram_inst1_n_44 : STD_LOGIC;
  signal sdpram_inst1_n_45 : STD_LOGIC;
  signal sdpram_inst1_n_46 : STD_LOGIC;
  signal sdpram_inst1_n_47 : STD_LOGIC;
  signal sdpram_inst1_n_48 : STD_LOGIC;
  signal sdpram_inst1_n_49 : STD_LOGIC;
  signal sdpram_inst1_n_50 : STD_LOGIC;
  signal sdpram_inst1_n_51 : STD_LOGIC;
  signal sdpram_inst1_n_52 : STD_LOGIC;
begin
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_132\
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      aclk => aclk,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i_reg_rep => ram_init_done_i_reg_rep,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_133\
     port map (
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_134\
     port map (
      CO(0) => CO(0),
      D(0) => D(0),
      DI(1 downto 0) => DI(1 downto 0),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(16) => sdpram_inst1_n_36,
      WR_DATA(15) => sdpram_inst1_n_37,
      WR_DATA(14) => sdpram_inst1_n_38,
      WR_DATA(13) => sdpram_inst1_n_39,
      WR_DATA(12) => sdpram_inst1_n_40,
      WR_DATA(11) => sdpram_inst1_n_41,
      WR_DATA(10) => sdpram_inst1_n_42,
      WR_DATA(9) => sdpram_inst1_n_43,
      WR_DATA(8) => sdpram_inst1_n_44,
      WR_DATA(7) => sdpram_inst1_n_45,
      WR_DATA(6) => sdpram_inst1_n_46,
      WR_DATA(5) => sdpram_inst1_n_47,
      WR_DATA(4) => sdpram_inst1_n_48,
      WR_DATA(3) => sdpram_inst1_n_49,
      WR_DATA(2) => sdpram_inst1_n_50,
      WR_DATA(1) => sdpram_inst1_n_51,
      WR_DATA(0) => sdpram_inst1_n_52,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(1 downto 0) => WR_DATA(1 downto 0),
      \gfwd_mode.storage_data1_reg[0]\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_0\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_0\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_1\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_2\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_2\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_3\(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]_3\(2 downto 0) => \gfwd_mode.storage_data1_reg[0]_4\(2 downto 0),
      \gfwd_mode.storage_data1_reg[0]_4\(3 downto 0) => \gfwd_mode.storage_data1_reg[0]_5\(3 downto 0),
      \gstage1.q_dly_reg[7]\(2 downto 0) => \gstage1.q_dly_reg[7]\(2 downto 0),
      \gstage1.q_dly_reg[7]_0\(3 downto 0) => \gstage1.q_dly_reg[7]_0\(3 downto 0),
      \gstage1.q_dly_reg[7]_1\(3 downto 0) => \gstage1.q_dly_reg[7]_1\(3 downto 0),
      \gstage1.q_dly_reg[7]_2\(3 downto 0) => \gstage1.q_dly_reg[7]_2\(3 downto 0),
      \gstage1.q_dly_reg[7]_3\(0) => \gstage1.q_dly_reg[7]_3\(0),
      \gstage1.q_dly_reg[7]_4\(2 downto 0) => \gstage1.q_dly_reg[7]_4\(2 downto 0),
      \gstage1.q_dly_reg[7]_5\(4 downto 0) => \gstage1.q_dly_reg[7]_5\(4 downto 0),
      \init_addr_reg[0]\ => \init_addr_reg[0]\,
      ram_init_done_i_reg_rep => ram_init_done_i_reg_rep,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(29 downto 0) => sdpo_int(29 downto 0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_135\
     port map (
      WR_DATA(17) => sdpram_inst1_n_36,
      WR_DATA(16) => sdpram_inst1_n_37,
      WR_DATA(15) => sdpram_inst1_n_38,
      WR_DATA(14) => sdpram_inst1_n_39,
      WR_DATA(13) => sdpram_inst1_n_40,
      WR_DATA(12) => WR_DATA(0),
      WR_DATA(11) => sdpram_inst1_n_41,
      WR_DATA(10) => sdpram_inst1_n_42,
      WR_DATA(9) => sdpram_inst1_n_43,
      WR_DATA(8) => sdpram_inst1_n_44,
      WR_DATA(7) => sdpram_inst1_n_45,
      WR_DATA(6) => sdpram_inst1_n_46,
      WR_DATA(5) => sdpram_inst1_n_47,
      WR_DATA(4) => sdpram_inst1_n_48,
      WR_DATA(3) => sdpram_inst1_n_49,
      WR_DATA(2) => sdpram_inst1_n_50,
      WR_DATA(1) => sdpram_inst1_n_51,
      WR_DATA(0) => sdpram_inst1_n_52,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0),
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in1_in : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\ : entity is "sdpram_top";
end \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\ is
  signal WR_DATA_0 : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^p_0_in1_in\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal pntr_roll_over_reg : STD_LOGIC;
  signal roll_over_int : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sdpram_inst1_n_0 : STD_LOGIC;
  signal sdpram_inst1_n_1 : STD_LOGIC;
  signal sdpram_inst1_n_10 : STD_LOGIC;
  signal sdpram_inst1_n_11 : STD_LOGIC;
  signal sdpram_inst1_n_12 : STD_LOGIC;
  signal sdpram_inst1_n_13 : STD_LOGIC;
  signal sdpram_inst1_n_14 : STD_LOGIC;
  signal sdpram_inst1_n_2 : STD_LOGIC;
  signal sdpram_inst1_n_3 : STD_LOGIC;
  signal sdpram_inst1_n_4 : STD_LOGIC;
  signal sdpram_inst1_n_5 : STD_LOGIC;
  signal sdpram_inst1_n_6 : STD_LOGIC;
  signal sdpram_inst1_n_7 : STD_LOGIC;
  signal sdpram_inst1_n_8 : STD_LOGIC;
  signal sdpram_inst1_n_9 : STD_LOGIC;
begin
  p_0_in1_in(14 downto 0) <= \^p_0_in1_in\(14 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1\
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      aclk => aclk,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      roll_over_int => roll_over_int,
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_16\
     port map (
      ADDRD(0) => ADDRD(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2\
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(0) => WR_DATA_0(15),
      \gfwd_mode.storage_data1_reg[45]\ => \gfwd_mode.storage_data1_reg[45]\,
      \gfwd_mode.storage_data1_reg[45]_0\(0) => \gfwd_mode.storage_data1_reg[45]_0\(0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0),
      p_0_in1_in(14 downto 0) => \^p_0_in1_in\(14 downto 0),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15 downto 0) => \^sdpo_int\(15 downto 0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_17\
     port map (
      ADDRD(0) => ADDRD(0),
      WR_DATA(15) => WR_DATA_0(15),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      we_int => we_int
    );
wr_data_int: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE3202FFFF0000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \^p_0_in1_in\(14),
      I4 => ADDRD(0),
      I5 => ram_init_done_i,
      O => WR_DATA_0(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\ : entity is "sdpram_top";
end \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\ is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pntr_roll_over_reg : STD_LOGIC;
  signal roll_over_int : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sdpram_inst1_n_0 : STD_LOGIC;
  signal sdpram_inst1_n_1 : STD_LOGIC;
  signal sdpram_inst1_n_10 : STD_LOGIC;
  signal sdpram_inst1_n_11 : STD_LOGIC;
  signal sdpram_inst1_n_12 : STD_LOGIC;
  signal sdpram_inst1_n_13 : STD_LOGIC;
  signal sdpram_inst1_n_14 : STD_LOGIC;
  signal sdpram_inst1_n_2 : STD_LOGIC;
  signal sdpram_inst1_n_3 : STD_LOGIC;
  signal sdpram_inst1_n_4 : STD_LOGIC;
  signal sdpram_inst1_n_5 : STD_LOGIC;
  signal sdpram_inst1_n_6 : STD_LOGIC;
  signal sdpram_inst1_n_7 : STD_LOGIC;
  signal sdpram_inst1_n_8 : STD_LOGIC;
  signal sdpram_inst1_n_9 : STD_LOGIC;
  signal wr_data_int_n_0 : STD_LOGIC;
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_32\
     port map (
      CO(0) => CO(0),
      aclk => aclk,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_33\
     port map (
      ADDRA(0) => ADDRA(0),
      aclk => aclk,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_34\
     port map (
      CO(0) => CO(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(2 downto 0) => \^o\(2 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(0) => wr_data_int_n_0,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15 downto 0) => \^sdpo_int\(15 downto 0),
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_35\
     port map (
      ADDRA(0) => ADDRA(0),
      WR_DATA(15) => wr_data_int_n_0,
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
wr_data_int: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE3202FFFF0000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \^o\(2),
      I4 => rom_rd_addr_int,
      I5 => ram_init_done_i,
      O => wr_data_int_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    p_0_in1_in : out STD_LOGIC_VECTOR ( 14 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58\ : entity is "sdpram_top";
end \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58\ is
  signal WR_DATA : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \^p_0_in1_in\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal pntr_roll_over_reg : STD_LOGIC;
  signal roll_over_int : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sdpram_inst1_n_0 : STD_LOGIC;
  signal sdpram_inst1_n_1 : STD_LOGIC;
  signal sdpram_inst1_n_10 : STD_LOGIC;
  signal sdpram_inst1_n_11 : STD_LOGIC;
  signal sdpram_inst1_n_12 : STD_LOGIC;
  signal sdpram_inst1_n_13 : STD_LOGIC;
  signal sdpram_inst1_n_14 : STD_LOGIC;
  signal sdpram_inst1_n_2 : STD_LOGIC;
  signal sdpram_inst1_n_3 : STD_LOGIC;
  signal sdpram_inst1_n_4 : STD_LOGIC;
  signal sdpram_inst1_n_5 : STD_LOGIC;
  signal sdpram_inst1_n_6 : STD_LOGIC;
  signal sdpram_inst1_n_7 : STD_LOGIC;
  signal sdpram_inst1_n_8 : STD_LOGIC;
  signal sdpram_inst1_n_9 : STD_LOGIC;
begin
  p_0_in1_in(14 downto 0) <= \^p_0_in1_in\(14 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_59\
     port map (
      CO(0) => CO(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      roll_over_int => roll_over_int,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_60\
     port map (
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_61\
     port map (
      CO(0) => CO(0),
      DI(3 downto 0) => DI(3 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(0) => WR_DATA(15),
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_1\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]_2\(0),
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0),
      p_0_in1_in(14 downto 0) => \^p_0_in1_in\(14 downto 0),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15 downto 0) => \^sdpo_int\(15 downto 0),
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_62\
     port map (
      WR_DATA(15) => WR_DATA(15),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      we_int => we_int
    );
\wr_data_int_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE3202FFFF0000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \^p_0_in1_in\(14),
      I4 => \gfwd_mode.storage_data1_reg[0]\(0),
      I5 => ram_init_done_i,
      O => WR_DATA(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.wr_pntr_roll_over_dly_reg\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pntr_roll_over : out STD_LOGIC;
    \gin_reg.wr_pntr_roll_over_dly_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    we_int : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid_wr_in_i : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86\ : entity is "sdpram_top";
end \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86\ is
  signal \^o\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pntr_roll_over_reg : STD_LOGIC;
  signal roll_over_int : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sdpram_inst1_n_0 : STD_LOGIC;
  signal sdpram_inst1_n_1 : STD_LOGIC;
  signal sdpram_inst1_n_10 : STD_LOGIC;
  signal sdpram_inst1_n_11 : STD_LOGIC;
  signal sdpram_inst1_n_12 : STD_LOGIC;
  signal sdpram_inst1_n_13 : STD_LOGIC;
  signal sdpram_inst1_n_14 : STD_LOGIC;
  signal sdpram_inst1_n_2 : STD_LOGIC;
  signal sdpram_inst1_n_3 : STD_LOGIC;
  signal sdpram_inst1_n_4 : STD_LOGIC;
  signal sdpram_inst1_n_5 : STD_LOGIC;
  signal sdpram_inst1_n_6 : STD_LOGIC;
  signal sdpram_inst1_n_7 : STD_LOGIC;
  signal sdpram_inst1_n_8 : STD_LOGIC;
  signal sdpram_inst1_n_9 : STD_LOGIC;
  signal \wr_data_int_inferred__0/i__n_0\ : STD_LOGIC;
begin
  O(2 downto 0) <= \^o\(2 downto 0);
  sdpo_int(15 downto 0) <= \^sdpo_int\(15 downto 0);
sdp_rover_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_87\
     port map (
      CO(0) => CO(0),
      aclk => aclk,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdp_rover_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized1_88\
     port map (
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      roll_over_int => roll_over_int,
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
sdpram_inst1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_89\
     port map (
      CO(0) => CO(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(2 downto 0) => \^o\(2 downto 0),
      S(3 downto 0) => S(3 downto 0),
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(0) => \wr_data_int_inferred__0/i__n_0\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \gfwd_mode.storage_data1_reg[0]_1\(0),
      \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(3 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[4]\(3 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[8]\(3 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg\(1 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0) => \gin_reg.wr_pntr_roll_over_dly_reg_0\(3 downto 0),
      pntr_roll_over => pntr_roll_over,
      pntr_roll_over_reg => pntr_roll_over_reg,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15 downto 0) => \^sdpo_int\(15 downto 0),
      storage_data1(0) => storage_data1(0),
      we_int => we_int
    );
sdpram_inst2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_90\
     port map (
      WR_DATA(15) => \wr_data_int_inferred__0/i__n_0\,
      WR_DATA(14) => sdpram_inst1_n_0,
      WR_DATA(13) => sdpram_inst1_n_1,
      WR_DATA(12) => sdpram_inst1_n_2,
      WR_DATA(11) => sdpram_inst1_n_3,
      WR_DATA(10) => sdpram_inst1_n_4,
      WR_DATA(9) => sdpram_inst1_n_5,
      WR_DATA(8) => sdpram_inst1_n_6,
      WR_DATA(7) => sdpram_inst1_n_7,
      WR_DATA(6) => sdpram_inst1_n_8,
      WR_DATA(5) => sdpram_inst1_n_9,
      WR_DATA(4) => sdpram_inst1_n_10,
      WR_DATA(3) => sdpram_inst1_n_11,
      WR_DATA(2) => sdpram_inst1_n_12,
      WR_DATA(1) => sdpram_inst1_n_13,
      WR_DATA(0) => sdpram_inst1_n_14,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      rom_rd_addr_int => rom_rd_addr_int,
      we_int => we_int
    );
\wr_data_int_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FECE3202FFFF0000"
    )
        port map (
      I0 => \^sdpo_int\(15),
      I1 => CO(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => \^o\(2),
      I4 => rom_rd_addr_int,
      I5 => ram_init_done_i,
      O => \wr_data_int_inferred__0/i__n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top is
  port (
    ch_mask_mm2s : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ch_arb_cntr_reg_reg[3]\ : out STD_LOGIC;
    \ch_arb_cntr_reg_reg[2]\ : out STD_LOGIC;
    next_state : out STD_LOGIC;
    next_channel14_out : out STD_LOGIC;
    reg_slice_payload_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ch_mask_reg[1]\ : out STD_LOGIC;
    \ch_mask_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state : in STD_LOGIC;
    s_axis_tready_arb_rs_in : in STD_LOGIC;
    \vfifo_mm2s_channel_full_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    \ch_mask_reg[0]_0\ : in STD_LOGIC;
    p_2_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top : entity is "set_clr_ff_top";
end design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top is
  signal \^ch_mask_mm2s\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gch_flag_gen[1].set_clr_ff_inst_n_4\ : STD_LOGIC;
  signal \^reg_slice_payload_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  ch_mask_mm2s(1 downto 0) <= \^ch_mask_mm2s\(1 downto 0);
  reg_slice_payload_in(0) <= \^reg_slice_payload_in\(0);
\gch_flag_gen[1].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_0,
      aclk => aclk,
      \ch_arb_cntr_reg_reg[2]\ => \ch_arb_cntr_reg_reg[2]\,
      ch_mask_mm2s(0) => \^ch_mask_mm2s\(0),
      \ch_mask_reg[0]\ => \ch_mask_reg[0]_0\,
      \ch_mask_reg[1]\ => \gch_flag_gen[1].set_clr_ff_inst_n_4\,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[36]\ => \gfwd_mode.storage_data1_reg[36]\,
      reg_slice_payload_in(0) => \^reg_slice_payload_in\(0),
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      \vfifo_mm2s_channel_full_reg_reg[1]\(1 downto 0) => \vfifo_mm2s_channel_full_reg_reg[1]\(1 downto 0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_157
     port map (
      D(0) => D(2),
      Q(3 downto 0) => Q(3 downto 0),
      Q_reg_0 => Q_reg_0,
      Q_reg_1(0) => \^ch_mask_mm2s\(0),
      Q_reg_2 => Q_reg,
      aclk => aclk,
      \ch_arb_cntr_reg_reg[3]\ => \ch_arb_cntr_reg_reg[3]\,
      ch_mask_mm2s(0) => \^ch_mask_mm2s\(1),
      \ch_mask_reg[0]\ => \ch_mask_reg[0]\,
      \ch_mask_reg[0]_0\ => \ch_mask_reg[0]_0\,
      \ch_mask_reg[1]\ => \ch_mask_reg[1]\,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[36]\ => \gfwd_mode.storage_data1_reg[36]_0\,
      next_channel14_out => next_channel14_out,
      next_state => next_state,
      p_2_in => p_2_in,
      reg_slice_payload_in(0) => \^reg_slice_payload_in\(0),
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      \vfifo_mm2s_channel_full_reg_reg[1]\(1 downto 0) => \vfifo_mm2s_channel_full_reg_reg[1]\(1 downto 0),
      \vfifo_mm2s_channel_full_reg_reg[1]_0\ => \gch_flag_gen[1].set_clr_ff_inst_n_4\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\ is
  port (
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[1][0]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\ : entity is "set_clr_ff_top";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \active_ch_dly_reg[1][0]\ => \active_ch_dly_reg[1][0]\,
      vfifo_idle(0) => vfifo_idle(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_3\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\,
      vfifo_idle(0) => vfifo_idle(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167\ is
  port (
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    we_arcnt : out STD_LOGIC;
    argen_to_mctf_tvalid : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_init_done_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167\ : entity is "set_clr_ff_top";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167\ is
  signal \^vfifo_mm2s_channel_empty[0]\ : STD_LOGIC;
  signal \^vfifo_mm2s_channel_empty[1]\ : STD_LOGIC;
begin
  \vfifo_mm2s_channel_empty[0]\ <= \^vfifo_mm2s_channel_empty[0]\;
  \vfifo_mm2s_channel_empty[1]\ <= \^vfifo_mm2s_channel_empty[1]\;
\gch_flag_gen[1].set_clr_ff_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_172\
     port map (
      Q(0) => Q(0),
      Q_reg_0 => Q_reg,
      Q_reg_1 => \^vfifo_mm2s_channel_empty[1]\,
      aclk => aclk,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfwd_rev.state_reg[0]\(0) => \gfwd_rev.state_reg[0]\(0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      \vfifo_mm2s_channel_empty[0]\ => \^vfifo_mm2s_channel_empty[0]\
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff__parameterized0_173\
     port map (
      Q(0) => Q(0),
      Q_reg_0 => \^vfifo_mm2s_channel_empty[0]\,
      aclk => aclk,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      \gfwd_rev.state_reg[0]\(0) => \gfwd_rev.state_reg[0]\(0),
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      mem_init_done_reg => mem_init_done_reg,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      \vfifo_mm2s_channel_empty[1]\ => \^vfifo_mm2s_channel_empty[1]\,
      we_arcnt => we_arcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\ is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\ : entity is "set_clr_ff_top";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_164
     port map (
      Q_reg_0 => Q_reg,
      aclk => aclk,
      mcdf_full(0) => mcdf_full(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_165
     port map (
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      mcdf_full(0) => mcdf_full(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158\ is
  port (
    mcpf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158\ : entity is "set_clr_ff_top";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_162
     port map (
      Q_reg_0 => Q_reg,
      aclk => aclk,
      mcpf_full(0) => mcpf_full(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_163
     port map (
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      mcpf_full(0) => mcpf_full(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159\ is
  port (
    mctf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159\ : entity is "set_clr_ff_top";
end \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159\ is
begin
\gch_flag_gen[1].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_160
     port map (
      Q_reg_0 => Q_reg,
      aclk => aclk,
      mctf_full(0) => mctf_full(0)
    );
\gch_flag_gen[2].set_clr_ff_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_161
     port map (
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      mctf_full(0) => mctf_full(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_awgen is
  port (
    ADDRA : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \gfwd_mode.storage_data1_reg[15]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    m_axi_awvalid_i : out STD_LOGIC;
    m_axi_wvalid_i : out STD_LOGIC;
    awgen_to_mctf_tvalid : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mcpf_tvalid : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcdf_to_awgen_tvalid : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[66]\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[5]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_vfifo_awgen : entity is "vfifo_awgen";
end design_1_axi_vfifo_ctrl_0_0_vfifo_awgen;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_awgen is
  signal \^d\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal R : STD_LOGIC;
  signal R1_in : STD_LOGIC;
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 44 downto 13 );
  signal addr_ready : STD_LOGIC;
  signal addr_ready_i_1_n_0 : STD_LOGIC;
  signal \aw_addr_r[31]_i_2_n_0\ : STD_LOGIC;
  signal aw_id_r : STD_LOGIC;
  signal \aw_len_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \aw_len_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \aw_len_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \aw_len_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \^awgen_to_mcpf_tvalid\ : STD_LOGIC;
  signal awgen_to_mctf_payload : STD_LOGIC_VECTOR ( 14 downto 7 );
  signal \^awgen_to_mctf_tvalid\ : STD_LOGIC;
  signal \burst_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count[6]_i_1_n_0\ : STD_LOGIC;
  signal \burst_count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal first_txn_byte : STD_LOGIC;
  signal first_txn_byte_reg_n_0 : STD_LOGIC;
  signal first_txn_i_1_n_0 : STD_LOGIC;
  signal first_txn_reg_n_0 : STD_LOGIC;
  signal \gfwd_mode.storage_data1[6]_i_2_n_0\ : STD_LOGIC;
  signal \no_of_bytes[2]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[3]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[4]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[5]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[5]_i_2_n_0\ : STD_LOGIC;
  signal \no_of_bytes[6]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[6]_i_2_n_0\ : STD_LOGIC;
  signal \no_of_bytes[7]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[8]_i_1_n_0\ : STD_LOGIC;
  signal \no_of_bytes[8]_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \packet_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \packet_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \packet_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tstart_i_1_n_0 : STD_LOGIC;
  signal \tstrb_r_reg_n_0_[0]\ : STD_LOGIC;
  signal \tstrb_r_reg_n_0_[2]\ : STD_LOGIC;
  signal valid_pkt_chk_i_1_n_0 : STD_LOGIC;
  signal valid_pkt_chk_reg_n_0 : STD_LOGIC;
  signal valid_pkt_r_i_1_n_0 : STD_LOGIC;
  signal wdata_rslice1_n_0 : STD_LOGIC;
  signal wdata_rslice1_n_1 : STD_LOGIC;
  signal wdata_rslice1_n_10 : STD_LOGIC;
  signal wdata_rslice1_n_11 : STD_LOGIC;
  signal wdata_rslice1_n_12 : STD_LOGIC;
  signal wdata_rslice1_n_13 : STD_LOGIC;
  signal wdata_rslice1_n_14 : STD_LOGIC;
  signal wdata_rslice1_n_15 : STD_LOGIC;
  signal wdata_rslice1_n_16 : STD_LOGIC;
  signal wdata_rslice1_n_17 : STD_LOGIC;
  signal wdata_rslice1_n_18 : STD_LOGIC;
  signal wdata_rslice1_n_19 : STD_LOGIC;
  signal wdata_rslice1_n_2 : STD_LOGIC;
  signal wdata_rslice1_n_20 : STD_LOGIC;
  signal wdata_rslice1_n_21 : STD_LOGIC;
  signal wdata_rslice1_n_22 : STD_LOGIC;
  signal wdata_rslice1_n_23 : STD_LOGIC;
  signal wdata_rslice1_n_24 : STD_LOGIC;
  signal wdata_rslice1_n_25 : STD_LOGIC;
  signal wdata_rslice1_n_26 : STD_LOGIC;
  signal wdata_rslice1_n_27 : STD_LOGIC;
  signal wdata_rslice1_n_28 : STD_LOGIC;
  signal wdata_rslice1_n_29 : STD_LOGIC;
  signal wdata_rslice1_n_3 : STD_LOGIC;
  signal wdata_rslice1_n_30 : STD_LOGIC;
  signal wdata_rslice1_n_31 : STD_LOGIC;
  signal wdata_rslice1_n_4 : STD_LOGIC;
  signal wdata_rslice1_n_5 : STD_LOGIC;
  signal wdata_rslice1_n_6 : STD_LOGIC;
  signal wdata_rslice1_n_7 : STD_LOGIC;
  signal wdata_rslice1_n_8 : STD_LOGIC;
  signal wdata_rslice1_n_9 : STD_LOGIC;
  signal wdata_rslice2_n_3 : STD_LOGIC;
  signal wdata_rslice2_n_4 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aw_len_i[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \aw_len_i[1]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \aw_len_i[2]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \aw_len_i[4]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \aw_len_i[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \aw_len_i[5]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \aw_len_i[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \aw_len_i[7]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \aw_len_i[7]_i_3\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \burst_count[1]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \burst_count[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \burst_count[3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \burst_count[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of first_txn_byte_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of first_txn_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[13]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[4]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[5]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[6]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \no_of_bytes[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \no_of_bytes[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \no_of_bytes[6]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \no_of_bytes[8]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \packet_cnt[0]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \packet_cnt[1]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \packet_cnt[2]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \packet_cnt[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \packet_cnt[4]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of valid_pkt_chk_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of valid_pkt_r_i_1 : label is "soft_lutpair24";
begin
  D(13 downto 0) <= \^d\(13 downto 0);
  awgen_to_mcpf_tvalid <= \^awgen_to_mcpf_tvalid\;
  awgen_to_mctf_tvalid <= \^awgen_to_mctf_tvalid\;
addr_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFA"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \aw_addr_r[31]_i_2_n_0\,
      I2 => addr_ready,
      I3 => first_txn_byte,
      O => addr_ready_i_1_n_0
    );
addr_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => addr_ready_i_1_n_0,
      Q => addr_ready,
      R => Q(0)
    );
addr_rollover_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \gfwd_mode.storage_data1_reg[66]\(65),
      Q => \gfwd_mode.storage_data1_reg[15]\(6),
      R => Q(0)
    );
\aw_addr_r[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \aw_addr_r[31]_i_2_n_0\,
      I2 => addr_ready,
      O => aw_id_r
    );
\aw_addr_r[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FF7F"
    )
        port map (
      I0 => \burst_count_reg__0\(6),
      I1 => \burst_count_reg__0\(5),
      I2 => \burst_count_reg__0\(4),
      I3 => wdata_rslice2_n_4,
      I4 => wdata_rslice2_n_3,
      I5 => \gfwd_mode.m_valid_i_reg_0\,
      O => \aw_addr_r[31]_i_2_n_0\
    );
\aw_addr_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(33),
      Q => S_PAYLOAD_DATA(13),
      R => Q(0)
    );
\aw_addr_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(43),
      Q => S_PAYLOAD_DATA(23),
      R => Q(0)
    );
\aw_addr_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(44),
      Q => S_PAYLOAD_DATA(24),
      R => Q(0)
    );
\aw_addr_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(45),
      Q => S_PAYLOAD_DATA(25),
      R => Q(0)
    );
\aw_addr_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(46),
      Q => S_PAYLOAD_DATA(26),
      R => Q(0)
    );
\aw_addr_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(47),
      Q => S_PAYLOAD_DATA(27),
      R => Q(0)
    );
\aw_addr_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(48),
      Q => S_PAYLOAD_DATA(28),
      R => Q(0)
    );
\aw_addr_r_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(49),
      Q => S_PAYLOAD_DATA(29),
      R => Q(0)
    );
\aw_addr_r_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(50),
      Q => S_PAYLOAD_DATA(30),
      R => Q(0)
    );
\aw_addr_r_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(51),
      Q => S_PAYLOAD_DATA(31),
      R => Q(0)
    );
\aw_addr_r_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(52),
      Q => S_PAYLOAD_DATA(32),
      R => Q(0)
    );
\aw_addr_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(34),
      Q => S_PAYLOAD_DATA(14),
      R => Q(0)
    );
\aw_addr_r_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(53),
      Q => S_PAYLOAD_DATA(33),
      R => Q(0)
    );
\aw_addr_r_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(54),
      Q => S_PAYLOAD_DATA(34),
      R => Q(0)
    );
\aw_addr_r_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(55),
      Q => S_PAYLOAD_DATA(35),
      R => Q(0)
    );
\aw_addr_r_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(56),
      Q => S_PAYLOAD_DATA(36),
      R => Q(0)
    );
\aw_addr_r_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(57),
      Q => S_PAYLOAD_DATA(37),
      R => Q(0)
    );
\aw_addr_r_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(58),
      Q => S_PAYLOAD_DATA(38),
      R => Q(0)
    );
\aw_addr_r_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(59),
      Q => S_PAYLOAD_DATA(39),
      R => Q(0)
    );
\aw_addr_r_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(60),
      Q => S_PAYLOAD_DATA(40),
      R => Q(0)
    );
\aw_addr_r_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(61),
      Q => S_PAYLOAD_DATA(41),
      R => Q(0)
    );
\aw_addr_r_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(62),
      Q => S_PAYLOAD_DATA(42),
      R => Q(0)
    );
\aw_addr_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(35),
      Q => S_PAYLOAD_DATA(15),
      R => Q(0)
    );
\aw_addr_r_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(63),
      Q => S_PAYLOAD_DATA(43),
      R => Q(0)
    );
\aw_addr_r_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(64),
      Q => S_PAYLOAD_DATA(44),
      R => Q(0)
    );
\aw_addr_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(36),
      Q => S_PAYLOAD_DATA(16),
      R => Q(0)
    );
\aw_addr_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(37),
      Q => S_PAYLOAD_DATA(17),
      R => Q(0)
    );
\aw_addr_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(38),
      Q => S_PAYLOAD_DATA(18),
      R => Q(0)
    );
\aw_addr_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(39),
      Q => S_PAYLOAD_DATA(19),
      R => Q(0)
    );
\aw_addr_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(40),
      Q => S_PAYLOAD_DATA(20),
      R => Q(0)
    );
\aw_addr_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(41),
      Q => S_PAYLOAD_DATA(21),
      R => Q(0)
    );
\aw_addr_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(42),
      Q => S_PAYLOAD_DATA(22),
      R => Q(0)
    );
\aw_id_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => aw_id_r,
      D => \gfwd_mode.storage_data1_reg[66]\(0),
      Q => \^d\(0),
      R => Q(0)
    );
\aw_len_i[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \aw_len_i[7]_i_3_n_0\,
      I2 => awgen_to_mctf_payload(7),
      O => p_0_in(0)
    );
\aw_len_i[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBA"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \aw_len_i[7]_i_3_n_0\,
      I2 => awgen_to_mctf_payload(7),
      I3 => awgen_to_mctf_payload(8),
      O => p_0_in(1)
    );
\aw_len_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABEEE"
    )
        port map (
      I0 => first_txn_byte,
      I1 => awgen_to_mctf_payload(9),
      I2 => awgen_to_mctf_payload(8),
      I3 => awgen_to_mctf_payload(7),
      I4 => \aw_len_i[7]_i_3_n_0\,
      O => p_0_in(2)
    );
\aw_len_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABEEEEEEE"
    )
        port map (
      I0 => first_txn_byte,
      I1 => awgen_to_mctf_payload(10),
      I2 => awgen_to_mctf_payload(9),
      I3 => awgen_to_mctf_payload(7),
      I4 => awgen_to_mctf_payload(8),
      I5 => \aw_len_i[7]_i_3_n_0\,
      O => p_0_in(3)
    );
\aw_len_i[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => awgen_to_mctf_payload(11),
      I2 => \aw_len_i[4]_i_2_n_0\,
      I3 => \aw_len_i[7]_i_3_n_0\,
      O => p_0_in(4)
    );
\aw_len_i[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => awgen_to_mctf_payload(9),
      I1 => awgen_to_mctf_payload(7),
      I2 => awgen_to_mctf_payload(8),
      I3 => awgen_to_mctf_payload(10),
      O => \aw_len_i[4]_i_2_n_0\
    );
\aw_len_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => awgen_to_mctf_payload(12),
      I2 => \aw_len_i[5]_i_2_n_0\,
      I3 => \aw_len_i[7]_i_3_n_0\,
      O => p_0_in(5)
    );
\aw_len_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => awgen_to_mctf_payload(10),
      I1 => awgen_to_mctf_payload(8),
      I2 => awgen_to_mctf_payload(7),
      I3 => awgen_to_mctf_payload(9),
      I4 => awgen_to_mctf_payload(11),
      O => \aw_len_i[5]_i_2_n_0\
    );
\aw_len_i[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBA"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \aw_len_i[7]_i_3_n_0\,
      I2 => awgen_to_mctf_payload(13),
      I3 => \aw_len_i[7]_i_4_n_0\,
      O => p_0_in(6)
    );
\aw_len_i[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBABABA"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \aw_len_i[7]_i_3_n_0\,
      I2 => awgen_to_mctf_payload(14),
      I3 => awgen_to_mctf_payload(13),
      I4 => \aw_len_i[7]_i_4_n_0\,
      O => p_0_in(7)
    );
\aw_len_i[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => mcdf_to_awgen_tvalid,
      O => \aw_len_i[7]_i_3_n_0\
    );
\aw_len_i[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => awgen_to_mctf_payload(12),
      I1 => awgen_to_mctf_payload(11),
      I2 => awgen_to_mctf_payload(9),
      I3 => awgen_to_mctf_payload(7),
      I4 => awgen_to_mctf_payload(8),
      I5 => awgen_to_mctf_payload(10),
      O => \aw_len_i[7]_i_4_n_0\
    );
\aw_len_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(0),
      Q => awgen_to_mctf_payload(7),
      S => Q(0)
    );
\aw_len_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(1),
      Q => awgen_to_mctf_payload(8),
      S => Q(0)
    );
\aw_len_i_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(2),
      Q => awgen_to_mctf_payload(9),
      S => Q(0)
    );
\aw_len_i_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(3),
      Q => awgen_to_mctf_payload(10),
      S => Q(0)
    );
\aw_len_i_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(4),
      Q => awgen_to_mctf_payload(11),
      S => Q(0)
    );
\aw_len_i_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(5),
      Q => awgen_to_mctf_payload(12),
      S => Q(0)
    );
\aw_len_i_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(6),
      Q => awgen_to_mctf_payload(13),
      S => Q(0)
    );
\aw_len_i_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => p_0_in(7),
      Q => awgen_to_mctf_payload(14),
      S => Q(0)
    );
aw_rslice1: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized10\
     port map (
      ADDRA(0) => ADDRA(0),
      D(0) => \^d\(0),
      DI(39 downto 0) => DI(39 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => awgen_to_mctf_payload(14 downto 7),
      aclk => aclk,
      addr_ready_reg(0) => \^awgen_to_mctf_tvalid\,
      areset_d1 => areset_d1,
      \aw_addr_r_reg[31]\(31 downto 0) => S_PAYLOAD_DATA(44 downto 13),
      \gcc0.gc0.count_d1_reg[3]\(0) => \gcc0.gc0.count_d1_reg[3]\(0),
      \greg_out.QSPO_reg[15]\ => \greg_out.QSPO_reg[15]\,
      m_axi_awsize(0) => m_axi_awsize(0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\
    );
\burst_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \burst_count_reg__0\(0),
      O => \plusOp__0\(0)
    );
\burst_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \burst_count_reg__0\(0),
      I1 => \burst_count_reg__0\(1),
      O => \plusOp__0\(1)
    );
\burst_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \burst_count_reg__0\(2),
      I1 => \burst_count_reg__0\(0),
      I2 => \burst_count_reg__0\(1),
      O => \plusOp__0\(2)
    );
\burst_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \burst_count_reg__0\(3),
      I1 => \burst_count_reg__0\(1),
      I2 => \burst_count_reg__0\(0),
      I3 => \burst_count_reg__0\(2),
      O => \plusOp__0\(3)
    );
\burst_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \burst_count_reg__0\(4),
      I1 => \burst_count_reg__0\(3),
      I2 => \burst_count_reg__0\(1),
      I3 => \burst_count_reg__0\(0),
      I4 => \burst_count_reg__0\(2),
      O => \burst_count[4]_i_1_n_0\
    );
\burst_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \burst_count_reg__0\(5),
      I1 => \burst_count_reg__0\(2),
      I2 => \burst_count_reg__0\(0),
      I3 => \burst_count_reg__0\(1),
      I4 => \burst_count_reg__0\(3),
      I5 => \burst_count_reg__0\(4),
      O => \plusOp__0\(5)
    );
\burst_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => Q(0),
      I2 => first_txn_byte_reg_n_0,
      I3 => mcdf_to_awgen_tvalid,
      O => \burst_count[6]_i_1_n_0\
    );
\burst_count[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \burst_count_reg__0\(6),
      I1 => \burst_count_reg__0\(4),
      I2 => wdata_rslice2_n_4,
      I3 => \burst_count_reg__0\(5),
      O => \plusOp__0\(6)
    );
\burst_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(0),
      Q => \burst_count_reg__0\(0),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(1),
      Q => \burst_count_reg__0\(1),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(2),
      Q => \burst_count_reg__0\(2),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(3),
      Q => \burst_count_reg__0\(3),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \burst_count[4]_i_1_n_0\,
      Q => \burst_count_reg__0\(4),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(5),
      Q => \burst_count_reg__0\(5),
      R => \burst_count[6]_i_1_n_0\
    );
\burst_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \plusOp__0\(6),
      Q => \burst_count_reg__0\(6),
      R => \burst_count[6]_i_1_n_0\
    );
first_txn_byte_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => mcdf_to_awgen_tvalid,
      O => first_txn_byte
    );
first_txn_byte_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => first_txn_byte,
      Q => first_txn_byte_reg_n_0,
      S => Q(0)
    );
first_txn_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F2A"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => \gfwd_mode.storage_data1_reg[7]\(4),
      I2 => mcdf_to_awgen_tvalid,
      I3 => first_txn_reg_n_0,
      O => first_txn_i_1_n_0
    );
first_txn_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => first_txn_i_1_n_0,
      Q => first_txn_reg_n_0,
      S => Q(0)
    );
\gcc0.gc0.count_d1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^awgen_to_mctf_tvalid\,
      I1 => ram_full_fb_i_reg_0,
      O => \gcc0.gc0.count_d1_reg[5]\(0)
    );
\gfwd_mode.m_valid_i_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => valid_pkt_chk_reg_n_0,
      I1 => \^awgen_to_mctf_tvalid\,
      I2 => \^d\(3),
      O => \^awgen_to_mcpf_tvalid\
    );
\gfwd_mode.storage_data1[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^awgen_to_mcpf_tvalid\,
      I1 => areset_d1,
      O => \gfwd_mode.storage_data1_reg[13]\(0)
    );
\gfwd_mode.storage_data1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA6"
    )
        port map (
      I0 => \packet_cnt_reg__0\(0),
      I1 => \^awgen_to_mcpf_tvalid\,
      I2 => first_txn_reg_n_0,
      I3 => \^d\(3),
      O => \gfwd_mode.storage_data1_reg[15]\(0)
    );
\gfwd_mode.storage_data1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(1),
      I1 => \^d\(3),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => \packet_cnt_reg__0\(0),
      O => \gfwd_mode.storage_data1_reg[15]\(1)
    );
\gfwd_mode.storage_data1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(2),
      I1 => \^d\(3),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => \packet_cnt_reg__0\(0),
      I5 => \packet_cnt_reg__0\(1),
      O => \gfwd_mode.storage_data1_reg[15]\(2)
    );
\gfwd_mode.storage_data1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9AAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(3),
      I1 => \^d\(3),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => wdata_rslice2_n_3,
      O => \gfwd_mode.storage_data1_reg[15]\(3)
    );
\gfwd_mode.storage_data1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB3B"
    )
        port map (
      I0 => R,
      I1 => \tstrb_r_reg_n_0_[0]\,
      I2 => \tstrb_r_reg_n_0_[2]\,
      I3 => R1_in,
      O => \^d\(4)
    );
\gfwd_mode.storage_data1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(4),
      I1 => \^d\(3),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => \packet_cnt_reg__0\(3),
      I5 => wdata_rslice2_n_3,
      O => \gfwd_mode.storage_data1_reg[15]\(4)
    );
\gfwd_mode.storage_data1[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B3"
    )
        port map (
      I0 => \tstrb_r_reg_n_0_[2]\,
      I1 => \tstrb_r_reg_n_0_[0]\,
      I2 => R,
      O => \^d\(5)
    );
\gfwd_mode.storage_data1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A9AAAAAAAAAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(5),
      I1 => \^d\(3),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => \packet_cnt_reg__0\(4),
      I5 => \gfwd_mode.storage_data1[6]_i_2_n_0\,
      O => \gfwd_mode.storage_data1_reg[15]\(5)
    );
\gfwd_mode.storage_data1[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \packet_cnt_reg__0\(3),
      I1 => \packet_cnt_reg__0\(0),
      I2 => \packet_cnt_reg__0\(1),
      I3 => \packet_cnt_reg__0\(2),
      O => \gfwd_mode.storage_data1[6]_i_2_n_0\
    );
\no_of_bytes[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \gfwd_mode.storage_data1_reg[7]\(5),
      I2 => \aw_len_i[7]_i_3_n_0\,
      I3 => \^d\(6),
      O => \no_of_bytes[2]_i_1_n_0\
    );
\no_of_bytes[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABE"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \^d\(6),
      I2 => \^d\(7),
      I3 => \aw_len_i[7]_i_3_n_0\,
      I4 => \gfwd_mode.storage_data1_reg[7]\(5),
      O => \no_of_bytes[3]_i_1_n_0\
    );
\no_of_bytes[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAABEEE"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \^d\(8),
      I2 => \^d\(7),
      I3 => \^d\(6),
      I4 => \aw_len_i[7]_i_3_n_0\,
      I5 => \gfwd_mode.storage_data1_reg[7]\(5),
      O => \no_of_bytes[4]_i_1_n_0\
    );
\no_of_bytes[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \^d\(9),
      I2 => \no_of_bytes[5]_i_2_n_0\,
      I3 => \aw_len_i[7]_i_3_n_0\,
      I4 => \gfwd_mode.storage_data1_reg[7]\(5),
      O => \no_of_bytes[5]_i_1_n_0\
    );
\no_of_bytes[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^d\(7),
      I1 => \^d\(6),
      I2 => \^d\(8),
      O => \no_of_bytes[5]_i_2_n_0\
    );
\no_of_bytes[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAEB"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \^d\(10),
      I2 => \no_of_bytes[6]_i_2_n_0\,
      I3 => \aw_len_i[7]_i_3_n_0\,
      I4 => \gfwd_mode.storage_data1_reg[7]\(5),
      O => \no_of_bytes[6]_i_1_n_0\
    );
\no_of_bytes[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^d\(8),
      I1 => \^d\(6),
      I2 => \^d\(7),
      I3 => \^d\(9),
      O => \no_of_bytes[6]_i_2_n_0\
    );
\no_of_bytes[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAABE"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \^d\(11),
      I2 => \no_of_bytes[8]_i_2_n_0\,
      I3 => \aw_len_i[7]_i_3_n_0\,
      I4 => \gfwd_mode.storage_data1_reg[7]\(5),
      O => \no_of_bytes[7]_i_1_n_0\
    );
\no_of_bytes[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABABAAABAAABAA"
    )
        port map (
      I0 => first_txn_byte,
      I1 => \gfwd_mode.storage_data1_reg[7]\(5),
      I2 => \aw_len_i[7]_i_3_n_0\,
      I3 => \^d\(12),
      I4 => \^d\(11),
      I5 => \no_of_bytes[8]_i_2_n_0\,
      O => \no_of_bytes[8]_i_1_n_0\
    );
\no_of_bytes[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^d\(10),
      I1 => \^d\(9),
      I2 => \^d\(7),
      I3 => \^d\(6),
      I4 => \^d\(8),
      O => \no_of_bytes[8]_i_2_n_0\
    );
\no_of_bytes_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[2]_i_1_n_0\,
      Q => \^d\(6),
      S => Q(0)
    );
\no_of_bytes_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[3]_i_1_n_0\,
      Q => \^d\(7),
      S => Q(0)
    );
\no_of_bytes_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[4]_i_1_n_0\,
      Q => \^d\(8),
      S => Q(0)
    );
\no_of_bytes_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[5]_i_1_n_0\,
      Q => \^d\(9),
      S => Q(0)
    );
\no_of_bytes_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[6]_i_1_n_0\,
      Q => \^d\(10),
      S => Q(0)
    );
\no_of_bytes_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[7]_i_1_n_0\,
      Q => \^d\(11),
      S => Q(0)
    );
\no_of_bytes_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg\(0),
      D => \no_of_bytes[8]_i_1_n_0\,
      Q => \^d\(12),
      S => Q(0)
    );
\packet_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \packet_cnt_reg__0\(0),
      O => plusOp(0)
    );
\packet_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \packet_cnt_reg__0\(0),
      I1 => \packet_cnt_reg__0\(1),
      O => plusOp(1)
    );
\packet_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \packet_cnt_reg__0\(2),
      I1 => \packet_cnt_reg__0\(1),
      I2 => \packet_cnt_reg__0\(0),
      O => \packet_cnt[2]_i_1_n_0\
    );
\packet_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(3),
      I1 => \packet_cnt_reg__0\(0),
      I2 => \packet_cnt_reg__0\(1),
      I3 => \packet_cnt_reg__0\(2),
      O => plusOp(3)
    );
\packet_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(4),
      I1 => \packet_cnt_reg__0\(2),
      I2 => \packet_cnt_reg__0\(1),
      I3 => \packet_cnt_reg__0\(0),
      I4 => \packet_cnt_reg__0\(3),
      O => plusOp(4)
    );
\packet_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \gfwd_mode.storage_data1_reg[7]\(4),
      I2 => first_txn_reg_n_0,
      I3 => \^awgen_to_mctf_tvalid\,
      I4 => Q(0),
      O => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \packet_cnt_reg__0\(5),
      I1 => \packet_cnt_reg__0\(3),
      I2 => \packet_cnt_reg__0\(0),
      I3 => \packet_cnt_reg__0\(1),
      I4 => \packet_cnt_reg__0\(2),
      I5 => \packet_cnt_reg__0\(4),
      O => plusOp(5)
    );
\packet_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => plusOp(0),
      Q => \packet_cnt_reg__0\(0),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => plusOp(1),
      Q => \packet_cnt_reg__0\(1),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => \packet_cnt[2]_i_1_n_0\,
      Q => \packet_cnt_reg__0\(2),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => plusOp(3),
      Q => \packet_cnt_reg__0\(3),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => plusOp(4),
      Q => \packet_cnt_reg__0\(4),
      R => \packet_cnt[5]_i_1_n_0\
    );
\packet_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \gfwd_mode.m_valid_i_reg_2\(0),
      D => plusOp(5),
      Q => \packet_cnt_reg__0\(5),
      R => \packet_cnt[5]_i_1_n_0\
    );
\tdest_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => \^d\(2),
      R => Q(0)
    );
tstart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF88F8"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[7]\(5),
      I1 => mcdf_to_awgen_tvalid,
      I2 => \^d\(13),
      I3 => \^awgen_to_mcpf_tvalid\,
      I4 => Q(0),
      O => tstart_i_1_n_0
    );
tstart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tstart_i_1_n_0,
      Q => \^d\(13),
      R => '0'
    );
\tstrb_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \gfwd_mode.storage_data1_reg[7]\(0),
      Q => \tstrb_r_reg_n_0_[0]\,
      R => Q(0)
    );
\tstrb_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \gfwd_mode.storage_data1_reg[7]\(1),
      Q => R,
      R => Q(0)
    );
\tstrb_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \gfwd_mode.storage_data1_reg[7]\(2),
      Q => \tstrb_r_reg_n_0_[2]\,
      R => Q(0)
    );
\tstrb_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => mcdf_to_awgen_tvalid,
      D => \gfwd_mode.storage_data1_reg[7]\(3),
      Q => R1_in,
      R => Q(0)
    );
\tuser_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[5]\,
      Q => \^d\(1),
      R => Q(0)
    );
valid_pkt_chk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => mcdf_to_awgen_tvalid,
      I1 => \^awgen_to_mcpf_tvalid\,
      I2 => valid_pkt_chk_reg_n_0,
      O => valid_pkt_chk_i_1_n_0
    );
valid_pkt_chk_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => valid_pkt_chk_i_1_n_0,
      Q => valid_pkt_chk_reg_n_0,
      S => Q(0)
    );
valid_pkt_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8B88"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[7]\(4),
      I1 => mcdf_to_awgen_tvalid,
      I2 => \^awgen_to_mcpf_tvalid\,
      I3 => \^d\(3),
      O => valid_pkt_r_i_1_n_0
    );
valid_pkt_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => valid_pkt_r_i_1_n_0,
      Q => \^d\(3),
      R => Q(0)
    );
wdata_rslice1: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2_166\
     port map (
      Q(31) => wdata_rslice1_n_0,
      Q(30) => wdata_rslice1_n_1,
      Q(29) => wdata_rslice1_n_2,
      Q(28) => wdata_rslice1_n_3,
      Q(27) => wdata_rslice1_n_4,
      Q(26) => wdata_rslice1_n_5,
      Q(25) => wdata_rslice1_n_6,
      Q(24) => wdata_rslice1_n_7,
      Q(23) => wdata_rslice1_n_8,
      Q(22) => wdata_rslice1_n_9,
      Q(21) => wdata_rslice1_n_10,
      Q(20) => wdata_rslice1_n_11,
      Q(19) => wdata_rslice1_n_12,
      Q(18) => wdata_rslice1_n_13,
      Q(17) => wdata_rslice1_n_14,
      Q(16) => wdata_rslice1_n_15,
      Q(15) => wdata_rslice1_n_16,
      Q(14) => wdata_rslice1_n_17,
      Q(13) => wdata_rslice1_n_18,
      Q(12) => wdata_rslice1_n_19,
      Q(11) => wdata_rslice1_n_20,
      Q(10) => wdata_rslice1_n_21,
      Q(9) => wdata_rslice1_n_22,
      Q(8) => wdata_rslice1_n_23,
      Q(7) => wdata_rslice1_n_24,
      Q(6) => wdata_rslice1_n_25,
      Q(5) => wdata_rslice1_n_26,
      Q(4) => wdata_rslice1_n_27,
      Q(3) => wdata_rslice1_n_28,
      Q(2) => wdata_rslice1_n_29,
      Q(1) => wdata_rslice1_n_30,
      Q(0) => wdata_rslice1_n_31,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(0) => \gfwd_mode.m_valid_i_reg_1\(0),
      \gfwd_mode.storage_data1_reg[32]_0\(31 downto 0) => \gfwd_mode.storage_data1_reg[66]\(32 downto 1)
    );
wdata_rslice2: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized11\
     port map (
      D(0) => \^awgen_to_mctf_tvalid\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0),
      Q(6 downto 0) => \burst_count_reg__0\(6 downto 0),
      aclk => aclk,
      addr_ready => addr_ready,
      areset_d1 => areset_d1,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg_0\,
      \gfwd_mode.storage_data1_reg[32]_0\(31) => wdata_rslice1_n_0,
      \gfwd_mode.storage_data1_reg[32]_0\(30) => wdata_rslice1_n_1,
      \gfwd_mode.storage_data1_reg[32]_0\(29) => wdata_rslice1_n_2,
      \gfwd_mode.storage_data1_reg[32]_0\(28) => wdata_rslice1_n_3,
      \gfwd_mode.storage_data1_reg[32]_0\(27) => wdata_rslice1_n_4,
      \gfwd_mode.storage_data1_reg[32]_0\(26) => wdata_rslice1_n_5,
      \gfwd_mode.storage_data1_reg[32]_0\(25) => wdata_rslice1_n_6,
      \gfwd_mode.storage_data1_reg[32]_0\(24) => wdata_rslice1_n_7,
      \gfwd_mode.storage_data1_reg[32]_0\(23) => wdata_rslice1_n_8,
      \gfwd_mode.storage_data1_reg[32]_0\(22) => wdata_rslice1_n_9,
      \gfwd_mode.storage_data1_reg[32]_0\(21) => wdata_rslice1_n_10,
      \gfwd_mode.storage_data1_reg[32]_0\(20) => wdata_rslice1_n_11,
      \gfwd_mode.storage_data1_reg[32]_0\(19) => wdata_rslice1_n_12,
      \gfwd_mode.storage_data1_reg[32]_0\(18) => wdata_rslice1_n_13,
      \gfwd_mode.storage_data1_reg[32]_0\(17) => wdata_rslice1_n_14,
      \gfwd_mode.storage_data1_reg[32]_0\(16) => wdata_rslice1_n_15,
      \gfwd_mode.storage_data1_reg[32]_0\(15) => wdata_rslice1_n_16,
      \gfwd_mode.storage_data1_reg[32]_0\(14) => wdata_rslice1_n_17,
      \gfwd_mode.storage_data1_reg[32]_0\(13) => wdata_rslice1_n_18,
      \gfwd_mode.storage_data1_reg[32]_0\(12) => wdata_rslice1_n_19,
      \gfwd_mode.storage_data1_reg[32]_0\(11) => wdata_rslice1_n_20,
      \gfwd_mode.storage_data1_reg[32]_0\(10) => wdata_rslice1_n_21,
      \gfwd_mode.storage_data1_reg[32]_0\(9) => wdata_rslice1_n_22,
      \gfwd_mode.storage_data1_reg[32]_0\(8) => wdata_rslice1_n_23,
      \gfwd_mode.storage_data1_reg[32]_0\(7) => wdata_rslice1_n_24,
      \gfwd_mode.storage_data1_reg[32]_0\(6) => wdata_rslice1_n_25,
      \gfwd_mode.storage_data1_reg[32]_0\(5) => wdata_rslice1_n_26,
      \gfwd_mode.storage_data1_reg[32]_0\(4) => wdata_rslice1_n_27,
      \gfwd_mode.storage_data1_reg[32]_0\(3) => wdata_rslice1_n_28,
      \gfwd_mode.storage_data1_reg[32]_0\(2) => wdata_rslice1_n_29,
      \gfwd_mode.storage_data1_reg[32]_0\(1) => wdata_rslice1_n_30,
      \gfwd_mode.storage_data1_reg[32]_0\(0) => wdata_rslice1_n_31,
      \gfwd_mode.storage_data1_reg[33]_0\ => wdata_rslice2_n_3,
      \gfwd_mode.storage_data1_reg[33]_1\ => wdata_rslice2_n_4,
      m_axi_wvalid_i => m_axi_wvalid_i,
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \packet_cnt_reg[2]\(2 downto 0) => \packet_cnt_reg__0\(2 downto 0),
      ram_full_fb_i_reg => ram_full_fb_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s is
  port (
    curr_state : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    we_mm2s_valid : out STD_LOGIC;
    Q_reg : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \gfwd_mode.storage_data1_reg[34]\ : out STD_LOGIC;
    curr_state_reg_0 : out STD_LOGIC;
    mm2s_to_tdf_tvalid : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]_0\ : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \goreg_bm.dout_i_reg[12]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \goreg_bm.dout_i_reg[9]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[12]_0\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[6]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[7]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[8]\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[9]_0\ : in STD_LOGIC;
    \goreg_bm.dout_i_reg[10]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    m_axi_rvalid : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s : entity is "vfifo_mm2s";
end design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s is
  signal accept_data : STD_LOGIC;
  signal \^curr_state\ : STD_LOGIC;
  signal \curr_state_i_3__0_n_0\ : STD_LOGIC;
  signal m_axis_payload_wr_in_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal m_axis_tvalid_wr_in_i : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal tlen_cntr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tlen_cntr_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \tlen_cntr_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \tlen_cntr_reg[5]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \curr_state_i_3__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[5]_i_3\ : label is "soft_lutpair54";
begin
  curr_state <= \^curr_state\;
  m_axis_tvalid <= \^m_axis_tvalid\;
\curr_state_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tlen_cntr_reg(5),
      I1 => tlen_cntr_reg(3),
      I2 => tlen_cntr_reg(2),
      I3 => tlen_cntr_reg(4),
      I4 => tlen_cntr_reg(6),
      O => \curr_state_i_3__0_n_0\
    );
curr_state_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => next_state,
      Q => \^curr_state\,
      R => Q(0)
    );
mm2s_in_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized12\
     port map (
      E(0) => accept_data,
      Q(31 downto 0) => m_axis_payload_wr_in_i(31 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      empty_fwft_i_reg(0) => p_0_out,
      \gfwd_mode.m_valid_i_reg_0\ => \^m_axis_tvalid\,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid_wr_in_i => m_axis_tvalid_wr_in_i,
      \out\ => \out\
    );
mm2s_out_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized13\
     port map (
      D(6 downto 0) => tlen_cntr(6 downto 0),
      E(0) => accept_data,
      Q(6 downto 0) => tlen_cntr_reg(6 downto 0),
      Q_reg(40 downto 0) => Q_reg(40 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state_reg => curr_state_reg_0,
      curr_state_reg_0 => \^curr_state\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[31]_0\(0) => p_0_out,
      \gfwd_mode.storage_data1_reg[34]_0\ => \gfwd_mode.storage_data1_reg[34]\,
      \goreg_bm.dout_i_reg[10]\ => \goreg_bm.dout_i_reg[10]\,
      \goreg_bm.dout_i_reg[12]\(8 downto 0) => \goreg_bm.dout_i_reg[12]\(8 downto 0),
      \goreg_bm.dout_i_reg[12]_0\ => \goreg_bm.dout_i_reg[12]_0\,
      \goreg_bm.dout_i_reg[14]\(38 downto 32) => D(6 downto 0),
      \goreg_bm.dout_i_reg[14]\(31 downto 0) => m_axis_payload_wr_in_i(31 downto 0),
      \goreg_bm.dout_i_reg[6]\ => \goreg_bm.dout_i_reg[6]\,
      \goreg_bm.dout_i_reg[7]\ => \goreg_bm.dout_i_reg[7]\,
      \goreg_bm.dout_i_reg[8]\ => \goreg_bm.dout_i_reg[8]\,
      \goreg_bm.dout_i_reg[9]\ => \goreg_bm.dout_i_reg[9]\,
      \goreg_bm.dout_i_reg[9]_0\ => \goreg_bm.dout_i_reg[9]_0\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      \gpregsm1.curr_fwft_state_reg[1]_0\ => \gpregsm1.curr_fwft_state_reg[1]_0\,
      m_axi_rvalid => m_axi_rvalid,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => \^m_axis_tvalid\,
      m_axis_tvalid_wr_in_i => m_axis_tvalid_wr_in_i,
      mem_init_done => mem_init_done,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      next_state => next_state,
      \out\ => \out\,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i,
      \tlen_cntr_reg_reg[2]\ => \tlen_cntr_reg[4]_i_3_n_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg[5]_i_3_n_0\,
      \tlen_cntr_reg_reg[5]\ => \curr_state_i_3__0_n_0\,
      we_mm2s_valid => we_mm2s_valid
    );
\tlen_cntr_reg[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tlen_cntr_reg(2),
      I1 => tlen_cntr_reg(3),
      O => \tlen_cntr_reg[4]_i_3_n_0\
    );
\tlen_cntr_reg[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tlen_cntr_reg(3),
      I1 => tlen_cntr_reg(2),
      I2 => tlen_cntr_reg(4),
      O => \tlen_cntr_reg[5]_i_3_n_0\
    );
\tlen_cntr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(0),
      Q => tlen_cntr_reg(0),
      R => Q(0)
    );
\tlen_cntr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(1),
      Q => tlen_cntr_reg(1),
      R => Q(0)
    );
\tlen_cntr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(2),
      Q => tlen_cntr_reg(2),
      R => Q(0)
    );
\tlen_cntr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(3),
      Q => tlen_cntr_reg(3),
      R => Q(0)
    );
\tlen_cntr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(4),
      Q => tlen_cntr_reg(4),
      R => Q(0)
    );
\tlen_cntr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(5),
      Q => tlen_cntr_reg(5),
      R => Q(0)
    );
\tlen_cntr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => tlen_cntr(6),
      Q => tlen_cntr_reg(6),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm is
  port (
    areset_d1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : out STD_LOGIC;
    PAYLOAD_S2MM : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \tdest_r_reg[0]\ : out STD_LOGIC;
    \tuser_r_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    TPAYLOAD_S2MM : out STD_LOGIC_VECTOR ( 32 downto 0 );
    s_axis_tready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[65]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcdf_to_awgen_tvalid : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_axis_tid[0]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    TREADY_S2MM : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm : entity is "vfifo_s2mm";
end design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm is
  signal arb_granularity0 : STD_LOGIC;
  signal \arb_granularity[0]_i_1_n_0\ : STD_LOGIC;
  signal \arb_granularity_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^areset_d1\ : STD_LOGIC;
  signal end_of_txn1 : STD_LOGIC;
  signal \end_of_txn[1]_i_2_n_0\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_3\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_4\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_44\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_45\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_5\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_50\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_51\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_52\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_53\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_6\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_7\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_8\ : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice_n_9\ : STD_LOGIC;
  signal mux4_out0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal payload_s2mm_awg1 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal plusOp : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal s2mm_awgen_rslice1_n_1 : STD_LOGIC;
  signal s_axis_tready_i : STD_LOGIC;
  signal start_of_pkt : STD_LOGIC;
  signal start_of_txn : STD_LOGIC;
  signal storage_data1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tid_r : STD_LOGIC;
  signal tstart_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \arb_granularity[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \arb_granularity[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \arb_granularity[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \arb_granularity[4]_i_1\ : label is "soft_lutpair40";
begin
  areset_d1 <= \^areset_d1\;
\arb_granularity[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arb_granularity_reg__0\(0),
      O => \arb_granularity[0]_i_1_n_0\
    );
\arb_granularity[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \arb_granularity_reg__0\(0),
      I1 => \arb_granularity_reg__0\(1),
      O => plusOp(1)
    );
\arb_granularity[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \arb_granularity_reg__0\(0),
      I1 => \arb_granularity_reg__0\(1),
      I2 => \arb_granularity_reg__0\(2),
      O => plusOp(2)
    );
\arb_granularity[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \arb_granularity_reg__0\(1),
      I1 => \arb_granularity_reg__0\(0),
      I2 => \arb_granularity_reg__0\(2),
      I3 => \arb_granularity_reg__0\(3),
      O => plusOp(3)
    );
\arb_granularity[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \arb_granularity_reg__0\(2),
      I1 => \arb_granularity_reg__0\(0),
      I2 => \arb_granularity_reg__0\(1),
      I3 => \arb_granularity_reg__0\(3),
      I4 => \arb_granularity_reg__0\(4),
      O => plusOp(4)
    );
\arb_granularity[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \arb_granularity_reg__0\(3),
      I1 => \arb_granularity_reg__0\(1),
      I2 => \arb_granularity_reg__0\(0),
      I3 => \arb_granularity_reg__0\(2),
      I4 => \arb_granularity_reg__0\(4),
      I5 => \arb_granularity_reg__0\(5),
      O => plusOp(5)
    );
\arb_granularity[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \arb_granularity_reg__0\(4),
      I1 => \arb_granularity_reg__0\(2),
      I2 => \arb_granularity_reg__0\(0),
      I3 => \arb_granularity_reg__0\(1),
      I4 => \arb_granularity_reg__0\(3),
      I5 => \arb_granularity_reg__0\(5),
      O => plusOp(6)
    );
\arb_granularity_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => \arb_granularity[0]_i_1_n_0\,
      Q => \arb_granularity_reg__0\(0),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(1),
      Q => \arb_granularity_reg__0\(1),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(2),
      Q => \arb_granularity_reg__0\(2),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(3),
      Q => \arb_granularity_reg__0\(3),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(4),
      Q => \arb_granularity_reg__0\(4),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(5),
      Q => \arb_granularity_reg__0\(5),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\arb_granularity_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => arb_granularity0,
      D => plusOp(6),
      Q => \arb_granularity_reg__0\(6),
      R => \gno_bkp_on_tready.s2mm_input_rslice_n_45\
    );
\end_of_txn[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \end_of_txn[1]_i_2_n_0\,
      I1 => \arb_granularity_reg__0\(6),
      I2 => p_0_in,
      O => end_of_txn1
    );
\end_of_txn[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \arb_granularity_reg__0\(0),
      I1 => \arb_granularity_reg__0\(1),
      I2 => \arb_granularity_reg__0\(2),
      I3 => \arb_granularity_reg__0\(3),
      I4 => \arb_granularity_reg__0\(4),
      I5 => \arb_granularity_reg__0\(5),
      O => \end_of_txn[1]_i_2_n_0\
    );
\end_of_txn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_51\,
      Q => payload_s2mm_awg1(8),
      R => '0'
    );
\end_of_txn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_50\,
      Q => p_0_in,
      R => Q(0)
    );
\gno_bkp_on_tready.s2mm_input_rslice\: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized0\
     port map (
      D(1) => start_of_txn,
      D(0) => start_of_pkt,
      E(0) => E(0),
      Q(39) => \gno_bkp_on_tready.s2mm_input_rslice_n_4\,
      Q(38) => \gno_bkp_on_tready.s2mm_input_rslice_n_5\,
      Q(37) => \gno_bkp_on_tready.s2mm_input_rslice_n_6\,
      Q(36) => \gno_bkp_on_tready.s2mm_input_rslice_n_7\,
      Q(35) => \gno_bkp_on_tready.s2mm_input_rslice_n_8\,
      Q(34) => \gno_bkp_on_tready.s2mm_input_rslice_n_9\,
      Q(33) => mux4_out0,
      Q(32 downto 0) => TPAYLOAD_S2MM(32 downto 0),
      SR(0) => \gno_bkp_on_tready.s2mm_input_rslice_n_45\,
      aclk => aclk,
      \arb_granularity_reg[0]\(0) => arb_granularity0,
      \arb_granularity_reg[0]_0\ => \end_of_txn[1]_i_2_n_0\,
      \arb_granularity_reg[6]\(0) => \arb_granularity_reg__0\(6),
      end_of_txn1 => end_of_txn1,
      \end_of_txn_reg[0]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_51\,
      \end_of_txn_reg[1]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_50\,
      \gfwd_mode.areset_d1_reg\ => \^areset_d1\,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.m_valid_i_reg_1\ => \gno_bkp_on_tready.s2mm_input_rslice_n_53\,
      \gfwd_mode.storage_data1_reg[9]_0\(0) => p_0_out_0,
      p_0_in => p_0_in,
      p_0_out => p_0_out,
      payload_s2mm_awg1(0) => payload_s2mm_awg1(8),
      \s_axis_tid[0]\(39 downto 0) => \s_axis_tid[0]\(39 downto 0),
      s_axis_tready_i => s_axis_tready_i,
      s_axis_tvalid => s_axis_tvalid,
      tid_r => tid_r,
      \tid_r_reg[0]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_52\,
      tstart_reg(1 downto 0) => tstart_reg(1 downto 0),
      \tstart_reg_reg[0]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_44\,
      \tstart_reg_reg[1]\ => \gno_bkp_on_tready.s2mm_input_rslice_n_3\,
      \wr_rst_reg_reg[15]\(0) => Q(0)
    );
\gno_bkp_on_tready.s_axis_tready_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => TREADY_S2MM,
      Q => s_axis_tready_i,
      R => Q(0)
    );
s2mm_awgen_rslice1: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1\
     port map (
      D(9) => start_of_txn,
      D(8) => payload_s2mm_awg1(8),
      D(7) => start_of_pkt,
      D(6) => mux4_out0,
      D(5) => \gno_bkp_on_tready.s2mm_input_rslice_n_9\,
      D(4) => \gno_bkp_on_tready.s2mm_input_rslice_n_5\,
      D(3) => \gno_bkp_on_tready.s2mm_input_rslice_n_6\,
      D(2) => \gno_bkp_on_tready.s2mm_input_rslice_n_7\,
      D(1) => \gno_bkp_on_tready.s2mm_input_rslice_n_8\,
      D(0) => \gno_bkp_on_tready.s2mm_input_rslice_n_4\,
      E(0) => s2mm_awgen_rslice1_n_1,
      Q(0) => Q(0),
      aclk => aclk,
      \end_of_txn_reg[0]\(0) => p_0_out_0,
      \gfwd_mode.m_valid_i_reg_0\ => \^areset_d1\,
      \gfwd_mode.storage_data1_reg[9]_0\(9 downto 0) => storage_data1(9 downto 0),
      \gno_bkp_on_tready.s_axis_tready_i_reg\ => \gno_bkp_on_tready.s2mm_input_rslice_n_53\,
      p_0_out => p_0_out,
      s_axis_tready => s_axis_tready,
      s_axis_tready_i => s_axis_tready_i
    );
s2mm_awgen_rslice2: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized1_154\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => s2mm_awgen_rslice1_n_1,
      PAYLOAD_S2MM(5 downto 0) => PAYLOAD_S2MM(5 downto 0),
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.storage_data1_reg[33]\ => \gfwd_mode.storage_data1_reg[33]\,
      \gfwd_mode.storage_data1_reg[65]\(0) => \gfwd_mode.storage_data1_reg[65]\(0),
      \gfwd_mode.storage_data1_reg[9]_0\(9 downto 0) => storage_data1(9 downto 0),
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \tdest_r_reg[0]\ => \tdest_r_reg[0]\,
      \tuser_r_reg[0]\ => \tuser_r_reg[0]\
    );
\tid_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_52\,
      Q => tid_r,
      R => Q(0)
    );
\tstart_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_44\,
      Q => tstart_reg(0),
      S => Q(0)
    );
\tstart_reg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gno_bkp_on_tready.s2mm_input_rslice_n_3\,
      Q => tstart_reg(1),
      S => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_logic is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    comp0 : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_logic : entity is "wr_logic";
end design_1_axi_vfifo_ctrl_0_0_wr_logic;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_logic is
  signal \^out\ : STD_LOGIC;
  signal wpntr_n_0 : STD_LOGIC;
begin
  \out\ <= \^out\;
\gwss.gpf.wrpf\: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss
     port map (
      D(3 downto 0) => D(3 downto 0),
      aclk => aclk,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      p_19_out => p_19_out,
      p_8_out => p_8_out
    );
\gwss.wsts\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss
     port map (
      aclk => aclk,
      \out\ => \^out\,
      ram_full_fb_i_reg_0 => wpntr_n_0
    );
wpntr: entity work.design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr
     port map (
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      comp0 => comp0,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \gcc0.gc0.count_d1_reg[2]_0\(2 downto 0) => \gcc0.gc0.count_d1_reg[2]\(2 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\,
      p_19_out => p_19_out,
      p_8_out => p_8_out,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_full_fb_i_reg => wpntr_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_logic_176 is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_logic_176 : entity is "wr_logic";
end design_1_axi_vfifo_ctrl_0_0_wr_logic_176;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_logic_176 is
  signal \^gcc0.gc0.count_d1_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 1 );
begin
  \gcc0.gc0.count_d1_reg[3]\(3 downto 0) <= \^gcc0.gc0.count_d1_reg[3]\(3 downto 0);
  \out\ <= \^out\;
\gwss.gpf.wrpf\: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_177
     port map (
      D(3) => D(1),
      D(2) => plusOp(3),
      D(1) => D(0),
      D(0) => plusOp(1),
      E(0) => E(0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg_0\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i
    );
\gwss.wsts\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_178
     port map (
      D(0) => plusOp(1),
      Q(0) => \^gcc0.gc0.count_d1_reg[3]\(0),
      aclk => aclk,
      \gc0.count_d1_reg[0]\(0) => \gc0.count_d1_reg[3]\(0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \^out\,
      p_8_out => p_8_out
    );
wpntr: entity work.design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_179
     port map (
      D(0) => plusOp(3),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]_0\(3 downto 0) => \^gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_wr_logic_184 is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    ram_empty_fb_i_reg : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_wr_logic_184 : entity is "wr_logic";
end design_1_axi_vfifo_ctrl_0_0_wr_logic_184;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_wr_logic_184 is
  signal \^gcc0.gc0.count_d1_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts_n_1\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal wpntr_n_6 : STD_LOGIC;
begin
  \gcc0.gc0.count_d1_reg[3]\(3 downto 0) <= \^gcc0.gc0.count_d1_reg[3]\(3 downto 0);
  \out\ <= \^out\;
\gwss.gpf.wrpf\: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss_187
     port map (
      D(3) => D(1),
      D(2) => wpntr_n_6,
      D(1) => D(0),
      D(0) => \gwss.wsts_n_1\,
      E(0) => E(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg_0\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i
    );
\gwss.wsts\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss_188
     port map (
      D(0) => \gwss.wsts_n_1\,
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(0) => \^gcc0.gc0.count_d1_reg[3]\(0),
      aclk => aclk,
      \gc0.count_d1_reg[0]\(0) => \gc0.count_d1_reg[3]\(0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \out\ => \^out\,
      p_8_out => p_8_out
    );
wpntr: entity work.design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr_189
     port map (
      D(0) => wpntr_n_6,
      E(0) => E(0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(3 downto 0) => Q(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => \gc0.count_d1_reg[3]\(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]_0\(3 downto 0) => \^gcc0.gc0.count_d1_reg[3]\(3 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    prog_full_i_1 : out STD_LOGIC;
    ram_empty_fb_i_reg : out STD_LOGIC;
    ram_empty_fb_i_reg_0 : out STD_LOGIC;
    \gpr1.dout_i_reg[0]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ : in STD_LOGIC;
    \gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    \gc0.count_d1_reg[4]_0\ : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    \gc0.count_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\ : entity is "wr_logic";
end \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_10 : STD_LOGIC;
  signal wpntr_n_11 : STD_LOGIC;
  signal wpntr_n_7 : STD_LOGIC;
  signal wpntr_n_8 : STD_LOGIC;
  signal wpntr_n_9 : STD_LOGIC;
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \out\ <= \^out\;
\gwss.gpf.wrpf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized2\
     port map (
      E(0) => E(0),
      Q(4) => \^q\(1),
      Q(3 downto 2) => p_13_out(3 downto 2),
      Q(1) => \^q\(0),
      Q(0) => p_13_out(0),
      S(3) => wpntr_n_7,
      S(2) => wpntr_n_8,
      S(1) => wpntr_n_9,
      S(0) => wpntr_n_10,
      aclk => aclk,
      \gc0.count_d1_reg[5]\(1) => S(0),
      \gc0.count_d1_reg[5]\(0) => wpntr_n_0,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      prog_full_i_1 => prog_full_i_1,
      ram_full_fb_i_reg(0) => ram_full_fb_i_reg(0),
      ram_full_fb_i_reg_0 => ram_full_fb_i_reg_0
    );
\gwss.wsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized1\
     port map (
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \out\ => \^out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg,
      ram_full_fb_i_reg_0 => wpntr_n_11
    );
wpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized1\
     port map (
      E(0) => E(0),
      Q(5 downto 4) => \^q\(2 downto 1),
      Q(3 downto 2) => p_13_out(3 downto 2),
      Q(1) => \^q\(0),
      Q(0) => p_13_out(0),
      S(3) => wpntr_n_7,
      S(2) => wpntr_n_8,
      S(1) => wpntr_n_9,
      S(0) => wpntr_n_10,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gc0.count_d1_reg[2]\ => \gc0.count_d1_reg[2]\,
      \gc0.count_d1_reg[4]\(4 downto 0) => \gc0.count_d1_reg[4]\(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => \gc0.count_d1_reg[4]_0\,
      \gc0.count_reg[3]\(3 downto 0) => \gc0.count_reg[3]\(3 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[6]\(0) => wpntr_n_0,
      \gpr1.dout_i_reg[0]\(5 downto 0) => \gpr1.dout_i_reg[0]\(5 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\,
      ram_empty_fb_i_reg => ram_empty_fb_i_reg_0,
      ram_full_fb_i_reg => wpntr_n_11,
      ram_full_fb_i_reg_0(0) => ram_full_fb_i_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    v1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\ : entity is "wr_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\ is
  signal c1_n_0 : STD_LOGIC;
  signal comp0 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
c0: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0\
     port map (
      comp0 => comp0,
      v1_reg(4 downto 0) => v1_reg(4 downto 0)
    );
c1: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_0\
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      comp0 => comp0,
      \gc0.count_d1_reg[8]\(3 downto 0) => \gc0.count_d1_reg[8]\(3 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => ram_full_fb_i,
      ram_full_i_reg => c1_n_0,
      v1_reg_0(0) => v1_reg_0(0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
\ram_empty_fb_i_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => m_axi_wvalid_i,
      O => ram_empty_i_reg
    );
ram_full_fb_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_full_fb_i,
      R => '0'
    );
ram_full_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => c1_n_0,
      Q => ram_full_i,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\ is
  port (
    \out\ : out STD_LOGIC;
    \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ : out STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    v1_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\ : entity is "wr_status_flags_ss";
end \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\ is
  signal comp1 : STD_LOGIC;
  signal ram_afull_fb : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of ram_afull_fb : signal is std.standard.true;
  signal ram_afull_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_afull_i : signal is std.standard.true;
  signal \ram_full_comb__6\ : STD_LOGIC;
  signal ram_full_fb_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_fb_i : signal is std.standard.true;
  signal ram_full_i : STD_LOGIC;
  attribute DONT_TOUCH of ram_full_i : signal is std.standard.true;
  attribute DONT_TOUCH of ram_full_fb_i_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of ram_full_fb_i_reg : label is "yes";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of ram_full_fb_i_reg : label is "no";
  attribute DONT_TOUCH of ram_full_i_reg : label is std.standard.true;
  attribute KEEP of ram_full_i_reg : label is "yes";
  attribute equivalent_register_removal of ram_full_i_reg : label is "no";
begin
  \out\ <= ram_full_fb_i;
c0: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_8\
     port map (
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => ram_full_fb_i,
      p_8_out => p_8_out,
      \ram_full_comb__6\ => \ram_full_comb__6\,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
c1: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_compare__parameterized0_9\
     port map (
      comp1 => comp1,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]_0\,
      v1_reg_0(3 downto 0) => v1_reg_0(3 downto 0)
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_i
    );
i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => ram_afull_fb
    );
\plusOp_carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_full_fb_i,
      I1 => mcpf_to_argen_tvalid,
      I2 => p_8_out,
      O => \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\
    );
ram_full_fb_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ram_full_comb__6\,
      Q => ram_full_fb_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
ram_full_i_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \ram_full_comb__6\,
      Q => ram_full_i,
      S => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
KW+uM6VF1w2J59GnW9nCNlQJsGixF8tx0hAZ/rW41/3D1CeVZImR6WnUvaQpDzqyukd+6NkQKbGN
gExWu5ZqQg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
xMDBrDpWBXBP7OHGwvc2M0BkXvMWB7ITv1UnT2qOe4Js2r2cnW7oeoh2VyCQnRlcD5/5v4x0ilk7
SYnxIKWha86OQxyXekUUk/FfC8gHjHq1onEx72iLRF1IJyP2uvfzkkf2QBdHOBx47ZQtZznsiMU0
L5XsqhqXEYz4PbWY2Hk=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VMbRO25j8i3mCoADFHnJzVSgm77ZT/5C2IIvlXnwpW4mrt7S7wmSCmqhiM5DFJ5Ws9THQGN70uuD
KB05OqsAw7C06UKw3jqk1YuJneFlrHoYK2eUVMMqZNujHBgqiSTTD711I2UkKNn73Uez/bVBPpd9
PRjWwinR5K0A5AmhD6Lz8wwwwyOskaapqXMew9NRR7uq0S9dPu4SLvcVr0bLibLH+N89ZXa/jbp+
3RJFf4um1ETeDD0WiPpKrrM6rZFF4qVHwl9ud4x+sUm8djP0zyMiPTHUKtPtArcITp4mnF1+NkrT
wDYneD2LHP0FAOPxvmbjqTtXFF4PGTOJ1oXxcw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d1GSv9oPpaKSilyeux7u2Woz/0x9kjq4sTDzalfL5yaZvCk6EoZCUPWJpU7oZmRv/Ax8OH3z7k1z
METCJ+8BVuY2CDJClX3XgMiI5Py8maKwTNjYV/dHYTYzLkK3mXJGbg5csvPwrCOeU+M4xHazRoE7
wb9weTpiTDmjjtkQxwzkDhueZstExobu+o1+4M1IlkozLe6feFl0cjI2cqPbUwbJTGrZZF/k9SHw
3wyjv2T7mQEH62Rg86xozQxnvcfMaL69tqn22/3E6/vl89HetxqVzvvqRP8tLywmT5TFFIT5j0sm
3c+IS968fbpBOZYIrEydYNeKg72LmSE9iPpPdw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dQr35UX/fMxQ0mWuO1AobCiYrdyLPWPk0TWHWdk3vLBJgl1LfE+6RDUnWJRXUC5hPVOWFqSZYqsK
AJZf/+ZnqAGLivhYyIF/5NZfCfoohZ1m9YuLSsEh621l020TqGOoUQpQShaWgqMoYKhxj96b2z7+
YdqoO9I6ELgg19yegcw+dT0uyWnqMVz+ht86aoxRRcTfrsbsjbLWpGQ0zFrjec18nsVisJ2mDHYi
vyhn2bTpQM1hzAHgNobep29SCzR4ti6jMCHejbBYVwUfAbTgkeEolUz3ITQN8T4EyIlw0lNjyE0B
QAFwREf6JPt7qAJK2BEECVwApmjimifT9w8+gQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qG9+1e9HWsJbBpwAEVNnIW8T31cZpOW2uXs45hNxf47rvFTiBbFVMhyd3zCjPtIaPRmEoBb93+cu
0EmC9pGWL/bVJG/EU9c4aPAamJKgILiFaKDFwef8LhWgpBn4Pg0usZUhKWtYKS4kecURd43d6fNV
O7c1lUHnr6MhTqMm/DM=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
AdgnITHk/9qVO+h+BJMfl1a8jrneXRtseQcUYD2qbxt1U5m/vJIyMxzOcspnr7kzQAy4iExLkHYB
i6IvH6c2vlU1/DTjG6yF1rSHS0JWSqSp5MOc7FFGeKXAmrBbCl1GijRvlhH5yGY15xGlRfMQ2hX9
6dhQBGdpLmE7cGcjhrBhvlOlDglLxPii3XLx7QLF952WaQBkHb/t5ErWcnZaSJtyb/nMeA6N9XSX
7G5mgb7LS4zWeIT0uQUaOCyjrWCSTFpzGCi+rh30sIf3XVyLgJLu7z8TGE38ljKW8e/zuDJtowPf
8ed+mM+eBRp6Zg2PBp1eLpGzbnhBOjtBIUf7pw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
iG+VVd0tnl0RMgfdJlLS2Fa+HQNqy3DohrQO9j+sXdTkZgcKJ8s3tZKojxiHrmhFutUm7K9WJfyv
aHn6k0+dZ2df7ySP9MFF8nNjSmuNWDjX8NCt2p70KmnGAE6MjW9agJwvErqDQ/H2EpmSBGsGUS5o
woT2hU7mN1J3aUVRxyxRFkNdrWRUwRdptPsbU7k4KDNMwIfo+NrNyXzTLMgc2I0RjmhDg2i58PUI
uramKoVJqKeQKKdKpw4TAE44hE14urJkJ1R+sQK8i7p4voJLJU7w6DyjQYYnL/dAmyUuSc73MVl/
mIHrk9sxFd3u4gfhJRb3CujP/TsJLJEilewC1A==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VLtIRrCB4k7AxM9CrTU4OtD/z5n7RYXUxCV37CA++Lb9iW+3gDaknNXD+VRoFqwiODNghOkRselM
5mkry0wi0dP36cj4SNDiEqapVt8wnR7JaXl2HqL8Lu6l6g37ANYmO/OlbTYSMzYOgSelVBz5wIAV
r21mPbtM1SsggFnW+bvq5K9aib0U9vAVaQ9bboCVRHBWi8hqZLBgjD6gJBEm5qgm1SFLKXlpO4l4
OvRkVRlJOdBhE7Z2hFJ3hMMyDCMWFyVREVcflMZew2m21A4+29iIZIofEdBDMK1VffYGAhd2s3Aq
muI+KCyyQgfHFdJXDTpKw1qsQEoKM2HDwluMug==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 17040)
`protect data_block
2HS6HwVAvofT1HmsP0WwmDRA5q5PERCTm+8tmcEhuUancWZKch4YDesjHoZzC8ijswLd7VGaPiUG
zVfK1kWiWZuIZYzszploPYXjKPM36xlDK+SwWjX70ikxjPpoSolEhoZx01rAAYsQ2XzQ1YL3Gh/F
wUEbkaV6J3l3giME+zH2fWLp2Uio3Yi4p2SznsE3lX8GsosQ4cAfn3Mw/2bwY+gNFIC5qQxwa2pw
xnWyc1WT7ZlyWx4VJx8GVNHZwCofO0oE4TXBhbVlP8ig7K552B/tCH994Eb6JjE1VcCCS8Z8ep1T
T1rHoVjfHs/7YUj1VFAY/KgaPUIxgf0F8TUcOTrVvHIo2ML4pdAkLY03GW5HmQga2MCohWCld2g+
mlFXQJlYf0Qa1DzAcd1HTmWktfPyj0EYwcHH2Ns13SuwAFhKA1s3q6hjCXsKMxfWDjlOknT5Siwo
HbatzNGGw5E8YHBZlUZWMw3540Ah4sr+kUXl/72wT7VGmj6EWAUCtRLXjCpVU6n2h/x+QkinvGeH
ZEM8mAMw98KEzI/kxEx7J7U5q/KUeZvM+20m0RxPR71hYzYg4c8zB0+LcClutufI8wLcR/bw6xQ3
mV3nZsgQC1bbCv9/3NDrT85PdxWoa/Zy1rgzCh1eE6ruDm2T6NrRMKR95fvBY/rWOPV6v3BruLUj
3rwf5DfzEwEjadObDh7w72GiWkoC4etSx1s0lsc6Sz6zTmaw7QTmSiEQhr5yK1u/gKBrklABVPQo
wi1O+TMP/mRl36d4GkbuH7yM/1cOjHwTm67mKWGLcViBbnpFyl6/gBiFsnr+6EO4hLslHRTgHv2n
lNKxBwjGzT7TIf46erH2kApoBo5n5Syvg5KgjcPqn2N4vY/Uw2JXzNwpHKg4qwi9DLrctiGppmmP
1lwadQc3I1cM22DlZ9VA1z1TMqNwxy6MY/LI/0bI40BxLXI3Gvnh4jSjzPMSyUlagN1iudFi8rFx
e02yGHOC/kXcIm1RQRNrqsHVp4s6pwqw1TYiN19Axa6mJyDq9MvC1ybupr+tuLSybUBgK9QZPPRN
sepwyADH7moEoIHv+aaJUwl7Gc5jGZMudGA4N8ac2h2KtE80AxMgzptSXeTLBvDAuvmybcNiKpvl
CTsx/FgM6OZSWGQ/gcl3yqrdabwhwWGDCnJGNSKuhtGpu8jID4rvI2bTqna80vLwyVba9E0P0ubU
7z8oGCNFziI0RuLPOiOu2jjfWfoTwfSonCLRT+B8gvUdGb6cURgUL1kqh1oH0qN/uiCMlWN5xO2G
v9SADMQo49BhsXHB/2CP96ud0aaiQwxcIUyvaUey5uPCqXoRYPIjrZNxLESdOt09HWKiwoW+HktC
Ui2aNZSarASyx21QkIH6hco9/Wf7WhSuoIDUO0lXiWFi6fBHGqjyDqBkx1WGrA2cQFQQoKc60LOv
q4kRD1kT/vgcr5kuDEuX+Wjc3UBTwJQwniYR1agSRoc5ypSYD980HlF59/qecOir1fh96ojC6Iww
m8CCxdx3TLwaoUO3YbCKLta9ofEBRHk4QPvS6fXEUefTkOc9IDYUzijSt2OkPV2b4KcCu0qoCVGx
k1AGOwBESEGMlOCwAq7q6hdqbPKNSHqdhFpnCPA/UaYF6nfS2mXmgnc/UxU0fVRkguXsYF3zUGoj
c+qc/n8KUGdX/OFk+FdvIqqt0wzYzpGa/2lYzKVFeqgvfIBAZizTbLlZJmSpREceI9FD8QwnWmjj
Q71EU4sRWF/4PQTWLNWms1ELLv4xxj/fFzX7t/0TWKvUL6HBML40m6uTCn1s8GiR5O9iX+EC30fZ
m7ugLFdAKpNAKr4gS1r/hwrOcr+oatRYZxdIUF3VCpxIc1SskVz6sunnZPGF7tUTVYeWMEVz3KkZ
F0z5mqr6a+jJ05fUPAjUBqG1+u9QBEFsXDVuy4e2RCSLQDP1FnhSuXNZAmUFf0WN8WJaFQx69+JO
VVp1kDS08YP30ouhMN10pTtNjUHqpDiPFR1j1a9KYmiBXWWob9fijafKmPheu5UKVyEh202qVLdl
lKrq/qgQSNQvugoqcf81/zcSap+6T7giOjFkjADmUKWxILbHLSfUK+ELlz/O9H2T0hmIcORwV1u6
+ZlJxHbah9DXBeL3RdM9eON9Pl76NLZ6/Ub9q+V73x3VqTrTtaHScoxbO+eviT47FBw8JDR4yMZO
mlmHRs/k2QFXL0Dz2eUVhXCGIC1GOkm/yit8AA5w6lArOGlQ5N0aR8v6w9JyX1k8uAZCSFtW5r8v
AWSga7AxwjQ6YIgbiJMRFLhvA81ss1BrkQ09vWE85B/RDD10dVT6tXGbgN2ZEC2FDZYO5PJ+GaVi
Ok+Rd1q/KO9SCDE31v4n5UVBtREUhJKT3aLY/weBjmHPM2xdSloctTZ3XGuxXJQQ2atKFcwuUHsc
Mdocyxi3EBoj28xnnw/5++PSPXdeCXFhwdAEgpNZ4k/74HQcwJH7XMFc/YPZU/H2m0fa2VpBKRm4
Zq1mW3QjxR1lHFqTFWDph7TNTBDvF2aH0o1z5Ld4CZHyLb1+Sfbhl3iV5TKAO775bqG/ohWFAdQ1
P9y0ZdPKOLAQNcnGiVJjUHoDQ5hAyTOrl0f9KR32RHF5D4JcvaJeffM1k3LX3pjtcn3Lz1mNLnkT
az2GS6D/pQ8n20kAGm9WQooLeIzoUvZxg9QrV2NtLwzmlDxnwNr3XvNZIg/1KV87hm5FtfNppIyi
Re67OwoeQMsRV2uwiOPS2JyQZ936uroojwjR2TFuxrlzaXklO50/Adq5fpvKMpSkNS9FU5f8mkjI
nB3RtrPG3FNQQZ7GDccIvOUKI7tidPMdXrpAWcA7UcIYh/IWANoLYkY4zu2EuPVy0rGWTkKxgbMu
YAfYglAz3+c1nb5PMqf/9Ay52HyuAgAbD5MV3gNBWwbGb8UVKV9NdsisX2HWh0dC2NhRDhG9gyq1
jFq4XYPlzVefGER/i4z1e0bO++vnBukTEcfcY5EVNg0TphLYWlCVznW4yCUHhFyvIfgCIGG5bfu3
fndQhC1Qb7o+J40t0LTTSbi17dMSzrLfM5G3kW5CikydT8AFxxGNMcBjFZvOvxOa+6fN40skGI7d
x7AJQdsl+PBNSpDYbjdLs5Dci+Of8dN8f9jXGgo7hYdsHhoDY1nWGAh6B05q5Y4ZrJgGCJE3cjkw
TX2rOV8na7vSQ5zAtG61C6O5i9JJoFg70Hkb/WwzydYtDXFQs1QBg4SQYmupeqCvf7RfP2FlsodR
hmBTb5IleQcM6Z/sdndIPnIfHP3TJ0kRfvWqxCKI8a0ZpRJuABZgxnbJjIOc6wUB2JbRAwYaZP24
NcP/5s+9pE+wd5pX4oGFufaPUKUJAwuQNiUXFlgsLpH8mT1voHscQ6Ye9+fiuryACI3c0rF68cND
RaC7L78W2NegWpHXIyujerxwM/yGIILBmDzfr+n5ngVHNnODhtZ25VxKKbQOibPcJt50PduY+5hI
V2EMjxHOeBZxb24nBJV9ouejlZJLo1Qjnbydgg7QCAip6BXSvbs2CbgimNvV12SGE2veqUNOXlyR
w93eXNHPFI9MQ/51wOzddkthhs+SRYsJNObPQx4Nb5hMQUYHhgwOleHDz04hyDw+rRxdmEeyGkAm
ntWTvajdZH/3/RYhY/jZCxMCOg+ftJU5V9NZn01Y0fX7juGZvEJr4GaavMeHsuEdamXtEGN6Ctc6
DldduL1d1cJ0wV7x55rUyKHaOIOW4oJrg5LRSS1ND4KUML+eO96BLqAFaohX9B5c3K9rDwTeqLk/
LUVbGlmu/j4iYZKGoTQ5p1yGwwtSFyQPhZ+HZPUpyTu5vIypgZJzvh9dOS4ZT7vR8hexQ0oXnlbn
ISICNZyqe7uu0DG9nNcYuqgqxPS2PlN6+V5D8aD8PEmBeyWpspgDafDRG+k4dsIOUjIbZFn8nhRW
GbItI39DRF5SybhqEKP6FHqI7RkEpPEti0rvq1ev2Cs/m+x7TecE07xJaESprno4WdK0XPsfrRVR
u60HcBCGahi3DwhG6utv1dhfdlOqcWZptAmmBfiZJUzifVUyK+JgDCER5MZFaYWGl9/3upl6DzGn
U4hwXIAdcHp5rjhE9q+LyUkje6dTf/pkvIeoTWbPuSyWAH7cvCvZ+GIDjXL1Dt/0tA1DmAnHyTBM
Z6Dcy6Te+02z5KNv6spFQPY2DhbZf4nY7nNryhTPWVesGisLI1scs8mZflSLjVXuPDqb32rgnz6B
Bj0VPlfNP8vTyGNgGeFBOox3vYXn+H8R+a+LcMB9frkNBPamQ4Wq7b6INoKiWN0b3nCnenT8IA0m
+AoePLV0Wg4eRdpo2+FJWL83i17BMzVoiYdMsFS+yjqyaNZmraU9CLpNLcz2fExme6cMoInRFl0r
18XTEkVzNHhovnL0R4azT9ELGphVXVO0ZZUVPD7twPaw59fS4zsJ1+xWtU17M3QBlOcYOYtkDc4u
EluFixORiLYDiT89+OznynuCexHVcIUV0B1kWHJuxhQnWASZtyaY3RQbk8wJtAaJmqr2Q7IPXgMS
1E/X3sHev/Z9l5n6zm4gMAvV6nEZdVDsLiptJ6hjt3am41HM+P83V90SfPHRyAnrnL0p200IgX7o
gYyvwiOmnoGO6ncnalwWg+ewdpoX/hapf19bbQqjYF4i78iS5RkoiZd78GWGM1DjfEZm8zrdzZSN
XQp+UP7pYXiYcl+09NSUhVuui655HQDvPfKUSXkkAp/2AmCiGziLf3zfozBlr5yfcL9yotTfgQcu
6koaFbEAiUPcCQ4/bsggXf39kNCmIL1ZB9rlYv20u5Lg4P/cQ5GxED6sRZMUF4smqaaQWYulrD8X
3OTfheUvF4OCCFpWWxz1EM3DlSoC0wcqj9BtC4xrRx8GlFM9DsUDxW2i6vY6qU4gyav5oM7dp2EY
pivk+WpYe9iABuXdjFfOOzS9VgfzfE4Ff3URFObb+gLGK0U0QL13BPFc+o8ny9+m/0Uw2NJ4rvKU
LzqzxBJCQa57eSyxAOPC2AFB6O2TrGYzQ5e9EWgur8jcD+y4PFjbbHLze9MtqQa6cZ49mDZX96xI
v4G2MUoLqsqERdzFpzzwPZ3rQE4P60rsIoMI3zhDZmnFrxLhUDwD49RcF2cXqaV/xGnYqB4dJwx0
JMKd0C4A/jhpOSSDStmAkIGqwQU2OWqok7jLSkIk8TC8B+dVic6Z/5i89y6+FGoOMuuUPuVcn2LZ
Wuwq2lSD0cVYkscrb0Si6vm+qpBoL+h1Gd3aOCNC88svgWe3XSRQx/zyboju5Bxd/lC9mT5AUx+S
6bk98ew+4Na2IMhis5Pb1KC4ezSrESLCwqMI7V/LOXpPvwmajpEsgmgtA9B51wf6jA1WP5m5KEaO
wORYn2Rv6rTcipL2RWvn5AGr8wc45uXalI90i10P6fKb6JcJZuUzFW2m03Gp8jW7NTd7Y/e3xn+H
VBycn0lJqXsS1yGdzlgI7LWbTcCwTxw1s1iWHgpTeauJ/L04+TOGyNICO55mE6Kg4eHUSmAmNWdA
paZqm/itzr600mrk2PnSb1Y95SH1BamZEbGxgAbnYt2B/pJ7vogFtqhSrnuaXxTNSlGu1DpxK7Az
537TldYdXVnQIWm5ti+7CCT41JdwOke1Z/+bu58+a5rdZ+yWSFi21kr6JtOBeKb2tyfzHPXbADLU
Ku0uI4a3AaGyYckQwWEI2HFZ4KXv3Lr6EN6CrOumXgeuWj776Z+Tky8t+3uJZAMZgOpf63doTr1y
BwI9qdDKbUCq0Rq611fDvY46dAZKrzpJyCrrozZ+0xEk6zb6g5QNu9Jk8rJURhz1d9feaOjebv9M
0GB2cJLa9v/RuU5pr9w4bUUo3+/itjR1+VaX+p+e1XE+WYK+qFv7KTtncVPxFAiHqVGP3bUPQx4U
DeYNS2Hl5ejNAP8l8i0hcxr9aQFYYrC2EIa4HUOsIZZU9EuMnouwAPc64Zyc7Z5/dXrBEMgHaZCk
mH/Ox3dMiWGuiTMXW1eE3kXVm/CzAHVoadTtuxr226svc1yHkz64W++FDeR4solJGgAZUvT/teoF
PKzT8bsT7ZfshCLgSITOZkjAMne3/r7E9EuVpGcq2liY0WpwKdBfSwPMFKGLBFFQjYsElcfm2Gub
tc0Z5BbdVuaJAw3Uspeaz+K3mLuW75O4g4J1NCoPlBJMqlsS73MImBTvO/s05fH3ckO+WErfmxL7
ObU47mUNDIb10ZkVxTnHVQhavffE8yuKn1iP00vCkaGXmZJ0e75KZwv8cWS6AwfvVf+z/9MlLir+
q0IhRCHaxK8G52BVEy/pe/D3g5Gf0aAL3aASYR6fjmFfmo0U6ekwGFHapBk7KbL2Isi7xssfLfnN
pPYqOj6whBcf14AxF7lrYA4XAE78RKlVurdyta76X6jx9F9Z3SICTFhEuRtW1hDPqkM09GJdGfD+
veu9oZsQafL2U6xDrbsO/p2V/H13P3JMO7EVKNys9OH0nhlNUh7dFQHod9okCEiUt6xSzG3hjeM3
bXhfBykzwBPPG5YkaUXa8jcI7EM1pZ4UvY6f0mCISRKBH9PnGo0wFDlBj2zXyNylFlVFfD4G+wqm
3xzR1SydEBWamgtF9UP1kEvbykEnkQ0skUXp2H1TCaO8FgYT+Q2aq76lwlmj2jZT+NjY0MWpLmUs
2rjbHke0nnu1medQJtmpk/+E9hbSbe8UAQVBFRT2hORRXPhSi8AQ+56qaPq2C9QgdXNLwkuCED06
jVABsmfk4oSGpzGJkIMONjLjivSAAsJsuaC6C+LNKkBoo8lOxrPEWCIrGJ/6tuwBQjDqLi6c2Cv8
7UJuJFMxw7llp4Xy7PZF8fGlRcL168LCsb2mrFRWNJ6umKbfvXG0dBlWJHHj9TTWZoqKGtqxCNoy
VWyve5W/by6ClbhY4yxhNTicff1yYNP14dGQiqB5sh0ZiTSgEXGkB+BasGYTA0i9QwgFetZJ3grv
cY/2kZguo6z/be7JhJc+1mYQZWpLSicS/WmhR0FTfJx2Y5A4E9qL/I3JvbM6LUJdBrRE47Vv8sVW
ivYk3+OhqVQ83CIpCf3/a4IQ3FylD7qA/UDIp4mS30W2cK0rtQIuD0aOHCKlVWG/+a2wTYqScFMX
sbXkw38aiXhsBW3XVDm2tvDRDmRQ+rGvfsdCaW9qLXXdPgTsthe64Rh3rCm18lVyTIKmiY8CQ5hl
tRI3Cwo18sOzq71ZV6mNDuMCJn/SKxFTLnehBfwFWtXbFfwl/T5ztlTzeNPoViQNZoEI2EPcJNVO
5WwbMEGhLPmW0OpSuPIlIHhWIu8dAIxAr3mPxLR7ZsRKsN9KcTmzaMACZSlTiW1UTnrRtzFpQQrY
tfCox9lKbZVXqtpiD+IvdlYTDCPlh1ctPPOmM9P/fsVo2Zcx/s+gFM7ub6Z/vAwbdX+E0Z9UbwH/
CdXcam7oxgEjNjIo2z6qIJbBxnotThfj68rIYF+GPoO3rplvTaC76h8M60aKJ/qCHaHNJkffSsuJ
8DpsStvontYw8rJPsYkY0dQ4q/ipmxhk9Aiz3TfiiaZFl4U8qr1uSwz49ikJmnIGa7T0haL1arVR
+uT9dYK/SNagAebGnLA7AJTS3FmRaJ7sKQ2RTNrwOEYZ5X7xEGzTxBdhKD/Y7kG1rlEUXW1zJEIR
oUs3Pe5j4/j9wYM8mK7ywuM6MoDio1/MDPHbMMrSS1kAkLaF9vybPAHhTJfB6EDiqRph84LZ6Hfc
+AX/aPAgzUYfJDjY1zCGIv2LK89jO4HqoR71qYBvwoNjQjq2iDMOG0k/eslTKJY6KVvQ3GA3vYz5
ffW+/2AJWC3N6RAdwzDxxX9v8uFgsUhfdSHYK7aoxfnIHpYFlDoyAwBSpkAPcavlL9cyHTZKGCjt
ybcKuboml2Q7lfKWehdXTKuKbOSJPhElh2MLTGht2oazzT9yZ0czr+cf3Ms896HxrY+edsnGWnBS
yMOyk7HIMQyMfMnsSCLxpetlPzKZjcmJH7yQ15ntHV7+eNn6GXq2nusTnm1Zj+bTxQ16hMT1zDA/
/PBgBTRqiXshtn4yD32ZWRXXfZClxlR4g/jXhC9136yBIlAgGJNqii5+EnPd4ilhapDCBGlDWcIr
WtbomUkqBKUl6EOaEWPKLXTT9vrRW1nWdcGOMSYf5YJ9S3mXfwHB+l+70skFwCB5tpA6ituP+Irp
Iof+3/nXqtWGZpJOlKXPDHoM4ByrjEcs6aZdh9CQSqw3P19TAmOTCfbZIriU+Bb4uHeUxRr+ejoZ
JVbg0b3R/qsah8NwC9k/evFLjtDQ4qdOdVp+Ofv5sJCUXoWJ8L9c4KtZvRt1kr081OBZnyxBf49M
65e7vbuc6Cw5Of8OsFg787hLunIlA0Bl/cLbockuUIdBGdNItVT9+jouWnmQuXsTVeaBhIbKu+3Y
Knb+65L3vTx3F1kQCKOoFfBilPrw5Nd4XBkJ+Nl8J2oOTf0gZ5q/YobZSoqqROrSnT1Gni/YeolF
PezQXxKY7sTWE3Jkoxm0Vcpz9CRk5DbOIrKIGEzsZ1+auMX7hFiUToVkqzG4UQu064YynWiLs351
NLSsc+B+8v6q62uuveAJE2lgMRX/0VsPk0NpnNV8ksaBO6aVtGXGNvPS6AEGbHLsKk4UNzu8NZhG
VSkaNLVuUj4Q2Ebjc6SXlypydEAADNG9Fc3GPEG68s77WfWR6wiLoFMrwrUHK+B28PtUVzKM9byK
HIEvRDrVvTVnh6NAxVNVI8VQ45aJcRVfAMMqmo8EFbTe0sWwk+GGQ8aTcuoXUi/c4pBoSNbxRvP8
+vDeI+wPstbJmJ7neEplSLCD/ScpBUhllbbMNJyspg1PHR2udjOXMs377PhC1k+rtXUYlUyS4f/e
073POJg/QSRqvPKe+dIHyXRQnNYNYpdVz+IFwifw+epDQhvoKTnxqO3vIU4j92Ak8fxyK3wnRUGx
TENY66GpzX7DhBdegYJzm3yu++ntbo2t0VTWD59V2O1JP4KgFj9jXsupKe7Ncy1KjxmS3T9tSMDT
ZNHAB3skloY/NvrN4KZx1/Y5dfqwSu6wurZ5ppg1JG7wOq+JpB0jU63Lx6jc7pyTbQzB2eOgQ9gi
0CGvuvGStl/HiW3Etvoklp3rWRwhyfTb4NwSBOASJWNjeRfbeMLpzDjKQ/GdgVMR54Gw9PVqOC7C
bWS3GQTCkUxfUjOZjnZBNQD2y/Y+HY32QVQ0xEP5YdbliZuhzSkFwsI+LI8bHA0fjh7axd/Ux5nV
vyyqVmBf6yQn4KSHvXzoQnkMPZtYLaCx49rXgcR2Kf3t9Tdtyqohy+1VN/c+p3kCymJOmMw2gp6c
uuPp1IK3KB6djnnutoFPLMew7cE4dpYCxapEKR6tYNysgi0tVnSd+A6MLmulG4DmMuaZCuoamnTn
2zTv5b+GOIps81+y1knaCJuZ/R8hte0Gkjfaw8hcLRcJikVl5VLyd2vOqIKDrG2QmGPamNfnXL1M
GDkGaq2A2z5aN5RAiBFoaIkMthV+c/2QSrFGzJYr9r497g1uSJAoTt0q3hFfNHzJ164Bx7AHA9WG
WKN8zmFnFtnvG7KxVdA9X/XjT7NEUW2MHmkCr6ghT3fPqeOSJENbKJ1+YdaCrZQiLrK8m1iHW6hz
6AvQmPXzNDNSS+TLeiE6/4L8nEGy6teZTx7par0wQNKwgIJjjoDqty2acgZXUdiHmn3pmER/Vd3i
VubW8b8WlgTaZDvxCofYus5idcb1qPjq71EYojsrM49uOWBXMaHoUUWHbfm8FvOLRdIoe8z4549O
YagZF738DKswGLGgKZ/LG1Z2xMzN9obwubosxDaFbs3qauVnPzVVEQXEj8hNhPOAIqyq/MyqNEWZ
FrxDQ9rjW5CPROu3MrRdl59WryWtQ/4jJMerQ9KkTUyyZWO/0Pee4r826kzh/IBTbovZmtM0aL/Z
GhDnaNuuGbslYCTCoYp2TjPdAzLMpc5gAMAMLsbiKXQbJGgAN4hrYo8upjluPJ+qDOerr1mmDj9/
Nz7Wd5q+BIw0ymSku2Ph99P4X23XprofEz+9eCfid1A4qTJ8ka/+nE1HDZ+NwWL9AbcFZiNhCW71
lUwmt7HHY/0x4fnX0Fec1xGAg4cMQqx0LvyV+jwsv1D3guWr+HiHDGrUl/YwCI9eIAyqndPoQ7Jv
nBP56HxBq9QZRJdtAlv56THzgzOXHJ2UAhV0/LSU+Y6UkFK7MmIHq/0yvUvBi4nA1dvt/szUap29
KfhqVgtH2+k4abhlxmex7Orv/9N4Gotrg4FFXMhOxklLHLB7DiAJleTTUbL7rbj4n/63RFF6rmLG
dP9yBg9lu1KAU0610oknnEjUawj3XpqizrJcNFOV/ThjQUAn1u7irxuybTfXzqi+rh93sh7qTQcT
hqfpUUe1hls4+tqgR2IJLilK2zDdU1GKK3m7wLYjOJ9uf/0c7hz2PfssclvepNxXbqAUH9Xn0p+r
YWTUmfviwJfgqA8nnw7nWg4XxFFYDMZUTbTzHTp6huOhEIvs19UWotoDNy6pAsAwf6hVylfaXCi0
mwVz7IHbz5t+0+/Ur2ORNMhJ1zJoZAmOSW/dMzC1Ktf9TVo8zk7hClteeATmtJip4cZ155RwNpDy
obtLkihwATScEyI1dZiIApnDOcy/5rN1RF3gb5WRY2EGtvfxNMRCzpVkSRA8IjfHPO6CtH/RNqS1
BPbQTN2Jm4SDRtzBG/iEOfdX3MyxebsRr2McAiSyR+o8onm9cEv8dgc87sH/qisWpFw8gea8OnpY
FPoDfJee8fXRo+h5hF4C+7qKBQBgMaq+sxob65UOZoAvr0KB4q4PZ7yrYrEEVr54JHrp0mgJpKSF
7xLMqpJGr28OUiQ9I4pEMumZwId/HMKVZ5SNAPX9gVG/2DG2cNtvT/RpmGQINLm4Ho6i/u5mUH6M
kUSzVZe+3aA2zYTjdUPI02vU5sv0tWoPhv0TE7szMNW7pKD71YGtLsTQ97MdMSJNgyuWB116ZL5Z
Pa4Q5CCLNHqlos5l0z0YIIL/M6ESSxUv1ClSk+Yd5e4pb4t1QEDaAIge7bhheSPYB3zXDDKYpCJ5
CbQzQHPX4ebyj8MfyjWlmvGMx77ASGyrVQJRCFdMGY7OXOCn4qLxbdW99CrjuyDsQMBR12I/L/Qi
IkHBMpxN1Cu+EQqCcfMWqSCT9fyFc77UMwvF1FW58TGcQFwHUb+HdqzHjw1iv8EtsrOoMSLyxfZB
J9uHAnL3tz596nkXZB5IOkk8Uu4UJ/8FNkYsSQyTaqdL6Ct1UaK38NO8P6x2VM1zge4xiIdlNdMw
WqO8VoEA6MH7xPpX1kmUV/kiHg0k6m5FeyVF/SewFZ7riPG+8/LqnwxW7DvhoLnxQ8SKP69b5NK/
YPZhMjbat81g0rqvsfTLC2UI0BPCfCR2bRgovo7b7UYk+ktwn2cywyLpg0sdYnr1dxCQBwmug0lu
A1qrOWczkl1XXy5ig3HNwqt/Kpaphh8ymh2PLCEQdFXFh1bwqBeRkpp/o9+Wq8f1aM2/zxngcOZI
5Z7fMzUnKQsf3j3zJG7WfBC7DjNxSB0QO/oGaRES77mPHOdEejZYmsV79095TDiFL2rIf3V2/IE8
L1NLLTBPLj/JiBM/js6iK4FYrlW0Q8JVxP0Jebb4i3GRe1ZrWDWtffnbkLEwThcpxzL+o/DWqT4Z
osMf0COFDtSpiAy8AplNMRgfRDCMW5wI5FMOEXG2MNQxufsVEaBN5GwYRPlie9qZY1EctdDsGdfc
IRcTDT4m8rIoTqOB3chicOdOAcbw63lSMsqFWBhmlOQTvqjjf9ZFDSPXFBU1bFB0bXAHJT3SLhpl
g776DpgkyY4ypIiLsvDW1/hyIweDAIypAvywlugmi7sMK7PUdmttPGjrbbOM3Gp3UWz2pznqOLz/
Qkhbls1oPZv5oAfetvVXgI46Gh9S0Epu+WX45cCOpE18kD39b7OTB0a5xIuGFrMzAPYLdmh5lRBQ
Lj7b4kI6ZfLeLORjATPtizH4DrUyu8w60P1MoSBgTKwjr95A83Qx/9IAvdE4cd9v1ewRK8+KSJGC
w0Qu8JCRcvhdgVh65fTlHQZJCqyb+eU/VwvGl24rCRwIozVdp1KiNDNlDZL0E2o65pZjjHb0+qmO
N/hYRcvqQVSljdS9+L35OBqD1p2juGAHY2U0QjPQo9dP5khNY2Wpkkk/ek8s72ReHWj3MVDbeYqg
Gdm/2p1ZtnlsL6JR2gkZFOpvOR2qmlh3H6hAIMpvzC4NdqzhpLAUqxEB0HhUpQ4R7D5S7OpNn31k
ababDi8HGHWq6xJUpHbC2U8Vs9IyPIqQ7M+Jorjt8zPDuf4KiIsswbcoC8XYPg2Q8iriLv1T8mbU
poPSulVsMNirQKClCLf+PDKPJF3keXXv+A96IvHFRoks0gf/gXD7+AQ4ZyTJUov2n9BIJtrO7HBL
ihnxkzGLq4L3+V1LVDkTzl07NHIa275GXyFxvuExIXgniRXX1/Kd+0zJIjURi9/wWacdGIb8pged
YibsvnJ3o4H/c29N5gaxdSERoPXXzBydf0jzGUPJ3AitZzjgvM7wXgDrcLpki5eddIL9PYbJ/NY5
JUiW7pC++eAJmy/RUJdxTQc8atZxfIWXs7xvJ6/7wBv+JDa0jciJ1LAZJ1zUmycTbUvGfbMzlL3T
r8iOQpMTEZ4UjUjUoFdqiepYS62rX2iguSRvo4X6exMRx9mRZ2BLdN2MfO3hR88JG1Pu5pgeEvIn
JRH2zBFEm4MfqyHV8nrE4bJQumt5RmVZ04ZpJo2Zu9zPJQSUQj8LrYaWyAMks4ceI0NOVmfA2zMh
WpF1E20nUZbZWMYQZd7mQYpOi+/zdVIAZ3mD8H2Xfv4CCFWsCdMaaYgCno2mbx+uIhtyAvsFezK4
4X44Dj2Y+0k2CQmqfqXCY8VW1sicnzMMU5k8hsajeSPBxf5FmO1k0I4/Q8xtcxylpr7vgsYpbhUM
BZO8/HQ45SKIBu7hN7Y5vegFAZ8DsVmd6R+IvckqQKn7TLwsj1godFooP0+CZcaN+Ko9yMs5Z5Ti
sFPPh0NrwG4EgvFd3nTi6+FRzIKntPa8nCOF0f5EVKd5+NB/PhVx/19r7vbLPRRJK4egGKTu1xgJ
vwJy/pdBJB5W+3fVh5MaaM4TTZ9GU4wiQK4hQweIc28SG0QLoLFjySWU2t/RyZTPV0pTmypu2TbY
8EbW6ySPp+REAYYSBG/+RY0gVRwD2GDDTq5YAjoT4gwb1BGLWpoh3L69TC5RmU8l9neyMmWvGMLi
OBQFMG2YTUq7DDOzbxoYxYC0e/SBZBrLgEzaJK/KT88peo7TQlZpuRqY1GqtvWkLoOIROSGsgTHo
4fmZw0/fZt6eY4UPsdF2ajzYzp9W/eVc+GBJh6to5wktTtDIgjSfoHPj0gUpkGau8Y82MuZlu6a9
su+gFIg0K/sg2H44BkLyluG0HSk1yQE7vsjd3Ln+4WLljo/h+dJ3jD/I2asto+QWMVEvc8Tb8gmu
o+eI4eyHJvd4e4K59jmQ6y71W//nRECVFKjS7q4NKU/RjRJ8kGARgooeSyWVQlzd7F7If65D5GLh
bd1352mKzjpnyXmpP8bOlktHXwxdBkdRDPZt/RY4+hFN40Dx7kVhjxa1U5cjraTzVdkEX2YZKYxq
sfQTCOr3tJa7dew5OY/2AMvvxPgCr1I08LpTXm99wZQmleLO4pW7iJqKy7/bBq7wCMqtP0RFkzFS
Z4jnJ/PX6TOFmefdWlv+TUFq6MBnj9yatNWokIi1jMCL5r6GzmTY6IZxbS3tgedib6DvyBDzXMiN
x1kz4inH+wTTYjIaSfKUndBqHdmTERIfSwjRZA4ex679xvYX3UAmtcDZyIx06yIC8m0rWousQDc8
0xDTTrn0K4+L02C+bA+vx3AvzcEh4n6IsrW/Wd2jZve23KWCxQC8e8eiXw4eXoo3xcTFbMyduSle
xeaXHuoLbtvaTbk07kQWPgRCWAwuS1JmLWOIs/x75P+D91ZU0vxRMT+E8ni16Bwn6e0vvDR7nPDy
oW7VyEVXdpgmpP88RppqChp0fbAP/ybnZBsFHvtkoVwgOMCaFcDgAj7ZSZoY7bOa/pGi1vXcClMZ
pbyEUAtfaLLXEivPDun6ClPLcHLmhekThOUWO9qByGOf40RNB2WFSK+K3lsV7S4ZK6kzIZfkw8S5
PtprZ81EpuLNo0MT19kpP5gOIMB5dxOPG8SdNkAR8UT0q1A3am0D1RFrjuOaRKzyZ9YICXC58kj6
2vn6BiXJgQ9FhEZzkHKzbKlT0Rt+jR7kt+FBGdYK8xjKNUI8SMk29MDgeJyKYo13B5q6RfhbwWJ2
WP5qZAgsbr9ar1AfjhwTFo+rqoY+D6XgxUC+QNuxufMqun5o75Hd2Vx+ARrECkLD4fRas3naZUzG
s2lfO/xl5ss91IIFOHGXBa9AmR1eiQpneeeLqPcFdpK2eDJNnzNlTTuZ/tgd3tW4zV1ikJkW0NgN
h4L6fato9P5vs4lOPG6b3yJLvz5FvtJgxPE3NtnUWM/3oAQEmaY+7v2gtKe5jU25uVU8eVoOVcbA
l6Jt0Cu5X2IzBI70IBYCpvaMo7Ux1aVMxRvBx7LDwIo9lh7So2RH8xPyhbic/3uXs4BD50/Hlg6I
0ziibTMUfGF0nRXdttnDrdaphY4tjkCinKhw3s5v4f9p8Lgv4DCwSY+mR+vB3OSbh4bDdKlVHk3k
Pi/wbxYqNNAzHszS/QaUOXaVIgBqWqQHYDUuFLRP/5Os/HyaYToihwFSowRPs85BvpEEFoBQZNaN
lC3lt3ZU5rKleZFTr7+1OvPCCbuBeyScvGFY2CRJ25oSTY6hhN+eDzLgamkGX1392hNZDAua4Vc2
kWoKzKbjpiloY/YE21EqkCphfghwU88FKQj0xln915XCh8ShfZ2WciiJV1Jf6f9cNvBSpgIax07C
wI/xCaQMul8+n6EerkdNUPVxQmT09YyymqMrvaPAR3knpAS/mBgxVJV9Q8Z9ENw9pcwotmBjhxKu
zjQ0PXE5pyxv5stfNXDUMTk1+2ZLmuzdAsrpuTrO14UJE6tQ0wMGlfA6m857I9SL9eLHhwJBWu2v
8Q12gB/PAZtqGXHxcV91Q+zmAHMkn3IrknVFn/8C9gaIGI0ZbkcDg3VOHldKzS+daLhmk78EJMgO
ymIP/4a5U/Q8DJs2pWgT9V6opwV2v2NGRKT4Exu27GNbDiS7MJWTnNG2Z5fP60+qI/AWk5IPgU2T
3fLPFVUDifBvUIb9X/A39yIPVpVEAAiwxISUsWWtjL6gGyVw26cjGIt7vcM3JLA5TB0u51+E6VbQ
bamHk0tECuVc9oi70v4NydtYUj7MA91OH7rGj+ZDvjP7LGY9JBTspeAuftVbyhJBKFvq3Xny7Sjr
gUZTcAM2e2D8cUdKhOHsc27LZ2FxD3TB52R13pOHwRl9pR1Ck3AcegEIKoIYhXbtH29rjg8Y7GIC
Y/94Icyh45cc26Q6PHegS1rOBTbROyigEMpTLuOP9Zq/ExvojVikPD+ky1tx+mv/t+fJhdxCtH4N
HRO/xHX1Ww0gRrDsgoOcCvxm12Jn35WALtzJBJPRXLtC4RIOX1kPgSrU76c9bL1DkFRyaihLhqeD
BLFSQa4NsqmhRvjLtHoQrqTwuQWLn1SM9FsRp8wn6KpskO+K/n8SP2mYmG8FKarMfbwSql+hYyN/
GX+P67vO7fVNAewVYOE8rHtGAt+Ddlsgm6oXrs/M8MCE+2531qXTDzeiS1v5CJ7MbEWsROFvNg9e
4HCBs0QucHXJgOZOTstWcDj+oB93Twq+smhgcU1nttqsRBQcwXIa9yJEFJpf+Zr7BfzIj7JNjZrX
0FPhzanDwxey6Eskr62s+mHTb4+hFWszrvnfLY50iFC84whCNRJ/wG3yzu23E65f4C/yLOpcgxMZ
ejuBbSua32yAsyFue4F+atC1C5wXaGoinKNipDCLedgQJQEdu4QwvO0KkAJUmxiwFg+5u08mjC5+
6bpjl19Xlv1ieZ2v/qf87i4r6IKyJFmQDHERnwMEJ0nDZ7QU9PcY1U1WDJ0586LorCCepo298AB6
chrf9CsaB4QBv9jkZ6aPrm//IyZtCT1SdKpuw5UWyycMaquBweQrLEBJfGjBxJD5NXx35v+PcEkj
ciDLKz1pniZyW5LsqwjTTSUDx0WnGSs12RqQztxp2AgHgN9sRMY04w9QhsaVrgeTahTuX2sXlQSL
G3920ohZ0fLR/Je7vTzfNbK65J9hr+LgngXQqeVd95Ym/PyNAxEzr5XP212AMAYN4HfIf+tqzviI
Y/a38MvAn9o1hN7L7zszxM1irUEfaKYHznTHXGokyhDZukgjrWLHPtCD+NVrXI0gAMS1FUkKT4mn
kt0ulNxZcBftG6F+AnPo6vOp0gHhpSqbt0snH1BWtR6OuvkjJ0S930glvZQvhMzHg7qa0swF0aB6
Vg6QsOLlg5RoVUWRaZEo7ltdC2eVcrcybvmjjqihEl4TVEbap6vx/uuCqG3JlQHVMU/+cKJYWhKm
DkVAb99QWvUVUER+qRn99DQG02JcYV5MXD9nchVNzh7StR5GVnjtdVHn6ZosqJXFo4qKrOi9pIZt
08c7uq3TDCRORuLNHXulUN9bmI+czDcaDSR9QQ3aAAyzozCQQlGaHlAC8VOczCbPAHA2QIoduSUH
i+cRjPJbGzBR34keZWPeSew/DNdObrS/H5omktBS7QSIzbXH0m03hPq6qiVvXCuXeOAr0tPugR5J
V3OlMl27MBSREIBnwZbdvXtEt967hPG6U9UpKV2fRg7391ke+z6dHuVqpRHMavRltuZRXC7nb5k/
nH3qMJnNMxex9Pld3ct7T+B57aMZhKRd9QG0JWgZslB6ADzxey0ONoYNL3dwjgu8n40qkwAvH7XK
eM7+BCr0RSFn/8zfhv6VTSz7L8k+4H/0ekzBSlCGiNMHd0koWjKchWpEUn8r/8aAbImHEMJw4slw
OGQrQeKIa8+RYa0BNnv5iYSrQ7ebwwDyNMBtPg5ZLT4xlIKPnU1L8czdsDXfqyS2PL5YjB9QxzlK
AcZ+fVHa3ZTsAgvib/HlbOBd1mU85wwPFHZSQ9yvsMvq1/9CD55pG53DpYuxCNdGPe9m/abCIimx
/ruyBjlzrq0o08J7vDAnv9cDNr+mVaFbW7pDd0WpaS/6A4Qzo3O9qh07b/B1SJ1IHnbXfBnz+O5m
lRXk3s5ybC5/3B3snaGhmk9ohKM6b/UvC5jQswybCe3hNQZyUUBFV7C+OJALP26zMm44OlBRNQ8K
HIUljKfUTYz02b4TkuepUYxXsaTzfVBIAqrMNeVZLGEukGCTqp0+60lNSS7JaZydyC1NIn+D9etG
x0D65GVO80IKBriHC4DKR7wF/uokSmmpUZZExyTJ4KOP51qUg9yJZv+eOvrsFRnjg+0uZnzaTKVs
jUp8N7uyN7u6SlzjfB3ZyFNaVfnMofrkkT6IX4POZJ0xKWWhyFaSCZ5+PXSNAbgsvtuf2MZf9ox7
1l2CfdA1BtTtNrD5/M34OUCl1SjVcO+H7ONmHnij2Nt+NzSf1MKvpMQD0OP/33hRh5eUGoaP0yz/
yU+24D6HoArLDh96vhkvZY4HwtSyvbVLrsVhWiK6h6h2xwKxcZ3EZ0emCCM2a+mWDqRpdnQwdEt+
NRH4Q0Frb3MkcMz/eA10Rv5CpKgtAw59XmczzOuxr46XIvZZrn+Z0XC9CAiwrZD487GHYxwr/5DQ
4DZSg+iRjTq2OTRHUKnSjyEh5+1UbPbaOaVb+zc+o02smAsWdtaxslJQsS40M0CPYdLBNasHjV+S
VTqHepWdrsHLiJsdOCSV1wzbeZWQ6dmSJAFBTvtjQ/lgQ0w9EJwPc27A17n/p87vwtrSKgeynw4q
m4QCbMi0YJRpro6I93gX/MVA64PRHKjyFB35DsRnYRhW2md0VR2ivhbIf1kZ25Z//0TpJ7LW6jC6
I3IfFxByKA0sUW4X8I+ZzHnEozczl270LTqZHIicONWTr2QCPjqjl1v+tzkyFgeKSOwZ+5tBVHrO
COAeJmS1+0WTr16Jl6O8jpcyAv3WNJcBzMA751Pz1G0mndvAf7lNdu6Jj7WWIFHDV+kG12/+f1SZ
HYx63w4CsRXWhlsWeUjkfeyodrH6kUysi1sDrvsiA7aNzqDsFOHv3fHOGaE7PJTL1Ia6pFYzy+mt
5VV3aXwok7tL80jOolIm+1C8vG/K1A9Hzu+NJ59ktoCVV3WfEvux4BJrUfvzmeRP27qAb7MhvlvZ
ZfSFuv3UdbWrjUVujhoLfck69u6O/jyR8gvo9vSKCLTjtdRcpOG3TCFHxy22+fdn0V1MF6e1neOm
vBoirX6rmU2aGvC/tItxYWOhoYtalDLEZrUkOIf37w91OSjE2YwabrKgpnK6V3M6e7fPQJJZWb5m
2KkumoHzsytjUPkyZsimUhQUF22COMzNFn06woN1tgaTdaQmJgkMWqqL8ZSOgqiYreileZPTpm3I
PdPzw/t6dLPGHn7Eu0QTmerlttnybjtMiLCPMFCFr57Xiqwjru9KVxgrA2SNwiNE8zsBGWlzfA8w
CYMbdj8Uc6T+uvll7pGRpONfkUBtGQR21z0jECHldBxWzfLozJ3DAH7LhfGIhCwHRaVRdKTfQnTj
yPX02/9nIM6eIjKrcZeYh1Iy9OPXetAIpU0C2q61mKmqPHPu+V4bChAoBUQT5aRpB4b75EdxXC+P
ACcJ/QgMzP8YXe1FLXVKLpJN2q7VxfDSfnPgT+6b0TaKy9EsXisPUpwHInur7eT+ElQIAD40uSBG
SguYEU8GpyP/hxQpiLuTeRvsY9+h2roJalLKvPc7kKbcpaN1HKkPE4zB3F3vsRY3bMEckIzzcapv
y06qRYtrCuT1Q+ZdrUfUUb1Am0X3iiiXjZFzivjZSoHjN+J3HU8U+hQmMjgiyBhM4onDj+Hc2YPi
n5qO0Vlv7tUq3+u3jfTs4wOgkWCt5tSKNgh+W9A84IDGzPsGdEydx+QY1D26duUItfNRDpXMvspg
de0jP2o2fQ4g8yz/D7vZNHmBwNBcX96M1DpoXoku5gZSC18JJGUEg+0MadUMEU7rL1iOK9saIaPG
NJ1onZF+SYwu5k0ZXxV/jxUJPYSOo53epEsIAlShVf6RUEy+0nOnH8MT85wiLrJu5NylTEB2zprK
3dTIqZ45yGRzYvNnMFXgklITb2vyPNBOaSDDEv8Pt/5JQN7mJrQE4AWoccxTIIQOX1EgbI5ErTAG
cS3Cq//VrY/8lKJWVpW+OEYz8tXDP+wjLvFqhUVF9pOJvN3+BmhtLl4cGGiJD31ls5ZA8rvwz0yY
NiypVUw62BLSRLnCuI+z739JugARxyPS3bbfEWRZL85l6AHqttZWXt6H6vmjPVYCy/ML55zu2uwq
sA2o2UoBUI+5KgfMJZ0ibjGhfNf70A7UVYPAQh3MRHwMZ7CfUzxvKHfPdb7HcsHl5umkCDOl90xX
B0u6u2c+jK5MyePQWlIXRJwu+p/V+6raSng4i5h4Mr7X9PtUD+WVknNZlUHfCnRjziyoe3b5+wHj
GAJSl7+DbyI1xMRktO2zFQidE6Y4q8heMd7zn4R36D4CUeA1jFTe2TNS6HK5tST7vsQeisrn8Yy5
I9k/rOSA1XkCCs0stUZBWGRD9q5MTDrZWkI2ef90ZnDK9OFXdK1QnJpgtlivLD8YhqqC7L6NTHcu
sumk2JxKy3fFFI1ORWy97hC2x33DnsunQ7zj8K4rxq09pDAgXWe2nfdMsCT0JFSyQY6+TZYKhL9W
v6q2hlU45NITtE7PquaW6dYmN/BKgteCOh52OJNCouMfDgnazs7+xjMkZpaHyamnN3pXBJayW2lV
q+ya2Fmkgic2feJnUCYmcMqcTkox2zKUOQaMSn1B1mWhl+0eUMctC8j3gzYwgoqhJpK2nfujLKvF
u1u5sCmwtXo9a8Ny6h+VMgIigSPviwNtuToSbN0H0oVr3mUaZClOduJAL6uL24KuzkxZcRNyqqMv
zLV7gKe3h4wxmqhLeyQb1z8ENsdMxJ4iwUPViNYF0krd/FnekNPQgZagVMHO5vVbfklhY3e+1saf
ZyeMOmsaHwytgl44G+Hn/3iI1kri54WMNkR7LkiHZ0qulAN45rmm5IRduHi6/Sfk3JyVQCAsQr/7
gUVxs2kbnBj60Xg3VnSb3jaavXzpIdNIe690a/KAr/cN1q83zyAjNepe08856Zq27iSezXmiUwb+
fazwkm/OKHWZWvhSHYf/M8WaLtl9pHm2pLpnSGRt99LRE+RbPYkWh6eERDfwDMMOk+jPseFMAAEQ
tJnoH9x3tVbWEu6hJcv87+xFSPcc2tl1StOfpQK2n83599kDWrFQhyn9DkE/nmYCSwPnYnYHtsGz
vTDXJXzHZSTSpPlAk622/SkFxJ7GgPzLepx4SN5Ug92HZAevWdim8Lc3rYiOUJYSdxzNuBOqVrwI
l5WgvstjjXwGQMN0IU0xzSxoJBvIBmCEJBNMTtMVl2fg30dTJ4OCSuAupx1CCtyyn1XQxPt49AZd
EC/U2PpMGVXKVUlm1UCRsOourbrUnbszJmAv++CDz/TKdfy10oGJ1XzMh6t+32dLZGkEbB73V818
kATEpFZYhH8sopPp48Lw7p3/zai+tcboNGZ2VOSY4/okl7ZO2LWsArDe1c6oYlxCXC9a6e/2nwa6
FeB3WQXEBpPzxGW5srzqETYMkfi2vf8Qx+5w4zbTRPj2q8wOPXcWH3djca1rygIiZqZ9zZU/2fhV
OKK9dGm3dTtAY6hdRgNjtLRGznDOmZ6plAFKgX8zHzSbbblDGO24CC1/bCwofC8y9JpXievOQDS7
ofxlrWJ1oVoK45d6WlzZq1Ur33+gIgmVe/UkFutRn0ZLwFYeHFTiLW5mdXMg+O8DMYpfwgncBeIL
REkT6raBIWXqAdEHSTvPfEsDq7aO5Hl9xTpf0p3UU4+h28A0u+wJ1ASfGrwdrkvg/Q2aqESAYIv9
s68iPa9Nb2Ok7yWBxjvj+gZ2Dr/SwFz4o2sVNMOSf8dVYAEcAR+40ebAVRSdyhavSrarNmAggW72
8+2GGFb1m5XPq4DTM0/Qdxr20bcOtDmdSEqopB7/DqlJVUiD8u6ij5tNdoCzYUKJ2StElQTA4XiR
uQz9eD9OPLPo0aY6+8Uoj2uHG/RxBrF/P+KShKX7iKVNL4FMnaS3lx2vh5mtudsbb4LtBiC6cxWJ
Jsi2xJtz/8MYuAr/plU7D9pwBbxjLyiILbelHSh/mZa4u5znN+b0eHH3i3ErdYn/ZapBb++7F7e8
JUFRIlfuf/ZK7gw843CBBAeMsTn/gqmAdocHCjVmqCrMazGDuPiUn5bW9VUAYbYuaxHzV3lDvlt0
kwi6H9JWn7f0H0WK+Sj8kOxqXRwtT1RkvlrcWhQ85jW22ricZEtfmXezD7Vai0oCCr4BQcdVrJFH
OHd9tgRMc6fzPC/RSR/e78HqDPlPBA7hikysV/ywEusjFSw1hnj8XSBSJc+YCXUBR0o5lTMz2RQi
ObUtQmD0EP7CfW8KxHq0jZRglVA+QR7I/COEaDAmzSPm4GoOXn7LOkReXhd15v4QFMWO1d0CAz6o
/55dQIYUsw7quAlcFW+cdc49xeaqOGXOIW7wtTUj34olqfRqn9tdAqHHRkF1b8e3MYm7VSm0cWg8
HCqxVFCBj34ahdvPVlRFcaU5UGltsXs4Sx/G0wcMnEwOxdbrHK3oYhp0ll7yXHxGQggFZvyHfCA6
M3NOwfkyl9s+292bUyq9qY4FZ3IwQd65VmbNnXJ78E18qMPVIxv1ED6et0DkYNRaEibOdE1mARVy
DHbkHeubk8uX3TC86bXBPmWc+VE0yliBfp+8ghliOY2hW2aiHgBiMQUgLKYqZ7S3OGxsf5uEMbt5
rHPeJC+HTsAoF/nxX9q/zt/fvG4UUJiw2ejR9IlErg9NApgsrzAqvhsiZcnbFLxgufMxNuNJpU+v
UzBKQBC7SKfWa0JuaFSDi0mVjIHysq1cPLWdnXApoW1VhuXRjZUAdN6oZzrEJNSf1KvaKZ6pNxd9
JfA1FxEUj99eB2j9hLhuJmcvVbQeFz7CkfMWBMOVKCjeIw1v21gcvaWi++vnCMvT+aBKMSnae7ig
+nsRBUWtbvIh7pOxwyYs4NNQAFd8LLmim5E9Qvg54wwNhvB48cRRWIFPoDSoM75qSrLICB6fZzzO
21MYk0rMm1jM9ec4eNKjtIo7h6znkGyKo+MubvDrd4TG6kbxz7aIGUXyzVoxnqUw25tW/j/nrm2y
GfqOJhyvOpgwnQdctRtUCeHp98ZLG049sSQNAN0VVKcr3cqjSMF1+FP8CZ1kgGVEdbsbyi4Up6gm
Jbd4nrIk4+PXzkhELCiG18f78P8opBPgiKQAdKDh2mNR2PufZT5raivD5qAahEAZuuMNbpDhz+nO
Rixvr6g0DIB5z7H3TseY48FDkaNpfSkAPs13wt38VcOJmbQZSuXlY0T1/Eku4J6Kd+HvnsgFIsR5
JG+ahpAwIKXi5lVsV987vOIGXpG9n5JVjYFPcdOIFdUQL/bWRgeL8Ie9+r7pbjOikPiVnuz7U5mH
kqQxF30mzziRFW3Pf5hnOlBh0TLcw49fSs+0lCJ/1m2Z/hTB8RubWPglNIZawCFDQOg3ZqZc
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\ : entity is "blk_mem_gen_generic_cstr";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ram_doutb : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\;
\has_mux_b.B\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(3) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(2) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(1) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(1) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_0\(0) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[11].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0) => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0) => \ramloop[8].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0) => \ramloop[10].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0) => \ramloop[13].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0) => \ramloop[15].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0) => \ramloop[12].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0) => \ramloop[14].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0) => ram_doutb,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[13].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[13].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[13].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[13].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[13].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[13].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[13].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[15].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[15].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[15].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[15].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[15].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[15].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[15].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[15].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[14].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[14].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[14].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[14].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[14].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[14].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0) => \ramloop[7].ram.r_n_0\,
      DOBDO(7) => \ramloop[9].ram.r_n_0\,
      DOBDO(6) => \ramloop[9].ram.r_n_1\,
      DOBDO(5) => \ramloop[9].ram.r_n_2\,
      DOBDO(4) => \ramloop[9].ram.r_n_3\,
      DOBDO(3) => \ramloop[9].ram.r_n_4\,
      DOBDO(2) => \ramloop[9].ram.r_n_5\,
      DOBDO(1) => \ramloop[9].ram.r_n_6\,
      DOBDO(0) => \ramloop[9].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[9].ram.r_n_8\,
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(4 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 11),
      p_2_out(8 downto 0) => p_2_out(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[0]\(0) => ram_doutb,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[10].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized10\
     port map (
      ENA_I_8 => ENA_I_8,
      ENB_I_9 => ENB_I_9,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[10].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[10].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[10].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[10].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[10].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[10].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[10].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[10].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[10].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[11].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized11\
     port map (
      ENA_I_10 => ENA_I_10,
      ENB_I_11 => ENB_I_11,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[11].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[11].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[11].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[11].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[11].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[11].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[11].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[11].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[11].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[12].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized12\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      ENA_I_12 => ENA_I_12,
      ENA_dly_D => ENA_dly_D,
      ENB_I_13 => ENB_I_13,
      ENB_dly_D => ENB_dly_D,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\ => \ramloop[8].ram.r_n_9\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[12].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[12].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[12].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[12].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[12].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[12].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[12].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[12].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[12].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
\ramloop[13].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized13\
     port map (
      ENA_I_14 => ENA_I_14,
      ENB_I_15 => ENB_I_15,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[13].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[13].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[13].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[13].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[13].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[13].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[13].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[13].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[13].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[14].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized14\
     port map (
      ENA_I_16 => ENA_I_16,
      ENB_I_17 => ENB_I_17,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[14].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[14].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[14].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[14].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[14].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[14].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[14].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[14].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[14].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[15].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized15\
     port map (
      ENA_I_18 => ENA_I_18,
      ENB_I_19 => ENB_I_19,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[15].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[15].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[15].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[15].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[15].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[15].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[15].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[15].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[15].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[16].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized16\
     port map (
      ENA_I_20 => ENA_I_20,
      ENB_I_21 => ENB_I_21,
      Q(19 downto 0) => Q(25 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[11]\(10 downto 0) => \gfwd_mode.storage_data1_reg[16]\(10 downto 0),
      p_2_out(8 downto 0) => p_2_out(8 downto 0),
      ram_rstram_b => ram_rstram_b
    );
\ramloop[1].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      ENA_I_0 => ENA_I_0,
      ENB_I_1 => ENB_I_1,
      Q(14 downto 2) => Q(27 downto 15),
      Q(1 downto 0) => Q(1 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[13]\(12 downto 0) => \gfwd_mode.storage_data1_reg[16]\(12 downto 0),
      \gstage1.q_dly_reg[1]\(1) => \ramloop[1].ram.r_n_0\,
      \gstage1.q_dly_reg[1]\(0) => \ramloop[1].ram.r_n_1\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[2].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(1),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[1]\(0) => \ramloop[2].ram.r_n_0\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[3].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(2),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[2]\(0) => \ramloop[3].ram.r_n_0\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[4].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      ENA_I_2 => ENA_I_2,
      ENB_I_3 => ENB_I_3,
      Q(15 downto 4) => Q(26 downto 15),
      Q(3 downto 0) => Q(5 downto 2),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[5]\(3) => \ramloop[4].ram.r_n_0\,
      \gstage1.q_dly_reg[5]\(2) => \ramloop[4].ram.r_n_1\,
      \gstage1.q_dly_reg[5]\(1) => \ramloop[4].ram.r_n_2\,
      \gstage1.q_dly_reg[5]\(0) => \ramloop[4].ram.r_n_3\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[5].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(3),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[3]\(0) => \ramloop[5].ram.r_n_0\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[6].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[4]\(0) => \ramloop[6].ram.r_n_0\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[7].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized7\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(29 downto 15),
      Q(0) => Q(5),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[5]\(0) => \ramloop[7].ram.r_n_0\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[8].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized8\
     port map (
      ENA_I_4 => ENA_I_4,
      ENB_I_5 => ENB_I_5,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \ramloop[8].ram.r_n_9\,
      \SAFETY_CKT_GEN.POR_A_reg_0\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[13]\(7) => \ramloop[8].ram.r_n_0\,
      \gstage1.q_dly_reg[13]\(6) => \ramloop[8].ram.r_n_1\,
      \gstage1.q_dly_reg[13]\(5) => \ramloop[8].ram.r_n_2\,
      \gstage1.q_dly_reg[13]\(4) => \ramloop[8].ram.r_n_3\,
      \gstage1.q_dly_reg[13]\(3) => \ramloop[8].ram.r_n_4\,
      \gstage1.q_dly_reg[13]\(2) => \ramloop[8].ram.r_n_5\,
      \gstage1.q_dly_reg[13]\(1) => \ramloop[8].ram.r_n_6\,
      \gstage1.q_dly_reg[13]\(0) => \ramloop[8].ram.r_n_7\,
      \gstage1.q_dly_reg[14]\(0) => \ramloop[8].ram.r_n_8\,
      ram_rstram_b => ram_rstram_b
    );
\ramloop[9].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized9\
     port map (
      DOBDO(7) => \ramloop[9].ram.r_n_0\,
      DOBDO(6) => \ramloop[9].ram.r_n_1\,
      DOBDO(5) => \ramloop[9].ram.r_n_2\,
      DOBDO(4) => \ramloop[9].ram.r_n_3\,
      DOBDO(3) => \ramloop[9].ram.r_n_4\,
      DOBDO(2) => \ramloop[9].ram.r_n_5\,
      DOBDO(1) => \ramloop[9].ram.r_n_6\,
      DOBDO(0) => \ramloop[9].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[9].ram.r_n_8\,
      ENA_I_6 => ENA_I_6,
      ENB_I_7 => ENB_I_7,
      Q(20 downto 0) => Q(26 downto 6),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      ram_rstram_b => ram_rstram_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\ : entity is "blk_mem_gen_generic_cstr";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\ is
  signal \^device_7series.no_bmm_info.sdp.simple_prim36.ram\ : STD_LOGIC;
  signal ram_doutb : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_8\ : STD_LOGIC;
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ <= \^device_7series.no_bmm_info.sdp.simple_prim36.ram\;
\has_mux_b.B\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_mux__parameterized2\
     port map (
      D(12 downto 0) => D(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(3) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(2) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(1) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram\(0) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(7) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(6) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(5) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(4) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(3) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(2) => \ramloop[6].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(1) => \ramloop[6].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(0) => \ramloop[6].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(7) => \ramloop[8].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(6) => \ramloop[8].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(5) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(4) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(3) => \ramloop[8].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(2) => \ramloop[8].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[8].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[8].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10\(0) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_11\(0) => \ramloop[6].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_12\(0) => \ramloop[8].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_13\(0) => \ramloop[5].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_14\(0) => \ramloop[7].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_15\(0) => \ramloop[10].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_16\(0) => \ramloop[12].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_17\(0) => \ramloop[9].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_18\(0) => \ramloop[11].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[7].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[7].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[10].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[10].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[10].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[10].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[10].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[10].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[12].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[12].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[12].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[12].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[12].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[12].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[9].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[9].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[9].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[9].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[9].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[9].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(7) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(6) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(5) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(4) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(3) => \ramloop[11].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(2) => \ramloop[11].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(1) => \ramloop[11].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[11].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_7\(0) => ram_doutb,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_9\(0) => \ramloop[3].ram.r_n_0\,
      DOBDO(7) => \ramloop[13].ram.r_n_0\,
      DOBDO(6) => \ramloop[13].ram.r_n_1\,
      DOBDO(5) => \ramloop[13].ram.r_n_2\,
      DOBDO(4) => \ramloop[13].ram.r_n_3\,
      DOBDO(3) => \ramloop[13].ram.r_n_4\,
      DOBDO(2) => \ramloop[13].ram.r_n_5\,
      DOBDO(1) => \ramloop[13].ram.r_n_6\,
      DOBDO(0) => \ramloop[13].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[13].ram.r_n_8\,
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(4 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 11)
    );
\ramloop[0].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized17\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(27 downto 13),
      Q(0) => Q(0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[0]\(0) => ram_doutb,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[10].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized27\
     port map (
      ENA_I_12 => ENA_I_12,
      ENB_I_13 => ENB_I_13,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[10].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[10].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[10].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[10].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[10].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[10].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[10].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[10].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[10].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[11].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized28\
     port map (
      ENA_I_14 => ENA_I_14,
      ENB_I_15 => ENB_I_15,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[11].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[11].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[11].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[11].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[11].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[11].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[11].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[11].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[11].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[12].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized29\
     port map (
      ENA_I_16 => ENA_I_16,
      ENB_I_17 => ENB_I_17,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[12].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[12].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[12].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[12].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[12].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[12].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[12].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[12].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[12].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[13].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized30\
     port map (
      DOBDO(7) => \ramloop[13].ram.r_n_0\,
      DOBDO(6) => \ramloop[13].ram.r_n_1\,
      DOBDO(5) => \ramloop[13].ram.r_n_2\,
      DOBDO(4) => \ramloop[13].ram.r_n_3\,
      DOBDO(3) => \ramloop[13].ram.r_n_4\,
      DOBDO(2) => \ramloop[13].ram.r_n_5\,
      DOBDO(1) => \ramloop[13].ram.r_n_6\,
      DOBDO(0) => \ramloop[13].ram.r_n_7\,
      DOPBDOP(0) => \ramloop[13].ram.r_n_8\,
      ENA_I_18 => ENA_I_18,
      ENB_I_19 => ENB_I_19,
      Q(19 downto 0) => Q(23 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[11]\(10 downto 0) => \gfwd_mode.storage_data1_reg[16]\(10 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[1].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized18\
     port map (
      ENA_I_0 => ENA_I_0,
      ENB_I_1 => ENB_I_1,
      Q(15 downto 4) => Q(24 downto 13),
      Q(3 downto 0) => Q(3 downto 0),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[3]\(3) => \ramloop[1].ram.r_n_0\,
      \gstage1.q_dly_reg[3]\(2) => \ramloop[1].ram.r_n_1\,
      \gstage1.q_dly_reg[3]\(1) => \ramloop[1].ram.r_n_2\,
      \gstage1.q_dly_reg[3]\(0) => \ramloop[1].ram.r_n_3\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[2].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized19\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(27 downto 13),
      Q(0) => Q(1),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[1]\(0) => \ramloop[2].ram.r_n_0\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[3].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized20\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(27 downto 13),
      Q(0) => Q(2),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[2]\(0) => \ramloop[3].ram.r_n_0\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[4].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized21\
     port map (
      ENA_I => ENA_I,
      ENB_I => ENB_I,
      Q(15 downto 1) => Q(27 downto 13),
      Q(0) => Q(3),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[15]\(14 downto 0) => \gfwd_mode.storage_data1_reg[16]\(14 downto 0),
      \gstage1.q_dly_reg[3]\(0) => \ramloop[4].ram.r_n_0\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[5].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized22\
     port map (
      ENA_I_2 => ENA_I_2,
      ENB_I_3 => ENB_I_3,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \ramloop[5].ram.r_n_9\,
      \SAFETY_CKT_GEN.POR_A_reg_0\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[5].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[5].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[5].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[5].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[5].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[5].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[5].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[5].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[5].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[6].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized23\
     port map (
      ENA_I_4 => ENA_I_4,
      ENB_I_5 => ENB_I_5,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[6].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[6].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[6].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[6].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[6].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[6].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[6].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[6].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[6].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[7].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized24\
     port map (
      ENA_I_6 => ENA_I_6,
      ENB_I_7 => ENB_I_7,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[7].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[7].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[7].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[7].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[7].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[7].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[7].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[7].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[7].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[8].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized25\
     port map (
      ENA_I_8 => ENA_I_8,
      ENB_I_9 => ENB_I_9,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.POR_A_reg\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[8].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[8].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[8].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[8].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[8].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[8].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[8].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[8].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[8].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2
    );
\ramloop[9].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized26\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \^device_7series.no_bmm_info.sdp.simple_prim36.ram\,
      ENA_I_10 => ENA_I_10,
      ENA_dly_D => ENA_dly_D,
      ENB_I_11 => ENB_I_11,
      ENB_dly_D => ENB_dly_D,
      Q(20 downto 0) => Q(24 downto 4),
      \SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[4]\ => \ramloop[5].ram.r_n_9\,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[12]\(11 downto 0) => \gfwd_mode.storage_data1_reg[16]\(11 downto 0),
      \gstage1.q_dly_reg[11]\(7) => \ramloop[9].ram.r_n_0\,
      \gstage1.q_dly_reg[11]\(6) => \ramloop[9].ram.r_n_1\,
      \gstage1.q_dly_reg[11]\(5) => \ramloop[9].ram.r_n_2\,
      \gstage1.q_dly_reg[11]\(4) => \ramloop[9].ram.r_n_3\,
      \gstage1.q_dly_reg[11]\(3) => \ramloop[9].ram.r_n_4\,
      \gstage1.q_dly_reg[11]\(2) => \ramloop[9].ram.r_n_5\,
      \gstage1.q_dly_reg[11]\(1) => \ramloop[9].ram.r_n_6\,
      \gstage1.q_dly_reg[11]\(0) => \ramloop[9].ram.r_n_7\,
      \gstage1.q_dly_reg[12]\(0) => \ramloop[9].ram.r_n_8\,
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\ : entity is "blk_mem_gen_generic_cstr";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\ is
begin
\ramloop[0].ram.r\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_prim_width__parameterized31\
     port map (
      D(13 downto 0) => D(13 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo : entity is "fifo_generator_ramfifo";
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo is
  signal dm_rd_en : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_logic_175
     port map (
      D(1) => plusOp(4),
      D(0) => plusOp(2),
      E(0) => E(0),
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      empty_fwft_fb_o_i_reg(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      empty_fwft_fb_o_i_reg(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => p_0_out_0(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\ => p_2_out,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_full_fb_i_reg => \^out\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_11\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_logic_176
     port map (
      D(1) => plusOp(4),
      D(0) => plusOp(2),
      E(0) => E(0),
      Q(3 downto 0) => p_12_out(3 downto 0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rstblk_n_3,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\ => \^out\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_2\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_3\
    );
\gntv_or_sync_fifo.mem\: entity work.design_1_axi_vfifo_ctrl_0_0_memory
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => p_12_out(3 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0) => dout_i
    );
rstblk: entity work.\design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__2\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_3\,
      \gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.rd_n_11\,
      \gcc0.gc0.count_d1_reg[3]\ => rstblk_n_4,
      \goreg_dm.dout_i_reg[40]\(0) => dout_i,
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      m_axi_awready => m_axi_awready,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      \out\ => rst_full_gen_i,
      p_8_out => p_8_out,
      ram_full_fb_i_reg => \^out\,
      ram_full_i_reg => rstblk_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\ : entity is "fifo_generator_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\ is
  signal ar_fifo_dout_zero : STD_LOGIC;
  signal dm_rd_en : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal \^gfwd_mode.m_valid_i_reg\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_10\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_15\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_7\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_9\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[6]\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gwss.wsts/comp0\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_8_out : STD_LOGIC;
  signal pkt_cntr_one : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \gfwd_mode.m_valid_i_reg\ <= \^gfwd_mode.m_valid_i_reg\;
  \goreg_dm.dout_i_reg[6]\ <= \^goreg_dm.dout_i_reg[6]\;
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_logic
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_9\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_10\,
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      aclk => aclk,
      ar_fifo_dout_zero => ar_fifo_dout_zero,
      comp0 => \gwss.wsts/comp0\,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      curr_state_reg_0 => \^goreg_dm.dout_i_reg[6]\,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gc0.count_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_3\,
      \gcc0.gc0.count_reg[2]\(2 downto 0) => p_13_out(2 downto 0),
      \gcc0.gc0.count_reg[3]\ => \gntv_or_sync_fifo.gl0.wr_n_11\,
      \gfwd_mode.m_valid_i_reg\ => empty,
      \gfwd_mode.m_valid_i_reg_0\ => \^gfwd_mode.m_valid_i_reg\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \gpr1.dout_i_reg[1]\(3 downto 0) => p_0_out_0(3 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      p_19_out => p_19_out,
      p_8_out => p_8_out,
      \pkt_cnt_reg_reg[3]\ => \gntv_or_sync_fifo.gl0.rd_n_17\,
      \pkt_cnt_reg_reg[4]\ => \gntv_or_sync_fifo.gl0.rd_n_15\,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      pkt_cntr_one => pkt_cntr_one,
      prog_full_i => prog_full_i,
      ram_full_fb_i_reg => \^out\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_logic
     port map (
      D(3) => \gntv_or_sync_fifo.gl0.rd_n_7\,
      D(2) => \gntv_or_sync_fifo.gl0.rd_n_8\,
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_9\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_10\,
      Q(3 downto 0) => p_12_out(3 downto 0),
      aclk => aclk,
      comp0 => \gwss.wsts/comp0\,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_d1_reg[2]\(2 downto 0) => p_13_out(2 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_11\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\ => \^out\,
      p_19_out => p_19_out,
      p_8_out => p_8_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_axi_vfifo_ctrl_0_0_memory__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      E(0) => dout_i,
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      aclk => aclk,
      ar_fifo_dout_zero => ar_fifo_dout_zero,
      areset_d1 => areset_d1,
      count_d10_in(3 downto 0) => p_12_out(3 downto 0),
      curr_state => curr_state,
      curr_state_reg => \^gfwd_mode.m_valid_i_reg\,
      dm_rd_en => dm_rd_en,
      empty_fwft_i_reg => empty,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out_0(3 downto 0),
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \goreg_dm.dout_i_reg[6]_0\ => \^goreg_dm.dout_i_reg[6]\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[1]\ => \gntv_or_sync_fifo.gl0.rd_n_17\,
      \pkt_cnt_reg_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_15\,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      pkt_cntr_one => pkt_cntr_one,
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
rstblk: entity work.\design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__3\
     port map (
      E(0) => dout_i,
      Q(0) => Q(0),
      aclk => aclk,
      curr_state_reg => \^goreg_dm.dout_i_reg[6]\,
      \gcc0.gc0.count_d1_reg[3]\ => rstblk_n_4,
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      \out\ => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mctf_tvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\ : entity is "fifo_generator_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\ is
  signal empty : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_19\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_20\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_8\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_6\ : STD_LOGIC;
  signal \^goreg_dm.dout_i_reg[0]\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \goreg_dm.dout_i_reg[0]\ <= \^goreg_dm.dout_i_reg[0]\;
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized1\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      Q_reg => empty,
      Q_reg_0 => Q_reg,
      Q_reg_1 => Q_reg_1,
      S(0) => \gntv_or_sync_fifo.gl0.rd_n_19\,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gc0.count_reg[1]\ => \gntv_or_sync_fifo.gl0.wr_n_6\,
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => p_12_out(5 downto 0),
      \gcc0.gc0.count_reg[5]\(2 downto 1) => p_13_out(5 downto 4),
      \gcc0.gc0.count_reg[5]\(0) => p_13_out(1),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gntv_or_sync_fifo.gl0.rd_n_3\,
      \goreg_dm.dout_i_reg[0]\ => \^goreg_dm.dout_i_reg[0]\,
      \gpr1.dout_i_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_4\,
      \gpr1.dout_i_reg[0]_0\(5 downto 0) => p_0_out_0(5 downto 0),
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(0) => mux4_out(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_3,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_8\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.rd_n_20\,
      ram_full_fb_i_reg_0 => \^out\,
      ram_full_fb_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_5\,
      we_bcnt => we_bcnt
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized2\
     port map (
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      Q(2 downto 1) => p_13_out(5 downto 4),
      Q(0) => p_13_out(1),
      S(0) => \gntv_or_sync_fifo.gl0.rd_n_19\,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.rd_n_8\,
      \gc0.count_d1_reg[4]\(4 downto 0) => p_0_out_0(4 downto 0),
      \gc0.count_d1_reg[4]_0\ => \gntv_or_sync_fifo.gl0.rd_n_20\,
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gpr1.dout_i_reg[0]\(5 downto 0) => p_12_out(5 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => rstblk_n_4,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_3,
      \out\ => \^out\,
      prog_full_i_1 => prog_full_i_1,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_5\,
      ram_empty_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_6\,
      ram_full_fb_i_reg(0) => E(0),
      ram_full_fb_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_3\
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_axi_vfifo_ctrl_0_0_memory__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q_reg => Q_reg_0,
      Q_reg_0 => Q_reg_2,
      aclk => aclk,
      empty_fwft_i_reg => empty,
      \gc0.count_d1_reg[5]\(5 downto 0) => p_0_out_0(5 downto 0),
      \gcc0.gc0.count_d1_reg[5]\(5 downto 0) => p_12_out(5 downto 0),
      \goreg_dm.dout_i_reg[0]_0\ => \^goreg_dm.dout_i_reg[0]\,
      \gpregsm1.curr_fwft_state_reg[0]\ => \gntv_or_sync_fifo.gl0.rd_n_4\,
      m_axi_bvalid => m_axi_bvalid,
      mux4_out(0) => mux4_out(1),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]\ => rstblk_n_4,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0)
    );
rstblk: entity work.design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \gcc0.gc0.count_d1_reg[5]\ => rstblk_n_3,
      \goreg_dm.dout_i_reg[0]\ => rstblk_n_4,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      \out\ => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \^m_axi_arvalid\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\ : entity is "fifo_generator_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\ is
  signal dm_rd_en : STD_LOGIC;
  signal dout_i : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_1\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_11\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_4\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_5\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_4\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_3 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_logic_183
     port map (
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      E(0) => E(0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(1) => rstblk_n_1,
      Q(0) => rstblk_n_2,
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      empty_fwft_fb_o_i_reg(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      empty_fwft_fb_o_i_reg(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      \gc0.count_d1_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\(3 downto 0) => p_0_out(3 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\ => p_2_out,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      ram_full_fb_i_reg => \^out\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_11\
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.design_1_axi_vfifo_ctrl_0_0_wr_logic_184
     port map (
      D(1) => \gntv_or_sync_fifo.gl0.rd_n_4\,
      D(0) => \gntv_or_sync_fifo.gl0.rd_n_5\,
      E(0) => E(0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(3 downto 0) => p_12_out(3 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \gc0.count_reg[3]\(3 downto 0) => rd_pntr_plus1(3 downto 0),
      \gcc0.gc0.count_d1_reg[3]\(3 downto 0) => p_13_out(3 downto 0),
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rstblk_n_3,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rst_full_gen_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\ => \^out\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i,
      ram_empty_fb_i_reg => p_2_out,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_3\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_4\
    );
\gntv_or_sync_fifo.mem\: entity work.design_1_axi_vfifo_ctrl_0_0_memory_185
     port map (
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      Q(3 downto 0) => p_12_out(3 downto 0),
      aclk => aclk,
      dm_rd_en => dm_rd_en,
      \gc0.count_d1_reg[3]\(3 downto 0) => p_0_out(3 downto 0),
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0) => dout_i
    );
rstblk: entity work.\design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__xdcDup__1\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      \gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_4\,
      \gc0.count_d1_reg[3]\ => \gntv_or_sync_fifo.gl0.rd_n_11\,
      \gcc0.gc0.count_d1_reg[3]\ => rstblk_n_4,
      \goreg_dm.dout_i_reg[40]\(0) => dout_i,
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_1\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      m_axi_arready => m_axi_arready,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1) => rstblk_n_1,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0) => rstblk_n_2,
      \out\ => rst_full_gen_i,
      p_8_out => p_8_out,
      ram_full_fb_i_reg => \^out\,
      ram_full_i_reg => rstblk_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_flag_gen is
  port (
    mcdf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mcpf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mctf_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC;
    Q_reg_3 : in STD_LOGIC;
    Q_reg_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_flag_gen : entity is "flag_gen";
end design_1_axi_vfifo_ctrl_0_0_flag_gen;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_flag_gen is
  signal final_full_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mcdf_full\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mcpf_full\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^mctf_full\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  mcdf_full(1 downto 0) <= \^mcdf_full\(1 downto 0);
  mcpf_full(1 downto 0) <= \^mcpf_full\(1 downto 0);
  mctf_full(1 downto 0) <= \^mctf_full\(1 downto 0);
\VFIFO_CHANNEL_FULL[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^mctf_full\(0),
      I1 => \^mcdf_full\(0),
      I2 => \^mcpf_full\(0),
      O => final_full_reg(0)
    );
\VFIFO_CHANNEL_FULL[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^mctf_full\(1),
      I1 => \^mcdf_full\(1),
      I2 => \^mcpf_full\(1),
      O => final_full_reg(1)
    );
\VFIFO_CHANNEL_FULL_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => final_full_reg(0),
      Q => vfifo_s2mm_channel_full(0),
      R => Q(0)
    );
\VFIFO_CHANNEL_FULL_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => final_full_reg(1),
      Q => vfifo_s2mm_channel_full(1),
      R => Q(0)
    );
gflag_gen_mcdf: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1\
     port map (
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      mcdf_full(1 downto 0) => \^mcdf_full\(1 downto 0)
    );
gflag_gen_mpdf: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_158\
     port map (
      Q_reg => Q_reg_1,
      Q_reg_0 => Q_reg_2,
      aclk => aclk,
      mcpf_full(1 downto 0) => \^mcpf_full\(1 downto 0)
    );
gflag_gen_mtdf: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized1_159\
     port map (
      Q_reg => Q_reg_3,
      Q_reg_0 => Q_reg_4,
      aclk => aclk,
      mctf_full(1 downto 0) => \^mctf_full\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ENB_I : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : out STD_LOGIC;
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    aclk : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\ : entity is "rd_logic";
end \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \c2/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_2_out : STD_LOGIC;
  signal rpntr_n_27 : STD_LOGIC;
  signal rpntr_n_28 : STD_LOGIC;
  signal rpntr_n_29 : STD_LOGIC;
  signal rpntr_n_30 : STD_LOGIC;
  signal rpntr_n_31 : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft
     port map (
      E(0) => \^e\(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\(1 downto 0) => \out\(1 downto 0),
      p_3_out => p_3_out,
      ram_empty_fb_i_reg => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg_0
    );
\grss.rsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0\
     port map (
      E(0) => \^e\(0),
      aclk => aclk,
      \gc0.count_d1_reg[0]\ => rpntr_n_27,
      \gc0.count_d1_reg[2]\ => rpntr_n_28,
      \gc0.count_d1_reg[4]\ => rpntr_n_29,
      \gc0.count_d1_reg[6]\ => rpntr_n_30,
      \gc0.count_d1_reg[8]\ => rpntr_n_31,
      \gcc0.gc0.count_d1_reg[6]\(2 downto 0) => \gcc0.gc0.count_d1_reg[6]\(2 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => p_2_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      v1_reg(1) => \c2/v1_reg\(4),
      v1_reg(0) => \c2/v1_reg\(0)
    );
rpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      E(0) => \^e\(0),
      Q(5 downto 0) => \gc0.count_d1_reg[7]\(5 downto 0),
      S(0) => S(0),
      aclk => aclk,
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_reg[8]\(6 downto 0) => \gcc0.gc0.count_reg[8]\(6 downto 0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      ram_empty_i_reg => rpntr_n_27,
      ram_empty_i_reg_0 => rpntr_n_28,
      ram_empty_i_reg_1 => rpntr_n_29,
      ram_empty_i_reg_2 => rpntr_n_30,
      ram_empty_i_reg_3 => rpntr_n_31,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(4 downto 0) => v1_reg_0(4 downto 0),
      v1_reg_1(1) => \c2/v1_reg\(4),
      v1_reg_1(0) => \c2/v1_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\ is
  port (
    \out\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_full_i_reg : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_d1_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_full_i_reg_0 : out STD_LOGIC;
    p_8_out : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[0]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[2]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[4]\ : in STD_LOGIC;
    \gcc0.gc0.count_d1_reg[6]\ : in STD_LOGIC;
    v1_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_tvalid : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\ : entity is "rd_logic";
end \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\ is
  signal \^out\ : STD_LOGIC;
  signal \^p_8_out\ : STD_LOGIC;
  signal rpntr_n_10 : STD_LOGIC;
  signal rpntr_n_12 : STD_LOGIC;
begin
  \out\ <= \^out\;
  p_8_out <= \^p_8_out\;
\gr1.gr1_int.rfwft\: entity work.design_1_axi_vfifo_ctrl_0_0_rd_fwft_10
     port map (
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gc0.count_reg[8]\(0) => \^p_8_out\,
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\
    );
\grss.rsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_status_flags_ss__parameterized0_11\
     port map (
      E(0) => \^p_8_out\,
      aclk => aclk,
      \gc0.count_d1_reg[8]\ => rpntr_n_12,
      \gc0.count_reg[8]\ => rpntr_n_10,
      \gcc0.gc0.count_d1_reg[0]\ => \gcc0.gc0.count_d1_reg[0]\,
      \gcc0.gc0.count_d1_reg[2]\ => \gcc0.gc0.count_d1_reg[2]\,
      \gcc0.gc0.count_d1_reg[4]\ => \gcc0.gc0.count_d1_reg[4]\,
      \gcc0.gc0.count_d1_reg[6]\ => \gcc0.gc0.count_d1_reg[6]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \^out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      v1_reg(3 downto 0) => v1_reg(3 downto 0)
    );
rpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_bin_cntr__parameterized0_12\
     port map (
      E(0) => \^p_8_out\,
      Q(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[7]_0\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(0) => \gcc0.gc0.count_d1_reg[8]\(0),
      \gcc0.gc0.count_reg[8]\(0) => \gcc0.gc0.count_reg[8]\(0),
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      ram_empty_i_reg => rpntr_n_10,
      ram_empty_i_reg_0 => rpntr_n_12,
      ram_full_i_reg => ram_full_i_reg,
      ram_full_i_reg_0 => ram_full_i_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn is
  port (
    counts_matched : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    mem_init_done_reg_0 : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    argen_to_mctf_tvalid : out STD_LOGIC;
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    I147 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_fwft_i_reg : in STD_LOGIC;
    aclk : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[14]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 0 to 0 );
    tid_fifo_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    we_bcnt : in STD_LOGIC;
    we_ar_txn : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn : entity is "vfifo_ar_txn";
end design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn is
  signal \^i147\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal WR_DATA_0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \mem_init_done_i_1__0_n_0\ : STD_LOGIC;
  signal \^mem_init_done_reg_0\ : STD_LOGIC;
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \plusOp_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \plusOp_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \plusOp_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_10_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_11_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_8_n_0 : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_9_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_10_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_11_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_12_n_0 : STD_LOGIC;
  signal ram_reg_0_1_6_11_i_9_n_0 : STD_LOGIC;
  signal rd_data_bcnt_arb : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reset_addr : STD_LOGIC;
  signal \reset_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal sdpo_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sdpram_arcnt_n_0 : STD_LOGIC;
  signal sdpram_arcnt_n_1 : STD_LOGIC;
  signal sdpram_arcnt_n_10 : STD_LOGIC;
  signal sdpram_arcnt_n_11 : STD_LOGIC;
  signal sdpram_arcnt_n_12 : STD_LOGIC;
  signal sdpram_arcnt_n_13 : STD_LOGIC;
  signal sdpram_arcnt_n_14 : STD_LOGIC;
  signal sdpram_arcnt_n_15 : STD_LOGIC;
  signal sdpram_arcnt_n_2 : STD_LOGIC;
  signal sdpram_arcnt_n_3 : STD_LOGIC;
  signal sdpram_arcnt_n_4 : STD_LOGIC;
  signal sdpram_arcnt_n_5 : STD_LOGIC;
  signal sdpram_arcnt_n_6 : STD_LOGIC;
  signal sdpram_arcnt_n_7 : STD_LOGIC;
  signal sdpram_arcnt_n_8 : STD_LOGIC;
  signal sdpram_arcnt_n_9 : STD_LOGIC;
  signal sdpram_bcnt1_n_0 : STD_LOGIC;
  signal v1_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal we_arcnt : STD_LOGIC;
  signal wr_addr_bcnt : STD_LOGIC;
  signal \NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mem_init_done_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \reset_addr[0]_i_1__0\ : label is "soft_lutpair13";
begin
  I147(31 downto 0) <= \^i147\(31 downto 0);
  mem_init_done_reg_0 <= \^mem_init_done_reg_0\;
comp1_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_compare__parameterized0\
     port map (
      counts_matched => counts_matched,
      mem_init_done_reg(2) => v1_reg(6),
      mem_init_done_reg(1) => v1_reg(3),
      mem_init_done_reg(0) => v1_reg(0),
      mem_init_done_reg_0 => \^mem_init_done_reg_0\,
      \plusOp__1\(9 downto 8) => \plusOp__1\(15 downto 14),
      \plusOp__1\(7 downto 4) => \plusOp__1\(11 downto 8),
      \plusOp__1\(3 downto 0) => \plusOp__1\(5 downto 2),
      sdpo_int(9 downto 8) => rd_data_bcnt_arb(15 downto 14),
      sdpo_int(7 downto 4) => rd_data_bcnt_arb(11 downto 8),
      sdpo_int(3 downto 0) => rd_data_bcnt_arb(5 downto 2)
    );
empty_set_clr: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0_167\
     port map (
      Q(0) => Q(0),
      Q_reg => Q_reg,
      aclk => aclk,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfwd_rev.state_reg[0]\(0) => \gfwd_rev.state_reg[0]\(0),
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      mem_init_done_reg => \^mem_init_done_reg_0\,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      \vfifo_mm2s_channel_empty[0]\ => \vfifo_mm2s_channel_empty[0]\,
      \vfifo_mm2s_channel_empty[1]\ => \vfifo_mm2s_channel_empty[1]\,
      we_arcnt => we_arcnt
    );
\mem_init_done_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mem_init_done_reg_0\,
      I1 => reset_addr,
      O => \mem_init_done_i_1__0_n_0\
    );
mem_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \mem_init_done_i_1__0_n_0\,
      Q => \^mem_init_done_reg_0\,
      R => Q(0)
    );
\plusOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__0/i__carry_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry_n_3\,
      CYINIT => sdpo_int(0),
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry_n_4\,
      O(2) => \plusOp_inferred__0/i__carry_n_5\,
      O(1) => \plusOp_inferred__0/i__carry_n_6\,
      O(0) => \plusOp_inferred__0/i__carry_n_7\,
      S(3 downto 0) => sdpo_int(4 downto 1)
    );
\plusOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__0_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      S(3 downto 0) => sdpo_int(8 downto 5)
    );
\plusOp_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__0/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__0/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_inferred__0/i__carry__1_n_4\,
      O(2) => \plusOp_inferred__0/i__carry__1_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__1_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__1_n_7\,
      S(3 downto 0) => sdpo_int(12 downto 9)
    );
\plusOp_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__0/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_inferred__0/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED\(3),
      O(2) => \plusOp_inferred__0/i__carry__2_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__2_n_7\,
      S(3) => '0',
      S(2 downto 0) => sdpo_int(15 downto 13)
    );
\plusOp_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \plusOp_inferred__1/i__carry_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry_n_3\,
      CYINIT => sdpram_arcnt_n_15,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \plusOp__1\(4 downto 1),
      S(3) => sdpram_arcnt_n_11,
      S(2) => sdpram_arcnt_n_12,
      S(1) => sdpram_arcnt_n_13,
      S(0) => sdpram_arcnt_n_14
    );
\plusOp_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__0_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__0_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \plusOp__1\(8 downto 5),
      S(3) => sdpram_arcnt_n_7,
      S(2) => sdpram_arcnt_n_8,
      S(1) => sdpram_arcnt_n_9,
      S(0) => sdpram_arcnt_n_10
    );
\plusOp_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__0_n_0\,
      CO(3) => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(2) => \plusOp_inferred__1/i__carry__1_n_1\,
      CO(1) => \plusOp_inferred__1/i__carry__1_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \plusOp__1\(12 downto 9),
      S(3) => sdpram_arcnt_n_3,
      S(2) => sdpram_arcnt_n_4,
      S(1) => sdpram_arcnt_n_5,
      S(0) => sdpram_arcnt_n_6
    );
\plusOp_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_inferred__1/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_inferred__1/i__carry__2_n_2\,
      CO(0) => \plusOp_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \plusOp__1\(15 downto 13),
      S(3) => '0',
      S(2) => sdpram_arcnt_n_0,
      S(1) => sdpram_arcnt_n_1,
      S(0) => sdpram_arcnt_n_2
    );
ram_reg_0_1_0_5_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(3),
      I1 => \gstage1.q_dly_reg[14]\(1),
      O => ram_reg_0_1_0_5_i_10_n_0
    );
ram_reg_0_1_0_5_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(2),
      I1 => \gstage1.q_dly_reg[14]\(0),
      O => ram_reg_0_1_0_5_i_11_n_0
    );
ram_reg_0_1_0_5_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(5),
      I1 => \gstage1.q_dly_reg[14]\(3),
      O => ram_reg_0_1_0_5_i_8_n_0
    );
ram_reg_0_1_0_5_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(4),
      I1 => \gstage1.q_dly_reg[14]\(2),
      O => ram_reg_0_1_0_5_i_9_n_0
    );
ram_reg_0_1_6_11_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(8),
      I1 => \gstage1.q_dly_reg[14]\(6),
      O => ram_reg_0_1_6_11_i_10_n_0
    );
ram_reg_0_1_6_11_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(7),
      I1 => \gstage1.q_dly_reg[14]\(5),
      O => ram_reg_0_1_6_11_i_11_n_0
    );
ram_reg_0_1_6_11_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(6),
      I1 => \gstage1.q_dly_reg[14]\(4),
      O => ram_reg_0_1_6_11_i_12_n_0
    );
ram_reg_0_1_6_11_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i147\(9),
      I1 => \gstage1.q_dly_reg[14]\(7),
      O => ram_reg_0_1_6_11_i_9_n_0
    );
\reset_addr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mem_init_done_reg_0\,
      I1 => reset_addr,
      O => \reset_addr[0]_i_1__0_n_0\
    );
\reset_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \reset_addr[0]_i_1__0_n_0\,
      Q => reset_addr,
      R => Q(0)
    );
sdpram_ar_addr: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized0_168\
     port map (
      I147(31 downto 0) => \^i147\(31 downto 0),
      PAYLOAD_FROM_MTF(0) => PAYLOAD_FROM_MTF(0),
      S(3) => ram_reg_0_1_0_5_i_8_n_0,
      S(2) => ram_reg_0_1_0_5_i_9_n_0,
      S(1) => ram_reg_0_1_0_5_i_10_n_0,
      S(0) => ram_reg_0_1_0_5_i_11_n_0,
      WR_DATA(28 downto 0) => WR_DATA(28 downto 0),
      aclk => aclk,
      \gpr1.dout_i_reg[37]\(28 downto 0) => \gpr1.dout_i_reg[37]\(28 downto 0),
      \gstage1.q_dly_reg[13]\(3) => ram_reg_0_1_6_11_i_9_n_0,
      \gstage1.q_dly_reg[13]\(2) => ram_reg_0_1_6_11_i_10_n_0,
      \gstage1.q_dly_reg[13]\(1) => ram_reg_0_1_6_11_i_11_n_0,
      \gstage1.q_dly_reg[13]\(0) => ram_reg_0_1_6_11_i_12_n_0,
      \gstage1.q_dly_reg[14]\(0) => \gstage1.q_dly_reg[14]\(8),
      mem_init_done_reg => \^mem_init_done_reg_0\,
      reset_addr => reset_addr,
      we_ar_txn => we_ar_txn
    );
sdpram_arcnt: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_169\
     port map (
      Q_reg(2) => v1_reg(6),
      Q_reg(1) => v1_reg(3),
      Q_reg(0) => v1_reg(0),
      aclk => aclk,
      \gfwd_rev.storage_data1_reg[0]\(5 downto 4) => rd_data_bcnt_arb(13 downto 12),
      \gfwd_rev.storage_data1_reg[0]\(3 downto 2) => rd_data_bcnt_arb(7 downto 6),
      \gfwd_rev.storage_data1_reg[0]\(1 downto 0) => rd_data_bcnt_arb(1 downto 0),
      mem_init_done_reg => \^mem_init_done_reg_0\,
      \plusOp__1\(14 downto 0) => \plusOp__1\(15 downto 1),
      reset_addr => reset_addr,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      sdpo_int(15) => sdpram_arcnt_n_0,
      sdpo_int(14) => sdpram_arcnt_n_1,
      sdpo_int(13) => sdpram_arcnt_n_2,
      sdpo_int(12) => sdpram_arcnt_n_3,
      sdpo_int(11) => sdpram_arcnt_n_4,
      sdpo_int(10) => sdpram_arcnt_n_5,
      sdpo_int(9) => sdpram_arcnt_n_6,
      sdpo_int(8) => sdpram_arcnt_n_7,
      sdpo_int(7) => sdpram_arcnt_n_8,
      sdpo_int(6) => sdpram_arcnt_n_9,
      sdpo_int(5) => sdpram_arcnt_n_10,
      sdpo_int(4) => sdpram_arcnt_n_11,
      sdpo_int(3) => sdpram_arcnt_n_12,
      sdpo_int(2) => sdpram_arcnt_n_13,
      sdpo_int(1) => sdpram_arcnt_n_14,
      sdpo_int(0) => sdpram_arcnt_n_15,
      we_arcnt => we_arcnt
    );
sdpram_bcnt1: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_170\
     port map (
      WR_DATA(0) => sdpram_bcnt1_n_0,
      aclk => aclk,
      mem_init_done_reg => \^mem_init_done_reg_0\,
      mem_init_done_reg_0(14 downto 0) => WR_DATA_0(15 downto 1),
      sdpo_int(15 downto 0) => sdpo_int(15 downto 0),
      tid_fifo_dout(0) => tid_fifo_dout(0),
      we_bcnt => we_bcnt,
      wr_addr_bcnt(0) => wr_addr_bcnt
    );
sdpram_bcnt2: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram__parameterized2_171\
     port map (
      O(2) => \plusOp_inferred__0/i__carry__2_n_5\,
      O(1) => \plusOp_inferred__0/i__carry__2_n_6\,
      O(0) => \plusOp_inferred__0/i__carry__2_n_7\,
      WR_DATA(14 downto 0) => WR_DATA_0(15 downto 1),
      aclk => aclk,
      \goreg_dm.dout_i_reg[0]\(3) => \plusOp_inferred__0/i__carry__1_n_4\,
      \goreg_dm.dout_i_reg[0]\(2) => \plusOp_inferred__0/i__carry__1_n_5\,
      \goreg_dm.dout_i_reg[0]\(1) => \plusOp_inferred__0/i__carry__1_n_6\,
      \goreg_dm.dout_i_reg[0]\(0) => \plusOp_inferred__0/i__carry__1_n_7\,
      \goreg_dm.dout_i_reg[0]_0\(3) => \plusOp_inferred__0/i__carry__0_n_4\,
      \goreg_dm.dout_i_reg[0]_0\(2) => \plusOp_inferred__0/i__carry__0_n_5\,
      \goreg_dm.dout_i_reg[0]_0\(1) => \plusOp_inferred__0/i__carry__0_n_6\,
      \goreg_dm.dout_i_reg[0]_0\(0) => \plusOp_inferred__0/i__carry__0_n_7\,
      \goreg_dm.dout_i_reg[0]_1\(3) => \plusOp_inferred__0/i__carry_n_4\,
      \goreg_dm.dout_i_reg[0]_1\(2) => \plusOp_inferred__0/i__carry_n_5\,
      \goreg_dm.dout_i_reg[0]_1\(1) => \plusOp_inferred__0/i__carry_n_6\,
      \goreg_dm.dout_i_reg[0]_1\(0) => \plusOp_inferred__0/i__carry_n_7\,
      mem_init_done_reg => \^mem_init_done_reg_0\,
      mem_init_done_reg_0(0) => sdpram_bcnt1_n_0,
      reset_addr => reset_addr,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      sdpo_int(15 downto 0) => rd_data_bcnt_arb(15 downto 0),
      tid_fifo_dout(0) => tid_fifo_dout(0),
      we_bcnt => we_bcnt,
      wr_addr_bcnt(0) => wr_addr_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter is
  port (
    s_axis_tid_arb_i : out STD_LOGIC;
    mem_init_done : out STD_LOGIC;
    \gfwd_rev.state_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    mux4_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_rst_reg_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    we_mm2s_valid : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_1\ : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    Q_reg : in STD_LOGIC;
    Q_reg_0 : in STD_LOGIC;
    Q_reg_1 : in STD_LOGIC;
    mm2s_trans_last_arb : in STD_LOGIC;
    counts_matched : in STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter : entity is "vfifo_arbiter";
end design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter is
  signal ch_arb_cntr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ch_arb_cntr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ch_mask_mm2s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ch_mask_reg_n_0_[0]\ : STD_LOGIC;
  signal ch_req_rgslice_n_0 : STD_LOGIC;
  signal ch_req_rgslice_n_7 : STD_LOGIC;
  signal ch_req_rgslice_n_8 : STD_LOGIC;
  signal curr_state : STD_LOGIC;
  signal empty_set_clr_n_10 : STD_LOGIC;
  signal empty_set_clr_n_11 : STD_LOGIC;
  signal empty_set_clr_n_2 : STD_LOGIC;
  signal empty_set_clr_n_3 : STD_LOGIC;
  signal empty_set_clr_n_5 : STD_LOGIC;
  signal empty_set_clr_n_6 : STD_LOGIC;
  signal \^mem_init_done\ : STD_LOGIC;
  signal mem_init_done_i_1_n_0 : STD_LOGIC;
  signal next_channel14_out : STD_LOGIC;
  signal next_state : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal reg_slice_payload_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal reset_addr : STD_LOGIC;
  signal \reset_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \^s_axis_tid_arb_i\ : STD_LOGIC;
  signal s_axis_tready_arb_rs_in : STD_LOGIC;
  signal sdpram_gcnt_n_0 : STD_LOGIC;
  signal sdpram_mm2s_cnt_n_0 : STD_LOGIC;
  signal sdpram_mm2s_cnt_n_1 : STD_LOGIC;
  signal sdpram_mm2s_cnt_n_2 : STD_LOGIC;
  signal sdpram_mm2s_gcnt_n_0 : STD_LOGIC;
  signal vfifo_mm2s_channel_full_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_addr_gcnt : STD_LOGIC;
  signal wr_data_gcnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_data_mm2s_cnt : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mem_init_done_i_1 : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \reset_addr[0]_i_1\ : label is "soft_lutpair33";
begin
  mem_init_done <= \^mem_init_done\;
  s_axis_tid_arb_i <= \^s_axis_tid_arb_i\;
\ch_arb_cntr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ch_arb_cntr(0),
      Q => ch_arb_cntr_reg(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
\ch_arb_cntr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ch_arb_cntr(1),
      Q => ch_arb_cntr_reg(1),
      R => \wr_rst_reg_reg[1]\(0)
    );
\ch_arb_cntr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_set_clr_n_3,
      Q => ch_arb_cntr_reg(2),
      R => \wr_rst_reg_reg[1]\(0)
    );
\ch_arb_cntr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_set_clr_n_2,
      Q => ch_arb_cntr_reg(3),
      R => \wr_rst_reg_reg[1]\(0)
    );
\ch_mask_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_set_clr_n_11,
      Q => \ch_mask_reg_n_0_[0]\,
      S => \wr_rst_reg_reg[1]\(0)
    );
\ch_mask_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => empty_set_clr_n_10,
      Q => p_2_in,
      R => \wr_rst_reg_reg[1]\(0)
    );
ch_req_rgslice: entity work.design_1_axi_vfifo_ctrl_0_0_axic_register_slice
     port map (
      ADDRC(0) => \^s_axis_tid_arb_i\,
      ADDRD(0) => wr_addr_gcnt,
      D(0) => ch_arb_cntr(1),
      DIA(0) => wr_data_gcnt(0),
      DOA(0) => sdpram_gcnt_n_0,
      Q(0) => \gfwd_rev.state_reg[1]\(0),
      Q_reg => ch_req_rgslice_n_0,
      Q_reg_0 => ch_req_rgslice_n_7,
      Q_reg_1 => ch_req_rgslice_n_8,
      Q_reg_2 => empty_set_clr_n_6,
      Q_reg_3 => Q_reg_0,
      Q_reg_4 => Q_reg,
      Q_reg_5 => empty_set_clr_n_5,
      aclk => aclk,
      areset_d1 => areset_d1,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      \ch_arb_cntr_reg_reg[1]\(1 downto 0) => ch_arb_cntr_reg(1 downto 0),
      ch_mask_mm2s(1 downto 0) => ch_mask_mm2s(1 downto 0),
      counts_matched => counts_matched,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[36]\(0) => Q(0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      \gpfs.prog_full_i_reg_1\ => \gpfs.prog_full_i_reg_1\,
      mem_init_done_reg => \^mem_init_done\,
      mem_init_done_reg_0 => sdpram_mm2s_gcnt_n_0,
      mux4_out(1 downto 0) => mux4_out(1 downto 0),
      next_channel14_out => next_channel14_out,
      p_2_in => p_2_in,
      reg_slice_payload_in(0) => reg_slice_payload_in(0),
      reset_addr => reset_addr,
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i,
      \vfifo_mm2s_channel_full_reg_reg[1]\(0) => vfifo_mm2s_channel_full_reg(1),
      \wr_rst_reg_reg[1]\(0) => \wr_rst_reg_reg[1]\(0)
    );
curr_state_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => next_state,
      Q => curr_state,
      R => \wr_rst_reg_reg[1]\(0)
    );
empty_set_clr: entity work.design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top
     port map (
      D(2) => empty_set_clr_n_2,
      D(1) => empty_set_clr_n_3,
      D(0) => ch_arb_cntr(0),
      Q(3 downto 0) => ch_arb_cntr_reg(3 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      \ch_arb_cntr_reg_reg[2]\ => empty_set_clr_n_6,
      \ch_arb_cntr_reg_reg[3]\ => empty_set_clr_n_5,
      ch_mask_mm2s(1 downto 0) => ch_mask_mm2s(1 downto 0),
      \ch_mask_reg[0]\ => empty_set_clr_n_11,
      \ch_mask_reg[0]_0\ => \ch_mask_reg_n_0_[0]\,
      \ch_mask_reg[1]\ => empty_set_clr_n_10,
      curr_state => curr_state,
      \gfwd_mode.storage_data1_reg[36]\ => ch_req_rgslice_n_7,
      \gfwd_mode.storage_data1_reg[36]_0\ => ch_req_rgslice_n_8,
      next_channel14_out => next_channel14_out,
      next_state => next_state,
      p_2_in => p_2_in,
      reg_slice_payload_in(0) => reg_slice_payload_in(0),
      s_axis_tready_arb_rs_in => s_axis_tready_arb_rs_in,
      \vfifo_mm2s_channel_full_reg_reg[1]\(1 downto 0) => vfifo_mm2s_channel_full_reg(1 downto 0)
    );
mem_init_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mem_init_done\,
      I1 => reset_addr,
      O => mem_init_done_i_1_n_0
    );
mem_init_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => mem_init_done_i_1_n_0,
      Q => \^mem_init_done\,
      R => \wr_rst_reg_reg[1]\(0)
    );
\reset_addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^mem_init_done\,
      I1 => reset_addr,
      O => \reset_addr[0]_i_1_n_0\
    );
\reset_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \reset_addr[0]_i_1_n_0\,
      Q => reset_addr,
      R => \wr_rst_reg_reg[1]\(0)
    );
sdpram_gcnt: entity work.design_1_axi_vfifo_ctrl_0_0_sdpram
     port map (
      ADDRC(0) => \^s_axis_tid_arb_i\,
      ADDRD(0) => wr_addr_gcnt,
      DIA(0) => wr_data_gcnt(0),
      DOA(0) => sdpram_gcnt_n_0,
      Q_reg => Q_reg_1,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => ch_req_rgslice_n_0,
      mem_init_done_reg => \^mem_init_done\,
      wr_data_gcnt(2 downto 0) => wr_data_gcnt(3 downto 1)
    );
sdpram_mm2s_cnt: entity work.design_1_axi_vfifo_ctrl_0_0_sdpram_155
     port map (
      DIB(1) => sdpram_mm2s_cnt_n_2,
      DIB(0) => wr_data_mm2s_cnt(2),
      DOA(1) => sdpram_mm2s_cnt_n_0,
      DOA(0) => sdpram_mm2s_cnt_n_1,
      Q(0) => Q(0),
      aclk => aclk,
      mem_init_done_reg => \^mem_init_done\,
      reset_addr => reset_addr,
      we_mm2s_valid => we_mm2s_valid
    );
sdpram_mm2s_gcnt: entity work.design_1_axi_vfifo_ctrl_0_0_sdpram_156
     port map (
      ADDRD(0) => wr_addr_gcnt,
      DIB(1) => sdpram_mm2s_cnt_n_2,
      DIB(0) => wr_data_mm2s_cnt(2),
      DOA(1) => sdpram_mm2s_cnt_n_0,
      DOA(0) => sdpram_mm2s_cnt_n_1,
      Q(0) => Q(0),
      Q_reg => sdpram_mm2s_gcnt_n_0,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => ch_req_rgslice_n_0,
      mem_init_done_reg => \^mem_init_done\,
      mm2s_trans_last_arb => mm2s_trans_last_arb,
      wr_data_gcnt(3 downto 0) => wr_data_gcnt(3 downto 0)
    );
\vfifo_mm2s_channel_full_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => vfifo_mm2s_channel_full(0),
      Q => vfifo_mm2s_channel_full_reg(0),
      R => \wr_rst_reg_reg[1]\(0)
    );
\vfifo_mm2s_channel_full_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => vfifo_mm2s_channel_full(1),
      Q => vfifo_mm2s_channel_full_reg(1),
      R => \wr_rst_reg_reg[1]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_3_out : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gc0.count_d1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC;
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\ : entity is "wr_logic";
end \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_13 : STD_LOGIC;
  signal wpntr_n_14 : STD_LOGIC;
  signal wpntr_n_15 : STD_LOGIC;
  signal wpntr_n_16 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\gwss.gpf.wrpf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized0\
     port map (
      E(0) => E(0),
      Q(7 downto 2) => \^q\(5 downto 0),
      Q(1 downto 0) => p_13_out(1 downto 0),
      S(3) => wpntr_n_13,
      S(2) => wpntr_n_14,
      S(1) => wpntr_n_15,
      S(0) => wpntr_n_16,
      SR(0) => SR(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(0) => S(0),
      \gcc0.gc0.count_reg[7]\(3) => wpntr_n_0,
      \gcc0.gc0.count_reg[7]\(2) => wpntr_n_1,
      \gcc0.gc0.count_reg[7]\(1) => wpntr_n_2,
      \gcc0.gc0.count_reg[7]\(0) => wpntr_n_3,
      \gfwd_mode.m_valid_i_reg\(0) => \gfwd_mode.m_valid_i_reg\(0),
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      p_3_out => p_3_out
    );
\gwss.wsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0\
     port map (
      E(0) => E(0),
      SR(0) => SR(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(3 downto 0) => \gc0.count_d1_reg[8]\(3 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\,
      ram_empty_i_reg => ram_empty_i_reg,
      v1_reg(4 downto 0) => v1_reg(4 downto 0),
      v1_reg_0(0) => \c1/v1_reg\(0)
    );
wpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      Q(8 downto 2) => \^q\(6 downto 0),
      Q(1 downto 0) => p_13_out(1 downto 0),
      S(3) => wpntr_n_13,
      S(2) => wpntr_n_14,
      S(1) => wpntr_n_15,
      S(0) => wpntr_n_16,
      SR(0) => SR(0),
      aclk => aclk,
      \gc0.count_d1_reg[7]\(7 downto 0) => \gc0.count_d1_reg[7]\(7 downto 0),
      \gc0.count_reg[7]\(5 downto 0) => \gc0.count_reg[7]\(5 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3) => wpntr_n_0,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2) => wpntr_n_1,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1) => wpntr_n_2,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0) => wpntr_n_3,
      \gfwd_mode.m_valid_i_reg\(0) => \gfwd_mode.m_valid_i_reg\(0),
      ram_empty_i_reg(2 downto 0) => ram_empty_i_reg_0(2 downto 0),
      v1_reg(0) => \c1/v1_reg\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    v1_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i_reg : out STD_LOGIC;
    ram_empty_i_reg_0 : out STD_LOGIC;
    ram_empty_i_reg_1 : out STD_LOGIC;
    ram_empty_i_reg_2 : out STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC;
    \gc0.count_d1_reg[8]_0\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC;
    p_8_out : in STD_LOGIC;
    aclk : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcpf_to_argen_tvalid : in STD_LOGIC;
    \gc0.count_d1_reg[8]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gc0.count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \grstd1.grst_full.grst_f.rst_d3_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\ : entity is "wr_logic";
end \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\ is
  signal \c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \gwss.wsts_n_1\ : STD_LOGIC;
  signal p_13_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal wpntr_n_0 : STD_LOGIC;
  signal wpntr_n_1 : STD_LOGIC;
  signal wpntr_n_13 : STD_LOGIC;
  signal wpntr_n_14 : STD_LOGIC;
  signal wpntr_n_15 : STD_LOGIC;
  signal wpntr_n_16 : STD_LOGIC;
  signal wpntr_n_17 : STD_LOGIC;
  signal wpntr_n_2 : STD_LOGIC;
  signal wpntr_n_3 : STD_LOGIC;
begin
\gwss.gpf.wrpf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_wr_pf_ss__parameterized1\
     port map (
      Q(7 downto 0) => p_13_out(7 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gcc0.gc0.count_reg[7]\(3) => wpntr_n_13,
      \gcc0.gc0.count_reg[7]\(2) => wpntr_n_14,
      \gcc0.gc0.count_reg[7]\(1) => wpntr_n_15,
      \gcc0.gc0.count_reg[7]\(0) => wpntr_n_16,
      \gcc0.gc0.count_reg[8]\(0) => wpntr_n_17,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i,
      ram_full_fb_i_reg => \gwss.wsts_n_1\
    );
\gwss.wsts\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_status_flags_ss__parameterized0_6\
     port map (
      aclk => aclk,
      \gc0.count_d1_reg[8]\ => \gc0.count_d1_reg[8]\,
      \gc0.count_d1_reg[8]_0\ => \gc0.count_d1_reg[8]_0\,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[4]\ => \gwss.wsts_n_1\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => \grstd1.grst_full.grst_f.rst_d3_reg\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      \out\ => \out\,
      p_8_out => p_8_out,
      v1_reg(3 downto 0) => \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\(3 downto 0),
      v1_reg_0(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
wpntr: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_bin_cntr__parameterized0_7\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0),
      Q(8) => Q(0),
      Q(7 downto 0) => p_13_out(7 downto 0),
      S(3) => wpntr_n_0,
      S(2) => wpntr_n_1,
      S(1) => wpntr_n_2,
      S(0) => wpntr_n_3,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]_1\(8 downto 0),
      \gc0.count_reg[7]\(7 downto 0) => \gc0.count_reg[7]\(7 downto 0),
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(3) => wpntr_n_13,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(2) => wpntr_n_14,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(1) => wpntr_n_15,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[8]\(0) => wpntr_n_16,
      \gdiff.gcry_1_sym.diff_pntr_pad_reg[9]\(0) => wpntr_n_17,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\,
      ram_empty_i_reg => ram_empty_i_reg,
      ram_empty_i_reg_0 => ram_empty_i_reg_0,
      ram_empty_i_reg_1 => ram_empty_i_reg_1,
      ram_empty_i_reg_2 => ram_empty_i_reg_2,
      v1_reg(3 downto 0) => v1_reg(3 downto 0),
      v1_reg_0(3 downto 0) => \gntv_or_sync_fifo.gl0.rd/grss.rsts/c1/v1_reg\(3 downto 0),
      v1_reg_1(3 downto 0) => \c1/v1_reg\(3 downto 0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
KW+uM6VF1w2J59GnW9nCNlQJsGixF8tx0hAZ/rW41/3D1CeVZImR6WnUvaQpDzqyukd+6NkQKbGN
gExWu5ZqQg==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
xMDBrDpWBXBP7OHGwvc2M0BkXvMWB7ITv1UnT2qOe4Js2r2cnW7oeoh2VyCQnRlcD5/5v4x0ilk7
SYnxIKWha86OQxyXekUUk/FfC8gHjHq1onEx72iLRF1IJyP2uvfzkkf2QBdHOBx47ZQtZznsiMU0
L5XsqhqXEYz4PbWY2Hk=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
VMbRO25j8i3mCoADFHnJzVSgm77ZT/5C2IIvlXnwpW4mrt7S7wmSCmqhiM5DFJ5Ws9THQGN70uuD
KB05OqsAw7C06UKw3jqk1YuJneFlrHoYK2eUVMMqZNujHBgqiSTTD711I2UkKNn73Uez/bVBPpd9
PRjWwinR5K0A5AmhD6Lz8wwwwyOskaapqXMew9NRR7uq0S9dPu4SLvcVr0bLibLH+N89ZXa/jbp+
3RJFf4um1ETeDD0WiPpKrrM6rZFF4qVHwl9ud4x+sUm8djP0zyMiPTHUKtPtArcITp4mnF1+NkrT
wDYneD2LHP0FAOPxvmbjqTtXFF4PGTOJ1oXxcw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
d1GSv9oPpaKSilyeux7u2Woz/0x9kjq4sTDzalfL5yaZvCk6EoZCUPWJpU7oZmRv/Ax8OH3z7k1z
METCJ+8BVuY2CDJClX3XgMiI5Py8maKwTNjYV/dHYTYzLkK3mXJGbg5csvPwrCOeU+M4xHazRoE7
wb9weTpiTDmjjtkQxwzkDhueZstExobu+o1+4M1IlkozLe6feFl0cjI2cqPbUwbJTGrZZF/k9SHw
3wyjv2T7mQEH62Rg86xozQxnvcfMaL69tqn22/3E6/vl89HetxqVzvvqRP8tLywmT5TFFIT5j0sm
3c+IS968fbpBOZYIrEydYNeKg72LmSE9iPpPdw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dQr35UX/fMxQ0mWuO1AobCiYrdyLPWPk0TWHWdk3vLBJgl1LfE+6RDUnWJRXUC5hPVOWFqSZYqsK
AJZf/+ZnqAGLivhYyIF/5NZfCfoohZ1m9YuLSsEh621l020TqGOoUQpQShaWgqMoYKhxj96b2z7+
YdqoO9I6ELgg19yegcw+dT0uyWnqMVz+ht86aoxRRcTfrsbsjbLWpGQ0zFrjec18nsVisJ2mDHYi
vyhn2bTpQM1hzAHgNobep29SCzR4ti6jMCHejbBYVwUfAbTgkeEolUz3ITQN8T4EyIlw0lNjyE0B
QAFwREf6JPt7qAJK2BEECVwApmjimifT9w8+gQ==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
qG9+1e9HWsJbBpwAEVNnIW8T31cZpOW2uXs45hNxf47rvFTiBbFVMhyd3zCjPtIaPRmEoBb93+cu
0EmC9pGWL/bVJG/EU9c4aPAamJKgILiFaKDFwef8LhWgpBn4Pg0usZUhKWtYKS4kecURd43d6fNV
O7c1lUHnr6MhTqMm/DM=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
AdgnITHk/9qVO+h+BJMfl1a8jrneXRtseQcUYD2qbxt1U5m/vJIyMxzOcspnr7kzQAy4iExLkHYB
i6IvH6c2vlU1/DTjG6yF1rSHS0JWSqSp5MOc7FFGeKXAmrBbCl1GijRvlhH5yGY15xGlRfMQ2hX9
6dhQBGdpLmE7cGcjhrBhvlOlDglLxPii3XLx7QLF952WaQBkHb/t5ErWcnZaSJtyb/nMeA6N9XSX
7G5mgb7LS4zWeIT0uQUaOCyjrWCSTFpzGCi+rh30sIf3XVyLgJLu7z8TGE38ljKW8e/zuDJtowPf
8ed+mM+eBRp6Zg2PBp1eLpGzbnhBOjtBIUf7pw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
XC3pvKqAeRrsJECdUqhsYp04+zRAm3vzBft0DddAKe+bMCD5UTGbvfn7HEBRXv6bI3lWnL3A1zWF
zmVwQk/pzGpuuk+DQvhgfDa7/fAXBUHYHRqfgrhqaCsl4UZG4JEkqhRt8VQEYP3frHHqwfQUKuRH
xyGGN12Z/upcT1+5j0Htoyd/HkRhPM/DggT2k+Bbild5RxdToUs7hZy2eE8yApQ7xhUUxmvW5cGb
9LNizpRfhbr2d7lD4L8xenPYRa7GaH6AUExcFX5fzDO/p1C/Xl0wP6imfn9kRtYWtbjeNuCEwiJz
yjfn9EOH6UeB1BmAjTz0kME+Wb4Z3gwTmrcORw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
O7IUgm0IutOwwLM0oKhHBAmdx4wEZbSfJ2YhSy+fIYZ1abdNB3nrwo0V4udtmzJTuq5q6duPor05
XkHR56BZ8FkIvk6uaTgTjyZGtalxqVbBnS5hePsQ3cHbIBwym4uQZXQmXmDPmtljrGCRgyQs5chB
1YvTAUchU+AfqsGxk4Bfa0xUUuWbE+6N0RqCjOhPR399Ez+CHhdUX2j5+Y7NrTF23bZaAh05xutO
AApcn45krIY+Pcuc3A0aAcWsgig51ra7JamryvjOfNXhVctCRpBBu0TSuTe5fsPchfoOyzN5MwOF
Eg7H5bFRPta0RiL+RN82gy9fAGC/IO+ZYWeYcw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 17648)
`protect data_block
PLymQWL2I08aKdIVyVLqegC1JLCIioNIeWQBZpClFQckZBr/B9qrUhmKqyTn3p+Cz5Y4HNzlZ1o5
TKw0Q2hLhmoja7Ok4gi+r8sZsecjEMI0c29Vie9Lpt36g0TJhAer9GxyjshWGfM1bJ2Qxw4cP0YD
uBmU9XH7yRJ5oSMcyp8vV6QH+qejlZtTQZUmd9uEOt36mn6VZMsDlIcsdJ925/4Pk0Y7P7Xpzv0U
Ev2EkIjXg9HgKdtlvgd8/N+ZWd6EVSXDVAO4irfSKuZUIPD3r0GY0rp9B7ttnq3qSKrCfa+iPsTr
zNr8uVTakA4sQNvkK3alc+KPHuFRyRmenZbDmPqTKQsXNmB57TtZHRU1FxIMcR0yzxwVUWqE9MUk
AulzetwqtXpdYHXSio266R/jH6Hh3svTED3iO2Q+ue4O407dB5Ka4J8CqpKp+q2GZURKTFiZOdTc
YbqfyghQkYvCpxvMydoSS1jZwOwh0YMwyt6rn03D7kDhr9brEvEwFt8hiakKXKV1/hRH2XOIUx9+
iewr1Q4yf6dM5T/ZBsEs5mSpAch4Lx4indmw3uXFBLFDDBXQG0m5IzlfbWAf2GAJ/BMz2qP9Ey9F
NeJcmCdm1yWl8APQQ5tyh9mf1cH+oI+SfCo3ezf3/Hcqy9JhasXHUrTjyA/uDUN9EwO6LJfqksVx
RzbyKxug1gEf9h4YiE+gr1Oyo3I6voGS2tNvq16k30upSNCDzt+IwTS50erKoBHTSj7cZ3KI1Ul7
uqG2Orrx/bgRt9rKUFEHQ6ho4Ehk0PNeyvvbHYT4i7F/ICDw8VYIt2KT8JxqCZcuDCbd9zUnzMY6
cFR5Ds0U7KIhcpAD6L67oN9B0rP6Gx4H03GQDpU6ptEtpLnD623m8OdEops3g70MeAwD3rpMzDXs
y6DHo+sHjGtSghjZHQ+FROITm7MvYNsPUQ6b9OQj00dY5QdD7RNWkGqhYTMG5wn5Eo7L8zIeBf9C
hfqXADfn+XeL7zRx41wwcqF81qh90xGqBK/XHYBTT31VL01dc/uKHAR5iSCrCSRg24FimWTY/NS/
S1Sfu1aXkuSP1DmebtW/p4fK6S4gq4i0fKoLZkSycK0AYawhhML2KKiWg2CC2nEinwFoHiKaskqp
eOTDeIz6oAqXxXmKeweeXUPuGZxZJRZ7zQVv4Drr/kJiVDTmYxP3DvUq3Qu1qcjxnzzL3dohoYB1
ef/EoDT0eB0JI5k90T1K5qzgkXK3BIH3vvOj+IEr1TlEy6mPFbqmBEjCk1GoQiJA35elBPcH3exg
sPnTYXmA+sYMcmtXTSFQficH4ozeo8ie4tQZsbjGaXcpJoYBK8J/fai6TnE14pO1IAuFL08pcGgj
I7xmfAigk4oTQiRb+APcyi4KJcUVXxCMN/xx5IPXoXZIaeXBwpnWQXE3Suu2DJJce+hxqRS8niFc
8CsK9inSEK/wqo+i8PV06zCJWJBsq8a5ezK1C7VNyGMmtpMCQaFYUmGGKcpw5Y2TGpYlDaSeU1a4
pYGrVts6AwDdHtouG8RuasWzrNTpoMDSoMBFATJBT2MIDP7kjLHxEZSYgZwalxQGnwwQYRsMLok7
HtwjKGDMkfauksQfpnJcgOfK/AoYZEE2vPHqpISY0qq/08bRxnEQI+Rxcsg3twfGRDDlA+W0y+/8
QTHoHtUvF7zbmK/JWtgPmTjeUlMl8HSyk7HYIH8wr+rx3l7JuAy02LWT4y+QHzzasm2cXmh1X6Xj
RGY59WVOC+dPNxjSxdLFTPXlFZprX83RMbBWI65Wv4WcPBbgD4Flzm+zoSOvaH1DvUwKqxN8kly0
YmwTHPcUFHZ35RMP9ykyyHavGu+6GdAMjLwFr68MNrj/MgLjSF06BmY7bRN/GN99OZBKkvj5yiCx
XMR8mu29YZ4VWY6SQ6gNyGN5C+N0Q/+wD/+PXzNCH1f/Lc5eigZef7EitpKudS/E/lGhWGFilKzs
8FTXLSl/qV98KF9UKrm95P6RP6DGI6sFOeO/awU/V2mnqiqbh1XytlCRV70910VMKfQsUpEncoeS
iRJACfjpkAexgnAwP9dIF/+CpXwG3jfRJnHN3q5x1m6jXKOBg+QuxLnPrM5lBf3G1qAccHgMgVIU
DlLeFkbzqqk9nRWAqxWOtfENwPHwLnVmneXUGM8Bqn0DleV/pqdBvQySSwCwi1taVTdFMFSVWlNg
QaygDQF3POuMjGTVvPcwxnVcziaJmJ30QFakJo6R3NlJWyQcRgRjfvKtTVKEaNGiJsUJcacNPaU4
L5qbA1YKsBCwd5HPBDclKGF5xvGVw5ch4Bbz+SRYgE6HROel6h6L0dKBZRHI/ckxZwFzVOp7BpHT
1wJo5ZwNmW5kKTFmAg9yyLTW2ID/jT9FnZZKMfcG8ovpXUXonyjsMGJgLjQ0usZT0rvC1vXiKD8v
LhFXGvutzAq55mo+mkTVMsykZpNddfImAJl7QGrWIqx3+ebk09obOxEspePNMiI6nQDuYzEUzOS3
gO44BAry4B8q+2FIUEc2ENwrmgzgO07R7b1wrtXWvmmjVyHnOeRGlyIY2ye23xOJLyhfZZoeWxak
Eta3UWATEO2R6mU/gnajI5U5wJti6apPie+tZqhWtp6KkV8gP52zWAHD1G1Q0uASxYKtw8RcEOYq
vLFXTfZ45lh6kKvm1cVzqTMARf6c8uFJOhvZKxDAjgijWDCOgUUCclZtvg6YqCiy1ys2pz2UH3l4
W55Y4NkJYNL8rT+24p1MBfvo6CCZjod4V6wWnIi4TBDJPscoIya0Sx1qzKG5R7DRAqzkLhqRhKgK
ancJlu6E28KA5EHyPwPW9nbrjJmqDSnTShtSGjpOStm7mUnoKpJ1q08ljLoTjjd5+m7rxv9UOro3
I+mwjWQ56rC9vcImr6C1iOjaaoqckUegko+Ff9EAMerwF4ZT0zQ+QcTkXRUbr9RbdaOR2pa/9Xze
GwxP5NNnb7/D8vG5uCJakn2kC3U9wikFqiQebpeig1dgPIbib0GjtT2QvcSfZHDdG6h2ZO+MS5AU
NpjuCmmB+zo1KZ3yK2vbDtyckjKx4lQeMUFxyqZy7XIMO6hQdC33tncevIN6uckm7DBGkvVrqFKf
AzDrkfWyCkUQxJlX+0BQlUaeQRnX7lFKEX2YCov1Jh8kruRMGPNwpxUs9c2sw5IdwDs730opDMgS
7lEO4Ov5/yYkKQgz77ka3YcKwrSFwyDFtjedRRZtIXo3iG6OjTlq0MHzKuiltCh8zNc+YS51VlnP
I8714aJpjWfFErDKJoBeNATogou8IlwHdfKi4/3mY2LyVmuyOGiosCsjAK+CAxvLW6jTwQi+msDq
akY9153AKog9CQcFgVRSUwRsxaKDxwDxvAEIVEdF4LE92/rBsTYA3LupCyPtZ52j1yfOjIyXnNhs
iSB9Md9RLXZHCZGQ1FgdmJRlEJ9zdBTSTTlOanMqlHoa9MmF6i/QteIMDVSFu1vrqBL1t+0OivsC
/wO3HrbDdlYXsvUBxZgQ9m2XuxF7EbQFCYotk/NvPRqN4S9K+QrkZoCUYO7XdO2AzOUKMpiUE+gE
tsVVXXGEun1+B+kv+AjWEFHIoKObS8YKU9cDq3uEhqT1QgxnKP4fnDAiJ5+u0awtBD4jI2JEb+fZ
4BlM3hq40jGxTX7W3P7vfw2Ec8PRUeywHfyrYXN2V7TbOGMSf+ZpxjBcY+1iEnryFD1EIUWwtyDa
P3JHuJAlXgbYHVDeyV+zTZGzrMkgJftuYvrPVj5nOHbsMlHq9S1iBO8uCJp3c1XcPwu7rAoP5Gd6
K62kePm6R6CZHTOCBk6VJ5X+ojrb9Cn+5TIL8Bo9vcEsTbYMkz5CDKfte4LCa+48SVfofkcu7bEf
oxlTqggnMPOoqUBX7bQRBjfq7tGPHs4EmkZ/BTHDJsg1iKpAX1xkJN+Vg/sTojFjl9JaJ8B2fh1A
OGfXTApjHEAFLnyIk8RZ/OTXOAwVZOsK4Te+IFVtWqrtPyKQaFlyXwTPaxdVidysD8TXS7+j6lf2
9IL25Y8LQjlu8GinRHXghfwwm5mo8WL7uiPiUEIJa9PXzvXpf9idtQzejg4MZXfQ/ul1uPzP4hXk
qdGxmo1odvJMggfL3/n/ZE5F5QHM/HHWIVs3cYfLZzRT3lSh836TfS9byrOP8QE3t86ATPaPNzqa
mFhKH2kwubDQsfg1F7qjMrV/KlXyC2Wec+oHU4RpYccit1vTCk4LTFTejTFbLX1JFsAg8VGWVbgN
OcM6/BCZgL7x1x+/RN7UKjX33/CNp9DZ/AGGpVz2C8NUjD1KlazKXJkxFOFA1gPxv7H31xeT+/pR
tdofu8nPW8KKI4A4OdcU14+98gODkLEnB+f/LmjxW6CM/mHoGehRRRxVr0f42wOqVxMZ4UomAFjF
MryxlY2OfaVswR7LYCNkZatYvu5BmaP8ZP8eC/TraG0TEvtnp/xWQeRdjJKk/qi5zlkR7AHA+Nug
+EOAsDwjg8KnGGEjqRAbgXxkUyxLKyphbCkZBLqObIh2aBc9gH/30E1dLzwUqrym34CnhgV1eYOS
S7bE5RjoA/6xG3uvgY4zm2thm67MKbJHl5ksQ43FviNlKSwSn3dOCycWU6h6WXfeHxeYPXvfrBx1
QIsoSmPc4GLrHHFFoTyH3qoXkBEUeuq6a/8s6CsUzTn0Kffiav3JvuQcCJ0dnfM2tn6pCXX4crL7
XEVw8ezZoMiKuY1WYDBQKxMg4J53CnSgphNMyutVu2kgJsF9gKbNuXLyB/Bk561f6iAOtQvRXhW5
a/Rru3KCvWD5fNGK0452gVJ7Dx7H8n1cpdd2yCpBVSsn8iHGLLXQI6dVUfd9LjxZeYnePYvEJSCS
5jdffuqe3ydmS/2TuihfhH2HkqFGdAgBI7/94xiZw3HGcnQT58RhNO9pe2cZemXO8nd8Z3R6Wm0j
CbRcBtZa9W2Yz56INqEKiAv9pKL+ZdRudM54Ud7YPk+bSElz8pyn1BJ3OxCAFsyGUM6ss0ICJyaN
aprcTMlYLNBMZLSK0Fj2AWpwsRYmAXOts8hAxCNfiqghRjYjmlCgKAlDPrUMlfZGT24gEn/CaxTl
qE8ADrq8W2QzkdETkHRd6GUPiswOSXpsk7N9y61lDLYc1dcZ+EDgMFGQLrMfuagtVlH3lDYrdTCd
13o4xrglia+MjzeGkamoiotIi/VGXfY+acSAcK35Iew26n5Lf8hXJlYDD6vt2LHA8nlxnMDr6qhd
K2ntrnQfRLrCMIdrt3dbW9ehCs8GjbFbtBPEwaVZo3h4AFaDnsjul766ze7hcwlh0Pk43NcmDhja
9s2Lxmab4ltiqabAyuBGROxz6Ci4Xg/gBZiHOJgEAvwtBf8TUgm8FxoGMDjaPLL7Ki7Q2/DXS5xi
0Y3YEY8skqnpx9KE/xYnXkD0H26qF/lKb3ivzIU5SUBrnbq9K86LVucKf2nVy+j9Z+rs3JbGKyyL
FapltbNKBeHmbK5+deu6n1dfIx0g11130VcgV50wYanknn8/imF29CfaJkL7eMHJTWfaXR6VIUTl
tv6Fe4zdsMpybjyjKrO5+rzk4MZYOQvHVX2sGCcN2fzKKo3td+ZjixtsgHPNjBaTWWmCpWmn+qfZ
gl+kCkpA/vQ2vhuEV4FRnfnZ6oP+4L8c1yVzDQ9IPGPkKQUNuvwtDweTcWNmRHVXVQSxbPNl0BxB
xT1bQG0AmdiimvJTAKwnXkNIvJJKJuAWcOQnJkw/9gDthNQvrc5xDnlAYnvcYLG9iop2CMY5g13L
G4sXgc7a0+Z69uPwCPICXMqv0RF3Ybp9ASJ7xZ9itEClvXvWKBZEO/sUAaIV8+/FHsb2SxHB1zIC
RanT3eMNceZTZXWmmmi7OpFjYXftUf9K064z2F5rcqHlYabKnPuKlBK0GROcRmYJ/cm+FUDGti57
ScFK9rstWWZg6iH3THGcaal9p21T+BrUEHuz0HUL8AbP+O1RToCFRhyzH1CPxiVOqdPrKuaAhvQ+
RJ8ullchhyI99zqZFGsYZhkDRwJEf0hVc497kl0PuYeUhqaLjThsmkfWYoiSDrfyiXsUhyuTOXSM
7Zb4qVQKpAATZNzQK/p6aGXw1lpdgyfybEElj6JWw8mPsInXLkZMwG1lPgf8+f1IaMzYAHVHxORg
hpARElIpzqtXVo8scuuOxF5qAdUxD0KjZb9eTG0w5sWrQZItUcvazZth/cwm4vyO8mMfN1luGi5I
cep+fReVjxi7+sDCC2SLzu+GvH12sMBnUvI69SaNpzTuXXk2v5ms/lyTlAPP7yM830i1UrM6vexO
n9TU0Ed9d+1OZJPClQ6fnSSjB1ROc2yODBHG4Ke33ezvsUQrAavlAJa6JfJtt/DpVquKQRxl5sSl
2AhtRXAzu2Dz5R5BMR5Zdms+hRok05AlvQfCuluudtpU82Hxa0PtKT0cMUV8wnBotncuVbiSQz65
U9IP3N3wTKeCDoyZXKkeA7+kpWxcLTfnYIOs8RgyszWMnOI1nwjSvxOAytTaSiU9X/rUKEOnXou/
G1ea5DnvQd5Lwy+DNO8tqPskL40ewqXbVr5Y4Jm+01d6ZW9AQ8cyPP4MbPpg41nhwxwTH+0JbpAo
vK+V0DPvTJcLm+DCnGSBzHLIvj4+FpkscSya4pNu6Of5GTANDLXLv1iv1vAScXJaUZ6FarLAXDfF
dHRzFTka11L92gXGBI9w52bK1MsLop+t3zaai4IvA/qiebRisIItxIouJ4aflRRjZoHDPqqE61oP
UHd1r0HDpsOhq+mcYmiTQqhPIrFLvaDj9xLQA9jtPjS7lYR+ya4jg5e/eu0YGFKwP/H33gRVWwup
7q02ka2/hWKiMb4gARpWo3rYxyP4EkD5Dkvu7hDZKkjVjjaVH8AFdn4saUBhtAztKOabutsmfLY2
Dbl21yuoG7KArFMZtRRAoiLXhJ49Zu5hxR/MgP/YpiEIbzueWkzBddvPo4TXeHZSMBrbV76mD7AM
J6DeftjI5eCycf6QdgtO8rDwfkQW2B/+BKDYA+4nINsINUrSLIuAZKviys/j1UzN3SNGRk8/a72Y
gG/z9gyy4/uYUTqkacFVR3qTj1/KdwAl8TgNi4esHKaDR6ts443MCAUVtQ0O4dANW/PznU9TU+na
Z3ZI1192hJQCmOyve1y6+DYKO8zpC5bVdugfR3Kf3XhT1/4mbWyLLCSzsOnQ1QczoncZGuyd/LcV
HRUprgsKegIQ4TpcuGUfbpr8GXmgjyNNtLY/JuGw5uNmFPy/u32isGs55QdkLEQUbqLV1z9KoBqx
Vu2wR9G85Qg15G9hfkyy1INGZE3UBAQTi3BoohNH5Y37+BxLnQrH+YDGik1F8nUEYgBFfkwTB9AR
x5toPut42H6ZJ8RzMpqVvlJ5hSGz702NFLex4BWIK/ncz7z58k0Y24ujxpNhTVMy+CMh1Slax7XV
hye1RxzErCfSWVV6cmVn93KtoHhDV5fz4UBEZ+nUiEC8Jc1ht9xXKrx4/hZj0aQnUUmWp1EY2juZ
MbfhyXutu7j0mG5+SOwu9CUK/lZUHJdgAnYY0PiBhlTtsqEkFXclMLyXWtdeDTKDFe7TvbfShTOt
Hl+375ikTxwq11Xz1umFb5skhli4rW7L5g7/BOmWgxvjaYa9ln2WzVg76Mgj7UtYiSc3e1cxPLNu
oFuHX24yFuo0FfWaDZnshwQaa/FlDNC4msa4azTm7kZng2guJbd5OnX+EHBd7tBNNhmnie7vg27b
k47qQPX8LEGee8hJyl1/ui43mYPn8TJg4+pTNhPVCi9yzu0zqAWnoC90PhjhtCZLXBP63uL7xGBT
w6JigXuAFwI98f2sAMNky97q4ix6zvJ9x9c15ElU9tE1YgLRaGiyU2/ihqETu0YZhyWD2UhM8dYT
E9PgH/GCIvuHYszZBCnjDYuAYsTSenFEt9YXvvyDZnsvnpNZKvsK3RwUNgBoMeXIZ7Og54/8ZF+U
QK+kvtzHooldgaZr6AFGQkZ4wjC4oeV/FC49JPxUGJK/32ilMbzljjWyvUx7kUT1SaXLh1Kscjmq
yxFSXbOiOch84h26AI7Yx19erO3gUYmS8jbDnK6+eXmMSrdgk1k7cCU0g/CoJBOgYtFCPep3wHxn
sBRCnGVrK2fJTkU7Dwi2AmBEm2SsbHSSqWSlbiwkRR2Egm9rWyrRMdd8DVrKgSmjJj/xRJFW59hu
XZoLUIHr8r9hzLgZOVfXBF+gRE5rTUlEU7OkPqO+WgYEPUOhbfCgn6eMSGbifm/J6ovdzxGDuUFS
ornuWQjfV8dDlfohyIzczj0Q8uF6mm/QwuKqlMI4Gu2BB7afSXMbcv5vflyZ7yVg3g4IKMlXMoSW
Zop83N+OyN3MGBjRKbBdxDrm+cz1h7jvnurAbVxiJVMnuNCbu1nfIQ26XV25zaa5b+ivN5bB2DBv
6khIXuQA9i9LBvH0QLHXXaUA2xxp1kIMGIBhmgz8m8FAnNeNPLWtbqfWqQCLqBNyCUy7MbJOij9H
L0OeVt7CYu5CkRo5+nHsmp5BGHnEk4Tl5dC8YbFV881auSwpXq1iqC3P2c7wdpiTIeMSAAiV94R3
HYN3vkOFj3UWCjxxj92r9A5PYwU0NnhMGglprq3TKcXJK1eDot7jROyZgEtr0r0xVRfxXkWN+BNs
f3VSGsnX53SVn/HwJkNe8RgYq0o3N5/hoePwo6+Ahr7Dl1Cmn1/AbOR85OdgVq4x4I0V9g1Z8GLe
oSzFqdE1hO1XwDjc1V2W0HxwWrMYu7h/ofKlhefrVgGIY+4/B4dBC49RrSz+wP2zah/xm7qsXZAf
CJJayQXexRYtCUUSYVZe11so2HAHGm4QhoMFHYXhsuSzVqaQ+xa8szXa/X1ICUNEmsi8KVTk1viO
ForTu3+/w2vyANcppL3IsOnHpWH5OQin7PnY8MD0GAjn8U1fvUpwqvHpc58kCI3oV5dOQtGGglsm
yvUowAR5tXoyK/wD9v4Jf9umMsmzoy1U3n+KzfjTECvvcSOUpsmL782aDcXPQRPgEoxFuXQ7UaUv
qqp8ZPfgDdHN2SZfKcr3DdGSiLZriFSlJYODK+598J6xsG4yuSYMYknKmf6gA7Bg/B1KKuej7lLD
XIKuw8eRa/SSAJyU+sYQQqKyuiHRbdsrBNbxuIgugNbw31NhPdMBqaZyrGVEvhHZE9p8qwZ+yd4F
t+So6YiYFjV6vuDAS1OQsbyWg4x0QVSq2Xa+St51VzcL/SJ/0BEK5cQ8JiOuQIAQNUVwnqaLh3vD
xuLbtSXZqPvNOA5QFWTCFXyhZmgJinrDcTODMHrHpUdavonBjqv+ZDaqsHTo64nERSLbaOXhB4oV
A8WT/I0M5amyAubytAn1YUYYCQeg0Nl7hXVIpj21dQWdp3IIqQeDTS3eb7ck1qZ0Bh4CjQfKpsOb
135QsoJC0CbNu56rg81UArJX73PCOhBqSv+kp0/iBRH0VRXlSFsAgEDW19Zv5O6Wm7YGTLTmOr0o
2vsRzyKvnAI/ZKIwFL/DJFavjJuEszNiv+H45EKKwbEC3lUtt9yeS6ONbaVrFeG/KsOv1OyMoEWP
QDwfYU9POAOWy5Cqj3610cHjF7iTEoQqi5PsBrmq8/ze3jFfSSqOLTLEu2IT1U3fkpSCIUfyby02
22OGZnB0xsJ+DXy5V+qH5EGCEU4lakwvR/YUuHtRZUwCy7O8Fw9xOPkDlT+Ztwfri1cENoh6PoUR
76/5XSG8Cdhm/mGmP6s9HFTUB9K5OL65omDCoLk725WdMujqWAI4YKlVowIcjd0ow6IsRxlMKZvA
l0HG1ikL8M+7avqbTNr6e5sXhYkKF4CjHWHlJ8+lJSmC9AgazuC1Q9jIjzIE9CUd8tcEIwGyrW5K
lmfdKRDKlgQjJc+RXWkHhbBCfuv0ozZrEm/Lb7Mic2gzG9iwbHRz2N+PfP3HZZ+AgtmYybc79TDh
pLWnEmEUPrExuuWa7jeZ9Ku16WbA6XXuyyYQsfD2lEGd0tEFb6djI3fUMMWnGVvQVPW+Sor766lX
+MGnns0B6RoLx8Q30pIFQfeZlqUjT6YbcQBbkz3Aue1ZpRmmh5f/nD+lXF/nC+dAa3WG4l61SYSv
O3htHoIowO+iTO6+jAjApOLPjkRZSoCQh7rOsO7gluVSU+HE/oQUI8rRFsOfOf9UdC/7vYdCHUS9
XTQEq21YrI1n2Ot2osBxrS+FjMxTxCVxzcbW3OVnG8U904XUjRaL5n7myJdUstIaqwhWTjzNESRO
krcXhdPTtzW3O2a8jlW5OyQODpQqx7KW+dx7r7OeN8BZvu9x2fxXw2rv9iTcSX6EBoUJMTls5hXA
XHJrdD1KhhTgVLLi+PRYoo8R0usgtlq0aP4vUey+UFTlvBFC7ZpniVlU7vLdGk/a6I/JqDZfdLxb
zs/3I+075z/1KceeY+VtjWOXE9uDmO9U3IVGPpZjIgYJtFWjj/OekAcFExKumElVTOgqRON/F+sL
0cQqTjaGethgIJRuka+RJAA+DMCTYGfpbkghyEwXS5iDgR20ndqxaA+EmprrhHiRitDEd0TomHuD
j4fISFVA0qvLoWwdBL8ZIB09aBH7eKZvFRYyUE4pNLYLF0vcdMM6o4fjVr9uRHgxZ5nDP8C3UD2h
WRvarLotcX2BXNorDRg0y/x9ptzy55qHV8a6E9NEiPsdXa4FL0/DQImboPB12V3PgFGuaJC4QgAv
gpJ0MiM5cDv15B3wEJ6PVbDIr0y3R6g6HfB9lIk3FqU1HNssg9SV1TyCsyzp1dQ71OjtuuSnMt6x
06V3wQxMPAwZod6hSh0BRhdA0V0qTZ8lZxz3YGAoFd5e1dULBy372+Bk51T+H5DeUtleLowYQIzR
MbcWWOLHSCLnuYwLrfspoE5yOyac4GPEqC5eDId52Tgs3iQEUwW5L8ccYbq8myanhZ3SQ0eer+Y0
RaZ3XC5NlSSXBxBLYhtXlfohhY2vzUQYS5OE0TGwaj4MJoA7CcDu3JFrjtzNBCNTWrODMHWYkpio
ztH4WCntn6LFy9Nb2rqoeiPpoZ79O74/lyWhg+SUAkoCCMpVCQ03YSaT8Z3krKcvLJxKZNs4sPAu
YGiHlDRUwrAyZCiO9m9Wx2a1t6WQqk6uZ8boniQ4qtml+/gMfw9MGPzXxgHTr16o8peuGXlR2aas
0Krt2U/GKlLzbXUEjXgloSeO8sb2/hm0PGs0E3H0Mbp+HiaCQn/IvRoqFHjH3+EzF/nmUq+KljYp
Et8kcds0Fv5xrBN1sIsq+Mrb6aUEqFFzqrh9iq5HXYy7AoYbaC5TwHUbF+pXWQw9vbavYYkN0m8F
5njxyHxWw2Or5Q78erwggbcXci9P4HK3jpccHqdBb6YWLiud7XblIv5CW+IsJwdlm7ocp8JyDqIR
nYmGGZ4/zVLqT7IPdiSSPqRrSso8MAZM/pK3JjswUSY9JctuwS81nMtLOelTob0H0zX+OUUJmVyX
eISyRnHpDdZbFFm9R2gNiQlPokVJB0o9sWJrJZENs3xfgWM067jW2KR0QLwNZjFH8in1MWMiIaFD
1ILcqaauKhomMD7kCZFdEibvxMjZJIslgNlWNvBbOz0zLN3z7WMuwzqZQjneNCLhCyHCnhQF87o3
egNKhq92lRM/NSS3Y3/+lE1LEknPaCHDRXoGoZbgmUBsNv+OZz1lVfL4YHwT6mbPBhtNMSha4eLe
gdcjX+SBJr8lcfUhDVD5R1aW2gBRmh3TGhsqTKHyBdS5J00CX0OXBzXjP1UaQmN9+kHBjdChNqcV
Z2Mf+DV4tnTZ2x4g4XaGZSMPIQYWZTjPHlZKuXVZo1lPiN/6d3M+K7tq5d1Ggb3xqglKNOsyVjS2
eh44YgP+43KJ2j0Eb81XIZ6Z6GE7NxzoCXHPPZm8NnLedcwBZdkrcLEhup+q7hhnbZChHHU1nYp4
sVFoK3t7L5UOuJ2zjignRgS3ZRec1BBCwG+mllSroNp2FgJPx2WiphyHr0yyq/LRLNI4zJ8lT8Oj
2dEbOrKEYHmtVkYWjQiwP+qNG1i14L84CosH+8dUuQpTbptRl5a6KqsJSUtcpJ/pYKBCV+SGnhwa
muJgHp6X80KXsLFE86LrogVZFitmV6SbXLsBpTgjhpvSlwqEo5LDUx6uTEergL6tXNmYQWnmVN5J
5jFuSvnxtdkT5cZdkoT+1ACRpoPkMSVw92k37SZUNO70Y46cBeOZhbp0ccCStRULZ9hUvyIXDcCS
EV0aiRxydGxnsvUC6+l8A9iOGQ7s56FIyhmslWz5NZ20ux1LGg8QPUf+MY/PdnKZnLhwYApEEBNM
F4TvQCmk7/+K+p6icoUlJtHJuZbJ81tPrbX/zbeT9DHIS9sTcnBFEhMESJUeVct+jwZ/3ZS44Yig
YW79R+v4EbtHb7pUIvGO41ZyO93KJbxsAzt0ytI0LXgGHCTMa/SdmYaKXjKYeDhIvH6wnnGzVCaP
OSrVlxygPMI4M4s1EPdv2hoBN47LB+mRBzlGBjLHjM8kNsVqo2pfT7PJtzTfN7K7VA++gO7YQ3P4
4giYwmYAcuAhGX+zbMjTSpMKcuXkG7jX/CfvSb2j4EgwnZ/lOuqlvBs7XflXzI3b+/UYAB+t5ngd
KezMDbKQ9IOrDLg9/ORGEyYpY6mczpEDJnil5aa8ANNX5def4Jly2lLi9+Yd8nX20wxAiTw6pDTU
UbCnUfFIJ0nrM5M+rKQqS5yafPBEMX5Bbm379QFrkDGVjQfy3SqCWPiAPXOCjfCbE5TyhlIPBRbz
OFlygBbiIjSCmcpYgBzcsXUSLpzzpasinnHUPvXnEamQuShki3rE1nOoyxcwy33H0Y3pQn/U3wBM
qHblFd2bdlMWjf5CW5wleYJyZ7cTYmBp9xtGWMLmhMFVo0BoWidjihFJGiesfvSaPdv2vikup+JC
FZ7Ei0a1PgaMzAImok0e2504gZfzFg/XgBGRztgLVf7N3laUqfRtgg6McYbpKCKDztdo/3BQbnJT
i9jtHKyH3bPdhTYTJHWELCLEbR1hdpMMnoxr0zBbkjyVEcdTc6Z6DyRyOjItNciOQQhfOoYHtYIa
6LXVVEfchzUumbcPChv3Jk39InhV28WYC2uBa3HuB6oNS9lKE7QCJ4QQsFpXIpBkrPtQChtiZcBA
rpxWde5/h9pEgv5Ztsv3A/juMMm1+7PsjPHQdgJL6ssr/s41tR1o/mKMBquettXC8Z140P30Q5rp
ld5laAPAGz8lj3yYbg/kp2i4B7ZtVYA+viQSpMn+spltNnGqF2Bb4jD1wrrgmOmcHOxIl6XQ4CMd
dit4UY2s/YS2iRvmk9gebFit4xjkuacRryH872FfTfnvDaffv1IzJl3gkHgl4jO13VLarmeJkpzZ
RxF6MyjcimykDi3MHPs+Lx0doLwc5m2UHiZu4mh6d6SZ7/lYzTjvLJfLPQA8f0BPYUxl9iKUH5Df
WxCbjFN+P0vbNVIzc7aoQe5LIyVB6x6fTq568WUCtGSM22AOGpDKONHnKA0nj5tYzP/6qVfIYs0l
3fIXIDVf3pddsKomCZuQIMg/HRQmYuibuuH+cOXrp7rDx7qh6PpRdLV/rmg+XrOn8l/qZH/qIPCc
EgNGqKpnMxc/lQ4ks8wq7yxToQ6pfzaJfUQbgwA/m3TdX4r07btj05dNpIb28Q3WFoRjPA4Wik6B
V+lzhVZR493w3JD8Zw79M+euQt9RmC2g+HqW/vlNYpD+7WQIFgG3x9bH1CUpYK1OxB/bJ6ywGEfn
Pkmhr5jGqqZhAcHR7o1AQ9UKizVmRh7j2S/wdyETOCz2KVN9ZHGRSXp3Ds0xhl/kXWpPAK72c/zW
AHdBFqWqW8oPeIt3iqc58z/uEysrICzSJZPc3GzymU86jkvjo/6ahDQSqFGYCE0c0onL4mbNVFHY
1i1Ls6nGaj+UtG2L5Re1rvq9QCuR7SceH66Tfy2oGnAi+PbgExiq+xNRQR4J9CsHqYTKfJOb3Vcw
bQJwPJBfLTHxqbXe95vf4ttUMbe8BBlScRNYa2C44cQKmKSPC82zbSfAelNBivE/Swv8+O9rpEeL
IV7E8TBkzdQX6VAjTJB7Y6wBU8y7nMHfAkftfd9/9D6sr8lxDWMoFXAaO8+sS3JMQWyw97WUygSd
S5uZuoyT5QdC2vs9OYY2TMZnwp9XFu96v3dfAZIVpA5wryDkiyQfrIlk9eXzUQpxeIkkjzqi+wWm
1G6GLu/VaDWZwOsWSlXCzyDfOF+GziY9zZ6HnlJev5rZCLn84Z8xIgnse+m87CsxMeN3LqRa6Om2
YWojihEZXOCDOC2SkXdocXb0SaXEixbSuYVBtPg385/GavMSdQSoR1C9kuRhETan1aKo110v9CBF
ZdWAr2Z5K9vGxHvJIfJ/5OxGEhH+ai9rTLJqXjyTWzhkfa+cdHNZYDMw1y2QMR9IOz34pi23g1hu
wiu+IAHHk5Xa4BZnt9eTzp/jROuky/IRxjdmckVjXTGqcCrTjd99s1w0LAoa02xqcAwgy1lb1c7s
ALC+il5xyL1KAiTHFV7W9QbZF52gH/kPfxfK7V3/aQ96JZg+QXm++QMxu97H15Ng50hxSXkRDd+K
YC9NxxR3FRxHvhnWQaq3Ixtd9oWQorT7LIoxQfZByx/Jj+1WVKLX3hvpunRsNeGhP/tjnfJAe3gC
LUEOJNYldkfFRAwFgyh3RX3WWnPQ6Q4pahWMB0lFaBd2p3M6UzErWli5kb9aepUe/OxwGtd0U+74
I6wBnjYEqRhWa32wOTdDPgebEm4EWWFQ3V1Y7waxPjMgPyERgp2bi0CcueQZMA0/SrFORN+wKwVx
7wWe2f5Z993Zc54h2UE1Ssq7MQXt7Bmh4HWHc3YDSIUtX5Ig7WSEBApuby64uVH/la5Ti5ZZzYar
RQ7rBikEH2QrFRxaWdN5lAjjj7vsoPBfBFigYJCQrk//Qsct8mSIvxZ8ITs1HGenXGHYR0g32pIa
5KzsPYRd3uFnpEN0a59xOLrasyklB1L40SiUqPjdGArWouG06ubaH1v/08lInzJlFvaKDpxByqLl
sLRz8USR2IeHRN7bi2N0AObem2eC1r4WqIl397YyaL858G1MTon5mDhs9kMmOAbOOrb6EWCmWPpK
rgNAmb3lemirEDkKSj6+p31mVplkBneBKCm6yOWo3cxw9aO//UYHkUxyPafDeKLylMkTqA9+1A9O
LIUesk619hfLp6RJukW1YmD7Ymu2S57REjCSNn2oN0cZJS5+2/SVrSLmUux2+qQbGpoV4VHzLe1+
4uX1mLTZPR+cosSPar4Y6CGCKoTJMcuYPK7WXpUBWOZ8z+l9OCDg+ws5xH0AghCdPBYyzGiZrEl2
i11ed91RQCJJLkLK7Fn66YJWEiIWJyZaQjjkynASkyymPM491wneW1S+BbM5MODemJBwYelOYDhE
Y3c8R+vgdD3xCmxKC735+8jQ3zCoNl8tGJsZG+VADKF851OF/pzC1Hx24zbrunZYdyegsZ5rhgMi
0GhouTO0OscOGteehyN4UfK+aFZV4Q4K3c0v1bxLn7dpwVdus4xkDcGD0ylBwxZTf6J/J7M4BjWW
2YdzaMjXEoycLMhdC536tbjIglodrr2mpvcbzNwPLHcctyi2p5h7Trg8LlJE5VT6msVLxyaR6WVf
Vb+f0JgPBZVBrMp6Gac78pwXYrl5rK7goq23IChVpfxtQeLIqL2j0B0C5NOHLIJKykb9HLUUjr/L
w7wFBqv5Es/nZuvpfLu3chqkxXxBis3Jp/GKRSVfODK0lNsrHoXEr5nCsbtn6i2Vxt3yl6L+7QG3
4Q07K2cLTJNU96jfthuytdRlWPwncjKCNetiiLxZBYOSnco9RI3FdyqJa/RJ4KZGgZiOY7tYB88O
uijMjUd6m1omxUk34frhgagWg68HFnJru/eQAICicAj97ma3tpr86nLB8pVjtUv0xDUNHW9HuhQm
Fkz/zsOeCFIFXwtY3NlpYsV2V8OXzH4UoJJSF3V7CqMrprW4Xjhf6q4OwSTTmDopgavWTyd7Y4mn
Fr0d3kb+tm9eSNk/Tm3o7cBUoovkHyM8wlXtN04FyWdfNxumFoqlTWc4b6LqOqxADL2/lYLcwiDf
rSEp4/f/LQNfi0XLhwgimBRlke8pESDZT3TLwhfPmtwC6JRvWO/CTPqBU6kd87MynxLGrGrX3BNf
wawWSxkXhnW9brOwS995GhevtRa4zau4P/40b48lYVKRVDMNjvKy4VWPHSk5ZgNKaBWfILIv0G0X
4TeYiHNdROJYuuzkWiaYk8mYtZ9fcHc4GYE1u52QO11MveTa86mPfi1Qv9x1t7DMZz2X4YrDmIqs
8AYVNDesmWqKgbPdxW5CKLAalHD7ZXqUxeq33aR+w3f7ZtZundaz3VjhDKybsFBR/usGO8hPHHMt
4myy+Sp+zUUD5RjraIkNc1baBXddvy0FKypr5HkYwFZmPb637nVjzkQACdI9bi73IZvRaLGdvdmY
DNkFJhcH6/7dbLJtPHVHYzURZnfo3EEXnDbv1tL3rQ38Icu38vPSC3aM/mZjpkUv1A6XxIXIiYYC
bfGvcakfafbOgWPKX/u4guqtLcYIrfVouIKZzIADP8g/wdTzB0OOwLD9tK1lcTzUGadyjlpQ3n5N
JmPaeM/1VDLhxobanHbbgOgXKTgrxF60g+cNqy5Qcv7PfEM1O5rim4GQ2PG/oByXz5SXa8KFW88E
Cx5mOTalSoqJcNDMfDx6iVFIKfFFfqpFSoHzJEQ/dVzmroLc7HoYGx0LexYW5hzEDE0xrQLQqett
NKCl0WjSGjesITsgPdOtGhZ1wfZSf/lKFYIp7aUCkohDU9oe0/3kxASdFrPY+KQTVOuYs9EkN3Zx
6SRkqJpj6CdCOYJaUHylqDfeDgbZfqv5vu0nt4uoAP0dFcad4ZLBxG2KKAx+ULe28LCUG/JMLCbS
7iixUfFW3rPeOqsNWq+r+rr9s0VESbmmeDxg6xhko+8pNpJ3tTdtluN9hTWuqVsC8UmW6bON9Tax
hzEf3ysa47MfoIKb83QizP4htbQ2GSQ+T56aNfpH8Y0/6LNy2DCAAJMgM0mZyBPaiIQyhaE2ZDOD
Y/HxVQ1VDBfpxSoW+50T09XuBK5nwZKzIOSWdhIJEQDmIwCp31FcxEQzuqEfTyBXvKAeCNjVRtRE
y76HkAnPP2HhlVOypuTHoQqcvBl/41c3+zuG9DTZiBk4gUYUbiuYbRDbqO2bnXlI9YnU5CT0MQrG
T8no5xWYRvylByKX5FDDxWz+xKRn65WOTe03DKCKjcaoo4eNLo2oaDkH8puKDdHlRJOfYaeZSfye
nWrNQNW3T6WfrcdC3pflSB71Gr+YfWf13CfcukfFCNb0/qkxetht6uIsffEw8Dil/3wrHJZ7XTtF
vIWWwBVyR+dYhLoTOMjgDWaLkTOnsWR6aMilUcseVT2h6gD0XU+qLjrl3mI6KxwPwPkQV/mdUoiq
pnM89gWLctv1JLfFZtcPW8Sn9tovsQxxu0vOhT1+bbrQQ0BnLFvQA9icF6XxqRekENb6/qaaR8fe
0g/eNR5gIkf7De/U7GmXUFPgPOxGW3aL+WAREP7FxjUJyoAmEnDlrcEJ4FKg3bxSkQ7Qo6uqz7ay
p+Z2D+fHL14CwJpROtHiS8KhQuHcBlaf8yEXUIqOOISzf3/j0yDk6keYa/gbzRuoqnKi8N0qGxlC
c0uPWm1yYmhWpVgPEFo6cnvlpM+UTpJesbkLnC7BAlpQqP526eGBYnr45B5amxEHh13w7uTVRIYa
w6SSjRQeyDeJZq0WlR65ojUTCTDwVqzBloSOplCXoeOiTgrP1v/Uv2fJH+0xFtnOdWbW4DJyLQqI
UwIDPRcijz7I6+cvu+eUypetoVHFgHsOqhhPWQQww5tase2g+LUFu5dLMrsC7db7ViYER1emgxMC
42lcM8wtf/hUaaET+R64/T3LP2WYwPo6BfcbMullI+zqH/TcZMQ43MP1iM90BmQ5cfX7SwOc0BnY
/GjmTSon5pJ2CsHwx4ifVVO7w/rkD4xTjUIVayaoQ5SRLaJaNFHV3161W3mji0UQG9Ei2psKBdds
hOjyUDaiHyA4qnJt0sXdJVB10y5mJSbgSscPN+gmFu4SKcxzME1kOndxCJtQvc0Z2k+fRoSreWgw
1xKMXmzWUCnLHQ4+pQAVg9Eijv3MirHFvgmMK1gOFLj/cICoxl7nfH9h6u04Oev/we9dT2PwYC7t
DhCX0i9JrQEIjnKjyxWWaD4Q+T00A9cuPIowUn50T5qPgRu2jHMABBPZTnz1Adz+m07UIahusCY4
PQJkX8Y1dadD+NDLS3ZawVNWxdOFF4FkKDxVWhA92RXePQY3LgTVZPVD/nqxcJqf6AqbkTVIR4n4
ZmvWvWXx21rypAbECXjaGdwqZTKSrAhl7Ns6i3nsVkJQCa/CqKlx638gmfSHBoc/yi4GbGB46Etc
3CeZUBGlJKpStK6QQENMGX4g8m+18QC+Ss6bwUHZpX8vUO/5wsd3qN8kQ0pRX//Ebu+KY3hHoXxx
8VQCZw8GqV15clTWCbLPpq+wie1ZFTuV1mA1q7A48UcGHjW+2fu2t9RLbugMPY5Q97yH32XkV3Kx
MY7r4YqJ1xJKGPpiLr8EeUMCzAmAVpw1BZ3PKi3imR3YDehEGbvGNsmMryakgCDIeoXeQ4xn7CHC
oDf1tzMBbYiN/TCQqFQqs/vNFswOsXVzOJu0FxFO0E3WzpLklI0oegIOWXTVXSZLxkMoV48pnrUy
BS52n9COfT/I5wJT7GhIaETR6BLT40jCd7lCIyn9LJifKLFPOS967ItABAgw1a+eNwL/Vjwz4qxb
voayQFC1hPd6APtenGxc26SQcQeZlWmwg1+zdXryQ/tctVmlXnh4uuU2UvEnDl1JHn9PsQj3n+TE
LXY3kgKNCV7Bx7k1k0eYGo5R3/qbY35Fk5Iooq/qQh6erndEOsVW/v0UdZOFBgeyxeY9G+8DS7ru
2p8f96dxgjYfp4rE2xUNKX15+KCUIFjnyaWFbSnVfTGKqYnxPXlTzn09hchWJl2TCYXzrDgU9Pyl
AXqD7PqoR7HjWku+2pjXa8kNgpH5bfx9QBqrWYODCYHfKiKPcUgDUQCuNQ7ZjfEIZqUEsJkjq6AC
E0EfDgRwMa8OaosBjiyZ3h8cpYaRujyf/7SBrEyvJVj2JdxWUemOllVUfEXVuY4nD5j33qsuvC5F
QUtWSHjShcINVwCqJd6upC/DA5nY3Z8nYbV2dxNMMp8glS+xPsyL+lyOxltA8e5wt7vWyTwMQROe
8Fjy4sJadZyBMi9CmuQQmfFfJlmeYKQzCzLXPJ2O4ghmG618YCv16J7MC6k2NlUBJnZkYP57rgO9
Jg24D7NrDT70s1mJJPP9AhrkyAGjWlfXQW1YOS/O5yFfyQXrRYlFGqrhojLmZGYW8W/MovQWcPUW
kVdGcNr0iwDuP80oOvcL534sttPepg2u7L51593GL/Czou0WJ1dasF1hgo5BKuLFwAYYXytf1XXI
aljGdEvxaJWU8T8cbd7ArVYMRGrlh1FLXcMCeqnv/KpE/KWYOeEUxn0EvFLQ8MlmgViFwxzzg0sK
2FYqOyU5LlowNYHTnE0IMRfURW+f0x4sVu+/FnG+dUq2RplnN3enFk3k80V1iqjevkzbEgd7DzGg
mghTInYIvq63+A+P+Yz4AXlMto6KZ8TnojfJzee9NRowQJqjKOJW2BrR6eDAkTY+TCTGHFIHX1pg
YGt1S/ccyp4xHQUa3rwJSDBLXzpcYvxVRc9NHtFGV1KyOQxJdWYzxpodlyD7AYz1j+MXW770q6W0
AuEnwVRyZgMDbpRq04I+aCeRp6ZkAPpdeatS4iMDSHAp6S0lrOv5MXcwvcbYkVPzgB+iEPAI5ynJ
0hyC10SdStAbAj+tXuMUgjci7P2kS7EsZarRae9xqE4snGG89k0rGbhXfP1ck1vWFuWXVj+P11cl
AFE/GK7fEPGbCoU4oXK9r9VW+d1Vv1RvB+1wDpb0dtNIlu04WjtS8m11h3Xtjbj0mv5B4mGwpOat
gGub/WxIQGb2/BbmT1E/G9CQ2Yo184gn5dc9LiimReHVdgl4S7cDUA+1uLjcSU8rEV29CjxBw6+x
VqVn3w3BaD/AFHd7xm+BPCWUETfqqJ0Da9Amx2qiTUPXZwpQ6aCLcl0yVjGcuvqnKCT9pJgPmb2p
PppFgWCHyADmWI1Wj7tA0kExUd0Vhzqsm9tLVaHDY/Dj1Sk4v27Rr+uCHNnU3EbSB79TsV6JDrL7
SSQRcVfRC1gBlptCaUgZVe5CxY3A7kOW8TH0gY3uRWyK62eJRdMqW7zPU4Ei/jAVH5XJTRBw/qy0
hEG815Um0JJtAwTqPey3jTid7qO8DA9GtElbXtCwZyYHDqSGkIBjwNHbTPDwETvAotY1yQaFIW9W
ib4cC2KSUBKI8Xa9c4Pbyr0bPnPSVDDipXRC5OsuOrBJ7wp4JEHOeNe1d9FjwR5f6RR+7GRlThhn
lrTPKDQHlN9BitjEoq5X+55sm1Y9aL78hIfsUNg4o+RWGwuZabPS1FMoGlgBlt9qP/L2THeYKZ5b
zRPpSEdlDOYV6WeHARes4NSpSuCk5xD4bwfuY4koT3GntES1/AMumgf8OlICypCw1unoJR1ZqiCs
W1CfByMh80qYzaqaMJ/k5McyYo6pJqOToP3KrsJ6CETe1M/OV0ZWLSBgnXL7iJLeeheeadrqtBxz
JeacKB6qZ5XeMbQzKy47nHgEHxdKhUVN0UVkQwaVMbxvalkIc58X86P0HZ5JjHRWt87op/I+rFfr
fBDmn6jjpMCbxHpe0MnPrfP/A9TZAIwDVYfr5DmR/HY5uYbli9xMn+oIoWXrDU++eck/OI0cwTIS
JN9sQppcKXjtbIk227ee1V4LMcsiKImwC5Y4LJ7lwrLG/7HuHLhtRUUylvTzhcQOupp0J9ykxPiI
D/vD7gJnvHqlR6Z+sVruWn+gt9zgZ+/lyoonM4pIqcxhbz1pLXa3WCVsuFM4YZxP6dpkjLsR8E8R
JMSJb5vFwXWRjdZ0q+BR/SygJtDWBQS4P7NlEFmV46oxLXBlZkBNz1NcSAxt0HKd9eWsIs9gE2Op
uaBWLgCvNahaJX/Vd0Yf4nPQRKaHTeLotpM+9wkgcbD/z2YkLiY28/ubvLM3tFeoVEbbSQa3/aji
CVXYS4SwqmEB9Ws/tasAIAEbYpaNNPEk6C4YI6rnDTd9Ce803jnzHMG+Fl9lyKCxfEpcyfFIKxJo
UHHYTSMg8+/ShhRd145uC1wOtNoRcF/w2IZmVfhOiRO7Pi1hLxdUF8iWiE423O/5HIHbToRTI+MM
S5NpdntXoT2RNopaDL5w/Cq9/JbgWmSv8SEVFtpGRuI5+jwApRWopnIbhiJGT+4sreY/NDpLXsnX
KfB9F0DVitRvDyS0on27tAT/5g4Fhs6WMym1VyqgcB5GFBYh6Y/3npBMrOUHt/PxkqEx5qC1uyPh
UC1QjTqwOhxeUCf3MRynbALCCy/C9BCtNmhazlfL+bdL0E/koGw1FsFN7s++nv7ztjDYXgS2tMmN
ewcgAQL6uj2ECQb1ZZsT8W+2zMKTFG1upqorTajaoJezGtu+PLqZwPFDnI06ZIyhi+bDUpJ9dwu3
n1YfhicWs+XHN5BMQRhsTi4R9z9tW1O1XtRHw2XWKfV+M4pfDwDGFiA2FqGbwT4Zn8YfcVpL8uJ4
Sz4592IlnCE+mYpeLSOfSv35npxevhiUhxMeA5uTM/Nw/R5P3pMqn/+2Fu8zrglJuMxQa73FEeoF
oJM0mNHKvk1WQra9KsWD20Qlg0fe30bAso+FrSrDh663z3Cxem69yvEVV1H4bFbC1n52UIVitFcj
gPat0sJxOMiYanZJPTd+tYY6msA1Qi9IQsyEG+g3vXsjYYm2tJdIJDEAVO9RKo/GjrhmH4sV9eDj
pYprk2sEu1YEzs76YO1N69OiPHD245vFxCy3VGMOTlRhsewp4DzV2vA1xLffrHqvaX03dB35UbLH
lkZMfgFoKyQIbBbS7Sd62MnI6eGZT9qwlEiZ+oYbJ4QAHkeCdR5cfDZfIwTwFOKC2vu5yZ4sa7EF
h0rTctRcScpVr+zU47Is9cMfOr02qKbaaqeCUrnBDv8trm1s9O/ReeCmwcTUNDjfVz/hEM/VzAy4
LuPR6hZc8zc8CM2CBZJVVzPM3lNtab9Fi35jK8yncW2l6qEJ8QDsZQMefQg7na5UCbeYYzLctTAo
4QPR9U1O/OS8rTBULWg9YiLEqhU1Gf9r0umefLVnW8W7FRDGZU1M1m+qK39vfLHXyQ3l28lBYU2X
GNEq78SHESuMvIJve3HXg4DuzIiieDz4TuAGlfdPwflvByU4GJIIkKTpgy+PXNg91lgvweL/i0CW
AsuGJY54SwOPIcTKKrAiSv8I8yLA8pJb19s/SLAEX0z0WJd5rTpHBjINE59OWuwZCfJQBo8RYC6y
xAD4IYUFyFLoGIRg92Jr/lEKlNFkbz5NIl4RcYz2qPxo4xf+46Mra4yIBSixWj4RKO+8x9/u6t22
4Q61QYsheubjjpMn6HvSnD6GTufv2qhqsWjcrJRPsqGWIZgx8LgUMHu1tlkH9x+7K9cyu0MCa6vL
DE8p9AxtAZRSGRMwH0xY50+IBcX9yRuRvq8M8iyC5xKhTZO7TQW6V7SFlf7p9HHl8EWZHgC+zwVQ
KliJaX2eqTmc+Q1aYrhXTXp6uCS0cOgBnLcW8N59MoHC/4I0yX1wjwvJw6NpeGxuqorTBgXuk+qT
Q/ELhQYX7QKqnLTr1cFMH9RojeU/NEkoEA5gtpWnwhM1FiO8fiTwRUHP6GuuJ5kuHQQ4gVvQ8nvl
cq055/QuO3vnm/EBVCcKVlyNr62a7nofzZIk0N63PcgwnjrLgqUr3XOdUSy6zXIAe77/bsew9t93
mFpmP/+UFH2KVpFlfj5/QgzF8dv2cHKU6fLJSXEyHP7JXbAs6d2yQ67r9ugY7WJD+qgUTpLvLaq7
CdNvBzPKbTZoK7ssslBGnJEk2H+B0SQ2GsHH29WNK4Q6AjTQ77PPJOp3cqpHNCFPXj/0N7iFbDLQ
bu14uhq4cK6TGLuJBsczBWcuMYSzJ+NyWHeEpbwuTA5Z8M4m3UyIqrkzOCK3BMn5nH84cCBr6QpC
EZzEnVpZ3+j/S7DVNNPQnLrghtp4QLzBA9M7sDbZQ0wj8vc/au/UGF4zJTi1Wusv1suyoSKg5c12
UZGohsgLLGLO4xhYF/eJ0Bv/dv8Gyxe4or/dXL8cjC+pZQ8fB+GLwOaMgtYarENfoLGSPIe502rn
TY5ROi6Yy9HsTRhF4tkHIxfoOUj84P4Gihw74LDd6QS+j2SMwoOvcofDvLr+IjyVUxwxWoHJBsNw
R98dCv+dH2NrL2jxySWtJmey6YuToVnxhZxZ8+nCJsSZSeUCx+nO8mSKkaC07TRBYDNFX0wHA6YD
g0GxIAGIilcD8j5YJGn5mr8pxa8LHzF9dfTXIKpeY5pWEUU=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\ : entity is "blk_mem_gen_top";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\ is
begin
\valid.cstr\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_20 => ENA_I_20,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_21 => ENB_I_21,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(29 downto 0) => Q(29 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\ : entity is "blk_mem_gen_top";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\ is
begin
\valid.cstr\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized1\
     port map (
      D(12 downto 0) => D(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(27 downto 0) => Q(27 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\ : entity is "blk_mem_gen_top";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\ is
begin
\valid.cstr\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_generic_cstr__parameterized2\
     port map (
      D(13 downto 0) => D(13 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_top is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_generator_top : entity is "fifo_generator_top";
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_top is
begin
\grf.rf\: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\ : entity is "fifo_generator_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\ is
begin
\grf.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mctf_tvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\ : entity is "fifo_generator_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\ is
begin
\grf.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(1 downto 0) => mux4_out(1 downto 0),
      \out\ => \out\,
      prog_full_i_1 => prog_full_i_1,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \^m_axi_arvalid\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\ : entity is "fifo_generator_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\ is
begin
\grf.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__xdcDup__1\
     port map (
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
LidfS+Ir2q2ks5gVe0rvcBo62Xql8G78EZOOsgdf7WedAZFg4NPhJrZwiv+XISBKCMSlQvrsmvaS
PLiwBEN2/w==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
aRmWNsckoHsFozB+1r+Tp7sCGwM64BEvhPZL3P8FFOPkG2fUd3A+fYiNc7f6+VY+yRY9Et9/Www3
bi7fDuveMEwmMcat81vdra4/xnnsZWCtBYfZl7tTCYqUftG4xS7Ru76yxNUhZWxKOmNzQUhPGt65
R7HAmB+0HMF3SarZIlM=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
r8S3wU4slN6TZD5PFmr3sjxEbCf/VqBKg6oxkYFalIMwMkZSuaF0u5171R/yIwfvdqjecF3ZJPUs
HAn5/DJH1XkDnWWDej2IMmQnXqizCx090uI/PenoEAejSEBNDTMgF3V7IEYZyQC3AdizGTu3Lu1k
fCZLd0vUdSsKSC3xrjW0orDOVNs/lhDaZ2b2O25fMw5+CKbk1RzWXilQlUJTkRxOI6p/R23k/8A/
/zdBTq9CEk83Z/ksYPPBaljALsZ7j0X+IQon7fqgao0kuR90mXxrQmDSsPCJRPkLIM1Iw1zT5ZXF
R1JK0tZ03tMTbzzakgy0EBcNZBUg39xzklGp+w==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EDm7VL5RTPdPuZ4fRoLJyLsQMwnNZ1v+I5aRtPOcIVqZJg9/RHJLd5utUqOCMdccgYNXYqoEYBNM
dj8D/Fc51Sam4m8APGgT6MPZQm6Hh+jYbGvuEmutC1miS2Cm+140EFL7UHaCKM21KShK/KHOA+i0
9sicgqB0sMbSNdJAA9WvRDb+pHElsVV0PAsCklVbCVlamfSlpRlAwmQHp+R+q6bkot+TyHWM8oWi
XDKQ2GHM6mXhIjGORNxoqMTUCtqasTh4q/IoVUuHNlZiSSyb2WErrtIhb6wFpqBqzkT860NIsUwy
HNFF5NytTH+Egg8S7cHeizUiiijuzDv27AD3KA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
U88LaUq0gE4SvRYG4IiDvHnXD62Q6horN8wuJtFHu+RWnx0kodtGTQIZDxXCroay23QLb2jg5QHf
Ti8sJv8OGKIrRcPjwhPy8f7NAmXSFJzMBxLEmAeNZMLLGbGTcGGDh6KQHPO/WrbpXRdDRUDn6ZaN
cwKUEO02cXdQaFSagd07Er43sQb9jwBloBYu57zxSlweaVd0utIPZ5XP3WePNGbiYBqKUmGeVkzJ
3uqc0U+ZKBAqUdy403TjTlyyQBMfgfffDtyvYSndOScOxBbxDklmPh7FrvigRa0V1FkjTptW25oP
lKKyZJYrJQsR+4BGrsGdPrh4J2xEhp7VDc3Vww==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
GusyF95ZmKtQuC5uTLzHCLs2PQGyKsciRCV+m88AgHM0KD0LZ+txdfnCPT8wJ8y93Ra02tge36m+
oyJz0EyuWRxZ7tjJ8IEIHpJsMnX1XuZ8/RGc5VBQDnsZpT1CtWBvedMg14tn2c0TIKkxMo6uq7ut
nq9Zleh9A3/5fqbDjwM=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OcMMQhgaBmkAQf5RIMetA1RdgiDYGS+e9FIklvlemWcBqsNjnjmEj7ZvEWTsAosXwATf5zOBFBKo
R2WR/FCMtbD4ZvW5XUNxOvDcH+u4GtvlxOm6rpxgUhAyVfECz+p4c+wxHcIL/JX/jQPmhhc4o0KF
SHsHgArZ6RZ3kGoxktYyF7xkc2NvJrZp57v+zrHy0EekwPaNqdCZVXk4aQmDbaTPa9AqxQ35dkft
3XRJM+5VxFQb3NEQE8JE2E2hF24MTuC/FRq62Nd3f/BsozBtFVsEzkKRTbM+xQR9dqZ6tkbu9OdD
w7fkcfYf0RutzC2zGel2iJaCvu+54Swn1UrAHg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Dp+znJiKyM1eexKsef6V3Ii1WasF/xRmosocUtBEQIWoUkfLFp4+KakxHla06UCg9TZykahjw9Xb
1fCZcpLXyj1iY82z4F7xoy0MKE8XHVa8UpvSkbptun3n5cH+Dq0byt9Dk20tsZTpTDdA+vIX8B06
hHEXK2ns996fPnf7WnIZyqwuLHCN8bBjD6Whlgkfv9rDdnwZk8R3+7HrTa9IkH/N2Ivu6sleleI6
IR9V0q0LA35WQxfsgPDsSigCxOZLvCNx7096WRLSqwL7Dc+gnL0RVGkc2KFEmyJ/r2V3duWmTbOi
Wo2e+EEtoLubmRbhZAHNKYrGSTlCpHBZry86Aw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
6R5H10zCMoygjxZKzoysLJlYUEoSZjhUDcJ9J1tC9uZeKp8uJoCreottIUxybDITllYyg/R+b9Rs
jzg4fpYSWtIXZIf6+LMiK80BV9ZBUHrpkajXWqrghHFPpjmTWxrDvVj7SHV2C+xLjI6nzRAPFHCX
LDKfjFphoSV3LHpEH1et/hivLj7nnpPoSBAtoqchFo9Z0OW/sAgbHeG27S78NFBC2qztiEsl/eY/
K1AlANXSs9vnePkvg/Em1LbsxPRG9F6iFWi6R3sPZI/NWFLu8AZmklGB3unOYm5OnSwq8SOLsBFJ
HiJtkKzIAMN6AczC+DoJGUSuJ/4/OyfRI6f2Ug==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 17968)
`protect data_block
dqRoYX97EO9DWYZpmR5xHagAR8Raf3oMlC5QxBwKo2vJqWylx5hDyyUWK+eByI+/z6a95SFcEH5j
uiIh1gq2QQ1E2CxpEev6hsekPvU135i/WShJhej4ecmx21wVILFI5+MrQYrWnvskbuhzs4ZjKXM/
fYcVrRune1gxFEzyhDsk8PpUO8UCyWcajzTFIZ8lsVVYWEAdFM5zIiahKIBiMF5gZwnEKKpWpPXi
FtZdnVzYzKYxes6NGOTrruKjTcZGXIvJfwSfWXAzlYOvV6wL9Sx/65yh8rEbyaIPPsN3P7iDtAQH
9yNIWiZIC3hnHpVVJbJuzuvFKd8EwpuQ9lySs//pAKQGrvPJdYBU6uAElYLjcGUwubtNRMrcBx32
Q89W7dzoE9CsEXPh9ECGL65SkJKg4cHZCiHQ08RMXVvd2yZcDpFw2GcHJgCpoMW/Q7xd66K/ltzA
ZhXf96tduJXSWLXUna22Ef/qEHC0YT6jeVFCQlbPrJUkqWN1S+vG26Vqeob4Fstc/8AQOWhPbtCb
K+sXou+GK1tDlERnJOn2RXrYRw7WTuGJAdgAkpDCIDLZ0pUgCWVRg1qqWZ35IMLnMm2aRZClwF8E
8/zvNaVr4kcviuZpH7k+Fhg/wV80eOomGmJvgc20WEy05wuwKx5eymywKYjLdN4E7ZGs86OeRkTN
fEl/wzGvorldRbTVem3ZpSItwPvfoNjX6LwaY9hWrBEcXyx4v5kMjFIeguZZXZ3QGAdgOuXiekDW
rXgyP0FuNLa7kNnjCRmHCxeXM2B7Dx/Za6ZLyGhanaRTuqyNibAlWA1jS9x6AsBJa811tHDT8jvg
t4FicAE2MU99h0uhybp+eo3+t+ZEGA1+ii381cq08RUda2t0BTwdQA9HEIyh9i88OT65mm0W6wtC
Gr5nODvyhANBtU9CT0QjNIhahN+koRRJTWwcxhruMpICr82wjum+MQKKWIO/SGtC4CVpeiOX+tZo
98jszWMpv92WEmXbC+DKca4xI6eDpaXo7QTHvQPkL0s9uq5zeE5Iz/pXo1/Sa7uvdd/s/n7I+TYa
rjjiRMTk0bj9jBZmi1dpGqwoDcHkvaqhDqKA4qxmKEvwUdJNx2W3u2n5cEPBJM4UUa9FLy9YpX7Q
55KdFyfe2Gri2lBZLPPAuoJMYjmXZ8bsbCzh1CP4/jDM47iljcPBRoGbxsi7VCwEe5c+ilUhLLex
CQ83VQC2qK2/EqkPQ6qwgGSJM9JJmAz8nat9MJTWJya1Z9h7SDCoRzpVRXcexJUwEFOKcfN7dBF6
KHX6pnEWAVI6XYC2E0x4rok5DtVA6IQJ12wG5Dex/jobVqf+PKmkQOzp/HJzEWoBvlYQf/NNd9UX
ldeUm7jwu2VrESa85De3PdZLwymhStV4wHIWbE1IfxtMpTzUJ+fjHiMaXY6L1SvJ2u8xQAsgrIPC
M5n4UONq6sdmcPeVbOlmgqIR5a1OghchSq1B6zoTpQeB6jcRB1ro2CZ1FOewJSD7jcys7iLB2EHg
0oQqKSFsSFsU+6fiD5dVhDAhnbY6fktYX7D1nDC+2CSrSfIb1DStZyq30Rqb0ef/n68yIZzH3xcD
Y9LnkFcKE2kyczrU8vum/y71CxzSiTyocUy49IcXjZl+fCYvtIDko36sZC6yODfxEEF5yGt2YC+9
AFO4XEnRqaQ01AQvgr5k3ntda+F7hfieJfaFUzfMUl3W+CxvZF5bPghf3hpkJ1WGw3yzbS24Nz8R
iMAPI3hilt9KWgKE3g+72EXagrBW5Qhmpy3Q6zbr7+gDdF29KiTfkr0wGyCKJYIaflUcHtviuUQ6
7u8C4eL/XBE4f6qhR0wYA2FmvxaCizd2I1y1oBOl9Be/8H7bTE9WvXgRUyHByyf4Pc4x3oh6N4XA
dku0g227qZr3Yae4CIX5CLvlRBXDBtfBziFH3qV0GUGg1gEWVSPfs2idCPJZtHUtLX6ysmEW5+PX
RuLKzfQ5oqpWOf7BpdrnWotqDFwHWHPzrxJMtbDmnqmseBmadz1M9u4BEIDufD9i+Rg15Xo+haBx
D8APVklnpEuo376d8FnpjqeJ+bcmcGk9ClMGPnEQZyRfapxea9eAnAT61zeR2CBNtJ1rHNmtnSQh
xfpns6PwZmyV54TAMWfNWUkXNc5DdnEDgK5q75oXu4I3AQrl/plWXfxjerwdP9ioZ1taY9+FZxho
088ZTyK/eVaPaOrWL/sD1ufk5VRFOGgro71OKkvUTdO0ISoanKe6DeN1tzji9CnmpXs+2KEJHICi
VXx+9otcv7wyHbT/Qom6L03TEoDdl2pYYd1BcYA8pxUZiX+TWhi27dZAlyW5w5/FgmPtuzt3vUD1
JQRzvJ6mEKMFrMMDZxa3HSVtmE4xZQEdTdv8BWFQkQu9G+8UPZhK8NC2toVm3wgmbaalsxwkfvnm
WzxK+N3i/HJ28/cBMS4Pi6reTX1mu7ni8e7q/EnKGLzOlByqBbOWku4dbJDW0XRt5pNGrQDhRX8L
o1Q2SAZDoX+N+Vod2wkWxZhWExZR8MikEAmm/D1e+LV2G+FObi+nlVg0rVFdKifm0MqkhorXVN07
sGJB3ieMHiRz9vNQbSMhLAp1QMQkhN2FaWg91KVHCDzXC5aPa1WbVN9Y7ddr6ijMmoERMCd4Tf5G
vijR8wAMqPaz+Nxo+qRMZDnERtFrcZqLtl3LSSBuxVk/H5S3vlVOsX3sCRxv68LvWc4k/2P8w5oa
V/JbjYCeNWjSAcaNWA+53amw/8+IGjln7LwI3lph/e/nRedbB/LmpHKPMe2lB4snuVt/vU4fY3VD
7qTDS68f/t5YuuAD1dMQzMQi/qTBgu06fUIfsUmrm0ZHbEkjSUYiuRaVVufIrMHM4H26wdi/Nbb1
WO/XcU0r5qoKzi8O8MW912aGq5swb3Z7BXjmR0k6IAkkWQrKENvQcv9FgWoUCc5dkhcis7PL506a
URi1F78mrdbPcspB3mcI9vT7yV3frr3zmpC7MJ/Fb1tyoUHR58BebggS8dxX8kbKAXuq/oX3jmvV
SIW1NOdDub1Tu+wvK3vAhFbQ4UeUSF/0c2NpfhZs6hIrOHNcsnMPyfpnxUpL/AeEBHaFRVtonSg7
Mbi3p2+8FigVXnDKSfwtXTKVBq8ETkBjMk6Hrau4M2XHHwfBD8y8I+GQa4pJY+PVZo9A81kAPU2c
zvC23FlVZSIDK/Bk2LgCQ4H6d8sVk0PcxwnkX1KXS42s0S0vEdfUpHwddNdjXTx60hyyVeAzHGQs
A/PZv+hg0vzXltmAixfA51Llm3hnjTmQ7T66/atYgOXhyjtOxF/wcmgFSSuD5Fte2s6RnRuhjlsC
APUfRLoVzQW50bVeXDc8/WQiDAdneSYlPNmFO/8wKX/DX4sFugvv+PZvDpV6DEiMqrRy5tYpeQ6e
v5ijPEf36VxtVQ2PT2Tz0gESNl1sgKEc5J1benxQ6GjgPk7KJO4PUkfItXuzUtBuMvPkK7qK3NXs
/suQX0SYhux4NISg6zimGSL/Plm0gIeyEq3Q2nWZYdHcOh+7JO43DPf8KRTw1Yw6hDMWorDsslBl
2fep/3Pa3gZzRs/MdvtOBLnM3o8hHVtsAKaBiVBF9ha1PnGtCtLIURZFKMU4Iqbq36i9u4hJzLpo
P3jZUWd6ke01AEM1H8D3VzViNeiB5YCU5LbLyrtWJYzU/o5+Ov2y0/Dz+LWXkjAYM30QK/9s/8n8
n31Ctv9se7b6Wd4g/EroG34vxsln3TtEoLVff3dMrUPT3IKSvflbBYuS74Ewi1DzxnNZJgcIzZFA
m2BBQBZOzFxrzKDCKcPQsaZ2fcMq9JIkIbVDwJ9cdsLipfIPu7A3DX+nDZdm8sle3zhq+nhmNHWb
FihVBkrn03Qg01nCFmG4zHNurtuxU8LxzETAwyib0Ow54shIVG9s+fQcJIo7cI+nQZmGBiH4zLHP
pb9yRjF4xUINagTPCEoN7FyHZL5P7yFirXRanWsG3V+aebDlEFqx9n8lcZuV9RNni4/6IazJa2+6
e65Zz0YFwkppwdnsefePXSEvsRJJPSbwyxTO65HpiT03Gd0NQFN1i3viL5p9qO8Cs+8K9eSp/ti8
PoMwnZ5VXRK3N05cUErMR25g/EP6fqSWa56Nhg6ApiPN84jYrmEJvXvhl1ISCLRIL7g+sS4vdNZC
eporia/Dkvn4ecKuedCfsbiZhXYkR2fw052SzOk6aT8iy3/mpZybyMZza50FRuml9SKXiEAVRavL
5CJ91yKzeazPxiI90UJtI+CrFopXVOcn6ZZAE2gQjSW4gJpLR9Gn7rEiqqoIp07kOPkDmCEa7A1f
6HVikg8gGO6QdksW0hfB5Ov2FjyzIglUxwY2NMXSFoyOGXTCMuDn+1rFQH7uicd7uWdQz/QdR8MQ
DYeO6g1lCVxgDGqLNtLAhIQ6OBLpH2Z4eoCvzcFxBhWVJch0+48zWFOQwEkplCIGekZ4hdNg5Yle
HsWZOms4+4QsPiIGBod7tA0yCVraUaKMPZaunzbAXb8gP/Wwx4NXvGkp5UTQf4NfF29MuJj6bCrP
E5HBE8SbV+Nv3sGCldS9s/4/eSDX9YHmVss+HuqfZSmjUe/jK5m+fRlqboBzo25U8ZeZ1Pxtt0XX
zIE4kjY88iyvsuudmIM74O3CS24SH3CRVgdISu1Rmnqps9uQKTWjLczoE/RKzwIPRwnQoO+oskM6
P4jDHBXF/B5+92M7c8mHNo61QrmeeX1dqJRjePcWEXcLKotNB6BtZJSXtZZp9foNoIt5QV6qdzjN
XVHXRUHGbmwVhVdox9sqvbX+vBvXnONj2viO/1FABsZXC5NKgz01h6WuwWdMWzYwIYvXqS4N1C1j
dV70ZAR/PnFhRoOPW1dGL/oqfIaY0ntdEEbMbXd361Gz55ytyxW20bfa1BfZC9z1nBFSjvnscFTC
gGIX9iMQkizV4yFp//eLUgb45En4twYTASVkyxZzfFuUVtSBQhj96jOkV6JvfPkenqTCRRSXfGol
Ha9QMm5aDeJ1nmcWuc4MGdctZ9AgNsK9lJBD9O96hrY50YAgh18M9pOA9L0tLOxn9xlCqSEF6UbA
1quzlPDV3TZkG8v5Lo6uL0RcPYx1sFTXnm7mzJoWViYZ4481Wjd0v39RbPXr1En1kzjSC1kchjkV
cySyFghuXXmygp/08d77Dk/AHm0Gy1uVzZZVw3oxITFaX0nemnvu4Sc7qeLTjOo5VuRMR+GpPdkX
EZZf+zuV7/IK7ztMJxAFN6XPDAYlsE9YxTPpUZGHhf3Ful2QH+YzwfrnakpG6IfWPk/X134oK+0b
U5r+myoA+YbY28HogflL8xfKdbCkswKfpFGFGI6gnmvrG/+7ZuSBua+R83NDh5m0soWNj7EL/MBq
Z30IFGD3LyhZGCXuLeILElIHmmHMQRqkHJdvNLxRTO5/RP88HECv0Bq/79rtRo+7/EPB8FPIhvZt
3C1fXMxvNdAuAz8WnvlpNNUI7HmjYu4MzkXfbn+BKzMz//fkCVaYJXdSHzKBxTKZjJJWAKIBfTpi
9WI8Y1XzuRoUS1piKIiPtrBcA86tHLh1kRqceDIndpgN2l007qLW9g7cfZ0YxXKaS7Z9EgJIp8+o
y1eS0J6sI7F9EpmYySmc9pxVvzYBALjoHkE95AI6KOIdiJCup0VPLdp1/4IcIH2bOswhj9gXdNGc
dvVdeQwThpOuoiVSPGcgb9uTf0zy+vMR8gjRSn6gKa5YM40TYwBViLNbYNEXSDC3zLfZkK34RabB
6Jlg82ATtFWB0jCQIaxtEoSlio3NIy6myXUFrHNaH5gRBVp+1IBVtPYF6OZb0UETSJz97RTNsUWZ
fFAYtc9N1Ba9jFKyuKuI3LDSwywW1UT9i+sZ/Krv7m5nI+L0GDdlGT1rVIh+YwjccTWrAK390Uj0
79y6jPDoAY1ZwgaleQUt/3MJcDQmHbEy5nouHlGlfJiznlBd+KcopFZarJlK/zcTM7M7cdFE2nK9
TtbTISog2R3XihbaxLjYljc2iUfuRGdGzkRfH8Ta0X8bxc2lI/uIxNWV4BNSHLzjKk9WnaedcllH
NtGLWH1sgl8IVHQrN+S61tRIJPIoNBpgwP4jlQ5CACM+FcDPjL+vnCLFxDFQfGqr57QiBInxIyn/
Jqk0pp2t+wbV3RsOIWzHA/7lxQHbH3BzXv5IxTvySbgxP8xEeevEBh/5ENxsYbtCahOIapfD+Za8
Eg0D8M5aFn/geVS4ZPhz09NJH2q7ddW13jmhy6ZoiZ3xQKh+fZQcbbRR7hd+HimVRfbl7yvPcIli
uEnfGN/CdbtZjFV0Q5Yb8Gj8aXCNe9aEMD9Sgq49/wHHCbhZkAAL8G71B2exrm/DBNHj3aTol5z9
ziAKzF8MoOJoQf5j2JH5zflhumvQbve50WPgyOmingveipyYMsvMNdKyjvPRfVcpTO9BqdR/boyk
7x+UrI9+DJzDpiw7a4XdyIDFEQ3/cIUBCcwCIMHjnlkPKe22XRPD9Z/JWkAleRhbpxZhaeyeNFCM
sX3jligd4znxFDD4hXr+vLCoUsaKpnw+q+hpS2z1TdbmSjOZ3p8QsyQtyMk1SEePzPS7k8SpsqUY
nnLFMIf7i1CgDw9DhCBD5xDTLIjMM333Z8OCgCs18LOlfgWzgMHW/M03HdwZ3UX9rHWXIb+fthFG
gxa9f/mvaRM5pWnyEJwmelHr5WEmP/nYMSXxnuZHzD7UTBOStHiFEE9BVK9sCoKot3auV891jcuF
6Ydln06HORnnirWTK5mgNVtAeXFk8IPPHkgY+0wKu+enWEu6RmboAluJu3pbM31QOnGE6CmUHmFs
r63mxe5YBqUFTx8Tpg6VaDvi+pnyUJDlx4trmyiMxcmtncZWJ1jCqC3Nu3GleMgw3+uBb2d9jMou
R1Mrma8o8jZbji0v47LeXPc4uJdjlgCllayvpJr9zOuM6RMkRr5tm4jei9TXPsHJ9ThjRKGvdAmw
5xIYe9uQkTMo4BA+v9otLmjARApwZHdfLOI6XwCrqxZsEibqx65FFm8ZDbPE+0kE6wY3GmKbBhNi
zgbPUXjtlVRpVWFdDaNuNNPJiYaXNIO/ZhzDA29WMKliIJT05IjrjYB/UDXe3CGiED7qdf5o+h8f
NqXPdjIxMQqNMDPAWqnY0ebLHgjWdsONC9tXmdLkBs8fHe8+4NFTLYzIURm35RLfxsYhouEp8XQD
0mKdXiaJNCdCOIMfy2JUYssyjQt9Byl+7ER1NzaE1gwRnM39uuy6vLRombt3WsCZ2jwc5AL5TZQZ
XHQKypIm+ZgJp89NMOv7GFWeD0xftaBJpCbmJ6SPaHvh3/rqSlHkBKUAFC9j90txwyF2bjQf5Uno
9HZYEDHJVsMPJiLekKOS3QfmCq8jAgyOqFcu4bOdsPATmGPkx+AuOtEKlS8J4vcBM3Kt0DuWOmw1
graDdzs111L2oHDz4zhOPQLnnKd2F5pM8FamW8YH3m5kc6drdGSKB5+YXQmAqNnve72aGKxR2sNA
87u8gTle5OJJfMFPnQtVVEnT/sXS1HEJssWdWNHFubPgIyiJidoPN8EkeZlhDVBtAuAtfzGqBv4S
m/vU1+Qg0fpPAPt5j/uZ1yTjq6Od73HNjtVYnA+eV1yB7OI8bCxZEd4BEvlJkqUE25hlyK1qaAEY
TOwY6AUgabXdlEdFj/Jlj4kWvpv8q5CZf45hdDEUbkjcTs4bubVdN9wyu2V2DNo6b3ImOXNCOCvG
jPk/Fu8FgvMzFYG1ZYRCq6YHIiyjaYtdP+qUAFHKgt/R2elho+31o/CwwhoBUFM9NzpwnR/kl4FJ
cdHdFNN4z5E+KHtmd4L71oehbmBmQ2Cee67MHS/6B1t0foenSLmCX97y5Cv2sbsVSJRhlH5op0dX
6T9ygGLI/FyhPPABj/4FTkBLCicqCUypsOH5XjBimdN+w2lWA/VcY3RxasbtE/cz6vz8pmPOt0kb
n7tqxHyS6o7G1UfJknp+hiBtpjXA/1P2z6oqWVA9VUB27irwZgVqz4jUvpQJdBLxEZYZU2zVqjQX
+PlVfOnk/IemTmW9A7A4/wvS2F3oiu1jo1sFTKE5egrLOr2r+FcRUgtgZpmc9/zt8gbAdA9j4Xty
ARNi0GVvSBBFj4JmBham+cbRAYLcGARTIFVi3bci8XsXYA2rehpfaajPzIGR9IbZOAbIXmFLZCg8
rGRnKuuiQL3CPZzApIK/R524KavmPrvgQppxQyMcdPeIKbAKwHzNjmWno7+HWvKRPnT5npQn3jUr
GpJAAvzEvSC7vDxcYGKaiDIgoL3ta6eixA0Prs1486SNeCgfZjoSHRWxeMV0aPNL2NzAM0+SrkP+
WNJKfrJi3oK0GY2kHBermgDPjNSy3Q9RYnO5s9QlexxTNjKspHRu/dJVNp6htSa+77xMlfqfzCCx
ix0qZ9uXL/nJRSbu75jtS/Xpfsob8uz9JV2LVYgKevmPTP/CTI6S+g/BxRl2vRKCOMSexyWZme51
DZv9neQoGEY1IpeRGQcYCspIFTynmPKq3onmCnQ7dCgShKPkRbULgjD5yt2GAqX7TSPCg47g0lWB
myfkLe8ftKP2a+jaAkGBSLkpFb2HTUY8dxhYuwWB6wzUeC5BGj8X2FcNIDirYCz562lfiodK0qKS
GjH5b+OqKYl/ojXj5vJpmVDS1RVZqdtK664YWT23Q7YHyFCBr7WmoiNGikXg2Bma8GgiaQnJ9+jh
WlF8NdbYnTkus8iu79J9cSkJiV4cggLhjzdPG3xQsMexGEWwOO6WfMzxAMDaiBgUZ4SFAxdZn/OI
SJBxkHf1VcLIU7eUYANCzVTcJTrHGDnQS9ZcLRcxv7bbQWQ5wkpIL8R+zFI/r0jgxymHbYiZGzlD
5cReFgfLFeNuDbih8rkMvvxJkQgTT2zGAa18bCHi6BfjOTj5+YQ9RULHD69JLzxW4Ay1Ue4XkN+Q
a9zJFq5dl6Dq8n8kk0jmkdYO/UTlHL1K4IOEax9jxwt8dchdhxnjH5oa2ZeOhfLtl0+ZBiRv28cw
leHXmJaP9ooJKZ2nkSpMUOn135f1ePBbr1lXrb2uKzJmVDCB0uKoa5WjJEfSXZunZpO4Bp35EycF
i2CtMm6USFcHiy9L17l1zd8D4h8xRYa1PqY2ZwxvZjkX+gJ6Pxr6LM8w+BOV/HRQ/EqasfEZQZYx
4PXgSArA1nIbeGZ7eSC+wUPXhtkhYdjjt94H6r1e6k9h6aqhTTOVKStIIsDhV2yn6yxrTndzFzxZ
lqT00PDOZ/PUng8o0aGpTiZFqEdGgbp1GpJPVfCwtp2u+ksk9ODsGyekBGGvjVQLw5nwH5qEKDVD
0mLOXzPcnm+m7mxuqbDcuXwCcVJK4i6FOTN7uniE3gtyEMVOBFwTGVTRLXcrenxRwFUmQBzA6FKr
MrgCSPlcbZWPswtKo+JK2fS9QduUzMAedo77B/kP+5LozowtLMNkVHDrC9lpo65z69nfjmlAJcgw
KPizIHpTEt9wz9UnyV4PvrFaK1tL+q5aifRfr5T0t57mTjDI6C0L+VkxkZg5k+MGzMJsmxGq46Ty
O3r5lNsshNpZZYF5m13Mer884D/NyRbNi/bbxfZHZfjKxgLYCeDyoVLERcE51vD9jlGmy2iiGLYM
BbzpXvDGB2ViuGBf1egvVs5XG92hd9WYYIPczvQQnC1g1PKC3d0eJb5Aj5jjiJtv8E+RuxCxmwGq
CdfuSKlrBh/6pBObxqEQUrX/wKkTbJDgD/+M1r3QToWOOGHWMqFnUaTuP8F1vT7XeKRbw7ECWjCY
e7X6192rq3oFUXWy21pUNcpXfxIb0dSXBqvyxmq+fjHlqQQ9uC+f2iWDiIcv8pDHtgkY+HV3mpGy
vsqj3iBvnfQ/b4q66nbshMPpirZuuTno/Snmqwx2ucPCpE49s4vz+4lO3Ttg0R9xGlv0cy4duZoz
LrVPRWmQYOoTp4wjweKk3kcA9ZXgbO+w/JjLPSSsHY278QRd3NkI7k2dmt/eF/9jahvdVvMKJdUz
jCJBwNK7GgIgrNG35uWROP8LLmnB8xMJk+pZfeNMDstBaEtIf5XTJ3qPF2EL6vacY24AnZNtfuwf
YIdSrpfcub6d5QWHswSCT0AcKn5LW+Lmqx+3ZsVvMScEpK94iS6JBa3GdbZG0XsCnKZ7X//fjzgA
pu4h2TRpToNsNk3X93B+85nazpryJr4N/pQtudKZb+jIdEZ/VBiycK1mSWLYdNK9jfoj1Vm7N9fw
aczZngiE3Vm6pRtdnd3P+j2XFNULUYS0EM5oyCTL3268YjZi2dQvf0cegyj2OJbYx+ZoQuSWfKZ5
kYnX3ZK9oWgSrUNp2+O0JPwRwng0+fZeEcH0wpXONODI8lhOIeY6/EeTWJNHN8mtntUhGrvbKRBj
2cGYed8wyHOjrlcVKOfucMWAx9o6twkdVnOjGBg7IUF7oLoF1X1MJGmYKV2NCkoBXjE5cwyDPwh1
+d+qMEsQT+6uk+832g0V0Gu8F4gvdaJA6n8TJKKg4wFpTXjiuw50WPz73RBJrxENR3EMc62Dde8t
z5Cy0v7J21qt943d96BW1KHq83wEUjkaURT0BFxsy+5U17ClBVGMAdoRy03Y/Evu5eFaqsrFpiks
eX6DIsszwDAIQ+/dymGslv9SYsmXUclp7aoqZ+KBwi4xvZiBiojbmczfP9Ha/3w4QfQNiN+tbcXB
zEGRG4RCt2Tdw1E9Yz6kSoIjZqtqiTX6//an99qGHYM4QrASf6PRy7DxRAQR3KiI5H9dBgV9cpJu
SKKZ6Ns9qaiYn8+8dNeI+qxHfSAEpJQkqc4pg/dq0jW1u+3dzODtnTR/nRnAmw3SJkmOPxtByeBZ
ahxR7hc6t+gnmNQzUfwtitoQb8NqzlsjYy1z8llK078FCdJOTJM5/ByT8oYV/rfCUAzY9P8Nueg4
lEoEYReDX1WazpXDWfgJLtIUXsqjohHddKjda+UVMEJJywBRB2HEoe5Y83fbh6ycn3Izk0zj0pHg
SPd1SBXlZ/6wCwq3ta6GqKmRVMshM7K/yhDx1GHHNOyKyCec5ypqrBNZKstyPCGUfuno7fOQCzxB
cjGhcuej/gsiLBye+7T0Wq7bsEqNNcWirp07x1bASR0Mal1+MDSCJKm1bI5ygkesfq3QB/2Y1e7d
6/d5YC6i2Hmx1XzHJcjudNllmcDcBVsFwRQaobAvht2c2G/N3EsbMSfPgBS5RhSR+p/Od6EJ4MNx
jr2+pCLIkCn0GGPU49V0/J9qaasW/XCwBEw92szOPnjIhTMNCfDevdgDSSQjrMDLGwEIXhly7TMZ
r1tjX4tdH7EE0Vn13mp9rzTqnKFW7op7kQQRhEp3Jgk9mLGrcYUb5KAtKJzu7Dzq323UtWVvrKO+
F8C+AQG6dv0UIKj7E5YgAU+hnO1HIn2wRWjVWrV97o2909W9NuaZgsfZ2f7+feWUCPE+QMtZgbb7
XrBzij3Anz3ngWtc6h5UUYVoSp6S8JXGxr4TAoTQtKCYrrWVzGvL4CIZliwtpmEtg87w8NQj/Xub
njXhVVIAG6txXGKoj9q56jrn+Kq1/X0GWzuiifnW2Cyei3lbcREJ1IDrXqAJ3WYF/Fj+UYvssOFP
Mmz1Xwzq90OP7uihDawslRQPkvEoqlelF9q6PTu89/updYa7TSZg2I3rPomRVnEZtdXyt/aI5FsS
UqlOd2VUeO9iirSoxuAPi7+H8qSBlCVIdQb1B8KMa7zdr5D7LtZmu2QmP88glGeDxbdxubX6SJJr
vclujR+8Yy2bM/hAj81iyjf1Zpf+ASpAHPMmnu+HqCVfU2L0SobtmFyWy1iZ1WSQp0Dl4mGIbDUu
EUUG4AJOIpnbvmLD8ESfCery7AuC8Js+J1f2EIqVGbFoD8E5crUaxswXR4X2jpMWtlz7jCbGfRg3
AGgW1XDov1slPujAGFLqBlNZ9J0/zBuAUgPqP4wDIzXnYvedJS5IYzvXUT6Q+lYlBZiIrji4+7fn
1Q3D/IomxjKZ40QPtAmAmeY6bPUy7+QXXnqVjVGk9ySbsqLEzCrkrv9JaqS7gwMWd9CzhIZEwuo8
hjcKsY7s5g/yTUihm0bOuNAkSILxk457EdLs6LoF5siYE97x0EEGcFH9M0Ol9Mp+R2JTzDpP0COs
cCxjeMeqWnUpXsJ8WFSt1V6sXAGm6ppcojD+ijERf5R7d7uVkX0uCpeSi2Q5y4H4e43bSNGLkIzR
RC1xA0TdW8SYm4V4VUMFVaOfMB80UzsifnDuOY7jILHtHJNKxeLvYURhf9762S2vkmOzhv7ej38h
dT+dmbqVAh08wC6VxFC/XKYdvDQOQiVnBHAvJfStBHnadR6ZzdaUCQBR64AszW1G82woZKRL/DuN
7OON0F+H5Mkm+bVGbyLi7l9upomHlEOF2tZGUYLPMM6ktd0cLO4GVJG/Evcr6P44FvMzua09S4MT
xZbaEvcJwR2K1ZrnAGMqJgLrEQMe/brNFryXP3OWUMpLT4P4HQVDk8mjIuFBUbPhuH6yp63sha42
Azvb+aZcXmvmJwPMScRHOH3uIwGzjDhXhJlEB6UJe5FgKY/Ob5cNg1KOCWizMlVDHUGJm2Q7jzlI
+MxIUee1d9pHrJZPW9jzZFNB8aevO1e1QENFSPbNmChK4ZDk1V8Y2xWFevtP3RytKV3Z66fMqzwr
aIa2ITpLekIPC3RneOIWJ/cJE2Xq0UNbkwAucsuxU2jY89i9JseaPs+PWBJPo5yc7H7guR4DIkl2
wbMiUoli8+oquG88JBAfsYSpRyFMjuyq6lSyt4fIjeGDWAsI5r9VCKW+xwQBIJtunFYD/OMRXMtY
qBd/aMxhExZehr1CoGcYS7OFGP/QPmUzLnQv+MfWdYyZtoYv77myoDoPMorp+jZMMS5hagNZiRZg
r4LIXiXuRBnm733YdOmdY4jwOvAxPooEH9UsJjyCq9BUqi5xpJ8foBA4uq8FegDi9Nel9jRed2/Q
Af4JxruTvZ1LsSv+CJxw/mZ0A6+Entq+i92mgxf92289IZGNPYRndHVoj3hAPWoaEcOLTAkV/9Rb
iDAyZfQHR7fc/fGXigakBeW50BRXrX2kVMh56y/SK4T0+OxxNOkvbrvRbHD2kVisNAuX6MtDbjtn
NJSAHnNfAA1aP4vFrXNDI2lMCJLRMikFIT+XDW+KzvJrFoaP+OCtOp1OolU7K8Q1SvdOjrp7teHX
eYnfyPfXUsKLAD6lK9cph8G6jd54z0ARcVl9Zdbljaex5zs/3dJGqYUKvCflDMc0Fbnu8ayKlhLF
5AMRSA5pbLGykD+e3X3Vniqv+F5mvhcky2uZpddiOzjgsNeQE1YJdn7841yDIRs0kDb+fiU+2J9N
CjULSPsPIaT5twHR+kYVXOFB8XOSn4L5Wv8SnVFxlh4ld1g75A+/avOVXQNTraM7SMtwWzAFyeXP
5v942gpNEQpcn0GrhQAWwiLasjNNb2AVq+dmmyV+s0gvzHsDwsrD3Us9D0sZbdoeFMe7HzWSSctN
h+eOzMdGayzBX/w7Tzy5QVPJtyljlr1BTwMizZJfL4Z/FKo4EN40ws0yWHNAA76AOyLhtWBhchtA
5E4yq/tZXb9UFEsEtHK3qH/18wGTqfrlicgIv48KcNFMttXKhQ8KKtSVmwAaTtDK6kWNwnviiFyt
nur8id8f7VttmNrDoIGMsuA/4NkGm/ayl5FlGXJ3auKrOg2ZJCzHH3s2V+c9AxaxE4K7I2urBvXF
6o+PavCoo/rfgJZD8QisGxuJYF9t7axKZpevnaSge0WEfWeeC6nrG5ZIaN+ubaV8qxkx+VQ5hnvy
dxY9InnjM+3zSpd8gHtFCqkXqWCy3Ywx3xPx0nTIzcx6QU/d4yhR1FoZFBE88YvWoKxP8YW07PBR
OgeM5jb9e+9bKL4cULVlhaTP0r47+gaia3VARTqLy6RypAyS8HazUY2CsxaHOFCH+E3M7fSzDvP4
WNdbLOloqXke7lSpOUAJ0kY2um7MaKzQwCeOB149pvF9cnVi8A0JfkPZMw1WffCA29l81F5C9UUs
i8se+iQeLTKM/cx5LPKx8gD7ukM1Wrs8TfGGhRrxfb/sJio6TlAh3N+shirvBxGOhNYarIKgzk2x
TU5/e9EsIE5x4TdLfrL6VqpFNPJye6W5Fxg/p56NbEIeUbwfwb+hFMZ7t6unoQU69dYyAmHTYrnK
mW1HHvLfDdYUqXjeEFtFjvL90DLAnSvhuftSxJfJNEsjLawQcXluB/EACPrv4I5zgoY+YbnrYUxv
IiF4HKhwUFdgjyhEjczRAwdRbiqUXcLiTDE2dXeI1TCFpHI3gNBzqZJiijrhmR9lKTDjDIQoGXAV
YqGITOVWQtuGTn8LOLip5q/a50pfpyvHeEe0o2SFPESBf/hPsAcNITV4xfaTdVtro9iHC9wkCXFJ
gIYgMKH6FkBy1oL42CWc21m1f6okqJzLhdmzJo9csG55koSbAQC9aC32FE7Z/0/HJ2tSyAbi/riL
lTqrTsRO3xT52JbrMLhsE9TE6duQ2DmD/J6n2qe2ko4TDnqZ5iHLl4MtBVv5PzWgR43n/7ZAlanC
EM9MJ1KpwEGB4NPgzZ2u5yOSDWKlJnpl3R6PX5TO0zH7bLUCgCt3W0bT4uh13lYTfPjocGuY3Xvp
KdbhXgkrqG4zrR/gICAFJo1tzIeFswMbBYjsWKUQO4n9I/2kTFP9pgoac5F5yheE1PnXKuuBZNri
RRFWaPW/XwuD4AEM45aE5lBz8S8HKrVH1O+kzHXX5DGFOaMT0oebF6CEUFrGASeK74n7s+Ku3Aan
deDl9du7iZ4KmfPPjZPJA2WvhGv0Lj2kl96UtWmLaSNlr7g8tIK8LN5SldnEOqa0zichci9VZB5T
lsbCCuZICxFicqlwzfZPvNqpNbtlPUm4yvbb5tlVA3m5XLuYSB77DdPr8Wd4+0QaJaKx8rh990Vs
JpaVZvDmkEzA3Gpcf35Pd8P/m6NK+wvRovxTGZ71M2a3wWydOWOoMK+ziZC9eDaeANvQW+uhOwwX
I7PfubSL2JcbR45G0wZvPKipk6qj8mjSJRdMi/XyfBNuMmpXqTxT2jNYPlChYN0phlIFvANX5fnI
ijORQ9K+Rpp8+LVTVos2B9x5Ca90FXYbncfhAKr7/gfoYHG6I7/A+c9pX8mbR86YWlZSjDOIS+pF
9zdLGlKZ0+9FvIVcFEsIv0wj8Df0RpdzNKsEZi1jVNXxylBbndjmiIuM0nYvnFXaEIEEy0/ggWkS
XkSLmzUIINLOfeeGioxw9GUsgp4tWOr1uy7i9pcdR1v0kaoRPTiqy3eUsaahkh211Q09oSDB380i
XO5HS+1NmVwvz79cgNGJi39Lqs3yw6IMH7f2T24xmDuUDL/7STpaNbN+rcizRAO9I7hnCBrF4W6O
Zr/pmEqs2ytl/uG3gz2I/1PjZzzZXZAZmaDPj8+bEvQ47vkzIAeV5Gv7jiOsrMo/BbRJFvKIq8/W
rm8r4xy/is6jTGewXZb/2nhddcE22IdmafVfqWr+yXIqXyaIXTUh6z5x37afNkmudPTCU8VDrU2S
FIA4RAw80UoUko86HQprSUftL3aVCUQywqyNUSyYU5kiBQI50Bf6HuBmChpMjvTyBLvxGwItDumA
jYcs8GhhrBECT5aTzWG8+H7PmWfhS0B/NRzuy8zNy7ZVIkUX7XTbaTXk70VPVFjEzBv767fLfty6
Pxs40aoRrjzPMxVobmJrkCNd2IlC0rfN94yAkIr2XSFp17xRfiKbHpjyWMjif/AKUXVrdB+Ytoyk
nFDWRAXwptcMou8xcYs414axQ0V/0sImxC4jG/Xynu4JZt3x1p6DrqkKoYjQ9BsT135NfNS/Cqg/
hEHmYZj8UC5BzYDjFEisxs4dtyeCTRdYP8dAM4GAr1LmYC60MtlRREBtMhcDM0lUbYgGC5rGPY0q
i3ZZ4HGs+AIIaOyLUjWNRyV5zpShzdMca0n4E+zdOi7lfZFgYQ2YTiwMz7BUxD/m8WWEYpqNvxeN
9/YurLxFq0cEWh++O5+gwKj+DzB8SE6njGei0zKakisUUoi2TR+FRM0zmLR+NvlOra+ev/+uw5gM
0ChRPjLVssV+Oal6ys91c9bgfIo9ZGyxfhvFzwcKQh0wQX3nW85q/6ltSlClsnRf7tkx3Q+uTXE5
ZwYS4MZxUSrmVK7yThK769dWwI1gwTXz9zkPbOqv723sWYLUibN82q0ZGZhJLaIN0hbnM2yc0rLu
7KPJ4AU1mUHe9mb6HmDHpDDveJlFhOn5TZ+i/RT8EUbh6ZxZEgFAlfFloDo5v13ML7O9e6CG/CXK
gMArOBo/04Klmr2aC190Fokd3gZQnYlT52Ca2BXks0CaS6utHHG24jkfrbI3fXL5XqqzGRKYAMFs
NGPtLN9yFBbMT/z3T0MtCX0RXut3/tb6372e8jwj1sY9TmzgqCDq3JmF/BOsousBrdSAx2C6C78q
PL6WeH8wRoSIRhgfh+Q0/aRW2HnydcTfrVIIkEWvPNxn02qdg1hoS0dhL0XWytQupAbgDcSrklLc
D591k0hiGUy4pmwROP7vzaxmFs7IVDCCu+kzQ4wIe0yzKdnuxu2iyEe2Xry1FrRenO3CKShTWdtR
PKieLSwnUdiyJjiV02nGy/SiMupZnYMK9C/j+mjJiRDEtxMHpvR92C7W1QHXaiEUPg9yhQKLGOAz
Rl3sK0pwwyMUfHLXcl8B6ATl5mqvZKtVNdHxFgFwbA3Di1Ps9PBiW4gT8JlDAr8FNZ3FGItAaEWv
enwHfJKdChXQHFNIVdxgA4OI/rWPHAm4aYT9+zSBIj0HTrfcgtSDZLu9Yfm0JeLVkXF9ZZFsCnD7
XMR2JCTJZwooNBCwnXPTwdxLQO79nQ5NPazHUps5y86as1D0WVuMDj9PSxpuJqtX3dwED/8OX3fX
+CZGoFeWDk8O0ONqcm0j6Q+04RX16TXTzkL+s/XEJpFB0glPIB24ksSb/fv5EU8ZKUaHLO1Jh3bV
JDrKvJvTz6N3bB9wS539//dokbQxg72dypjpoLSZhxiR4eplvBJj0LYTcyRSgFEs9IDFWR9NQFhv
QwzDBGKq91gdGW/JzQVp8BB262iOTK43KAgzsULh7l9KdwTAMGPEBXqe/zyrzK56QGS4oxkzBNBE
IGTArOjALi/4hu+8PVKBkw+vAkO6JarWyRJj1A8Dbow2+4y8Q+dg3vmLk91UMn5ZznhWHz546Dyu
yoCEEqAc+LYz4MFE0cokupTjh7Fm60Q74MQfh44JfK3jzdjIMVtw3DoqNYG1yse/L60O3KYdURyL
ckE1aJxkf1FUKlrlqKXDWMpykfpTU8bjiHUGFt1ZImfj/99+Us0uTfgKxe3SQbtyI7YbHU0j10HX
ajuY74oBtMb9UiiZuqwY6VpnjiCqbCuHXjvJKLmaStaDjKsDe81iQ2tMf96o32sv2a67x4NQGD4b
qr9U6Dlpm12Qn9nLVgIbahZPW0NWzZEOz2KP+Jtov+Jo+T7hruyvRAel6HKBPCAr83dD0SlRR+fz
hlfyvoKQDAZXIilBmz0g+1aav0X+4j4ZTdnhOtZsmtTJLZ4suYTxqzT/9jnpu8vbB3fS/ZVgv7nS
T/lGD88D5LFfujF8al6TJabOg4d4W6IqecAggaorxKlRXbVHMm+fdq4Z9GiR7/Ql0N0HA/ykXgAW
yQpgfPL/udIWLvj3MuW40G44VvI07wxko6wS9eDCz2+qdi1K9sSzFi9fRAqwcknh0Bpro2NSSW/K
KSMBLzSWqDS0/4vTSMouP/gYlObje/e0HsvNZ8hOV3coJ922+NCYMWjYiR+4CJ5+3LGTcake1tSF
smwfeIai+INLhf+M6vSJN2qZjIM+jM2PKvklPuAqEn6GaeuDS3+WIV+Z+ttiZA2qAjLE/HdCHncb
RC0GNc+R6wrVsC9hIenEYbj6KvgJJdEQlL1d8M+MQ5kywg3f+YRa3Gz1RmJnBbhpl5xWhFtYWmaz
dNjTsn9hBbbBhB9rSJqTad7eEwmvUU4vM7V4k2FodgN22IPElKq88lC0Zb05AduBmYwokJfmR7Kf
gvQJLM3LLkNnIH0r5BegStfHyB81ZlQtslCNddrzKQ2QiU5RulTISumGE4Z3H6FOQRoXy1w6LeHt
IqYligCe/taNPJrPZYUOhdI+BFN2f08i9U13maIRmUAnHsVdkxWq5B6PNWYX5NTHSPdadfmcP0uh
Y0COWGNxwf93Vh1C/rLHH4wHjCk9ro6G0QkHt3Vuwe/dBPrwefDt5IhqyPjpqPkdiB/McXNzSgfF
nalAnvEg9zJOvgp9xe3hnYtbzWeW7gv1ho0NN1emRyQL/dIZiGoTEtTWwRsBc/p3XWWc9VVFcgjo
gM/rC09/h0J079MBW8EeKFh7XpEXczQnmTit9EoWR9YEGNQpDTN/42fNI3jZ+ChVilOxjKY7KiCS
0Ns9CQ6g4BTTKPdM5o11LuGdH08cWl6SRCVdWDGxJqnvhh06JsL1nDdGzjAd2t7xEZCheCynBJfD
NNy4eiZSay30Fai9cXhzIpIZpjGrtbA7Gu+wsCbCLTaHCgIeQ7/d+5+L/ofFzHn/6ywNCQ5LEb85
6sVRvhC0jKrLp2mHlFCko+LyL9w8MeULdkZoOkaaxl3EtfVPU83+mpXnAcnxjCtVuGHvCLbkJJfb
VAZZjKAnNzE8ZUB+9X9cz7Um5DDuJpRiIwmHtSoiK3vujKXEclLryG1r6Amku9blmNFM2bTx0N9q
PbSprgedAsPzvR+BIcGNVg6/vPRiLrpLnN5L+WoHGoqhVk3oHZRJ9KT6/uJ7qDEQ5Xu3q/EIozs+
r6uTbVzVWX8AyPuL6HCAuqBC0+fPkJImhmPOIvbQJwBb+BXBMGWUwECm6wGES7VRtrlAuQORQkjJ
/kbI0/ZjQ446S32ECW2uekvCpF18H+gXsGlw8pk+yjbKa2TckpSn2pX2uELFlwmgtJjVxm3M9IDt
BxI4BOqo3dAfLx5Dh+Zw68tnMUA571NY/DB90UIeipoXXGYKX1S9L42sxkkENIq/nHrVGNs4s3HB
ck0+t3TN07oGbeQhQ9tx/rQk/z0+oPa+DlBcD7QQE6fu54wdpfiewfsS8sfmVxwrVJ3cOQvueH2U
gKvaxAASbiXuDezwRT0XNYnLhAH1k2BIr0EXaPP72ebbB3bTpKxID8Xhv58YqPHR8RV8YGHLCRUi
zvRhulLtYUZp+o6mUOb6ucnYVsUHZh4xPY2YpJWc6i++bmvLcCmvMg4K5uVFQ/2M6qdgxOBH6L5v
JMvIFu7UsvjU13RBbBqiprSSBRaD75HOZ0/rjXVL1dnvDtDQpJm2k6P8sf0KliVl7psW82VAzjlL
a7PAW/qXbNxGVmGkXeXnwTzTYt7uElSdu/fI05atQF0d+p4Xy5nz35X08hKUoDZb1waI6LPXSz54
Ij1YYj7L4Uac7F7O1OIkkMko6LnJMkwcF+Rcv7MlJFMJhhqLxCu/YFuND3B9rfP0xthKX9FHzrME
tnw4k+KImzdgp8tu/Iep8vM7BCR5dik1ZFI/4jmy/fOp1U1JW2q5TJbVyPq88tVouEZ/k8Vq7vQo
Xl/WCorp/WrkL3SN/6iqlXULxhq8oNLP0ag7QP1TUATEsz7XbGxhTeQ3JKg+Ue7vSp2Obaq9XNj4
w3VbSaNbqeiN4vKrnBOtifZGULvX4S7vIyy2K6+WgbKP/dUpyGotpod7APyWzLA+Xk6C83/raGIy
2ka5T2PFMAx0aoB9eWaVkJr835rfWXI1u8bvzCf16xdfLqkpFbGIhqq2baNamWA7rszgrsy4dHg4
SZ2cjy1zRN84wdaogJyY2TowHKtyFjC6OuIarsj84ZrBAn8fXj2ZeOOSosX4EptJG+fBNZiHRZ7d
Gatt0clrWxjkTCHBj+VcQHRobO0gfTN8LaMKQByLzn08xU/yC+VCKOOGxhv6oy+ilxlo7InSitvf
rSx/+XF20RyQ66iFsFglfdQLRuow1ZUj/YAs8/IKxj8L7u/2HVe8yijd24OhbGqqJS6GIRKPPoVS
pEMZY6+s1eTf3qapZFhmJtGJmD4UcCiTNaaSwACbsBIJDD9QqhMUQUl1ac9NFlJ50kxzwR6E4LIx
diK4e91L8YZrJHdvEKmBdigEgtSFDjZy/6Kp7y2oFxrSCk3KPn86oy62RaHymcQjXZ2AZAatHd9w
fWCUeO3WUQ0B7XYEN8AYeXs92EUpH+oHJ9yFBeG3LnD1lqGovSWQLgnXW7eQvY/mM2FwwlMyIiAP
Aru7HJa/ijA8D19BqUvDe1xwVHNTuitMVxPzxnNamJ3Sx1YxEE/mA4gGK6FGEn1X1VMvw9b78dFr
NoZV8uNvM8OJTCwTYpMjBVB+aacyZYCncFXArebrYTASdi99DZv3AhO53ZnQBcJdS8tEpzuwffQj
tgCkJaW9oZyHqHHKdOITK4u31KemfPpGLvrudAjHvKv+e53MjWJIhR2Y6EOMRRCXviAG7v+/69Ru
5dD5B7lDmUtfzb5z3sT9FA38U3PJWWDjeTrXhm4e1edIBIbNeeYclRxlCjYh2/KBSg0EvelJd9sh
HImwI1XL/fL8Y4Ez3+MA89FR1SGL/07VtDH2R9e2fXFHODcFd3xp1+KPtPfvaj8JM2DrexW1ntBb
Azjb+hLEW4K6p6A8ZTGBzkLq5GR13BCkJx88zsf1uVaRQTS4jXK/KA1paGRUVD/pyLrpIv7kIg6d
SskdJhq6WD2vr5t6O2tAq8UxaS0VhidVIMvVRZz9/GrpGZ+8vPulsT0hiGw1fJS8uJSs8OJJcShK
cahNNFNEZtfnKfb4yOpzPTf335EleMnrf9bKcF7Zd3b6nvSKEci1HDzXrO21iBYGh7T/UF5h1sPK
pu3IgH2wZqExLEbsTPKkQG6hJNxNz6rqlNlkvAIKxjdwv7QKXvo8gSRZYD9TjzPacujdM1wyIpz7
ClhuPJV0jVsA7ezNvwkwOhTuQB/zpZCrLdqz8A1h2T+HZZCsInNXMBLNDKbj9f2NW5p23RY1HfN1
31sN05ZVuopgksvghxxZ8zpa+VbEAIF0SkyLAOHbkYCPjHEJLIuhF/Lrjp1+lTMJtE6g0WxTCAgl
yTGs8XMiup1DA+n/BnnFCTGP2U3iXP3DjSOrgjxUNKzrQ1Z4F0LmbY/9SBG/B1YJVkRxQAN9qEaX
lnQYxvVL9PJdaWoXpWclx1/XKwOyGVxeyS2olf3ZblcyQQoKKsJ0hYyc7qr+kpjC2jna3ZHcEANG
GumoGgfAgEymAMiWTMby+iTr9KdWFEXHdOv9bdSg5o2p4PNABl6vWQ77JFkORkba+cvzg8M5CeZl
C9S+PBjg1IltMZVqYNQskzpdNjqjSN9ElpEQIlw9TqJ9oSIgKntM5dcwFhuQdgiBEfJj6mnTMHl6
XvgA2WU+VPKALzs7YvSGxaMMkfPAf3Iw5Vw+HJ7FBKNbjFAkT+3i9MnJ74o+nCVxXXpn1rYTOv/T
E57e1P8h9tPFfS/2QYuDYj2nPVQLTQwezJYXjzPxK3RisNe/kMP7tEm5dLyjUnkxxur7KId3C5g0
H48pjNsZOI9cr4VDwzeEm20S5QAmKFwf6xgK9a24wJ14uD1TdzMz27VfbiODgpc3pkM3tPGR14CG
relhTAbpVlGzUctG2JkxqITT+Zbm65Q44124Fp/wH8XaCyskh8KjWPRGmlPknKI89T4+tjH4DUnl
kpecTKqWCJepv3QjNPpdvrYxUm2Rk3TBJU2WgNOdneeqXNZ8ki8Ujs8JXc3OQeQnM7oXxzxKiOQg
g4hH69RBnFvAPQTl9EyJb6js3MjDsD0wJqcBj9n3AS/372iFFCAohITT9HDkklEZeDgVKvs6hNSY
5KNQt57II5YLsmtZ80sOY9JJ/+eRCM6D/BDFp3CV+Eg4t4KXWI8tfxxnklpSA5Yz2yArF9GGVRGx
h5KiLU3eOgPS9zwhV7jM2TL+BBh/zHuOYINoAnvMsqeWPEA4katVZXHr5nphYM3eM6vWw7gUEYLD
o5Oh+h3gulizl9PFi8ll3XZpmHh9Wwl/s65hgg4aU+A/0FYX7PjnrBe7A5TyHJyZ9giR+APa7f0W
0If2GgD2KAa2i5lY0/o6AgUfQCK9Hi+9ES0Bb6CDSBbsyxboX1agkFWbsrWmsu5KYyc2mMgG4HYq
kvmYEw8begGrwlzhWVe4yFK7aIUlD1h2KEf0HjCeEJNDXqu/5xLw0t+v5jGvESPjcFhxqlF2V2TO
cymzm7RSQeljSn6vG3T2z26kLeCPltExpKKSmH7AjPvuU6Q3oiQet60PYAnbztaWWuR49oQcmzzX
POEWfJ8wPWvtdTN1D9y+nJNYfXJ7q9AkfOGI9ug0sbkZGZHFINTUUd88DJq6iUj4vttpYM6InW49
Xi++e9IHiYAnMZ9RP4taB5cVnQw7xkc50L+eTRYIzinC1iyokUPfGEHT9A2e2TSqSmXidz1qN05+
O7BjqUG45mUEYpHZTlsxGZJKOIDshCb0DTY2g3BkLZZlGAy0C4/DCdM5R6f2xJQBn5zaoHs8LLUc
6Opcm9RlFw2SrsJqENAYQ6m0s22DLCoheFiHsqPsAGypsWRncm2VC4+QPp5i2JNn1FBCHt4cJ/Lp
jJW0kcqMUkLC1bxLT6UXarmFSiYN8rTPk6fAfFPTiOTFTLf6aQ2pHsg/wCxlkevyPyoLhupDJSez
nBTb6T7pjhDFVDgWMjn/EEqchKX3+dGzJHM7O7xtbshvkksMSUWK+tupa8EOyAYu/uC5Mbf+c7wq
3nagchlIgEJFTYkegTg2YcPYYgn/xisVXz6oLGa9IMlKVqVmJKuU10PPzqBUvofc0FWXeRFNfEEy
EtoHlJggpSOZP1K4oAafEogUkF6esLJWHkv5Oj/SZZjYBHlTFU8GA0t0UfAaAImTUV9qJ0jx3iYg
KhLriztN+HVRWMR1wpBkmHlG5IS64/8TI8eEqZHYD5b+hpXFCngP577L7s1/mT8IZiV8f+Zqzkmn
ncZJMLyATVucWQlkZQ5HwdlQDWJnmRonZgnnQ7hAiHgnnKiT95P/kdpGTCJCI8Hax7FoWceRh7yh
P2rb5SBkByNxYyzC00BUykdq6JNDT5zSVCH1YTgaH+THMXkyZBJ66vyUhFsABeFJDyCBa068Y7Ei
5aQmfDtyTEU6RNz2hwafHk4oIYCeoWuaPgT07sUyxgYQp4j2EyBCQy7+1hMX++yXLd5azKs9jt2m
BJgXIJSRpjoM17GE3Al8HMRL4UtAVIZzGqZZGXQiuPuklPIDaTIgoYo6tJDKutHH6mfavfCTN/BU
fWh5vZ9BvrmftP5Mbtmp49pOrhE/PFrMZ+2BMx0Vil+JcTfbH7zDGmvyTTPXqSbR5ZNsjgzUABPp
Z1WshFfOq9wV3TXoyd7eMwymk1RQBS4QvRnXGSqfpjxUrPJYoN+84lzy2il4X4Qu73XzNFJ0u8jI
B9Rsn5XO+iwV/Xmh6txugmGwuXpdrHz2/ZUR6AORqp8SuiSWPdeQR6BncgXWW+kpNjGw8Zfk6pWu
jX6usku09Z6hyLEXEzN4NPq7prvRTxEwK5fI/35vDQCxxrWqxLQOu2hD76SvqmhC3JvhGdLfwwzp
EEtZ6gxXPu8t0bAeDuOUAxgn3JxRxwJzpo+qkwPz0ZyCEiPttfwT7ADjrkLD1ekvvSSPFd8B1Pjg
yf+iBJh1+/Y7s5WUyv/iJYf0OMB6wNuhlxVSxqfFKGoGi9hk96vklFXw02W/VZ+vc+b6X213wQH4
xJuELjOeuD/vHlIY0XbWjSDOj1iWuTng1mjuicB4mTYs4jXCrlL+g2EqQ4X/T+GwFgWwsN3i9f8r
iVqbcIs0yENbjYhUZz/m6tfEshO7eLWCXry6ptZ5PLHzqTytEH9vYVDulnDEj45XKhPvzcvH2R3k
nql47qDoL/yr/yqUHg==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\ : entity is "blk_mem_gen_v8_4_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_20 => ENA_I_20,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_21 => ENB_I_21,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(29 downto 0) => Q(29 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\ : entity is "blk_mem_gen_v8_4_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized1\
     port map (
      D(12 downto 0) => D(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(27 downto 0) => Q(27 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\ : entity is "blk_mem_gen_v8_4_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\ is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_top__parameterized2\
     port map (
      D(13 downto 0) => D(13 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth : entity is "fifo_generator_v13_2_1_synth";
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth is
begin
\gconvfifo.rf\: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_top
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1\ : entity is "fifo_generator_v13_2_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1\ is
begin
\gconvfifo.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mctf_tvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3\ : entity is "fifo_generator_v13_2_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3\ is
begin
\gconvfifo.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(1 downto 0) => mux4_out(1 downto 0),
      \out\ => \out\,
      prog_full_i_1 => prog_full_i_1,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \^m_axi_arvalid\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1\ : entity is "fifo_generator_v13_2_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1\ is
begin
\gconvfifo.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__xdcDup__1\
     port map (
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2015"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
iO2Bdkfy0dqqValMR4KhTWXpD0gDQF+kyoly3tZBTZTVs0CbWJ4Owhu4jxMCf8X2gbWR6iweF6Ks
B5dmLHZTDA==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
dbcEbgyZfx3YLmYpvjegvD9sRQCV1qBv0GqFBvCakC3SMR/H82zqo5uv5MZldBGUVmNHnxF3Vejx
zSqxUKfTNc90CS6quuoQe0eeq3T5XSdgwbNtjPZKvJuJTmQKT96yB3CfQOz13fGjaLrn/8NBUBBh
I7OEoGGg7ADph9V3vRg=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
bD3a4YgAnaoJx9/hljj2C1rODcUhawTVE1gtdPkNj8/YjemaFM6/sF7Q0CXbDJ7a+OBrB5pUgj3O
Vesi4yVmFp+mGmFarftWat5KmZiP3RVWrXwdzMj+f8T7p+lE3iD4njqUxIUz0TsUaNvFeW0xVNNb
OwTEX04nyt5HrU82dltJCclpFxE6yrP9YvI7l328bphwnC63xxk8T3yXwCrvj3VrIYuDT2yMRxrB
TBCv/Fe2f07JQyV73J7+DGAeJG0B1dTHeu48auQT63g1HsYaUXREihEUKgZe70QlOqlPbrr6Quhx
2LXE8LSdCA+FbJ7LlQc/Sgasj3ZYjM5lhEKleQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GCfR7acMSeEtOw1DhZKkUXjh9Uw/vUar7CGDRG9rZcB9NFDtQTltJeuKjFg8eaeKH9HFBMryuX72
/tmzhtFaiSTjr2na4ncL2XV3QRXe7nQaiHdc7cKBcZDvdSSMzOSYcIxLunwLwQTLC7sCvINmlxO1
NXnYzJVL1xb9HP8QVnSYpo1p+gCXcRBZzrOjZjCUnl7F2t3ZZStSGjBEyXVLnV+ouU3+247oJAOa
kC7v+pOtG2ho4KclIg0MGijjPs+jyOFU+b5C+ufQp/zL9GiZ5waCjb/0Y1vkBc9jZKR7YRnv+ASG
ju1uP8oqEXR9742kXRnW4HkMKkCK1MLDgWYdqw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2017_05", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
L+AGKmFZ1zoRJFd2cA+zxJhkgQ1R0aEjGQCGRFLNNhLHZXpzGDIjdSLjralBVRJ2rD6UcJutapF5
YaMoV9kphGGG2B07dxBuIimVjOxS3ZQJ7ru59ddfGBxUe9EHrv00Q5hTwoxig0lxqnmjSSnfsDeF
weTIqNnXkG5kqqezKC8a2FvUD5QWQBibhK69OAdmhhIOwZmpfvQKbEKgLX70BzcNlmLnttRL7G+q
XZ3fabZ42+JJHDLiIfveB3Gp2Lf2tzTH1u2xx5aEUr9154pnC9PWIwL3y3VBAT1oHR7ScdoGDOEy
HoYUiDibldOidIeKW0KrTeAIuBNmtM4R0R+RSA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
V5ClnklUs5Wo++EDemG/KeowZlAfqB8SUrvSxPQGrdIwGfUvoCajhuABAWdS/L/pQl7Eyz51aiuw
KzPMrWtQozAEITf1xzvzgKbWZqoi4PQD3rThywFsFq60u8DdvHYM/kEvit0cZVFvG8rAbtlseHLu
0vU1kbrNgxb3bxjOovg=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
cRqAgScIUeXUwYGfCC0XDtpcc+mFNm3p8oTcFdtIU1nnlMagpBMqRm5ELc+m/Yw8jBwvcvt4tUFv
u/ypEEw+y12B+5Pr6SmnLJ+NVB3Q3Eyh4Q/d7p3jReIIsUxrlENpCTi4PVXMKr1B1Htzm8F8mXDq
y2UV+0SC+4yrBIntsdS0S8jPBERhfJhzNC5z38pPHANtM4wGGIUuKxIALLz1aq+2AjLbEgFHNrzw
2bJiDwRSTwrY4Yx2MSzYJk3O+cQBUe8nJDPx+aGEvDzQ4ZdJMNg2z+iaiE7OTaqK492Jb/1jvU0j
wlI+n35s2rrnc9QgfljdOJuueruPuYDi5vTTxA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EKLIyAJJFpYpD9HNLTZuoiQEyEQZVtDZuZX7XQBtp/SGjAXfKzrO9g5rb4O5oBng/TfPCi+5hb/G
uFL8j6yc0Zhe4pSr3zqNjkqBpvbipd8mYuiP3rmnY9wId1+nAynQlP1VwDh7qKx9slL7QnNiZp5d
Bz7M8GXw68cWX8zMTnjuIhvcm9v5jyp6VspGh5IF0o8ko9+vzAm8w5eaoLZhzMAesHOSUGWuE0gL
nesveuTLLLgQ0HCvq/3HABdgF6QTgrVoRMtV/7rb5ts38rVGxaGIlxKg2OPGA72XhlKPsxnEVosy
btmMXqKYNDo6l6lG+Ixdm+AhgXMZp58zdNhOtw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JEn25RQdAQMJ+qTdIBDb8C/UqTM1PbRlnLk6T7kvegNlpSpK38FGnObDzIYFtkq0bw6mKPb+r5xb
nWDdpPturVjT1Dmro062cDJtxVkpLTD2Obf+dT1n2m4v3vAaOFl4xP9vxJlBaqnsAs6l6//mkKFX
kG1VO1vfh1BlT2fZn+mr9Rnv2hgI07dUN7P3kS0mbPh3sl6j4ukkTlcsp5LO7AQ1IerVx2ldPmVA
NRIGcrIf3kbPpCPgFQfRCLUzHUZfs6fvqby+MB8s/gtsyNnG8okU4+mlzX+yM8Di0zEBDPElNbrb
mQ/3MlBAcAgFG/N788/GSPq078GBSDdXe9Fkcg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 104544)
`protect data_block
3mnDtZBBtYfkgQ71J2jeGDNR902ebTRnxo3nX/4k4G+BPaFEpjvZmO1OUI0MFd2ZSzWEnX4D+af1
AozvGL35p5LP1ZuR9mx7Asy01loTHHQmiH8RGTSHFaQVqaw9MWjIeEBJxhSQ4B7jzNz/cJdNvB0F
310Mgl2KWZ4IDAQ9W2Fchh/RwhWqKypLhfzIN7TG4ZpVUrOg0QIP6VT4ty0xngBwvenvZS6tThof
RF7lmTEDsFn68FSm5lFstIu/0yWt66OBIrBwi/yAt3ET1MIHI098JRsrfL3bMHhrNTCx25fCZKf2
b49eo7+WHgtKVCrMsvtrjd+lqkSyvuFg0fAUz8p9kMavb0cg73lxO+ANFpLQFQfW8wH7rli9P3m3
GlfsrNnDTl3PLjVjDlT7J27ia/vS0RaC5Phnm/PXLenJdKBrwbnstJLwHIr7f+8BjYD9eS39ZIQs
x0gjRa76Wkyg7jiejCjBKbWxi0/wX+xrKU2r1RXi3adG4zvfevLqAT/fFrVJZUDTwPls83obvhd0
Z2KKPMqkfUMBhOYpJsMCOJNy/QFtSe2CLOVu2/sqCPtNnD4nGUDDIOQAyZYV6/vY/SqQbSgX6cqe
9mhsUnul+Y0/fvCgbdm2vpDDYuXJ1AItVGyYEJplHb1YcHjtF86pACnZkVUWdbBfULucT2mO9Ckh
E74VsVGXea2smTJntYbsU0BNkKKFa8VjjNI5DzcuXjpm5QebnlKZV7ONFTN12jrbmeA4VMqZkV4y
Pg01zExKK/YLzD6B9tiFAva/Qwetk0jiGw0kSi3x4Vr2VAEtTXjV38jso1CowIoQIONsJf6wqc1W
j1IZDffMp7QggP1SaJUxv2hgvVJA6a1BopUpSg3J7RCQDzB4NSjcTtR16/aK6cJUInrUqXgUZcSX
VjS+eJaNxO/VmRv51yMSwxQVYGMH3bc/ZngCzKrnhh2X/JHt+Az7UFC7mbmZJpw5ckpJvyLIZnhX
kT0F8/WRDjixBWvvEwgdVJjODKzvMpiJDhHjspeddGhOoVMZHU2BySkGGPiAMBfUHAiIecHsQHZ1
is8zYl566JNABTjoIE4AMWamS/MiL5keJ7+JXVdlxHLS9KztTx3FXmUxfPdfwJ4cT4pzzRLWTkMh
jBR6H9crHR97MqcHl42tZ2jfOgzhGBoYdp9mRztcLHT/CXJkH48KHoAhCJR3myhoSUhyxzExNKX5
gcyyVG1uPTFOlwYZjJbniQhOAu0q6j57GgpNTG6XFd9RQslCNWq2VMF2luqlrLd+DeKLnFKflndg
q88NOgmfFIHTjZ2RZMedUrqwrQiUxcMc6sODl5oaNy5kEFU2ctwbCkkx2mv0uiFIqbMgL6gko6Hu
Hu4GYfHq/R6MOhjm1fT0cq7BBCiL6OUIh8j+QIpjaCmLyhVcb1RfvO1C0k6XKSltaVnO0k8JE94o
2x9Y8Io2jJzAV+ky4R1AMW2m2BQANNepVUaXGGWUuGGxc412AyBk5HCEFsRcX4ialG1ykjiBrJ/X
bCMHPy0sIymXTD7l8L41QYi9sUuN8Hxv6813z2aIaD+vFWJvh7zwzxKqtzlkI/n/GFMcypdxuFjp
2vb8vH0PvWh49vqRM03R7jRGzlL2gZbEPk6oLTCzsKmMSigfIUTfk1tI7sZ+ajZWpxxekuhRcTk5
65zPlqecCgoi8ojskupkf6cnoJBDHtAnnZZ2qTxfM3kDfFhgyZtxNkp8XRj2uIBD2TZLHauP13dq
aZSc5MxMZ/TApyWyQUUu0hpVlhRiTB4peSqtV8eHNVtSQO9RooDtS68+esvqumiEmc+9Q1stz4Du
rYbj+HjCrAmGBBs1JGkgt5ZVKvECRfnekN6Vmw9cb6uwf44A3oN0qZEpQClM+SVAwy3Kh0TCj+bh
40hsem9tz0fzOZo6Hn4nEzTs+f13FR0nNJOu/t7pPBxM0C1JTt4Qve+FUAuRELi3wAvIqGuKg3B6
xY+BHjfFIMGUXsUnBXJ8bpH1ZONvVBBzx5wvf1gBtJYYgu1hCJVUstI59lesmtN9j3AwXZcaYEgU
R6r3IjlnpytXEEwqJi1h4J3rJl/rHzFmeSjBqexBJH3ZQ9IkuY1cxAFIhaBeLxbmv1nWVz6zPHnl
f/x82Mw446zyqaAieJ1HdiF1RgAPAfHCULknJINHHptZls3AG8u9+vXHMlOPIS5Y1Z0XYwbJxVkH
btiMz8atWfmjYVolcCMRbtEaAqYCmt8ZK/+Ii0MnRxszfYMZ+V1sIs+6EUEtahyi5ChSXIIjh1eS
M8Km5jx/YL0kL+hoNY4Biver6cv42rb7n+ajZbj0zMPAgom/dGyvtowJ8V+AU1OI42E87suPDGM4
EAjeqHD36sBEFbZwAywkq27ykRm0LUmHkaTPXwp4Wa09ULmD8sk9p83CBKTbpqqNr2ERUw3UdYy8
2lhTElaQZYjILrsns65MFjBIagRikA5WFc4jETXZv14IjEbiPqpQwdF/AF1FpZmAA46yHj2OcKU5
9LAT7dDP8dRRahb8cVPbjttsIi86WdzhrfD1q8GcFRnW/4YtaQmZ3a+cVRGf+Qhrcuypa+vQU5iB
PTqwDKX08LIbTeJg3guJZ0M6s4FRXxfGvIblT7HNTzompCwi2ELLtjb76z//+GNLu/cxUvs7DyCj
6YP/D5ojrV9A9jHzITzuyW4+Cy2YNCq6f1jiXG17KvZ5xNqQFDC8JkOeuEYUOii/Fx1iIZdHtAhX
oWheEocU0MWLcy9WEENI/zik/SYO95P0EUqOAnxXXrz5eYiXekG5zaPOh4Lo3NGFdQuUCNGwaPzl
0layttUAg/qHUlKP8ZAhJcqJJ2tcirLt56W3X9QnmHRCYRYBKKFVOSXE/A7wv83OTFXRf9wDFhfg
M0qAkyf84PQJNVZw2jW0SydszcpiSea/WToo3pQ3Pa50iLOfUolCAu73rS8eGj+nuZ5HYU+5U1fV
c/ub8coxKQ1Ai4YssXRlwfEtruWPzVwmYOZMdKRYpcSjNizyD7Kd+1NHmFaqX9RdeRRMQHXmOCEM
gav/HoH3WYx3uJDTxk/uCvRGHEP6omX3e2oUx/oiZdr13nkJSb9iGuy9ZHDb2ChviUQqbVQ2HOpf
cAyPY8nFrXzw2Lprl/L4D3t1RBZ2uMNwZtzKD8L3iCPI1q6gRzctHlHpUOCFrn38NVtEbYH/vzhs
PuEwbCqavLPoc07aBQkuRz3hjk8CksZ/GWKTDUdgoAyKNL3SC5O9VtWbVWVZJO9Fu/Afl/EJONDC
tohsR5ndbh5A3BHKkWprpiLSjkf9ZFxODFJlRpIfkS5MX8qa3EuklBX5Zn3mS6ihIypFCWUKSU9s
DzaE2zrdt7veBjJStSkS6WuVaOFBsRv4WQng+K5NjeA8juztoRGDF5/Vfpm/15yzMjcsj+xiWtsG
ZFzy1/BHmLG0K1eRGMLuqidYcKt3Hbi8fhtepvX5FsyljU7as9Zk68B1LzFUPu9Inb28Q4dPbEYE
8JqooMhu1dRyOXYzZ6rxaKWBeg260uVwXje+AzMXMr8mWn/kO/h8tT0TxAqVQQSAnLEwmKQC+TqA
2WtbF1PW24dRUL1O/zykru3aDWsJ54WgeV13zudZoQwaiVap8yZEfu6ogIeXdAqgcB1M+lYAFY6P
E6GSgp5cAbq6s2Cki2mzbHJyi9CRAsU3sW/ZVVSbtVzSeaNmbF74UUUtLEddAS6ifQJH2i0Hw/X0
P3ZMgQznE7ZGlfQGAMna/2K4NMyE31mYCldaerFiAGnzTOKkDi0JG9Bo2fVxMWVdf08+qXUQRbPK
IK+GTO25rxpkIMeDaEwRz6RWLOeYIRuSQIQHfUZBxMznNAIZgiXi6EOOUYZRulfvYNJyrbMxy5/R
sxkYOsieyMDujoH2Nk7VVNPXTvDZNfR9xsEEpN6fwT/vojBC8zjG7xaPydmqIUx7zs9a/MmZZsME
DK62OQFMiKQuoz8/3Pb6Ql/6J2Nm74dWEU/jiqq2zyvNX29VIxMd/hJM/ymZuQZrDVtCV+X5mA1Z
kfqOaPv55JcAFp6/H23kfZmAVxCM3axVbdlpzaWjJBtOYVCv0o0Kh860qB+MwMV6AopDS04JO49p
hMaCZ0hq7Wgp0v19H4l4qYQB4cAkhwdVhmN9VUCS74HGozDiDDhXaF78Ho3UE+OnMuOjvMbro2NN
Ea8ZD8gY4BcTdWWko2vRVzJSN6TTO41uA3tfJzspc6YiRHbovtFDRupYEHy1+80paxV95eQbfTwQ
2HhSP2XSuiPFRncbCPiI3DJGlQ9Toftj2T7sGdUGM1wAoZGv2qjbfeprlomIGEkFOjY5jyYb5j4m
Nf+SE4sc1oJrKAGUVTqRc+DrJzfmay8BNssXm5JsFx0g/0+wUXrDRjBvgHyEO5FI4IG1thZoDlJk
YXRpuAWKaOHFheJc5QZeyWX7aHo/MI1H+hXaGkhKE/1QaDjGWmeKGTBpC6lrdELghtJ4wuhhKkFm
v81mV5qMPqf/NuWxAW9FcAAsKVNFnICB/x5mZfzbZ+zVQWr2FXcR0QCp/++fpeyjE9SC7jYMgwkA
8LR3VjnZgPhyzQt+umRHSnpNfoTvVONc+W8InTbgkALh3cdX1chHxgCc4EX6tAM5SKJgC+GPkfwE
LfgdpGpQnhuHD3q6HuMIJcH+iR8ba6OvkY4tcTIhwbJFBHuxfm5PnjsJQZqEV7bZpK/MvEZu1BVd
oH79K8B8A69BlI/Ji8JNavraBGEwDBzUWGR96GXbZq6RF53FWIh4HOVxwc5hZHGg+S79nkMoYys8
BrVmYLs9uUm1MWpMIRS/KU5vHQ/lZnJzf3al3+QSWCXHkR9Zw7hHt4U/I1NXqLhDzVz0dHF6BdEm
FU9UHRJQdpcZoUS9zpH+f/c3ipmnFpFDwo+xUmlvZnEjZg0WsVUgNBV0NGahWGqCLmIoN9WdNZpF
WF+YTkKhR/BbTeEodcjf2EBmKlknCJvCUn38SiUeV3nD2j5HlLioF58tb2J885aQSJwOMmDSsiFZ
CQyzTU5aU/EWUQ1iAjiLxzY7syhY/WS9cjacgdiGVOlciuzYhTcX418wb8pVVnKvbjEnl7Jya1AZ
8UEJXsWChf2IlEUPY/eeEBGCsEm25yARMA5W/uH7OcpR0wxAXdULdz0hzpmhJDalrrNOoM513Qz2
SIHiSXDKFLqp4Cinm+OF39LQec40junHrKiM/66kMDIxz1TaYNnWSEHN1rW5t7M3TdWlEkUAzaod
e5ual0++8RV/sIgT8GHam78tjqh0d0la/3SswcY20NjXn5T9imGJ0zYyxS+SpHcjv7tpkfH8n18a
Zb7MphxTk43DKzHy7nJ/Bi4+bp3RUI8LvUy+xRIWoFdakBtVJJYelT+TjOV6wKJdjV+UXUszgZoS
OQk0dyJILGRzwpYksqao/dHiHqtv2io2od0hAuFH5LnM78Ge1BpLINbdohAV5FIu2EvUBJwS9ZqB
rSz6GzHHw6S6vNeHGimVnxy4Yk8ZjFWztj+T1KCwVz/j1M5j38JLPL7q6aA8TaVW1cZc7FZbwjoD
VF6u1mBDq9byUGyYjqMhFs32S6TrV7dVEogjX+9n5xrwKv+kkGcEzpP2tX/SEq8lfpPPcM4ZXake
UTnIE0ZFUULYZxTAlfHgH3bZ7uPiBCp7/tH6gnJavmml6RB4ETBADWnCTsaYm0349+lhnKfj1Vl6
VY/FijwTkaAKklV8WcTwbjO6cix0anaIDAckz3+MY3+TjbEEDzo223szhx4+83BGEYqXqnFVwNwX
oIZLjv6/wfMKvVzHWTBTfOxWVEXsxMXQi5nBQZFXn2fSgzhtUUs7hB+mFEcd4PaqSKw+ui4FFLg1
uHfeBnxiO/uWV5U4SjRUOCirrDF6296fD12AVZWn3ElPLhU4kpRbIuShcRWeLr3fdKnTEGnwQ8Ww
mi8V4gJ53b6Lq6k3Nz98uvwUNsN9t237OBFpc1rh2oFWG8P4y0FBX4Ok4g0OSIr8Cl/IT5s0hlGY
Svifox96jChE2nEZ56cGyV7GJ9TbQHQ+yUujEs4Eeubp0YjLu3e8T+rdpSYEekmnuHsfModMoqoG
mLPOxu/+luNoQo69hUFT+HWnM9X4l/vHi12JkE4hd+IuRuyhAIjtB/OFOLhPcMgt2m1Zirv7Wl6D
AFhZGdmQa+jWUmi43Bd+k7uhTBaN4UOyMsvDa8yDpSnjDGvhZxUMLWstEzgeDUjcWNy8kgyCNn9j
uvsyMlNsQmHJZKIczPlOoqSY56UPE0CBw+RzL21Umi5IPb1eVVH/J3lRv8TTN0G877l0TMCsNNTg
Qgb8328S0iVGl0pMcyGUU1hVflbEK6GHYhWzrgLIm5Czlejf1+6r4QByeytMxQlIBR0eI1VBGUBA
2crs1+dHdinqJ8c6z4XJOkdz4BdZ53ZCOk6nuSmlVPYvq2s3PSayU/VITU2AiwNPHpqeYzHuc0qx
yjsZTn15Ngz7lVUkG1rDViqT1o7RU7/9ebyQuYYsp+Z5fRTfD2ZZsU4Q4cV7m64vGBtItxOqT6Zr
Hw6XQVLi8lVT0r3XqcJJLhmhd4Xv/CAMlsGTmvYKsxdbZO+R7uGnxU92MEDiEg3IkFC9VRbohGB5
0o4u0TZ7S4VgS/2pY/LbCld+BAeTLrYlUQ41l60PjWsdTAuXhCrgchi8BtgNht1mmzDp/9Zd7nhr
1mgyqbQXjkBNaJEeii40/31sGMIVd8DizdLGimo0NkRxLV+s5x/WsUv/axDWG4gVuVB6Et9LX+NR
NSFgRIuxDtT8G4UG6k8qswWP1iO6MfORdZ49MRzg8fc3YLcNKCzxjqip8dltGsxfUX+Y2mmhstBo
nM4G4CG+Jz/Cd+z+fKl8ZqHwqbd3qNLmOLVJYHPkDr8DeZ/JOOsOIPs+TL/vCnBbmtjcBT39gc7S
AE50hXujFHTep/FB5RhtV8VTCiOGcmzvht4SCPqPC25uBCcd0P5L91AQPTQ7lQ0LVrAZwCtXPKto
msesIM8oT5l9UZF0aXyZMDUpnd8pbhLUlbNftgwdthAbtZPtkK9d7QB8Yxjgpn+sVh/p7X5aSHWc
IUJQBWJXeQuAxA0QoBqFHWJ5FzQGW/MFWKIS10Fp9wHiKso9N+3ob5g+9uzcP8nHxhRASwngZsJm
28TrDBkOvo8EpkNDDiYQma7rK30HcnSomammRzLdEAHqRPDZxB/kkB/9GY+OR/ug27WE+e7Vj8AK
67hoR7dQiCtP4pBHB0kVf+/Odrx+Qcr/c8NQeOSg+RH71Ol/sqKhgsSRaRkO0HMRJobEHIi41lq6
gVQRByIt4qn3tFDYgoyQSUcCK5dP2eGs5lPfugepMgUtjzoYm5EgIeUAno0aLiuQH/knj0ZzQyN7
FUk6yRqrc/llTNY7Y7nFLYv4uZtPx0ObctVJpCRwZi81CeVg+6keO18e8WXynUD0OOZXg2Khaz0U
yzRcMIQoELMHW95fSfnYwIhWXsiq+6pX8ClMb5JSHYLz2VSKtEFj0YbJLjYWdbJq1ebt/TvADaDi
lc76Y2+HsLQ7OdKqu5VNzZTnt/KAA2b55ThjQmaWpyYPVjJMhCUhViUNwsXbvfFezrQAlAGgn6Ii
laM84InC2Xp6n4w8zTwQpgcRlBgUGf61beTOR1smtlYrG+3Z/kFXbCIhXo7S6zJSXYP3BRRB8NFg
K0RExohBBlsgyQZoh/OEsjXLRUOFuUjFMo/ojl1LdZctPP1k/JV+Al6cqbAIP1F/us4h6yWtynin
Iz3BlfJBBtrrSObgz5Pka2aFmxJDfJBiuzCyDLVJwIa+e1H57vturIvei+esBRM8124YBX4+GuZv
u0dmxqgDheDHqfyvz98tQGHVzMy67+aEOEWWcDF8g4/CDOeYQe6fO3AsIB+j9bGcyBd6NA0GyUre
PU1MezO431F040BB8F5wcE4dJ/6xZ8JoJp65Z6BQjOLp7v2jm/7Lg5MQJ0hZFkeCCH86iVMyk8qk
sdJANZMR2xY0aP1ZFUxczSzhfFxNfE3Hzs1UmhDYrL+885Mn2rtUZ/0CD+scgZdmeGAb04zD0Tez
1dnqHc0GTLH35zEmC8OFAUrOSbmFVMic+UFuN277JzTDHhXAMQCzeUwXIgKPTkuox528ZpXYoh95
XfOuFltAKKgebgVZfQp6q2SxYtvMGhxu6sb8awNkfM7ZUYXugJrbzRxW8euGKyAtq5bV/QrEssg/
tMK1H1/bvLOGX9qPIIJFlsAdkhhq1MJx0FntyAm0sHwXetmxCcYBbFsg1NYkOkgvmGRQBNkbe+/W
Y3oyBbyin7e8DbuTleEbEiogK4CP8jswvg2yTKSdcgABYC/OTfVWu5Q22Po97eeTkb/Rq4sc5BGx
KTRUOw0R6j2T+NWgR+BYPDaRB4Wxzdw2mEA+dqOQtwpEU6+BckMHqtHr5EArAhGaWECSQIsxVcca
ikSxvIBHX8wGMEwi1tLOlJ1V1rzIMca80Qy//jI39koSNnTuSN4weg17+rDfIw8RSihdKj3edJk/
1TeCw/hO1cmDnXl8hHdpb/pgT7Ja2io5Zx1Fi1Oj/MEyxktyq/slYJyE51SFM5JwY90uPutxvKmr
x08MNB2dPs8JDkmJf8L1xlrGL6jZf6MvpxoQ3kNG2yNqSLjM2A4fDzNz8aJw2yY1aW8erPH4PN6e
Bx8xCaTUHQG9d/ydiTT/X7bITkAz1tOEsWSMQJnKlIhkMPbBFhduCFDWPKRwFaqFiKx1g13IwrwX
GMdJPHR+U8CnHeBRA40FFmbx2eCmUqcaglRPQrjT0BGxWLJP5W843uTgagRdRwYiSaXSu6Wj5BuL
/S8oo0HR8DF2cFb625j1warUXzajMSF2OiVqv4Dqpxza0CCrZ3PVTL78zrxj/Qnn/fRfIrkgCKRR
EKS/0x8a4rIesIf49pKiprgHF+lfq/m5ZlANMDGrVm/XA0graaYlolGMgU3WDL+4BBUtppzNxKYx
FZ6X69FvqOvGRo2Z8+MZx5w3QadqxFXCUSz6/As7BYoY/cwrgk1dSi/Kz6GHqdo0QoahgBEjfLwn
+wDeisWCJMuBCe1P9rj6o/XvjShPbC9f+iTWNqqfTn9px4sROdcjZ/Rek0EesUZ50J8DYsSjpPYS
ag2MDkKXjXidMV913KZM8PwTPoAX6YqmCo4d4E5Rez5JmQi0zBOxLdwriKDR2dCydt395eieBVDj
ki1riYo3n0311mjwKxzQgG8JF+12soEbqkKYLABZwiV5VjRo+8YPF31cvxJB8yIn8nPZEoAblbul
xtJcTuovL5e6CUiLRXvRoGWTCzGv0lLHUIgRKcx5cX0aepyNtpuZgBqRTeuTXrHzPq6H/8Mswsk9
0e4OMUGlketNpDb/TGJebBD8TKIgYt1eUT6vOPUt8ZKZvrnNH1obsNOBLerA22Mu22brl6eaQZuO
DLvzGLkhS3dnQ/TE7zX4GtjYdV7BHcU0zD4mfe0fnAciR9tEzUSUIUy1fKUbLZC8P9gvIkNcb1FU
q6uaoeLFpw+Rv7jAqpUiXeF3/jQtTtmflv76CYf/0e0H6Hqqts+JCQ+7YqPWcokxL4MgMOKQ42rS
2T7b16G2rK3sD0AsyO09nSBE7ZvCg5dVpQcxr3BEw2Lf3AGJqlM1wS8zLU5O/ML+npCwQc+SD43C
QyCYHvde4T4UGTY50DEH1rGSSJBR0U82evn/aUzHKP4Ycu389kWkZQObPCVmN+3rXh9uMLVXCIz6
hpVxCc7dncti9KmOphuvzMfA0OdEIcYE78ydF92mIWIAowznTyUDlZqPryrkQUkMGiHLhvRbV5NX
kQQfRlmibGIsoQpHtmw6lPdPJhANcNi/0j1Lfyei0LG0Yo4xg1LulfkAjPZHv88Bqr+/N4iTLBmX
GArygJ5LdL2Nl9NsK1WtZ0wbcl+CbilurXHtHJMzK1BBqkmtkhOP2lKFlw8XZrDSJLsJwTA9Q8Oc
TEoBRCnDpYEWxgJOqjdfWACOsBOiE/C0Cp1/Aj8qTQ21FNGV8FrRuwF0yLk2TV5VUEX5cSTW8Hnf
7VWSEaM7iXkGwLiJ0ZT1iyR8ISoD3b3Bdo0QRcQLUVIoMPNr0rMPjQTZIZn94o+3BYzSUkcbkDSK
hURk8qqgw99cVFjbK51+VaU1OI0vKNTW5RjONMrn1GXQy0R8ixyd9cLp4h2UXlKFYwHoPoyWi+d1
0+1iy4oGt0nYdr3fdVkFty8IyUsWmJaIEJeJCt3TJzK+frRj/LBPlT8Q/EioEUWaG4oxIApWffOy
0BBEL6T7UWOGnzTCFmDqUIlpbpi+oG/QUcQtwW3YdaSTZGoK8gl0nlq3USM7/bybL9GjUjq1x80x
ewE1HdvT+2ITGzmAfhq3/SQbHJKLfiWHXR9YybWUsS1w2gNmZaQM7F1OVsmPbv0scAfA+4AMrFeM
WVxVu22UGB7Wx8cGc3PdJt/Y+sx/E2wMzpwit/cab6asHin5gG9KFiseNTGrvFc410LTqZU0YZiy
ETWVUYC3DRUTnSCXbzAL4cOarHEk6iYgrbxY7f9WIHp6VWONW+Vx4+AgwrAkjiRYGJPKrehHgypI
xW87Of9tD5mbpfPYYC6Shj/E8j5WB6kg6j3ptQ9sxKzjwFe2gUJmbG+6+XtpZerX3m/TeezsiSI4
E0rYR9KdyakQYP33A+2YNARUcSAU/R8OEdZXsTF+sDnsl0qlckoOmdG4d0+3CBQEhE/h1TQSNHGK
NJiEvjJS4cKotLvBopppgGgxWD82+c3v+2nYAbNwtaojsuXyQ3J5J/uDHGrafRnluAqOiecLS4GQ
PlW8f4CYrKbB0ZHBOppDFt5L/AaJ1g5/otmY2FaKAUnDP7Pmm1s2Gsqv208k9pkAr/xaRh+khnTo
UwbYRWEoMr5CKub7VzOa5pRMTWlnq11cGVpWQrST3IXSCa83W8XavPnDF6UPeko4+zmxBldU+BZ9
ph++ctycM5cQJVYM40pjgDxHqBDBPi4aCWzAerVq5UDkCgYWlmCy+aHv9wpqXs0mrQJT1pMnzUbv
+CImBbxw7whto5X2Q2j8PwpDw3RFQfaDHkh49HJPXD/PFRLXAiUGYxJ5o1BNhNglFoktpAtefFwI
IySp6sObZlAowrY69N+w2nhvAjbJQOUvZoyh0I/ZpJRlr+xHAHHGctwMGOnGDefjOMT5k4KVKpgl
PN/uYwwYTssAeUrjxIO3oerXnc6qdnVIEWbYpZaczQWDNF/IMyAS1IwSmPO1oPY2V5Cjlcqab7RB
+YqLj4xQqJ9LTmOHCZtw/+fxr/ZEX5tiFr7Pj9O7yoE5gbrYitZOLFspmjl63JYEvd+OcBVTThHS
9NpeubaaQdx2nkE/rrQS4UBWoZxmo1NjuC9pfNzfGMrXwVvSIaCjctF7m/yAOWJZpB9IZWKBZrRe
1z/NvG6PF8Dj6vCXjNzfLNIsM9/YJ68HmjoQ7dmMGMGi9lHClx2lrzuku/xNkj8PrXOb/0T9Na7T
/Hrsp/C4aKIGQEViFeiPTcYX/u0+XlLqX76GFAH11g3wTF303hBhDgE2DA29pH0HjZOd46EyfCaS
yEJu4pC+9MGs6ese+zQHvGDbV55A/3eOYKvMyTK5qT+dx0n1E3sUBs6OffhySPykq6WBZbzvCSDd
ul+FRDMFvL7+r4K+ME70Ss/5Ip+PgJPJu1sEduWVum7+IFYAnBncH4jjtc/uJ+5G49UBv+1NQMmO
cjW31USOrCHb42tUzvildM+36gi1+OWjmv/mgbqDJw4s1DkGRR251APJcMa8tM09DAL2snH8CKnQ
SpZSAGnaeVM2q3g44mGwShPXEZHTlnWEGtXBnIRDJoKdx3NsPQyv4JptC6QiPdfIM7e38TvQrMtP
qmNU2oLYtPNbgp+NFHS2yqOz0phtvolrPbhxis+vgTleyfmH48a5k9vhG/LoM7E9bgS5ZZ0/Hcw5
vRKAHH/+qXgJ16eyocHS4QmaH9hJ/SvTfvjZzhZk2ixKOxAJZR9WGtisAv4sqZ81XDO985Fmp7Yp
xTZwK9mcHZ/lFZQAU7G5WPhP78cHES/+vW33qY6el5XnIEconczr42a+aMPcgRqqOOqKKom1kgy4
XYPTPPHF6SHAezNtXfAndyMHEpjeG5VoG5OApsZvD2XU6sBQgWf4U5fYM/ghBi/aYUm39CMtuJpZ
M4enIg/pIM6xjc5Z/ICXO+FChTY69GtFkO3KatTbnfl5rZF7MtP5V5fYfb/D7+ZcEzNh1WlYB779
k9vA+QM/UjtEkIZGJconpib+cp8wqVP/f6yyDPbxDhoi38ucJbYvGPvBYcUWJOhzHBWIK5vtxOif
wKDFEDxXuDlu8x5TuqXsTgOPbnnIekDz97JV2yobttthsYZQqEs3hsQiz4kcOfm6PmDG+VxKQeT4
xiO3c06v0MNZZRD4Kdys196ezwPkJYLhra96lLZUPl8il4tI3pWZUB8uHyb4zjcwZqQZFcN6idrb
FZwObyxJEqQWoMy4xCEDLoMtYBFocNz90jsu0NjF6tEiNj1VC8yJWrV9SIc97OyvZYEaFfSFmyRD
YVq1kykBiQtIv9QqjWuPzArCo8iIK9dfk++pVEvktybeGEcqyeXpsOZ5UqLfn8XRpI3yimFDe+fO
gCMy8hGgE86aRZ+icIsSJ4N8d3EvaCXaqqAmcuGhtSF8P+xdZcWP7QOJcmpzKf9H/ChX+muE7x3P
LChKt/jiHcgpQuAtvulhjHFgN97/c6HuC7GsrzPQnznHulYKM+OR+ZF7q2StbUcPcCa4kh/3nPkU
U4np2oXNfavzRAtUgqYU/MQtPnNV4oOTCRkUGDzaNACaNl+Pmpa7UXqao3bMNkDDWIIHNKlnzpw3
DFCQBl7Tm1+HQKknELf2d8Rzxx1cYFceAhseAhNRHm38PKVdShF2RRfIxdv71keTGBB2uKMnzabN
jylEeMOKTR4LX1p5KXX1IpST3zAg7TYrd0xfcl1dg16egUkJVTKLEVrOH4sRdrvxJgMg4ojOXb9P
cL9yBqTfwWsLRGpMt+ls2DEA7UqoIy0x5POFmYSDVEVu4035G6E8Sxi5s2GjUuDbdj6boyA972Tq
fUFzhI/ibrXKVrUAb6KdDuRKZalRKGvYa+5Cny2uHzj0U5KW2mNcpLJRwevLjTTWMMgTvRSTaycI
2oJ5uooKbmpqRXChecIsVVqYCmGp/8SgsD/RF4pAyb2uZEG/yNwAuPWe3HEhhi8Taja3UaBVn7VH
CCRVTn6WUvurrlHPZTWLYFY1GfTR3H9Eu+wnWTQWMTP5UTXKGxsJbx/pWmLsvqitPItGl6ulm1QA
+By/LLG+c9xdXh3XXulklrC3uELq66EVrhes23Iv9pGv5RsoQ14yUrah5Y/mnmJ/H2aBGdEa/jij
QYenhUfthPbxWmZGpbVKtxYE7hN6nk7BFYnXSunY8XveCD+6s5/lf0M/ZRN8Y3MSPJ292VgHbdm8
DNjYEYjBxv19D0n3aS393xy8UJ8tKWQxaQoO6Ta+Hm3e1/K8TAbr2sb4blu6Sm41vVshnhRb5ar1
d08Rs9iBJI8FmzquakRIouHdqn9AOL4X1S79+1yjubDocC1638Rpn97twT/JLq97NtUzqN16VM23
J1SfbgOUSuUG/DbDiRfwkcLA9NRY5LxeKCntJ/fVg5/AaYjif2tYDZDV4zwDUp3lsxB/03DObJkH
2vPrQ5dvweq5XM7QUIVfGHHleUUnDBaY3FzSLbAGIubTsfmyZKTHJc3JPb3hbeGuEP0LveVSwWXU
jS8kbonaR7E1vKwEEA5b/5G9c+kJv5klpnUAMxQJSQEsHVygTKpveDkRw9H3rUqqbdefreeQw8RT
fug/12W0JvLeYR6ShaNmpYHV/3u559z1EaAFBPytT65QKnhUX+NoBDS96OSZdT5J1ap9lsIswW2e
np6nQBOXuyv3y0CerfmzVtAyTLV0DSlcLfwzxE6UUVlIY1oiBPC4k/8fr5xi39ynG9PiUgTEZoCy
Xp8iiFZ/Xx/KGcZ5l/MSOeKBvc+1JMKKxx2Fbwb11BBRDsr2Pb0rbppGENHaX0bwxSCBUR2JBH4Y
zWhMMfPEfPnf0DUaxgqG5gu7Iy28ePyOOXEkMYpzr9DpQsHT8n7SkdL+owVzjcJ82s6VvbZK6N1c
4sJp7cRy0VUMsAoTJXoEUCsipdIe5pf/ESBlkObXgr+6k85CthB4adtXAjaY0fu+gXlP+hRFUSmn
GuCVpPeB2Pv1PsUS6YSXsJdQUe3qHHEZArdOVerkVFBUoI6UF0E74IdzBilROhJGKGrvpsa4BAuG
CsVbp38jvpl5mR27utXr1e6bKdu0SFRKQtDMBKlFAkEv0yvUFCRZtxs/3awOR2jb6xoZco4JsR3f
AACSOU55YnfjdC/aZmg75yhqw8bRJkKnSxUm+XibVhFdaipwuHznHlIlek+Zr3nuqBZG+tiSLifj
/OBJV0+wlM1mMyA1g6pF1Ue6fq8jxdhgV8GfNh2dV2FrAVrTZhDrOeLA8sd3xfb5sAIHyvqmNOLq
Bhq00Q+FZ9N1VcanLOkdO+0L5byAd/A0MOSE0VYckDYKi+OrAfEnt+fK02cDmsOj7EYbesKQN211
+pnjCs2YmP3k5uwpjtNLpmSIAqdq0P9A1IrJAXlq1Pm6db5DPCfJi1pTL+u8ida3WBxxCxyUv9A/
nLb5dioD6Ny4eUjEXCX+43FlB2pVt50ZyCpapGWHRHPbiWdT5CKnlwGSa+oZUyQ8wNissJ/sZCfM
FMx+BxW+qmSCRDAl3fiO8mbjPFKl6Mk+R/A1dUYglRN+nM3LlXyq2QJ0F506lOyIVXdyWic5tOud
5nzvxr4uIW8iOuQWAH4stIqypLTQWtWZf7ZpAhLfKjsIClPPQICcOMoNdCd8zp4WMih2GURp4j21
D7McJYAwUcjpXY7J0k8Kg7ECgYYxc8qciAUUdj3oLOJyu3JQAtvhr1MhZEqp3KA/+jqqibOmSuka
xgF1BO9gc5MZ2IMaoI4Mqp0ifGI5OPmeMteUHiUQU568oNKih0+SVgOdW+o+33kmHTrhWuit6LQH
w63qnZXsLTATmsnIRLCy+zO0bsNiqaV1l9W8Gnx0gBiOzdha8b+NCiv/Xuj/9LvM1y3QE1Noj3/e
szPbtHiiO0S42f6BYCUL7JAaamTcInZEDmBVqbrt8v054U9V2nXziO8+Eks8+WrwtgxBhDQDyloV
alokmiABb/v/2wHk+umRfLo0JRz5NUB7b0WBJQw9/BNswoJ+XgBrwChd2+RiwzD3YlzMQ/OEua9Y
llsQ2ofjtiT/soUQTmb+EgnpbF1L4nbiWQHC3biQQl+CA3Ysu3zQOFfDsT5XEJbq2oD1wG/qlC3q
oKTXsp9MdaGw2uLREOcwV/Ilb3nZBUtsKkfkX3homMm5SGtH619lW3vY5cjyZo85ceTYOWLuEGO+
V437Ux1a4SWFEgHmc4VlB0k9TqY8iSZwDmQ3W1nAXKAMNsH7e1EX4stsqK6tof51Z5m60dplkpYh
1BKhQUVik3eGfoiyfFAhUHU/jZcnrmHG/03g0yZxuh5zqgX0qDbC56kKqN0TYWDCltZ8YzEjbQfd
8XFn+TcSjZET9GTa9qnzSmYiv+I2GxZe1NMbax3AXWFx3hwyuZKrdy/2rW1xkKNRRo6ZlRaL09wX
ErW2dkhrsexZcZru9FB/GosPkXRCfYrzqX4BkErC1IsrJT+hGIYfkh6jD3MlEO3iyZhudfwdU4aS
NccP347SSFjVNOu7z4XEcTZYhCzOdkYP54weR5zZRucN2esuKZLgccaX+9fyGMy/IlMqnwKSPaVZ
tbojS5WW0gM4PpL/SC+tB8VO8gEh1l0bzCWZPoDH5dxDtl7WX+IzeIhCNPpoDVH7RreLy+YRQXiQ
DH1Ft6saDq06Mj/xVMes+bq8B3vZRcxCoXiwWQfeesXHDagtP9lGIk9xHIZEjhf0+EM8RtnRkJEX
Gw+akS5byOuXULRsb9+EkDarsFaeZ5RxVF2m53s1CV2jnmvshsfUREG41ZIX+N7C3iUL4EiWyb08
4SohZG8E7NGshhk7LXoePLdOMdd7ssO2q/40Bxdin+OxaZsJYzJYLbjtVqhHu6rz2k/HYsKJZgW0
igMBWiY33n6iwwsJQmSqWHqulUYN9c+cRVmZAbHbPLJ055auirOlFxB/hlx8iDJ505res5DUk3IG
LIsAqEOSbF3IAauqrQoMaixg63Hv62gKoyMFMPdi8bN/N1SiP94J0ctBl1GtHBqtUr2IwqOJhm7A
DhMBO1BrQZS0oI84Lg3kR3dasHVIxp1A1nUQYLu8ybVxVPFpVnh/afiSAd/i3xpzoOnk+GZgQJk6
hukFPX8+lIJUtHD2QExZU1pCI+4Lp9L7Zr5jK5XUXCP3wmOtCTeKEBJDWEp72BdQzvVBjbxMMrtD
zsEouckZoGKP7Fly4VpC2S9yW/kwM8Qrjz9lqkQy1Aqrnxia8PS2+/TQAzSs3AFTvTf+UCwMoGVn
sphZTR8WbZFe977Or2CXy5KJPmbrgkTR2VadvKbm7ylPfCVzE8UKLRGK+LGloJ+XmTuXHVdYFDzm
ww61Wxzyl7Sko/gOM0LVRAvY8tyREM+rcly8LU0rk/x0FyckVNSWfHgb9hJRteX6VHwyttNLkAu5
eJr58r065ZnZrPEEtXOFjF93RF0ryCkPgzrM4g2vJIB3yiM2DeYqHia4L06pVabUajjol+c4QWMK
0CrHQpuV3AFuOHcChmXArJQAtwit3SunovmXNsg3xkK6fSYQejECv3YWnA9kixcl1VzsloXWm0yf
iSs0/Vt/pKkQGUYBDlQaSNY+Cvz1DhBErcXkTsypzvno1YQSzABwmW8AX89DngDlZ3UzHgFOqu/n
7p4LLrp5sKMwZexh9S1YVCHhLAvVlsym2jj563y5s3Lr6I1lMZFpvcKoqgnYBzO6O0ti9tUFgN2X
TA2rgjLXqQdiVD9i8jXZIOngf5zQj4DEToCCyPwkYD1E3HT7zKyqrqZin3ovanfpMjUDzKthz1Bj
n3d2jYT5lrRNBGNFsiRYJpg1xjJvZ2AdxaW72ikThxfWMSrhKsEjRXjDeMgXoj//ZNPXGw+z84YR
UL9HV1hAtqOtpjypDGmuRvhbFWXQAgR0sSBTlaW6X9Wd9ml0fE4lkm7EVACzuU16umbBgQLyMEjN
904sWXYIbgBkv4+HHSYl5foKLqX35tvfa/sv039R0UUquhK0I02WE9xsign22nYAe419uZqiwfbe
E5Z1DkvQyaYFlJhbK+n2skQAtWe6zZo64XD0kd4lpWp8/3UmpW/YVT78J57Xvo8kINCLOdiKBn24
kEvDhlc+A2LRUiadSniUCljPA805hh8r3I7pvTSCImDXSR/EkYPfsPTH9K3VgOplQzwwIvXTAdTL
xWsZrSMde/1TB+RUBF0D2y9yNfZzWjVeFnYJ/vXta/qmFWdO0oyYri//tYQBURk8y2qCKjFVS8eV
eTXXcDqTRk7rHGxLRUuH+v7ZXUa4OkQD4YiBoVO62GdMwT6A4qb6PD3YGZi96gy5kEuKBl3i4uRa
helROjH2De4bP9Ubx0u7YmYDtVnL3opeRd4fhO0mL/ymWMWaxDA/BoVBZbmyhbTDZvY/9J/ezO8m
SHjKtc+9kD9MpQ43Qc9luI0bxI2pxbNwG0a6o/J1HNHXMTgyNi9H0o2XCmnANWE4pQE87Xj9kU5h
dY7EGlmnGEGAxCjKV2yZ0268Zo0AABACjIEME2c2qi0rBoF0d7Xj4nGxhCKgPHTl/b9R8OGGXIuf
i+32sn9y5UPkzYoSIaYb/+bQTQdGoZeg+J1uUvPiLlfj796Xfql1WxRhkl5o0ASv+Y9p5kOmDZni
DWciV1WIEc8u1gbpiWkjhc9kRb4shO39apwqSBGBlwUBJHpAMfIogJMTIQWhtLwOpGXAPrFcMmV6
bWryrbXpXz+IRHHz+r0awuZjhdFHj8kyOsFL/kqetyDsefyE7VL7HEEEwjBvgGBZbJgcga17wd2t
6u182JXcRYGIVq3hWg+QlMJTs4Fl41mBPKYjeKKC57SejAqRLAkYEJrybMDhScs80nwRvKoCFo6P
OWUi3TI4J2WAPdwKvneQ4Do1KVhxqW+iyrsdjWzSRElgNHJO10nFgu36GfZJ1uQ2PJaJXAnesGZl
SZf+2PC/GScWghp5k3NhpykzPmWKrllGnzgTuxqgBboYOm528bygzv79H19tTQMLoSVMEPYJP4cQ
BHVAXJbZmplKU+2RARm4qNM0QwocZ8AbRQ+IGbY0uHgR9o5zKuLexfGK1gAPfbnvkjyFi5HnDNDd
Wi7mbHypUPDS42RoZSJyIw01diHj49UQ6RIF5c7FfONslRJ23qFOx5QtaBRH+it8b9jCHKLVi8dj
Vv1FHN5/KVwDrfmw6gY/tvHMMe+cst4vaMj+3SpcXtZgHF76BytYH2+WdSMZ3sYEUfdkb0+D+oYN
CJk4VEUv31wvngAQXe431vVr9QH8GEVrsMx8W8HlJbHfmRoDJBuiHtPjqMWI9wOS79NpsKu0CBCP
kHiDUyj9Oo0DavqNfnq72HKhT+q1B29tqO5r0YhVrv+alcWLcQ97/zsb4rSLNz1IgK5aGoc4fh+6
vghnAeNzrIfquEquRfk9MNa6492LvjFR0SdWnXVv3/RWze5UeGYYuW4GlLZ1l2zCbHP9Lp23+zmU
7xFnRii4yQ6izr3F6RsEiAeywuj6geyNFyRqaITMz7m+2hxATGTxKAP8a7Ak632PYEP3fU7C9gUb
EPYOUlEM87FIrXr63I9xDuZdzaGHQx1IDcNCOtA2pU9RCCrv7l8Y7826bMh9kS1z7ltXe5C5nTRZ
bpEmhtwvZwvMd34uYrVdlGQ2K6jP+B/tpOFyrbBWJGyIWL4YfTSxmDTugRDB3rxsOtRZeZI/Wn+n
cSZXy3/lrLTSVuFV9pwI3Hllf0gHuBpdBspwbeI+cXjrmesYBTrErTLy+yp+XJnGZdCgQY0cNHo/
pGV/H+bI2cbQ/O+0n4Xf+TMkHorP2Zz0GCroST6Es9kr22/9iG2sC8tl2YHMUwypGpnU03hevxCh
vG/xjvLkUiLZ1gmydCznP6HYEbVlMmgFojawJRKKt/pnRfb1mlZUeKm0TLoqZEGmdlH1HZr5ZtsN
tTvG6lMo8IE90Dqomq42TBo5syT49isM5PW2Fkve+p7+872PIKM5qjhhzIIUocNL04CVWeo3Ul+6
AWux/F2pxVOQ9AnnoCPhd8xDiMGxkc7zkS2pk2Df+WQUJNMccL1oOPrgY3aUVYViqDkj9JDFXp/n
sCQ9D5JwIejUPLnMQjaqjeR2C8b7HxaZYw/DoRMYArP8rIF3TaC99Xk2xwEMy+GCnfVSUb6Bk8Sx
C9i9Trtckb8NPtXzJw2wf0LyG9qdTxT0ApVHb+DYlkNc/kRFQQIlUfRlkoZ8aiSC672/g9wxotrN
pD5LDmRTrw7gdlCgLIhH6nIEu5r9qhw4LH1uPR9kK/rasveN0+J2W40+TGhZGF2hLL0HQU4rsNfB
LrsCwe5Nlk0QVmvQmjCuf+wAA6VqFWoaGTEbsxUD1lZ8uBZu7ZScWIeeaRChJb2IrTMF9EBXmIYK
AFjKyA+M0/RgIgXUYNEaYCFodmIXzHUj+ZcywLtY43UinoIEOys7YT8iSCPwixztMIvABYY+7K/i
RHTk6tTvMYT3uL6ro4SK7zMlv/cmbrJdoNLiQPq0Mwb155XscEaibYCxIflAdyGyRZnstchSKB5Y
ETcNdBPR1m2nx+mJdPGDEBVtIPSAXw7SwuM6L7y5zauKKeuLxsCcqWTcrDyuOb2Q7/nnHRk2axAc
auq48BijXLaN8VNd7WZ87SqQuNZ6CY983j/4bGEn9Iduf1oOIhNCpkScxZjiQFj97PjF+tx3SBXm
dlYhE9KvMX8wS7yBrLd2dRmV6eVLEPP7PKq+lnunv2hf417Oxo6GbMUZppGsyQxZEQ0dHEppcb/0
ZgSHv/Gdof6YHulVxtMEH/3OOfe1PAn6yLUMN33YsyIGAbJLJ943XFPZRgVcZi4a/3JXd1nDlYTN
cOE3jJKhUb5yQ4AhLb7ObZJCs+r33x7gXIdmCs9Z5qxZuaviw9bBqVUuzk44KcJ5N1ATWDCoqkr1
zD7eKsUxaDJ1/+2JaH8za+VcghzsH/D29OsfGFdu+igjihdAjW6cle5ABNzjbIy6r6rbrQe9Ex6J
kTcj/xk46D/j+1lwjua2pJq2QRznnEMU3oB/jecuMTVBaaLzTCDjzxtTsh0hPOb/qtaSB6p8YoFV
PJFk23ozTTi1s2wtTjOgMDoI3soWqdLMehu4Eu0ZtFKd4CSDmIeEm5OdzS64p7V3BqXdBqD9VtDr
tJQnaQJKRk0R2gxHDB3Drztv/0cpYHmwryuV0lD1rA1JaHigh4zYplxOzGY3Hq3fq08c22vjpBdF
0nVsx8wzmx938ErzDnhsyWbDSAf+LNWNkYpzL24swSOjUgNa2a12C65QGsUTCkdvokqBJMeKqnbx
rH6WYpQKe5iKy5j1ARA3GbeKnnKrKU8bD8rQfTp4RLk70Sw3YSQafwsLgL/g2lCxaUKbfUrpZywT
AhLDTGbGqipjzKEiqZCCswnTJcqtn+SMALR+w+OcdDzw/wKXE354s8dgnRXawAOSvjSd85T6cg0P
06CwFmff7ZyQhPYOVu7baX0nuA1n8fXIctpfaQnuS20Y8s6C88gjmQikCSN4n+VQqPODfl4be/IC
u4AYDMoEajHVjTIvgCN4Kv6G2fzNJOc8mrxACJG5z/6POgDM3UwFC0Mfztt/NTI8L0EqcpKc6gi4
qy/a+UvXrPPqy8lC5YpuWYAuyO9s5DfsV03fLTp50wSbQY7T/V3GubYr5PSgttZ6qCEnW0Fh+lr3
q2cpncw1PoPv5AJeLwOG+iGxpAmrdFdy7hgG0Y9qFzaIQWh6vFXAG5bH0VlBnrq5PbIncMLb7Ixk
E2l4OExRZMxs3Ee7Z9Y0Ov6CKY7xSJh9RY5tePcd+7+T0i6xMV7St/aywcKG44rRcQeKogIP+M4+
LwsSNaW76bmtwl1J2Vp4cWsfXY3o6kVEz3hznmptGiqB6y/cKrz6D0FldLTY1RDTMdjbuKabukXo
p0V/u8e8bYQwidsbfyTLh+27vgwxFLQ9q2rCVUKWI8NFeNCjAIQzaytemlhIDswsr95cTo4WCiiC
3Afjg7c6Kuye+XGrDM0Fu8W8iVQcf/8QUAWeBWEhi4bX3v8pRnVzslClbqQvPYtfOEbOg5btwyXO
+2SUFjU3dPIsRbKfD8pwO1cL3tqHAN3RJRl7G10jmsBkOQ7fA1avK0x321E/cuDYKKaxtSCT79O1
c5rIIg18haDScl9L12+vf6+25M4aR6BW/8JDaPvL+RBmhLVsGvAryeukBAn/h6/Vp4XLpbQX5CDv
zpT8SH+GUpt6wBmnwsYkDlQv/9MjX3Btm4izoll4RAuPqTN9olPvv1bTEU5gmaCzJ9Gun+WD+Qqe
qIGfk2vxF5+pv54pX/yTV9DyJ3E0QetQ5ySWjG53g428eo56OKCAEN8OPS17OD5qfRvdZ9o512kp
+ZpZZ3V/7Ioq7O6PUI1udoMiUIoT9FO1IhHWJfXxMi4xRSfCez2jh5ASqP4nqkOsfVjyU4a5gu9A
ZxsmqVHYqpbP9lTDsGWqsBO9MAoYuzJIdmKqG65OwOedbIaAqN6+mC/vdT70L3UvhSUzUeQsRKEA
yheGBbgUdQCm2CEdhYK/gXPGBJkOGPTH6C9nTGNIVrDd1O+NwVHihZ+yWAFXE6nhB5VfO2ROFUE2
dzioj6GG6n9PuYg6/25h9Cn9XYdiqSJBtnEhGeBmXSbaCwg7GRJmsSfgsMYRl13WuF7rL4y2KemH
pVrQRKimahU3FB+W/dyjr9+wVJoV6hqHyBNebskqxAcVWTX1hizEwvB9U+zxkyd1lf95IcWdddaN
6pDyoKQn75nKIYpMewJhjlOix1suS7+fVsTde9YQ1QzpG7BX3nwQMdoNp3O9IUD1f28jyoP1Kbqn
K96QaoLYONIX0EJPJJi7xyPNX8Zwj7TA9T2Lxgs+XOIFOnsrNzUHXFLahqXmTrPWbEY1esSNfVQJ
RP9Ucz2xHheTY5UENHZWEq/pt1Av52WORIhp3xgnYvlARuioMee6HXd+wgiZAkk++BeQPmJ0cNSB
X+i+afLUp/vSCUDst1qG6tpVvyWn0M9yz336KIrVq10/Lf3ErEVOzY/ocRgnpGCVmj2qdkfyihoM
2srodk0+TRKEPW7NrK0J+KMVUa+zgmw84EjnKjZ5xSxKVhWwztUmN6A5Ggk3r970rnTE6QLAueyo
NW41Ky4X/lZsxxWJvMEuXgYo55L38/oZ+39IxLpRnpwInhiQialSfCGoqYWVFw/F1E8EhW1Tu5YE
x6QrVtcgYIyEXdIsQgcc0YEI27XZyxjgYa4Pkr1RQ02uHj4b402Ewvndz2eyxkCnQrm9HtqSb1Kv
9+CD+fJMgCxmR1uYWv8elxAzzyNhLcJZvpZk6AcolXfMSZJBxSHWkQm7LCwEWK5miDYNsnqFUs9n
SByiceZmNCAYPdBkGONvxsLCWAxY9TJDi3tuAAfym33R/tvb2shnW9lPPyOGF3Gb/AWhGa5AYvLL
XNGftMmo6jo8VBQwKdgm87/Oina+2UGv50rgc9yiDD2cRShHwg1MkZ0teEicFzVy/5dwlfvkxBJZ
jBF4/9WVIH8tjk5HDw+VLkVlGNDEAnoTSUkvRKLfAl2GkrefZ8m7vZw3msibLuovoAy62M0Ioy/v
PnfHuHJErRU6jChCFSTLhhWaAu0KUFhMyY+4N72EHL0Zq6O+8QTIfRIZ4cfxpCnxo0nN7MSOqlRQ
hbplyyaqVOHhLAcYuUr6tbfY/M+c6cieGDHhgc1o4uKoa+0kPEWGTWfd8Qmf7llDiC6FHWmwyo63
ztyKuh9TB6FDNX5FqHb/DEu3qJlesImja16X+aW2+1FYxecqKuqmdyufR9SKr/ZRtA5nz2cmdms2
9vVzqTaQnjOJRIhDXtInxhq/6en88Evf1beTXHZKY4p+HqvVmx13igM3+skxF+RX2n/4p9LE8tJW
qs4cV19pTkyjd9IelCsl3hHmy7TwnwJUUsagkFQWjqrGt83qlVZTpFm9jspns7giaBm8Oc3Ws+wH
IWvta0nw9XKO8CuJFD+qN5iCLPCY3PI10xs9lxcpjXLXJMHDc+4voTDhe2f8IHxTBftMYTPQAkHh
SqYThRIgdoyw7Ok0XuEpvPgVej2d/EXKGBD8ohvzxHtObw7cvfVvWFRWyDnARpnE47N5pYqACwbO
68HGI30jz/C4diDp4pmci17DogzjNmspyyKmSnITxhzCQQO9WRHPOGHq9eHVukNX2z0UeXrYR2Qc
qi5MxovkIaaEi6M5TsB9s+RP0/h+ypkUvNm9OzSKDPjHfD1cELJ5uy05Kg8EHK0ZLXTDvTGQ2zWI
3G/ADa2q4l16lWI1UK6YfSWVuZa3KxH2lWLjcfp1VOu1CKsSTNJNFb/vfVbRxp6aUmRRXDUFcxD1
dQ0LvlJZHI0I53R/nH4xMYEHV9GY+vchpQkSxGHg3qEd33aaotfK+nWqWEiOVfHo0VPR+/rh9wUF
4Axsc+daNMhl+O2zDFZ5ip+Gl400DufclKcKq1VeizasAvd38RBRfbs9M4ik4FGx6mWI4d8XWtqq
vT7n8mXDQDkYMJTAd2q/eoJCUiCwM0Dvb6Pqp5D5G0hORbIWYOjBetpQVdh3pYBKj2atiiR0lsgH
MNEM3d3PvNX3IOvgJ2D2XltyhekB1tlflpdKYGEVEaclJPqmNgDoFGE3s9Oewxzy0/vV+lRWYiwL
oiuXFOSCaB2ALCW2eWkack3ZTOwRneeI8mxcGP0N41cnu+hcDVlB4X0jn0nX2z4jLDOarlzPZ8+6
uYU3Ei7pvrLcTp9XVI1a+eZirw35yrvO1Kc5WRVLWairNY//xXoxhkO8wh+QyvvnIYV08zdhXTb3
c/rMFeJbOuBgPHxuqrCMmQReoagbO4neFrHMfiAUwl2Xq4N7piEqY9TtKE6LPF1sRo3i3nDyhlfk
4CCG1an3ExUJfXVQizT9E7VekydtjdlHntiNQp73+SxIAI+KU/mXweXBIbDoPjvzctPv1+aNkN1O
MVRccMBz8WBdKp1apfbDozGm8zrXh4BVy5Ch3BjBzOWKELwRzD8ruYb5yeRUPS46Ke8P2HoOkie5
y1BdoRCxAJtef0PhTOhLuMYJF0hH3NGGdbR95NsPNHnt92QEA/K6aZyh+xpb0Dyr32VKrFlDkya3
Hb3+FoLGWJ/jnecolBUJu9P9W48wMwzpvgz8PEM5/3B+h/TU5tz+wNbWCX3bMUUKIhkV0mviePBI
eZCouuEzDsDFDQvxo22sqUL/jpXgWynw2TmTkakehLvx6RioQC62S358xiL5fPEtPRoKrOzlr+j4
YYAaQWB1AfcP0a/HZToWpl3gJFvgZP5Othe9iPSkhT7W5lEOvNgQbISaeyYb7lu+NrUBZMTp7lL6
JV+pvvlL/sXJn/rtaJWV5Tvs9rPy98CUN9JHQEhzUkkPMolU6/3sLfWBRfoR+Xdl0OzgNeCBs3UG
pzPepCeVy31aQVC41zA+jAYnBfuyx2VxzHd2H+oUXkljUrCNp602v6d0MRnK9WShyXkMGSo/UUOF
TIQv34OV+00tJYQeuOyUQ3FO2vRXdZ48GkfSCksJ2HMmGDTZLvR2Ohxcs6CpG3NU0ALvNHKa+b/e
UgXGWKgMx3XQlAGQFUU1F1kv74PvuQARrcOCFX4A5S+O/Wosm9+mfynqYMdKLiuJ2PVvs2N/6Gge
vMp09sYOMAFK10BDr1ST8eXUXzZU2piBFIVHmRmMplppt2i3QEwKVgXtWjL7cSsyzC1NyY7bZZp/
ceoH9Szkc/0cBFom+vyxWUyIvJOoi1B5sYtEPDEjmIqoJSbZjXRMgFFCKftBILRHbrvhOaMx6Xor
1dlLmrgxRnIYZMgFCK+aEG6qA2hRsjMtqprpXiRN9EpWajwsdkTY9Xi8BZ4Lf0CBOrtFmeWquHGL
CN1hUJnGQU7CZfw20Drv4Tic14JA0STx0d7LRSqdNw4uNuaq5NEJJJfUvRxCkG7e4MU2zFlnc4H/
20/bLZ+gZwckGdSnarCV9NFgWz05B+bmbX/OMU+tHRrkP5ge59w8erpXK50NmATj1Y7PTi+IAbxK
gmwFqIgjsMTxVOKIg2971yUgi9fruk/B8lO01rQ3UmDUGQq8J9VFHGDmwFb3BSVj8fZ2a4z0TS3e
zEdeem25nbsDJtAuKW33AuIAwNiMRH1i4KLzFNKmV0dLOAl519am7x9kRrVDKNIHZZmRXiya0/VI
7XYGNBDtsb2XWDIEldh1aeSVF5EYfRrAoEXp5PfGNiiCc2n1aS2TLIsbPrxXeAl392e9V4vQX8ox
AQMWUrOvAof/FjqGHRd8HgikJ6ex7Nx391nPrhIv0AQ1bR6SyCVLkTbXju5KcDKx/ua93uW9F/GD
USE64/0+OwE0/ad4YqqS8wPuUHdL0EXvcXfL2358p0f26hCLLg94Lapt9dqUpMvgnqKtXoHcvXRd
TgIWZt0YshJ4o69x+uBYhowrejzpcM/rf58lV1iaywk6dynNQmDoKQ0ZJBvofaclVuy2+LH2cS/S
/68x4BSLijEuUC/c75NctdFYeriacWWGY4NrkeVDZU2sBgnWnMI9ajc/BXvB9H+rRF3GmNgeL52z
ZNh5LrNG6ZDPn7GFMEHUc5w6XFuLo4TCZ0OsMLW5terzFzimvK+cXr32MrDzmSwSBEOQMWqtwaI0
qncXz5QfwwZynzD2ow/cjFrUroNMba76aHMpdwtl2dUL663ZfTLXIvJWCWAUhQ//lfxaWMdaQVD9
B3emaQg3PwvBF/QGanQiJ9IC596vSU4vMgXSCKVxXlnM4nBNF/o4Kr7dWmb+H2Rx/87qt0VZLSGh
udpPpu+4EhTeAocn+Mg7Nm4sVCrkvGBh1FO9idM2ESSfF118bK3i1384ccNv1XcvMjIvi7ATaEBL
udJMCfadop23BbLZ5wdxTM5RZ1FtdZdmgbLt4cHTLbffUbON02w+kelCENQrI9M8Ui93urGc0+On
bp6p+1De4/aomsnEvglWaVoFlMWnStQ696FK/11Kh7jcyKUsGKReVWLifBBbLkDSxElQcieX4Jt7
yF7wyG0vYXRunCXytjZl40XOvuD8pCsI4stdQZOXcPoMcuJX/OzgxcD1YU4+gdrGB2Pse2T3TkI+
91t827VKaTgz4j1QjkxTLbG0jfqtpmmX+bsRLIv43texavNL+RaxK+dJLmmbriCpcLxWocUBImjL
ofnMoL8RQGKmq2o+oM6lcpHqzyHi5MREsqpYfE9C/dLLm8lh5+1hckH5mQF1Tm7HzCvkD+OAo1uK
9bvW+mEQmmdvn5AzXbs+pafKgw5kRhEt4EU6sxsLeAttkuNNeolAQD5DZZ2M3OxZwZZ8l3GNXpPN
hnujChlErV8RnH8elrdrL6S2JnO+nX26rd93Rw3+teqqZLDwex2g8B1kdsW6gSND0gM4tGcGgS1w
oDvFbjT3GE125le6M5GAjZjN+4j7ntoQlSsu561smewD62cUvjTm4qVrNJSZhBP+zDSbAiNqUY9P
+mnvo9riwYo84sVxzHN0sERZssIRRjXvhrRjAoOxNKI0N5pYH+ptf02QTeZQlowSl5yCbomBPdy0
bU9bJO+WZbhXeaKoKs5b1hk7x5ubi7HW6xjqP9q5GV7YIgH4+S4uTwwFga7Ozclb6BLvWupl9Lmo
oyXC8FtCbyMsBwX3tqlQaiXCdnFhb7V4Lo1zoTazQD0j7ky2sxfLgxu7do+O0uQfacRsyvjQPUDi
7+VAz8FYodZQSf5A0hErBZBya7qSmCa+XjsKQClKEYlQokXQIt5UmVjBvswTRrEpqFWctaGLpDyA
epdWP2gt91vP/ABNvEjRj+F4/HAK4LNnTTo9Tr8+AocIbU3f56NFSrHngczEgXR8wzROpNvzaeD7
c77A63v88iOFn4OQhVS/bTFTT7+bv/QBLJjmYKJu/boSrM4a/l130nafteBFevvU8kpNvFPZIsN2
NPel/s/ONumpWadvsajCdFQcIlfBz56owdj0f59hGWBNS5dSXYv1cMFSVrGkUweGKpZ9qG/KgDVO
4D4PvkscLazkpOKs9AMGXde61ET1W8qYOXULBGzGjBiEYPszGnOk5ADA4k2ckHD1uSdxllxpR3CZ
OOZyHK9y1wDfBHMBXBv0kFRpU3T/0xRCU9RgfDYGvuQXSgX7XCrLYSjExdnN0G4gLw448xNUfhWg
OmV0/hF91EC5yy9ZzgCP5xoPYQoZ8Z6u9NAk2WmoUBXjBXvjrp8tlWCXbex0apnruKMB1gD78TPV
gjeSPMa1INagy5POelrDryORTKRs61tvL8+fid2SIbGJuTmAE4eLQ0O/UmE4m79rEuTW4V0WBgG0
xfCwvDuUpNYQXSiXFMrnwv+nTOLY21r9o7W+zH/7HKiNp1w9vZUGVO4LSaPpr0YitSoxKojQQ2qM
csoOR8Qp7rdxRZtQ5NfXOfUZD/6t26hR/KlVzsrALDcPQjzWxTo1tn3yMbB/YK4Bk5hpOYeZxizk
iT2gq9e+EaC3li1vVpJpBNdeZWuGUZWRaUAttGKjD8Ptp8CISZqdp/LxdHH4nNIkS5E5r+TJEeAJ
/ua5101/TXiIJ4UO4JjXwL4tnV90hsawSqLZM5QYkYn3gLDRJWhyzdHC5OW4ytr3ky5Ef2Uzw43L
0Jau/TLdA32DIxSoii7cgOeAa1QPaB9iiywnWzEXQt536+rrUU8Qwwoq/R3P24rIRC9QninSlb4a
7GTAZAf/diQDXdCuaZIyxSlN4XVlO9V7TogzKSxH+UsCD0NeSckRsuVQCzWvpGZkBv5oHG3zQoT4
WuQJ2WsUFT8slfqcamlzo4jatTWW27CPfxFgwk2ysCVliItW36T3+nj6nWQYWeyUMmZLXDe30c/Y
UhADFEWa9hBJML4DzBIoWFVZjgMyrzb1Y1hfwG8dAhRlajEAlW5HAWXSL+4Pd2qQmS73AJcmclzI
opGd9/fP5yG3ENtoa9sc1oJzzDR91ZWhRa2EzBIfGU6/6PlocDDMjj9iRGcOR94dBykGSI+wEeyV
xEsWT6nWdjQMb3uyQI4OkpzNDggxZQbE6rg+cFvmbLp1JbZnuXNmKXSoJpxIlLGGvZZAHRc6VVb+
Tt9N5pEvXhfcuc5Eo9eFxxAfG1J+kwGYornY9uFcbovyCoU9VxEVxriBGPr7+2wLzivAKBMjAka+
Kyu4kuzpqxScsg7fLkXkDtUWuYtoTY16IFfUjGHkdT7Seovf7Xp77oGGb1h5aqFzdYU116Oq+R1r
WRZNvEnETKLxdN29T7ew+/AVUDHlSMag4V83JOipwJr7nnp2WeTDatVKP6CC6G/9fQtLtX2Fo6bU
zNvIq+As5i4ab8tGESg+MRyDcQ/qBSUKSEQooB4nmrhESj/lNzg9nC+UIQgUL8qPylSuTDChYTpl
F+U9t4uSm7e/0htP+1Z8/8saDuP4kKLKkENxdarCT7xOlZVNo1dbxPPsX+oQVU10YRbYB7PzHFYw
K+czvqGyauMchVOiHznWFxqkDBhksVLFxXK0Xo3obx6+nEsbXyh32M/jK3aMcoMV75TP15l6Lf66
wm+nOGLuKe8mXdCzaljl0ZNbXzTDRuNkrD6gVo2cYt2GcKsLYSqVvvAW9TbCZ0ew26lsQZViRzAg
eMz0jOqF/JKLU84EQW7nsTIWYWN4Xtt0Qg23ny96rTmmyy/JygkIJqnuuw9hBjVCRdOWpJ6jeFas
b0yhQPNYCfutaJFZGdsGEwht6GO4vd0p9Cu5tQXyzL3XT6j1lj16/p2ewqYSmpS3o+cCs1m0WzFX
jf06vxMYf5jYWl0ABkc9jsPAXtPzGWlye17SDRkCX9ZKC70eTuadXoWtiWeLEWbn2IdUU5GtjdNV
cHNTdI43CuZROk9jPw3nb4CR9M/lxIHsuBbPRq/CCmz5k+TCZDfUzr3HkNXLfhit+DaU8ToAsNgQ
QEVEHVEVAAHHvCyeQkCMZOnkmpTE815vAiT+HRsMIF1ZCOPEfJB/1W5MXL4UqqbazoC7wfMj/oI3
JtDsKpxdBUa9a+AV09LMBFwvouLUDWFXkMRuTcv4UqO9xF8R+A3CxzcxtOvs+aST2gs4Pjs8WxGJ
VKciOCo0OKJch+ScJPEA8dAkXGHLCReZ38wQW0euMBaguVpSasRQePbAMyLshsMpFFPaI4oylOc2
mF0Worl9hgLKwX2YudTn2/P1/mlnrn6tW/wmr1iohnAq5meI71Z9gYbj1X0HcjoINBB9fVP0WoQ/
6U2Z8OGLSwNP1GJhxbRg1+Jr8JcrigKd8Bz29z5cCWNQKh6CWaE8zU4Wv+aElbOJI4vEFOsCaVz5
3ciVJ1szzi5F68tXnUbArHf75uUNFLMvzGeyL2zTw0y6sCvq/3MUIBiOfxpZ/Rw5jwU5dkwsFj1s
Qi9uypojnVGi92uZrZoB90Zi9uBKmcwyRL0FlO7pWIgDj41Jxt3kTIrLn6ll9EGJduxRKSQmtgKY
AXjy4oO/WlUlhd/XXmZViBnIVX1BgZPHhWHvNH6q7bRxIJn5FpObOf5IyimWc3fQx+lOZvtHpRKq
UW2iJlEDqfzxNo4/m/WjIAMtO6w8hAZiRuPVy5OroqNO68fDNt55DikkpcNCUK3iE8+b6goPw2x2
pV3KUVHGYfbtCyWLUnxFM5TJGqQs+zGJfJt/LAvW4sknkZQLDb2ZmS0qPkJ8DOiGpneEGcFkiKFJ
kfB9T9aCJHORN9tGCCDARQ3Y8tXoReT0tE/vIYDJhRpBWEMqaJKvLgoGDinzBE1TFCQZJLCwsf6s
iBfjjUshCPe9nUBHDjDcYcwMCjaGqi/Ljs0EnZy1BU01/9AbS3ncpUw/hUOB1yNBm/e0kECerkxA
siq7I6E4Xz3GwT3UCaBvdFtxzHwIeM/gBkPyZmTi1nN0eed9OGwpMehPEO6jPEviCkwZbvp5gsUc
1DMR8alInNKHnq0CKv/x1fCqCNGzkGgJiRNpU7nzbok1Dr11DlyuloIuR4yCo3LN5Qe2j9vWnoP2
yw9OgfdS11K6We4kQewuuiurOgc9X8nq8dz4816xOBu0Nf9UPDhdQ99Xi2d2Snx2tWCjoZQschvE
1/n6wTYsxnfsr73n1ffy23sbkAKzHNL7weoe5P6AkX7om67sSDbLPp3ztTR2cotJyQ/Bbs1qVJoC
YUP/KriYfdjGS3M0TCglYIDLCXFz1I61BQiAmQtsiRJFSXPq1+KP3+TqNXoXuJnwECzrYNSPP1zb
zSntOIH2N+HIzsScca8gEysmB7g2SI9DTKsn7/OAkXr9ErtM2dARShMQHCiVwdGc3uCdtZuhhda4
McPOEpMWxQz+QYdvfGCqx6TgHIubQmDUpZAnA+Ki8LzqIS2gOZDb7yixTLWG20BsLHvb7zwxVHW2
O3skppFHZx1jlBz4UjdeEoLcfT4B3j2uUg1P3J8HXLNvwxZ6tkdGHAinPR0IkXul/NpwpDio/I72
7cxjh+zYYOg84+exH/hqJoLsaX3biauheFCLr3oPP+tmdwUH2Re74MCeRSXijnsAwlOdIfNAClvD
v5d5IURnUWNfbd6iMwXI0MzzmMj10fL7KgIpqP34dCj7D9HfOlEyJnVBeF1B6NcAsWS6dMNtDY4X
NylpbBmWNpL38inm9pm+ftr1iw3dUoXQkLfhb0LjXE7+T0gasH8/JTQ1eGwGesIVHVCQev8TI9NU
Koijr1DwDyIE7goSMg5sUIKaHLtOP1lJHe52mjA4xLGp4c/jTg2OEoRLWuykCJKe0cyVaCPu3tka
zbfkmm13s0Po595XfSF7DDhdAxLOtXbq8cZnMmt/WmLdQMCkL1n8CHZT4EnItA37LSrtaPeOzMu/
CnLSCpNAy7nxG8SPmlhbWOwxFYEtumgOhA7CSg+0L1yBVULjdgT9Vm8kjT6c6SU789HFKgxdVULn
OcL1j8VXxGNkPSKxpeeEklLtOzh/M0K+KOReIHuGcadHlX9X/On//TFtI3dMoG2NBEC9o06hJFNr
w6n8LaqEROZC+77mi1hgCxMoueROVkN/MIhwr7a9yF2zAN4tlEe1g46FdEMOSSUomE1KxUEvqQkP
jst0Ul7o8t86KklViVljoB0M0lMLqRIAiStOJooiZfgfl+NNfEeiR5ZDWECmzMCF+W9Vpt1tcFbX
5bn6mGiOwUvaPLSuMf5ZAa5M5j60ubZLXAcjjfR5YE5aJ0zs8hWh1iqZMmLxlT14HxRjiWykx2jN
47OdktZoKYmeTN3EsGi0cYw9aaEfD1Ab62uUvBQ/AtcmwPOkfEP9tNLaDv42xqN9tTnd4peKQh/N
RSiLFMjkKMi19uKnGshXtyQAyYRIpulK5c08zKQmk+znp96znwDNI+w8wI1Gh43K5KWRbkirsPNV
e1NS5rcDWB191fjYUBz1qRdSInLNrG8KFNnw6kBhaN2lFYPrUu0VXRORzH9hs3wUAfjowxcTchhR
QXVdj2Hvd34UWLweXDPf2pxfp5qAOSWZan4/pOY0H1bTyZJ+jMoE+T6foHjH613OGm2+cPFDF6c/
gmra+9EnasmV3PgOxmWvNEWk04nC3bHJZumbPhEKTaG4x92AiwiI4r9O4BnC2MNzixIozh7hMZZD
+VacGTUXuYCMou0Q5JQlrouZfrbvlxX06k5R6RZ6rnFYsIXub2pPywlKiz3RJNw8oUg25Xt0ugSt
1a9EhFXqo/WlQLQ6kbEBNeKIez2+dbsZiNZ4Ag88DmYpJZOtBntKXQwhARFF2U+CYyklRc91t2lz
oOEy7i3ZvPyTP5cqKs/8koFEwfZ/ZIIPWKwQa9bqsD1hLqwQ/UhLGdGS2yWYhcXUtjR6c1xtLbGr
q9YOuWZ4G7mR9SeJ0fGfiVaI8A4XuNSIViY08QJ/tquzWsFSRTiZ8keJZYABh7bVBMc9wTnpxcZ3
Oc9jLl7RkMIvfYfZpGAeWC5F6RDn5X1s1w2k8iLFdAi9TTSU1HfPHw5hhGymYCFtfZNLJwMlCxn1
7ClF8wEBbP1HyqgWKmMCbtrPtbBYTvMndHq4mDbfzYHuUlIybYuNjnM1wvt/MTb5j4px36c/xnsG
nAffiSq9kvU/x2R2KwgO1uvU15ptKDAV7gj/koSJDxkP2Xl06w7JPi/ayeJynLLsc6aOIfR2MXeO
st7gg8j60j0X5qHTCkkV3ztcK89rzlZGUSSKzH9baHzwGCwMd9G+B6UiMnRTgO+vmY7vFQ9WO1Uy
r96hMo+bQ7B+GbAvuUm5k+mIwZAw1JI72Yc47dc3wmZWQ20loGHLo7eKZkmgwKSvC7y2xCUM6Ufx
3RO1Xw2nLZCX2WrQihwBb6E8yvVoSaAkisQ/5Szia8xM02kvZUejvYKSt4qMMQ25I+X1dwH+dClc
BvfBxfdmvMAipY8yQFD//fvAYMjaM72FBYp6XJqy3vwfY/Vv08pfbaFlHUY30yV6hf8nhQMwn40U
2k3g13KAJOht1tpCg+I3NUEgQ0Bz73PJXvPI2yXVajhytwNEADx6POEFB9fpVkKWCZ2fdvYEE7wZ
hD6NsXBxaQv12crmSwAXAKdQu9KxnWkhGFenCOO+epEU8h66R+unGR4Xt49tUbfm/BB7uGF6Rrp9
4TI/rwFNKwBwPSVZMHpZDdjXnbEEURPG8ORJYAjDMRccm66VPm/teEc2EZN9m6413h7+mnXZJgte
Mg8zl+ZI2ekhaFLYu92JZDR5tVV6NZHDNJ2cZnLXhkLNQQR3ATkSm9dvh7BMIQR9ymLCUy30NLPp
m59pJpXXLvq/fcoYoCONUYwJ9voZbsuW2j6HEyiO/tSRhFZyb3iPchGdSgtZFwtoFs5M58PDFdoe
ytXywVMeylb3VrRQVDd0mxTk07B+xB9jiYrqzo/WDgtAM69QzBYsu9F+kLKCIjLqTYQMjDkmWGcQ
xhij3kbPqf/9IvQ3jMt3RuY4KVcuvMke6LAyF4cXaabjN7+YT224aGV9tBZ3p56tdWL/gKpmljZ2
Sel+kv0awvJ1ePSvvdrXfo/lK3eAF3O8INVrLWEtCxXyqM3xDowgYWYV+Er30b5DjCOfQ0ut2+i8
iHgckZBKCMyoaQm1HPxBBHbqClIoLZLypaygQ3iSx7cz8T8AvP6Z5t/rQKHJpOkx2VljYmOOBHMa
kuHZ5dac/4q/MKjajHJDfxWxkcGIdic1HvbCxGzRsWdh5Mm7jyqwWs0LAL1/Xy5ykrV73tNZLbHe
I6ZwrpQoBrjeLvr4CJdDPYAkJ78+qcglUKzgxt8NUWUSIPZjCMDsgkm4PwOtRTCRXziRdpTS92Lm
+EZNaatrjuLQaz1Pdm+giUhWTyoIc1fpJpgp0XcFILqXwUrLCWqP+p5Jll8DEGEVTFaEn+Poxr5Y
4vi2/5UMWnTria7rJ6Tj5CFjogowJU1bcQCfdmA+67yrDuc3KPrkLNuywG3XyXamzdutr+VCNcFZ
5yf3Bwg82qV3f7WZe7En8yRP8VAoXau+lYHkw+57t/5ig7FSfXP8KjomJxSKk72WCTzj63294cAk
CJcwnv9PkDbf5vl3QfzRtjuF+JbnWsl6Az3ylGVqx4PSijF9Ny+X6EFYqcoZmbW6lIMjuV7oQ1zc
SLUmXw4ukyxFnv4WCldhtIdL7stFZ+W6BMtMqIRfg7WE5DKciqoTxTu0HPnYO/tT4N3a++a3PCLX
K2G3qXKLwxyKK1rXkqZek+eR0ff02vTrB60xTvTpmzPp9cmM3Amx5UwEfHCqLG06y22gw6dOQf4Z
NW+ovw/txA8crkzScaW2OmSxoDTZjH1Wwehwu0/FXUKkXKkXvxb6ttySlmaX5gpyfxTowaZn5wLZ
jd5hse8mlL+AuKXBzaAFR7zHAdrxgHYmIzOppFVVPdSsmrr+htAOwy0nOMiT4dbI7jXPSoy07tyY
DQWL5BuuRDvE3AH1m4mwcPMlqcUZekdc2XCImkNDtj5LTBcPGLKMl2j9slKhCzNjU954r2VBkVH3
Jp6hPnT5e1Fid8tU+PGR2LbeFM0CValo7vN78zL1PN2b0KFttCuWB7wiUllA7rKzMfxt4+XTBj6A
lZ7tUx5lXbv3+ab8xg72Z4YA1x8YldyP7/UeiJUkTucA5+ojR+MGKlnpvML8bX3zv6HhgWDq9jIl
F4nVpqD3FDoV8W0jn7dIJj0AXiKeR+mgSkuSUyQpf8+VjkcAW9w2Mk4I6h2h+EIXMXVZt43ZjkhJ
owni4OXH968GNgdHN+iYVWotyAiWlSfVu10mfJClsT2a2eaq1JzJ0Pi4r3Y5gABM9YPGWIb/Fayp
j/N0WuCtIdXdvaWqmWN6E24foAwUoxJiGoGIo9PdL5+UPObb7Q0HHf5T+QgqC3ODS6i6OyAKhI1m
nVFdIu/nwAzLI2VeKHUsUrk8hJFOugCH4xr05hCErmf2y9+FLbKjrD6rQJJOEzv2mTAVIzlChMmc
nvyaVKaw/wgcEUqcyAgA/LoKys8CjvCKA6/s9oOBMQbsIMIhpUm7pS4+0jrw5HhMRPsSoz/dw6R8
ZP5VIH7WhECzNQ55/H407prG9xST2YecP4JS2rNK4T6R5GfknzmxIv7ytJa752lwjLhFJ1mHz42n
9YsPnNja0xQTd8h35H0D7As9+VU3NtdMM+eWXlFI+3o5IH8QbmXm7MLorE2bvaBX8K7gJEi929a4
bn/2RAloj640656QAA6JP8cF9LQDoN2Gj8VaLCeSVS+3JCnEK7tzB2dLey2LW0Rq2UX6hWdpeykz
RGExVThdaHsQXNa3nmv6L7mUtmMwQWvadZyQ2XFll3qrtlUlQ5RhkrRgsLDoWcZ4jD3HCofqWc77
4QUZSgs2fxb8KkHs8W0sTj3Gb5ljIlqoOSGCekT7KkpSBn+ysA+IEiBND5LDL/cYU7C43m5e/NS/
jLt1/we0+RVD7rvhbgAZOPwPBJ39j90aMtIA1kMzBvO8hUDJI4St4+h8lfhbFHD+5xJW4MpB0xd3
pU2amgBdt2WYpEwGig4S4Od5TFIWAP2n22J5UqVE1DYVBhgWq8UdSs40NXd8NVf0FWjXyadYxPbe
5Oan9TgdW4nEzwvyfS1nZWKcWaf4odqrGaS9dZBn785yjTbqrb30/aOHJRK2/paGc5YxB5fwJRGZ
RrTsa2pYIXe66AGdnr/J25cEv8hkeSvbYYbMrbqzXW1Q0wgeghkBpJ2azs5XH2x44HuG74F5Mfv3
YJcqtb23jJrWLj0du7bfOIMS8ps5IT0ogjb/kRazi33G9eBDtKO1PtIgrTaRbVjZhYy7QN3XI5T4
k2eGr68w+Y8jUAHgJHhdw709DEtHK/Ytwgty7dCK5oLQtNoi4XvlR3xwboxky3Q52qE86BVJow2E
b9h+Evb+GQ57Hb464RybpoiCElnNutezCpmqbfnEiNzyFvC4Gr96N8gJkvBDXbcnf5/Fl6PF+r1w
nJ6ov6ea7VPSwCUxlqB/S7Op7/RgU0SfH6lh5aGQoe3lQrPYg+00AsXSjHERcwNNRJKo+sk+ODX2
5sW81qejWQ8S0u6a5myq/dAbwJoAIvoFgWF6mJc4iKGZ7i5XFcdoN2lDKPR2X1VWcrF5z7VnRua2
1LkcdVUqdmjDSnqjp9bMSkSTITh3Jp/rtAj6zCunTfUL8fbODVs4FAcJJ64qbOYN19snURih79b+
z2yTZZGnp8niOmDDcN5rBCIL6oLFzTS/RIJPafn/+gur96oPya0kkzX4PlEvPCc155XtEa8NeQjc
+vry612gfXGTH0PfY7E/oucTu/8+JNwrKLfwox7vFQ+VBqan1IY6aqePwJAbSNq04YtKvX5cqU6O
D0SqUO5Ow9Z0PUKoGqtVf/1nHrv79P6lL1t3pxtIKnbpgBWLw+7l/5E+W4rt0nG8oc2VZzKjoMOk
4DKBqSC9nlHi14nWEIFNyI+8u/ZZT2Ek85+oAANC6pjH5Zv3RaATUeO0rQDvnY2ir1K/BAXNXYbi
l5SRdmjHIN2Un7JXm/pMmcujEfnuyYIld6lcfeioInxW+pG4fTdsRw6czDVzMipIWMe6zQuVpzgs
9g5q/zxIHVeUpNrtJjiSIyoFS/78LayPL1dvhnQsHbc6G1wkBdMcl3A0NM6Vku0COopHQE6aiHiB
iOOwJV53umLh3fPIOal2yf1dkS48Z8amYx5SyRIqVQfLfkXg44dgv0sZfbmlq7qQ+ixhCngoqAMX
txjmRp1xVy7xSYd1Eh0qUXUohULpVT8WdQb7CTKKl39g9+JDYEjOSkrwTegMSo/YWblOdxhARiy2
s5JE5Lr9U1b7JB79J8F+O0+SOvfnq/A5bd/GUwr00keu200AdyaRk9cQyFoqTMR80OzT+TRbSsPt
H9XPdMkwsz4JkRVy9bzwRSZHMJNJpwiVyLkqnp4rN8zomtIS+/58+Q5OdUCaM1vGU2IDF22/ihmM
lFspu+6ljQBj5+f9IJtUM5jRXOM0YziaAMcvGnY8y60u+5P+zZ8ZSEyz739fXtqZcc8tBp9XFhdh
/FI2F9zn0exjbpO1yObS4a5f3Ka8CNL1BvPZu/rvupdcYq1jrKhCMGX3yX321zBG22WsuTmnvW3X
m2lgaZkkm/FhiSCibOPIv23uuZrl2PtYWVpin3PrEAXesewKleG6k+99u7H2XxZGw5xxN7uclbAc
JH8csT1bHDvD4PiLYmmtbSddBdWTdHmBdZZyfe3DCuLOna5bGqYvkRSL52Y5VX4rYzChLP/DY0zA
avUlVIoiEG4qEZsmF/r3skPqsNS/XFdi38InECsJsJtDr6w9/2C3rQqlThkVFN+QygdztnB35R0R
daukTtOMTXTmTeISNtsEfF4ua0Vn7pCa9tTo1IConFvRGesMMoGA7CjJp8dIf9kIL7TqkLxPi5ks
x1jDMKPf2uZPh0FjbjJYy2q5I9arwKgor1w9KTyPlfq/0e3D9KWEOHNv8WlMzWQOPNcY6KPCQBkM
tMy8pvkSa5Ko7ZjAaNycxXPcTHvYS6sfwpBrexPVQ6+wjyIlrfQ350LTU2xA1IJUXrvxgo4XCA+8
N9DztrbatihmrLPQ+59s1KA0GORisdrDWdbjR2Fty6EFgF3v8jSbRekVHIvH4fRrMYNssNlwf+hZ
fITJ7yf+KRjOJgQ4q8i4g2h6/X+vJwUz8XI1dJrszr6dDgM/bW1sLqAMFGc7J/e3n1jOZzahhF3V
QXE27OrP6IKuQxt/gYaw07yWbw5DrSrhzHYKUCSum24a/V11D5Gq1i+UmdS/6eaEb0c7I+nYeop2
2EELuaPr+Bp3S2/n3wsX1Z0/e0ZWBehfzLY+TcTfcNCz4AZbzfr+sIPJ6AUQf1I5tFoyxLdLGleV
vpXt/R+jCZVkn1MRQf5NuTMveBiIiqh0KwspgqeGWZ2NJ9TNOds3Y8PKoXNGzTJlztfnEF3FzJfo
mdY9Tg+pogsxW1ynq5IrN73uVenE2r5IkM80mz36lUioRgBKa/qN9IuBFieomK4eEe0iDLYVnQd4
atAb/4BBtNlwgZ176aj1cM7MWALiZC4frQMUyYCIlgDM17kVCslvExKZDser7wSQT7TlONZ7AkZ/
+D6k2oJK9A+jH6cztzY+tIhjRg+miB3D1h90KeMXBkiBbteBDHPNy/v2Ni29TqLMk99g+DNtkz6f
DYF/5U2c/ICHtIaOgVX/dv2lBbzosVRJynK3opPgGMLADLwF3G7zDD5QpBo3J59y0/ziKCwWBkUt
iLmLGPPqPvMusz7pLfQ4GAjlRS6ff4C0rnNDM1jK+aBfTznehtotrOnHBYsbWsL5ZKZRtinVfp+r
IJRn/zLK0GVZg2RCeTeQEUkFYdl0eCTVrYHhS/JiIF93FJOO12e4WMpiTMfsbzK1ODTnPVP88/FF
eZkBwy7/Gzl1VUxNc031dHvmQi/8ZgsBLIL0g4kU8vGouL08sYXLlcIxGMbaNrSRpvfoCODmQJey
T9tm+FSisI6iLKWWq3D91fTednwazi8ACEv74awa891lHldezA4Cb6peUzakqrOVp14BRip6d0Ok
ZBr9kAt4mvXeDzvsx4+wXpROGq3pEYpx3qzXNUTVdydy66RBYfoZmSID+infdfcY8L6jmpKCuCA0
NexUBA2IgbfLYsosRcrbb5siznQO5DzbfwJ1R3WD1BQClunKuo9c0UxnATP5tQWy9peD/2MQBa6L
iL9LiJ5fxNsKSw452WrI2gm2MG3wtMtXvXPRpCPeL66RQe8PYtKKzrwhcXyi2J4jG7KNGmA/NLmI
xVCTjjg+8cZotPUCcnaurGAING6/JTBdso34QpB7vsk43vJf3FJUS4kGWOcZ9bgzjp18JrmHiPgC
ezUshYdA6d/KJn76dggamRwf6fCW2KnbWf4zxd3Bc8qymXVJUBZRITSnMIYSWWMFXqpJvXirmXgR
rlVbTpvXbQDgW586kQDU0uV5TKMJmzIwWHyxa6NHPKvBBBPlh8rU/fTMUs3qsX4QXcgyX5AcqTXt
yPNt/7rif6nqA3Yqw42iDQzz7Ol1av3WHQnD5M6s0sQduXuM0P8fR8MtwFY03Jj55wPLcQv8ynFK
qSrdwWWsecC9xKS7o3qRQpM6ylKnz8R16avrkcMxHXlOvbV5qAY0Dn1+rJ0EBoyTDIT++nCVBmuq
0aLQdeglkCEZy/y3VjlvKN6oLge7aAlia4Jy8QDvTXSWnkGcrkzKap1nl+q8KmFeZJbJsMyHfm6H
4Jr6YH/NqCscYbcPx2dbJmHrb9mss6IjjI9sMIp0ShM4sSxymFUhkhCohHBkJjUeY3neTawXXwm7
lfQLJzau1vwBGVHdb8UeiDqqIgyzTd9AWV/pafyNgX/mU9pkxg9hRuYpG4ckLICkir1AbQMzAb/9
OHFBtibgz/GvFBB3SoZbC3qWdLb+M2YQlGVVlb+d0xWVIwfT5ppLvpSb01fsGmww9d42SonX/RYl
WZXPOTORohqu46k4cEfBVN4oVPkanlPUEyjUNcW0yt4zf3KJaHzYKRcb/sE8rHbRsaZdW1JrOwH6
kEHDLj3jERYPk1oiGSUbym3ENbvoOqstvdkDf7bDKLFdFSYFcW0nch+TPcwR8XBZY6ff2aGfpEj0
yOToYgjxKgJzukuHTqyActHS9NzWKGBCJ9aqQw9a790qRMc92CBUGw9CkogWwD3HkIGRKuRdxNC5
wk7uNEErRLQB0xn2ovG4oiR6Cwek4Zwyn6r6hSiCImrsIGgAe81WmGvye7LcMswLt98neFfNFv/G
XKYHEo/OdOlIIcINEd3n4lTzAOw2J4m+v6VsBkc0klaDl+qbUxH8IMGzrm70SKPQ4B9EiFTCvzb9
W2sBn2xCqnxyV5rIGCI9mXltlfOA/6FTg59kDieKY7oBtHIs8zqwn1rt5RDl3cV/v8bFPrCDY2Mf
C1i8+jqbZKQvtrTzf+1DXyJ6dey+iJBl08CZ/J08T4y4pFCvIXH9TtDUFHM3WTMSnxv3Z8Tp2RPR
JsIY4B0huHM8qNPtg55rCkPurcxL69HDg5iaevmF7WhGITGcSHBMcAwQeC0rhaqd3+91yAqUv4wn
XNS6364EfDaFrjuKXsGHbx+0/Zws97tSp/WYKpudiAfbFCgVL1UVXAPylccVd37ouFP83/OIV34B
wMjKQLxfm1iY7ST8PICz2IFzjthui4XPhICzsvK6XrzGjjX0/LevSfYQqKa8VK+lFHI4Gv2OY5fp
3hewTiB6lMUCsJMzAqVTq8zJvXn602/6XYapWFixzUWdgSIlIULeIBjIDZxCfHpvRYK7gqLtOzgd
uXG6YFkGuPDEVuhi4Ol8EZH3dAzH7YGcdGynAW1DPJ5uxmu2MI0+CNct12kqBHfU6iAWylXhe5CE
/H5L5kz0gqUYm7XxiPw7s/rCamEenh2pynM8t4Q0qtEfb4oSAabS7moouCoZQs38t/2Mqq2aPF7R
4UsSVsgoeH0KuRneoHMzM7h/cJTmfkOMLgvEvgJRY77Z5oxRceQkLOZON8HW/Hy+VwtR/9Pf7gDU
//+v435JeHKq3LQCyqY9G2mdm/A4Su2BVhsHXRhEdSk6rWbH2ut6G1kLJWKnF2BLYcmgw0J0y10M
hAOEZS2AaSlTuF0vDsw4zrtZ+ck+VATTMtgOHT0s1FC0dT/yyXxsKvZqktck4f+By6+DqNUEXHis
fUvgX7AYrxOjjpl7FtiyDLcfoIctOxmpdqEWasQe0ZSdAMGnmsi/JAwzWeGavTggQBctMi27l865
KbPzOWgqHU5dUz6wZVvXwiA9jRyVxi1usK8tH/NWC8S3h/wZooCBvr2yUDXWsbka+6vx9zawUySH
rFlUPe3x+sKXyjysWT3GXP3HSIU6fBnt+wxTQFSsp8Ng/8ntRzOBwKoOY/sV2QhcTx4h9GtfBtoA
jIC9EJg7N5dgSnANKaPYXbc8MipWQn9sVkdJFBkYjXHqjwinN10ouYSTzMEp/ohyYTY/KvqdR8Pp
DLRnsW1jk1WX4nSVW/Y/0iVjlsBxsRixv0pw5TjkRy5u0fP47gF6K3aYHYpnLiK/4FavsvOqCNA3
3BBid0OBp6M3TTZ9AKV22UKPgyzn+AktxG0U3R3Bvv/nvq68XjWVMbytUV7m1dFT7gCfLVmLzvB2
DmiYK0RmPNCQaVxSdsoparS47NvZENPpkOu4gj/p5X0JAxfMLD/KooyhkoR+MwUCf25IoY/NmtC3
25kHc6JyD7oN/60vlIwkgeX/uifYeejkUjdccetBl5ScOUJ9duVe92PeOl0tZfMLBuTarO6X62E2
WnMWxw804nglmMewspEfGpyoUAol2fUVQ/yFywj76OGe3WDzp9N5OwhpvB08fkmT8oGfCJsFx4WC
ztgtLj4wvnMa/beb072okUPoeVp7SguGIFjixXye/yf2BUUOXAdJtaeFPeXEuDJSL9j8m/OyFLOX
qRjfDQZ2sHIdaekPxuI4ixlLSG6nSuh7rp+BNT6KxOrNLBIonTVFSs9guVAEkOW8851LarEHQIkH
fOhTk+FhNr5N+tQd3l2rWxhz/TcWa2XuzHvvbiI84uAc20OUX2UGfE8wd5XTZFVKwfiAls2kp95h
K9D1fbvM3ubDto8O8x3gJ43F1+sKJV9fiSIIk7ycxYyikj8EKReHDwDb9u4lHAXsoY3nymLyEGZe
OcYBXeOP8xu/n7cu0qhy5Hy0CB7LD+0ObBIH5j8fOY77298K2fN/tKRiQyESRwYkIOExv+6Id5Jl
2fuinW88B9w3JGSLe41vO/aP1mcPdFE+Demiqu84YZjO53SUT5JPnThsFWYbvGKrV8FN9cBv2b+Z
TgXtPz9iM/HxsGrpril7TgwWUzZolJQSiKQX7FBlOSgN91rtirNX9wNPEvSZKz5oYGev91IFRUd3
9MtnD7bzwSBmCqQ/3DsN64kHJ8B0EdvSYCGsoGkb+bqZ5onMf2gaW2TQPLTeAj0DBunrqMJ+8uNj
H4hGFUGP5okOmUr+94mZrUcQLdS1jac7BPTeMvSHIfTeErUdUqPo3ACc34gxeTPaiqWnsPD2lngG
xm5C9fLoMiyV91sw4WCFyBiP1GJNHWJ87yHg2PUay2WF0qNUuPVYvk3mOC42vzQWFPrx7xJ3bjPd
7clK57RZTLaZjGe6yMcawZFOxcYGOGBzKhOyz08N/0/DHO0hYEyLx4e0z0PZzAurS1aKjqjrM21g
WTe1K5Dp8fxjtYjdQoHlVs6l+dhfsOWE12mHa8aP681W9HrcRoZt636hjQ77Y4Ynj5uI445YfT3q
AGLldE69I7PLviNJS+3v0siKezdqRoaFZl02zjKo/UiCWI4aw6ZQlx43lYGQyGALknZ+qOgTHs54
PEjexcmKGqUf1714mEWJrvxJxzeSTkAS5OEsjnc8X0Od5+UJn8xsAVSw3kR+qd63TCxAaCfUCx5S
ZEToV0ds/ye3JwnfDMPVSTSCMtvASadJtkcYXFvf6B21JqnKcjPrFUbPqsX0APNkM5tlWGmo88Wi
uiWykKTJRMpPzyA8P/c5xq/oSU2eHDVCviavgtO0KBEhCQ3AJubbHhVqMixvryx419c4gBBHDLVA
jHmrtyw8JYODoozNd3WT72nCCNjEsaCrWgT2Q7d6jIgbEx9n8v7j6kEOHg7Hj/bVez65SGZsO/TF
OdhLYHKwsNdinMvzfdWbGXBFkicQdmy68q1FUyP5BLbL5ZUR+dG24A7ukmafKF1lecYDEg97aWtt
wnYf87/9Fqo0YqGgNnRw5ZNqjC/tSqNeWYI9ibY+14d0XrBoLJ96dLAhnu02t3/urqxI07X7vmQI
NiXJ8voXX9AjT9gM9PFZe2i/ckB30FchVAOHDXUJ6BrCiiPNXwDOHKaxEDOJtfiXWPKvLWuit3io
Iejt2pOvFSvyoWrm7bWE2R5W3sp2Awv2xWt977o5x5JWssADMD4M/gOJuZkfOZprLtMck2cohocb
0gwlt1PhdbaNthRyBJP00Js0OzHJVVQhD7/BcBdtBClsEY6v4lhi5BMDTtM+2JinbY/tGsIjKpqs
MnRIYMYFL8PeCg5ZqJtFM+kc+8Rdc9tjIpud4SqhsGIcQmyeb0xWRLU2iJhPqXeC8piO+rFTRtEh
xw0ct7HAMk9fulDuIt+RXGyqzcPXh+NMtUeQ+5Qk2yczH7bB4Qd5Gc7yNtMiltIg80LNNs7jFj54
c72E+D46tv1XwJV+47696vSMUH1ofCtYu8WmDhJv6GOc8jnrw3dZQxZhL6laZuWFBbueQ7whJDys
WpoFEYO8d/OKJErK+Ue3BnyfEUBb1YZWyI+/1DsZPOq/3XnthSZaWxT9bT2yZUf9fBUSB4uA1RHl
DWdmj0V7z91cONz7Y+bDuEZD+fOptn0yo1GBMT3lLPPbLANurdFfP6NJKe90gGumLmPPwN3zmgso
z2+MBkNkattQ2C+MVDm4S2oPV7FslkQZSVwLcEveLdKcXwELdng7HrOFsTzR3wNcof/bgOx3y3NI
NQH3+0fDW6PC2r/CuZQ/TRWa3lncC1LUD2tTbHW3y1qD/HhCWR5h1JPsadfnhGRscvbKmBd2QiLJ
jmmnx+JhdPSGzFvDJJW3J5VO7eFFiVspI7ivgFnS4+BWIZWWWp9GGwdYIUKyA3b5WmdLTmm0CB+K
l5M2/w1tnFN+JgQ8Gi3TgmnOujdUoQHlbWsRd03xNJKs339B8phTdFLl34zB13sccQHzWC20U0ai
7RgrMg4WNEpT0rLBVrQRyHE5hG1Mo6UNNc1qI2nBdpLzGfVrKWYV7FE1g6tg2ndWh06NKhYZ5Q77
kpiqNz2zxQKa+5y/nrwFrFu1wUGmHtKb0OOn/UB2ClnLVZHZes4GYqiy0IuH9VM2oTIU9pRcaNA0
LtwBlYvF7xb9MbaFXBesROL15FRSa8aMhVNwlfsTvcBCFfUYaR/q/5j6UDUOekB6zk3inNVsT+Sa
k7eXwSmeu6+fI/e7Y9awYsC8A/J/anRGcUB0Dya79kh/bP61cIv0hATtyIeGO3isHYUGnUEnvd26
A6azAKw+eqqKAwwzipC3zx9Sedpgym9UFCiVnhcqljPjZK3luyEryT4pEll3cxZ9Wuyrrd83/axG
iVLoCgxeq/b0iLt8WbrDTdtLyozuopa3hBuXH9evlZrEwAmKyxZIsjUtZRyIPTIy4awdsEKkEMLQ
2Zqobff8Lnp5cRKFdXO8AaqgdO2lMYUOQDl2J+jxAmdrzwV1jr3+UPZdxKY+Ve0/AO2skIGatKu7
LjH3NHWY3W8FB4p/RqZqSQ3gkQZMpRckHFPFkQ18FLldJTg6t1x0lGBZCt/T+Bw33ZA/NVHMVWHH
89u0sdA8mW4cU1Hbk+PkaKvDBVTj3CWgP9Ua7DvXLMijOGYzw9w61A358cC44tbjc6w53JmDCg+p
bSV7Y9+DAPlfWp8xRnhicPUQeQOsMBLLEptx1a1N2KCPAOKY9QO8Yaee2lVG79Rl1EkFkCxFMF/P
z1bfgSLqAk07tcaewO/39gkCgwjjCEHs5lP15c6+TGmdytAEtjQz2YV6n3R1DbdW+/5w3Opl5LY4
sGT1Mjctjpbn+55TtZDAM1GmRH7C4q1OOjl3oLtF+R/02ZCgwvF4Wa7X1K/5lgjwmIt/4tD9IAqN
uhGV7YoMhd2E4KH93DleGkbsuRybvp2NxITcUl7guhO+zG9OyJGTmqGova1FRmWGTNWKxqcnh/92
urLErjhZFgPNjWJ8HN2v0eCF3HR2fONCJ/Z3S4t70G9CjEiczqKeMfH8Nu1+kq9lOI1nnmDHOpFq
IPPZv+6VJnvnG90KzzmbGG5T+5+T516UWAVX7eBTohbCJ9Eo/b9G5xWq4skThkev9GBdoN52vaPl
t6D659HWkKoih1+/Nf/1Xk3VzAaajQWU0HEDxGpd2x+bJegdZSD67wfB7hlF/Pb74RVLhdUlnMu/
w8NNxYCwtdAE/3S+WMZpbAJJxn2QSjW/5U0rkIjPhiy+4IwDKKhwRpABFvA8/rNi99aOdue+i1ZB
xVPtkDVlPNgPyKuOCksu6S1InURza4GU5cYvuERaQBGX1A88mmqXk9YTyn5U4tmqefxPdK4Z/UMr
LEYgx69hGSOCgSnCWzFGQCXZxHCzFIlNx3o6dpAWq1tV02M9yH5vnZD15o+y+SUaPPtFo8Il6uyy
Li+QeCfMHTgeYRRNR9/pze15v7IvHXtdIIqxJnuzcGY8qAbB1rwPuo6cdTLLaSqP7RdMCpJq/oxk
Vo1J3LvmSt4NZ6dU5qGvxHVYweO52oVrvcm6RxeSqwJQ+WyVOqBoXW7C3ZZozYtQAWS65qO97kyi
Fz3wPHkWjzWZZirtR5RGWiDg5lqG6mYhLEKZ9q4kfODg428I0aDZvmQfixyJo9NSvvpXJ77GieVq
owN3mDJvr96YRLsyJrKg0XTd8niJ1YXSVuKb70GHSh9WMboQaQ15YGc1JtiNBIxi09DBznStiawe
NEFimopPGeGirK+DGWKWXQ84WrG6+luJ+D4MYAo4GmAG4cPXuo7i8zD4yFs64/P8kxM3zg/cf5OT
aksiM1yOLytBGEX59vOE9HyKkMLG+WafL8jNun4Qw0ifCAQcCbwecTZ7klbzOwNPcmiCknzCD8DE
ie5oZ+05xEdyNEwFBnDkF869QGVqOz0RzY9hzHknRolaquKom/l9FuLuRE28nSdmTjUMeQopS5P3
xFfZa/FcUTp2V/tMSFA9RxiBxM7gHiXKHrj0zgbRFZYUjMHaJbUaeHRkRn656PTED+zkyOQPBGeM
sYj5CJyt8cI2xv2kqu8eyrO68eNFV4QHUfUcda3HNQDy8SR2/5qlAy+TIoBJqK11de9aQJBQguDr
sF+dof2VVlqOmMn4Mt7argEpeJSpKX5C3ZbgwQNMHen3mFeuSjGoz9timwEbdsUPYPWr+DoOUhoJ
kKsV9Zfsy5ZZL7HlKNTuehRDm671uTf9Bry5KQ1+MFO+WLZmsimtjo1viw/p88MzaWv90KmoexSQ
FkeqHyCNx1V4l/oF3NFiyeyhWjzR/9vecYqlXAYJJJzBv07YbZZB0gKXrhP3VrDjbwqreGT45ytl
sM5F/Qvu07BBwO8khaE/LvlM+scm0eUPUQjISVksIy9QojwKzhzzEm2XODKGbvClNSPPvOfsi1Jj
6/qDKJLFeUkjGY/++D3Czu0TqxmTW81bZDXIuyOrQrGQRQSn5CsSOllUEpdqBQoMQvqb0NqSU5sK
jDMldeQqUr7k2+OQXq6o1z6kaEo6W8o0uKIRVkrqdvKDKPMP+twwCcKSiLy+eW52AuQcq5n1Gj9Q
idLHQsdwOypfxAnxbABKMLQ3fgKoifEKHQ+n/1A2t/SEyihlNccnWu2l7301zzwmkvOXSNDc5p8X
WzHXHOJacOvpyRmu3MhHUvMb3aEsLRNjpKwOp+Tnq3D/IHwhs7B/HuTxN/72tnL3Ssx56Iv2P36X
aHrXRyYcnZuQa4IxeCWljKsUPD7JK5Ycum/7mZ64qCmEfQ4znkcCiC9gHskDRylwlYoS9FCm5yYQ
iRqyigzqthDSKfOrfSA+YWYZBqWI1t4U/ri/eHvxWOhWoxrdagohI976jduj6HZcJp3nWLxph3rB
qwKeO0ZXDYTmoK5MrOcJyi47ZH1jykdrVUAzTDVzTTErEGpaOv/brVOQYUa1jVc3eowvFquifHOb
MMo8e3Sj/PeNXQJEwjGhMrcemeKuqpanqsbzRGL/Qmc0HW21+Qfa8nhX8c3bOqez6pTvoSK+tYEt
1O0UdXgH+wkvwsJYMs9vGf25xdcOl7rXmIYcNrVIJ35r7Vz8AVM6WDgeM72yTjyDYwYeugkR3nVV
Nr/AgUX6WNIKubwNVl7ror3uu4CC8N3YjAj7qT4Mzqu2q3/FiRWCUt5suIQxeg5uXfTtgcjuymaR
bz1rHMF9c5gMVLUMyI0sgyrNzzR+VqsX6xbYJAUUtvBS8n3cjUHHYlHeLoG17Owo57O9A2624jIm
alYq384wZKk5+Bp3mvx2JiZ+uK8vlgF6wzQhpGy6dPTXwhiooFisPHK9L7139sTvEam8OIaDNElz
ANpWZNfKeG8HP/Ro3SND9Smc6vN3XNjBT+kwucU9okj6QQb5M5ORpnij0imaC32IbmbzVN361htG
A3LuYZp6CxrSfp+4V2RgBIWFRVRSdshHWjTDN8ze4AvjDl2PwPX/CUOJ/YHQyqp20aDRUWdsF879
iIZjlgaGupLqxduGlvNeAyzYzWObLMp6g+vtifSUZut4mnEeQ5rCr87bfhu44rvB9x4GxB3O4+F8
QeRBGywBB8VVfkgzCgR+ABPpGOoUFlWHmPeKVjNT0uoREEaHhdBmyWDbjrcQa1EJt6wpqElbDnJQ
Yk1I+O6EZneoFily+tnOn6Qh1TZfBl9NWSWRghK/9zv2PApG6fsB0OH+V65fn4Fwm3rweh3fVhck
m3qt7uA0e8A3JqFNchXW+pYNQfZTx4PPRlJayWxWLTrk8ERWSf1GDonYTTmoWzjOtjK1TPeN0WvA
kAqN7xHBT0dxh7OWm+iNAIVyn7JheVaqDT+8bEd+ydMLQ3Qnc1/t5ksA8ataytfn5RTCEp94WDM0
ZwIOkXLTvuLJIs6Kagd7hO+sfdhuBGurKcGmVd621e4VOA+VZlT3YHMG+lmywTbzcd0J2dDgtXN8
5U8pPz8qzUbeqOzEPtD9ZMVraq6ncamKtd55kCRBle3txhAB/fElIlmMz8OV2UpFZO5OFOW6NG4Q
0ZsOp4k7lgJLIAqpwn1p3uD3Uk35J4Tt77xk4N2cluK3kuQWw0Vy8BRtK0uRpvBVmo2C1Wdb7/F4
ZiG/66pMycJdpFvjydicYrJigHvH2HJhHQk3pag+XOFi4EuQ8/vrUHVTEDSjTbj+nuZFolNitPm3
pRTtVksuVJ27TO8ESz1Awq8+taJ1l16or6AV3Tbdt7/ldmd64Aez1QraZiWJ4JIYGM8ez3pT9oP+
5EzNdDjs+Z3ys30aELYu4YyjbP18kaxV5ms6TGNBODxxlzG1DtorClFjkhWtE270hks/T4/NnDU9
GKTlpb5l2EL3z4bjf5i/FSvorhu3yNCrVlpc+JQEXTF0dOuyBKUoxBMABtQJMMcY5TioqTH57K7J
a+qPNjlatCJJhYq3K08Vy7TodQE96mDGC0HaBD1YwpPPorQn8ZyA9oVWAkG+GXEaoq94HDxojhsX
UESQ59psNcv2cOSWsLEaX7dvMwh5KP7ktpr2XtlFG5qWYrM0P/uH8AXNJCCFj3eTL+sN4yAQWxqq
rN043we93inm8SHzKIRIRSJMYXcSddciomEWEiaIDMAPOCi0PNL1KE/sknW8wwL1VBG+eYpK7QYB
zS4iWLfd85H7veFnpOyA8L9vmBQTa9U1mBDWA/aaCzQT+GMGZhY8c/M4xxhpdfMqgB2W1irng+5j
qI0V+bkJZXW2FLtgVBY8UZbdXHc23tVxMgl0mDpI2ZPNUuQdeSTRlb8ryMNqYn9QfoSO39jywGmq
XcL6fbN+tXWFpjSKZm7Nw4zbmOAN0bzvZzDbWXKFwp+tj2pha0l6EkP5k9+AaRwIgH0oBuyLhCZf
SVS9i7Ip3GWcPU3wSLN1c8lJo4la+9hFn3aJPYXM8x54zfY+AceRkccsssEWm1C39F1p/UNwmk0g
RCuXI0yqXcIg2kP5ebwSZPWEuXEVqXdVb4xIsw8D6ggMT3IkyBuggiGPt2DbY16MBC0srwYOF+F5
MQZ+ivDC6cNUGQUZVkKQkDxP3xEpez4hY7+nhlqLLgswoB+a+l5Owxu3mNhsEj20JJg4Gs7iWOAB
z9TZJj4ituXZIb7PA8P7jmoK/JjZy/xFOWwUVNOZSZqgJS0iCrEnBu0k4dQf36qR63ac+rV4VKVc
aIagksxp59pPUpVGSsz/iFZxM/5AByTxvl9H0xpL4IBO8O9XiNl139KYIMi9N6nDhzFBWwqoZwET
J4RIpx+wjASo+ZBmAXw6M+I0mDDs8491G5YlIKizoP2alISQq6o5I9hmv4c33b7jbiNcpAigJRCI
gCt0hWC1m6DQoNl5X/I/E0KeYh+ycV2kyBwdAO2E6qFEaGfnLHioSdAsT6NqBPHfxD5RYh/UW739
TLfQGyvl3Yfnmu5nFq3ZNtfefrihEasYzqp65Mk1NU15ZAP2vocVrBVttmwjNwpH1+UyPsq6FSOA
kWFSKLgKH71sNLIZFnI676VgGkGj2UlOdmhudach490mhr/yNLO8bXJa40/tWuAFj9qTiAC7eMA9
VoqMGwBG+XFMIp1cu4q7jsrJI1SxCFE10/AaAusjL5u7bqnfnkqhSs2B7DjngSfyLukHDLC2ui4i
jhdFaTsvX7aDU2Aqw6Cl7EVfaLwTHne0TYAxxy5WHSTnP+YjR37iWUjFvqGhYT+JeRIuFE1h41AE
trW71gTSVAp/NzlAriglix6It+ZvY4UnoE+pJHM97ovPGOdYrhgEX8ciW+VH6oDE+nArHiwNVnBW
jdnA2ION1YjrL9n/ZvVUTlYQhgPwi40hXY9vrCGqVMDRWTocn3PRlP2zHCLbetNToBNuroE/rLpy
HjLzs4PPj8mEwrN/nEBoIT7fobYB2/geiLyUozdl42kl159+dS/LoRQolS6DnCcLCaL1n/hqdbUa
iLscFeKpe4TSb7anOBEBw3u3vU6+bWWLX8+ln0duf5vL2CBQiE6dpMes9dVjQm1vI3DcZTQQ9AdO
Y9hNHl4EWyYpRCAfnfZ/ghwsBaHaMQFhM/ePEpiHtNTZb2uw++/srUOIFxzx+rveljax9XLHUGK1
ETmFxOVDRjx65JCUovV/7DPlkVaV+d6mE5Ypn5bKPPLRXVGfFFPWr2S/cn2QKGIN7eqy9I9UnBMI
g2TYD27B7NuazfCECh0MGCNSTnKL5C9r7s9x1hNIrEmc88o0g//Hd76TvgyyAVrTVHX5Ypg+KzWX
SMjMIPLJZNV5JKjMHlDUhhgvQz0vLPg/RHdJL9F4Poz0MeMEAIPOX6nJf2iX43KZRmLSE6cmARZa
d9x01J0eafyKc05nGFvvuOt1Fns6tD1v5iprX1iZZj2lh4AHqxkfs72Y4MbxwP0lxxhzIisvMPIR
vH1P5TCwUq7PleXnXKxXUqCUyttY/fnxoYZTVveSNs3b/NLz5Apv1nty3B6HPuUPnc+oBYvFdr/Y
xXfTmFFWZKJKQcy6i9gc75UrjrjcDHuIHe8+CFYgiFDTlMT1j8tWRbr3Nohy596/UMvZrN9jZDU0
AohcbkezOfZpB9Q81/YP7snqk+B8eYL5dYRgJxrFv9F+YgZHrbzgvUrz+klpE5SMw+7g9XzInbJ5
h6p1yGcwf95bp7P6Y1fvtVyUrMUg4Y5RWb4T4ENjwoy278w2hdYFGJxHjiMDS3bxowxtFrlZ9YB+
c5KmEtHRSGsi82aJbRdfg+5x6Y4KWAdziuWQCFW5Mibqj95jnXStpwL7X1bQa8lrNFOIjvxjb544
vRvl+eu/X3DLLoQ9C6ajcez4KFEIuj/lR2melpJE6jClNThFimFrm2a9nmdp4PsLuMw6VkSSvDri
bBSv0l5uss3t+Qbcmo+lKEIVsDVGytrPt4q+kimTRmIQhZcERyEHCmZxGaIiAfIe+2RZmlt36haA
ndvm4uWCCu21KrXUODvcmcAmQj2jq5fG+nzwxGhAn3ptk8JFDni8poHWmgCxhjT3SCUWijNZd8Ev
A6OAynKjVcqeNbUeNPTZ6ugLG5hUsVCvUOe+M4yE06p08bwAfHGf5n3xthjjy1S6vfRljs9hDnHp
PGp9yy/18Kv3OLGs+h0iEYoCW/gRCdp4Cx2Hivk4vwOw3DAtTsxcxmFN8NRhFQIYiRInVZUExm6J
PdOkNTUGp5i3n1f3wL6CpvXYtN8cWoeMXKjHD69e6+QZS6b3wi5c8ZIeEbwjjj3FGCDJqSAkS0OL
dDboVx8UeMed6tmUbMP2P0lQBwaQ0RzhUOLMuEjsOjNYzyju3vqhBDGoumT/7hIskeGsvrCliCEM
z5f2574uS3OcuB8IyLK0HFs+aARPc97SLpSFAJLUAu/nQ6qeCbpwbcXcJ3DFX25xk9n0BbX8THLI
hWiN0ojm/mTdLNDBTTmRK/VO8p4hFqKSeMAbzShb0mWmK0MC8hhSt/CuplmZalRbdaNX3l901Q/P
jWA4XVPBlaJafIewC6suIaGobUNLeIRpqQ+QSHr1IbD1MzxzhZXdLGXT+peQ4qqPcKw1CqxGkQvI
FxfYxcjx2gz6T+/jS9QTzWNmBn0+4j+lOr5zJvO2c0bG+K2VzOxNqr321jgen7SfT8ehSsXEs+gB
SYbm+oK1ZXcW7QkoyH2bfUW23/V/vWiz5cPqlVae3nXJSw8n4CSZ46i9cRLB8MxCCrQR0YlREZfI
ognAvmxbGcVe+4gRyqNzrjLdgFfEVyTIrxM54xyGaP/jM4qLIgYIA4CVDJQQO5zeKYA56ba07+Ie
LCbfH9xAQnew+hQyztMIsmOJvF2ppq0rYYdbGJeJ43xArx68uamwk+GU1mA7gy+ORwlWKuntk7iw
sDOFsbKPMfYXqwencQawBclMCW9JzECBWFU6isJE6LiOQHfcyPb4UzjPEocsPIoSG06rvxgFp4u6
yJzavWZbqnqdm3qSpXp9gEBolydP+78DiuQw1F6xeP5GA3TJXTCv8bqgbDP6iVMHcPLI5E9IkgjN
wRP7YK/w4qKdlTfw0CBhAWc9VMg/7ctUy+zdMJyKSM4gzq0XGLtv0pynHr7TYDtEhSpuKRGcjAHT
2U9pHyQoKyFxqYx7etYqVyJsKqMVrfumNLbs3NV/O1VSCnOPRmihZzpLaMikxRAWKkYkuaiULo1T
7e4ZZMbWosNuOxMg/VHgIq5mUTJpa53IrJX8u5nMm5iPNhkvyEtwyijIGdjQaUYhHurpL04t/fSV
SRyJXUW4E3p5wVoflNGh+w47cAaPy2zrOPLkYj0xBMKkUuAfHuIYzhOsqB/fNkPljrBMG1WV5Wea
YDPt9gG/GHw/HkBUF0IPvpeOjTq6X6paEvhVZyeHjYeLnjAh6iFV/MXbjMJfcL4bfy2um7LklAlz
m3F+205lyp+gYgmMGN2VS8ANL28XJ1oSJhiEyzPe9AfYxhhKU7FO7gfDjU1hY+gbbeeH9xEAG1p3
x1c1uUPomqBvRaxfr0APHMmTrDc1AZ0zXftSCBdSc7p54icZ4cFuBFi6/DZYFrzPPDJKu/l23pL9
RJZj5cgaO7MpmxEVBQ+Wmriwdw3nJQ6H2NXOJa58PjRVl8u3lg1gQ4hEJUn4WH68wI1TY104JC1X
ntoYvHWOlR1CFiJtVkDv70GVTbmohb6IGej+ETgCxZzgHQNlAUmm6kycPhqiOg05AjS5kFvxj4n1
7uw1IjAXPHjynC7LP9wZFvHjJQ7oUXuElsL0bdR/utLuUUZh3QG1/SF2WwFK3VvAVThCJ1WYA80u
M93RFt7ydY9rs9ZjIhaWwDrsKoDe7vY6nebAWx5VTLbRajCoHsc6QgZAtRxIXkiAM79EWP7YliBl
W/2cneniX9Ad4MudUuq1Oc/NWRLwnOfwaMUsN07zFGWySAaCSMKJ4XbdfjIQFuL/hu/nJBE1A8UL
HWZej5D70u3sl/YSnWrvSV6YwsXJRn5/xjAyyXRrMr4VL4V0xUPETOX4PbVPOQ3Zks+xwiMjAGTY
sabj+Dtzk+28TGN1nxLUUudaXXHFyceVcwkfYUHS4cd3lesvviBzjCi4KucVI9cXK65Zmwas5T96
jWDhTuXXh8FDXGWU9LKP3TCswN4ouarSorfdmSZVG0kOwX8bVZvGPgQbirPwzQlRgZKfDZJi2JoZ
xGsSX44MJNPokNbsXJavSlC4U92aQocFxn97hWU7b09ylngWjwnEoUjGF0joXGjx9gYr/OD9GuoK
xItzwtat3hUqV1o1Z/D01ITAGigMQueCWvoWLNFrXzW3bwUU6EOs2xxx7neJwckhjcBZ/MildlTb
brssfF2glUOdMT5o6s6pYZXVDL4WEw07e6wuljGKZfw0n5ChfI2Qh5zdq2AZzT96WtKS3zzOl1Mp
lZmOFah/3Pnlh30t5k5H7Wz2zBGnSWLUuUik7bE9KXM8KOmlCygQPVF+UcP1AtgSYnx6wDKyZO9e
d3ocjAoy4EZeJjMPHDlVB60yXijbJvIUZnTlImahjufcqmKYEFYAn5GFYT1LQnoAB3IZ6CRBJgQ7
HT4iH1/M5MzMSvJ3ax2vYPdqW/7IihGPAzmSc30XKwWm38U+NvhMJLRGsxiCFPRQhkZ7t+zE0o2i
Pba/vMUG6jyhqL7kMVxSETGhLAzUkC9yCG3nkOjakLJpHdOVLEN94lj64Tk38UBLJA/p1YZUoaBV
IAtjkhWBRc7eaoykv0lZRMxuS09S5OtM6fcT/Kv6FNAxX65enpTswfSvnHBM7LZ2wO6tWzwyHgbA
E7HDHaOUDAxgriFfS6RjmhnxfBfokKs9dCb2s71zdClCBuyMGfDkPklv/LrriFweDpm5uMYsHH18
dk2DhRdH2pN0/mLD+ot2gznTf+9AyXbFd4B7/jsum+XPLQDXxLRm+cZwQwwxPlGuOqDoiAvo0Dws
NiEwRSgewjXNHTXeEukWl1nldWc6z/Q0t8f2z76Kt5HLKJMmgU6HkWDMS/brIiVq79dHPo1d5Lcf
zyuBOzSuxZSd32AB7xBjW1/GNh+LroI4AjzZXywwDbP8gHzZ2O92X2FE/Se/iKMPjj/e7+KXlmKq
hrJoVdqoQh2MagHQJoXphhcWpDijj9e/fOCuBG3ls4IilZXM6gtfeyzQ6PjAWeRvIMFYnhYtHqXa
2VIOEfVWQV5Ztl8rckjk9DUJBf+wIDsRxEYSzIzOYlxoDLy8rTscxYVR89E8fXGe86zCmS3HqAXb
ro/G2UOG17Ejjs66ZeM5ocnA7WGYJ4cxj1dAV3tvBkW/M7sgANKRWNXOJ10aoCJQVajjpoo95ML8
I4EOtP8v9QWJ3eS23u6ctY3tWNsfc5U7ltdKtNtJjaw9CjaFPjcRjAXtWzILRY1U856UdcDRg4TI
WlMwU1pAlqxVDW818NKrQKoKOuxLATGVCaqYv+azUx+IuLhYLjVEA2mWJMS1Cu9YtuD97zlCxJP3
ekL+2pPaeLwIUWprd7mbheOPnSc99icKGHUGoTopcmaru6shpCPZGsxm9GKWd6qa8yqj/oHNVR9B
2IRv37REYXwl309x+sNFFeoTZJNXBAGihVBcxvtc+M69eHuhRs7KwHUsykLn6Eh8G3e+pk71+4jy
JlkrkR73L39XF3gZw/rerhWTZlmQtiJgMhPUoX01/Fh3brwVbwpo+9/ILacg13U5Dlzeb1lOWqxr
P/tPK88t9DHAfzxklMenOSaiIfvT1GQcKPNeESy0GEnQ9UAWGvLNP49hFlLDNzwuHpCZ54JtnFtt
AToGEteW+4Z1AAlijXEUB+sCQU2tg0mzvbBIgcBe014V8sDwiSANJ7qpgBN1+oUB3MCo1NofYAyT
rGYIQs4Eoi6SjSReA2ex9yFnf80YOOHMNODofhhljWQHhuPNOyoP9YGwveYaPl+cowjhLxUccbrq
jF6Sbww+DXDXme01dDZcGZG5EtlSRomS6/kcZ2qq3YqccM7G5hPaeMY/QBnr13qfxO9tI8Sixovc
ZLWlN13vJiwLp6sm/Bx/GTWUopKQi4Bw0TRjNeJJ/olJ8pKlSlnlWmnL1E6SUdkZd0Mgss2g2Hw5
LgCWIbJnsPDm1+wqalZeFXqWeMkYoPPEa425KWo+ucbasFbNtGvOen04FQsVht/j8DGHyZeOtFXc
/OHxVdobxGzLbViGRtCz3br2l35woMlzWIptKRCwsD2QPu9NSwWQ/G83GzhqGTckENeX54LdYzwI
mjaNrbDWedEnu6pNhC2A4rkRwKThz5RYwDjdtZjn9gjafnGk4sIOa8ML9PmpkGAIsQMJtt4y/0qh
zuG9h06GTkEdfB1lwdLHeLPP+HX45jD/yZHf/P0oHe9itXvsFZHS2/3PGbEFhCD1Ahh/KZiXUdyE
Bu7MVku39UFuyBbI3jk/1trt2JjTL673dy97T7eIczxPiZWgzPSFdNA537UM6m5qbHgUpyvqhRRl
XiaN0hYu2WYDTlfKrdAkM7Sm8OxqWa2w9f3RlXmaf6bKNTiaazIBbg853EyiLjKmqTtPa+iKLQKU
yoGPcZsLViwXTd/liHNHjKkJhisOhMq0VG58nUhVXBxXfabW6mPzE5ksnfxb0kMeA4dtqOwZOw9y
A1fyIdq/bX0LkXfQEEKLwCyFEMeug9SnKmCbS/97WWue/unr5+r9Sj87reDO/2bnUig5tSCngOfF
qnF+OUj5AJhO1vh82+2CxgIeIZH7LXXsr3ImStmP79A8eUUDKY8GgEbxg9PSwUAEsGqU9Y6a/jFe
UsM89FfAd9JsXZ3oNwPFlOVLgz3rvKsZgXpA/RnoAAQdOLvZiClMqML288QWm1Iyhan8ek1Xv6AU
Y6RZZb2Lxw4VOd0k7rPU0lgY8YdwJmp/kyEu9OBhmytWJcRmwIFdyy33XXUT12h8Uusf72dmCbyJ
OEdQLUmfawzGRXNp6ppTaJTf6sFPOAKHghX29jETxZsQM+TpM1kjY7ynf3ajgMlEaGTTFc2qerhl
5VwqQ90x3ov3zSKdAK+169nm7YIJPnz4sJRd2uFJr7VfOJDn1w7iCTznJskEPEDUhdprmPjQE8sM
Wzv2qPPM13/yQh8w3Mn0sZcrhxhkwY3tDLYqiZ9sdG3l+WuPhK5e3FWDeztkl6c7S0AfhdJ85XOt
Nv4a/Lpc4Xny66H5pitkCaf/pDSyLmmTKqgZKRGqddJndqRlwm1aNF1CbSauzR7CXgAjPnIYk0KW
PlGU05c/xnwZ8N6XjciWvMGFxTRDVUReOM3UivnDQOhCHpn+lE8yy07nCBfq76hu8rRRVKH7Btsr
7FRfXLqGjo7yKTRd+Aa/XirKKbmYbvqfvqHSjO5d+VRCNdaMJlYeSNe71p3qG8vmlm12Ox1bL9kP
TbgTVfseDhtt2BtemzlRlCf3Mae7fzU61sCpYSRuDhjdGvdwgqE+TaIIdrjcGpN5z1SL9Qmzgcyv
VCqgfgLnVtFJ4f/6oOd3vdatN8E/Mzz1BoCCTm+RqSb4LQDK+CIdSaPiVKcIkgnXthu/eR5B4DOv
Qxxi7ILhfMWgcK6ldJ9DtZ/m49du2Eb/IOKKcQKh1OgLFD1Tf4hf64W4mafmVpMuv1+1DF9okiYn
bXFnnTqwSMjDLzlbsXWYllBTrWDnPkNcvwmJRCiQZhLw+GvaeMqXiTlDVdzWrghrHX0EykvmQTvv
omesGbfWoGbXP9TKi7q+alfpXHrW9qSYYFqf+LftI2qpBq86qjq9rAnW8dwfmp1+2SkaHrSVeIwM
3nUPSvHVlvK2RVF6jtgWOIUJodTv7IQwKmv0WtOby2eIfiMZRFOOCvf4LOUg9nWgQcW1G5FmdjJg
1tmJYGdFxTsQnRESAE2IVsgvyO0OqBe1T2eFKHTCCWii0i9+RAk0o/T5g5han3ktxOl1Cyyg0SEE
Wk52AyEHItvZ1oQf6PCjHP0XbvXPWwWHyAY0EIzWAj0hyE3lioWkOomWFuT2BH0LfUSy68/ACN2O
2PkRxQU+DPz6qHSTcyuR+9PN2EgXZ/M+TFCwj32VeNroCLWu82BWqwhXutrbWSqkKSbvMDUpVQza
GxQ7Bjh2f75WJ/AWpAkUP53adijrdQbzLSUox7uvUt5mTkThtjljwwiakiUpqcMuDcMcxuw9rnap
TNzPZO9LHT/hUtr9H4k+3ghGpUKkCrEHLaS4/ZCUXOJOAq9H4oIJlOaT9brb7tyUOB13zv/nlarf
Me8J886GBd4GElmaBKe0YgIaQDoFeVRtvsqF5qkxD3bLk3S1/XiPU5BbbRtnIdV1cb3QidtM8rwX
qDXzLv7XR22vZ3tuPrPQYOJLP6mkreEi0SMLoNoaPfd7qYr9PP4gTz0sFDLaMCIUHStEATSe407t
RPETVK7v6cMWQ/4Nyu4uhkcRt08WXyr/4mY3MMunBC6miNPkhnVnzxhOpGxb3dteFhtnSeDadxlq
axN1vdUGKzQa4LvVuFLKEL/olR/6ED+jscdup23Z+4KrWdYuP8AMempwAdfd8UjzMcjfOrK9C4FR
Q+dUji1HeN2pZZIuOHkaNg/Sq4wBqseN69rXEB0aubSJt3Am9U1h0jOQY7+l7St8gXT6TO3aXYcS
czWUc8letzEKGgkVvBFgACVJprTW/o+t1LGvqPxJ5yHQ0I7Xq7fK8DB7QL+nfvF2YWC+kPQuB40O
UzgKv+JtA/B9ubpe1MsSF9BtquWy/hDJlMczhfgPnc/bRRpVmyn/9cKZTr9KURAVal0oo/h3vAUU
UDuaiR4zIaN+56MedEOtT6Nbi6vYmFqpOuoNglrrsERjWBbGPkdv7dz3QDG9yhPJKd8zhWx6eYIO
ZgwZv3ae6+o5JjU8X6DJvsODE0gQyImTdXx1my6pjBXYYRBXQuQ7vEOo8F66I9k/Bb9NOqtiNSm9
G0QPEy0n6XSvcVaqsTNDg3q/ViLzWGK3uDLlvFJJYxWjshBPuHLAqRISO5/glZfoPhpd3ccu0UyS
T5GzD5/f+1fmAXywa1VVSbPL5GtbqcdKXzTGro5GKbUsZyr6awPkYu9dxDE1Y+f45R1RgeGBSjyu
DvTqnVa1xNetrEI6Q6AtSSTFIjA/0+xLyOVPUw+n/LH3DgsmcwSt9djqnUz0cq2d6S5F1Ejkt80t
ouEVyP1TzN5i8omvfzE3yrHLBd+LvKoTA9/STgfAiqUqOMlvGPwETZTQqvegKtNVMuGiFpV2+TAs
A+YsLwJLHb1A1hwXB0C7s5tth6qIqxr2ZXI6s93uvZ0FxNkQ0llFk6HM/xgPEYq5/AIXS4OTaaQs
ElxzPbxxo7Qobou5Xk63w7dU1MKgX45N6Z3WQT8cEMU6ygXmGYnM7X4qIQk+DPn2dkfSnelx6XPf
Ko6EaBDPZiT8/A+NVoTFqoULUXOyi9s5Ah4tPWmagc1K6IDZFjLBn6uWpspTtvfH38J2Dfvv1QZV
HBKWmXGmCfrhjEWaOEd6mFY9r/4WTMABlWkvzv6FAdTx1OgEyGydbP68HqKv1eP/y6Q8AS9D9GBw
5alAY5+0R9K2gTwl8dHV8v55Nf5EckzfqhtjVoikyWIKtbtHHQYTXyQrDy37tRQyZ9PPCZ+jylDd
7JqQNK7v2rGSWs2Z2H0eriELfYPlHBmZfcjcfvpWOyCnzEmIV1TW/SdeOd6j3DxIl2Bz1xRIwtwm
OfzlF2sOY7teRDBqKuXNzrKYJj+qQ5rjgl5+AWhzu3bEDc3Y3y9mqUhm7BNH+U9Qu5XV1k/YBtgi
tyh/fhrW37pDvhlB4uBbJM7glKyxkFBhV+jQHf5dG59LFjMfA09BTykMXdwREmGmQ0sHJ96b7sX0
jDRFBZRSl2ZOTq1oG2CQ6fk4N5rBS9DEd36iQceImyMO3dGqSUieAoae+ZlHNUDGyl+7bdIh55y7
SlkBF/bh4IkPvk5Clfn/DxlNgzmHPvxHDEl/8SnBGSk2DtYs7jRZHMn70bFO00aQOUG4lHKu00eN
mjIhz6vMCAeAOb0flXTZ6ngWNDgw491tl1Ta9GB5/1t+LbmbflSwKiPzquw6JI0Gcbaybr6bZpkc
TkzWWoJAuXKR3+LZY67Hv97FJt1DziZ7A0/IkAxi2te9cpHW+NkoGI3bodSpMnLQWT01s/9qYmDM
vWTgZehH1DZjZM/p6KCMJmA1QhlZcJIxO5coxAN6DyAy7BE2XPqlsZIlUGUyoqb8qwWcLK/pgA1S
B68Anfwme4HXAlGxdD0bVj42JD0VBgsnUqlFCtYjekUvUFNYvcYzGIY9RCglL71pc4odZ9/ye/KP
TdHRtiXrR4kw1T/9L8uAU5yHGuFIxeNOEBzXbo6gFHPJoW1aABmvVhl6xR8BhZuA5rHQfeYRtezP
OGGmi4CtHdnhVDD7TffJEXGUutvzOWIBMvTpzLH4jrSBa7No2m2L0CEIi1ifSD0/WFUP6ETXhkwg
mxpsV1V70CmF2jmwaFN1dYHVeTvwQWhYRlGLGapAJRq2IDlF0bgTpucg6fA52GYMoWy21n0gkFH3
vwxEgZKLZE7AHxFEonwnbUbKh9Nis2bKf+PdyXzMPPGCx1Bj0Wwir4v9eIpbvVbDKSTdzwxjiF5N
Vd/408/k65NkO7EPCL6KgMj4c5aM1oG4QKJB7u9y2VwMil3leoyzaIM6IgCr2ZdbRYc6FDfBWWFw
RMiMj2kXx8B/fd4iS7lezjgn3hGm6g/wLuniRl7IwshQM4a3L0SnNmPRic6HPePHHtOXKRdLwxyB
nbfhmso9JSDDKndyUEU00MBiAXdoKv3sWiOz10AOXyWvxTA8A1K7x+GY9lJTDuPVZ0a9gkU8QVGK
KcvNvpv5M5ybgV4xh6Fbheg8dekvLIcicOu91CA11s6tM9fy5Hiep/G9EnhEenRj1k0l0Z8pxxeG
KHjKKJtwZVcU9PENrBd7IYStMHsamrEnn/+nLo7BJnX3ydSALK5xytVBxFW63TlypzkGwMLFccxJ
cwBI1ZB4C/l/Wu5emYHQuWMsRVnnHTa6cUf/rE09bRqURTwM2kG9Q1bJMAxxliVT9CTW4dI96zqM
knJMjuNXPrvVSfQMMJnpAtTnbambYi/zemwi49/oYNpAS3ZVWIRFWd3ashCVOVFiBQg1LFqvhBZC
rlarErFNy2yXHYSdTa2A+VGc+0g/m0V5ef2x1v7i7Ovmq5CgjZhegNNVChRJEf2OOOWNzb3uII8S
zKCDfxQxD/zRjnsET3AkupoJU6DiySwaO1x9Bo6jjBCzx9r6GehJk5vkzZLOEoUb5ab6ShTdZMLK
GANYmb5cz1FAnfOwLlP/2f0dBPBzDJePtP8GwbpoVvG8BNip3R4wpQFVI2OMlsutPzv+Crfa6Qlj
h0s/n7VRIiP24PcNj7GD8BefzB/bqere3eCghf4MR04HQPQKMcK6Czx04hPIv0fEjJDlBfGXsM3s
U2okpBdrYmKh2JI+4MsirwSokeHzJYpIATYaGiaiGwL2KclSF1bFXOkXy167pmlxjdqieaHNQ/Qy
eQw7MXuFGf7o+9bRF6hQbKyXGhzMky1q/F9gB9EoQgrMlVQRaTNFJMhkQWAWXBd5JIXqmvV7tdRZ
vWx9HPJ/077+X8oFoMG04/vyW/YRXa3s6TFdlyO6J+248hR1MIXtB+1cVcDWgt9OqLi0BaDKFSwb
Nh4gi3VqB/XW8nD8x/CWmhrrvQmeSDhELV0ACN+exnF8SXUMjwUjB6xDoHfQryVAV9LvJCY5oTD0
o/iknOIkHNolrFjZzMt2EAkrIy53QSCqKPHXXt3ROyWXTSlmLAg5jDk1fTL3Cboi3Q3nbIhSWms9
nVQCT8VJjOBAKQlc/6SdYygtgU9S9X/oEmjO+5G+ioGr5ZPHizEz5u/rtAzgJs/yuCN87wIW6jXA
OMPInBlf2LF4DUblHI+nEeVKQDZxsJOk6s1BPYO+1Dhe5EoEGu+tBJo2dZNhmJAD1hS6UDrckFuS
/9B1GU6o5Az98Ta8sIb0+2Umfh3Zw56y9j9StpSvYM2pzSlVTD/vmTHZGSMMLeu4l+WX7873UIB4
tPjymNYv/OBZHxzx0tm9iiuygASFtZu/cUkBmKffOnYUXK6rD7E+m3LsEsR/a6KMIA+1DuzRmWDU
JsnhyFVWb3TRdzZ2vrbgzy2734/9JzeGNcYW67JwsvqAAq929nq+TgqwK/FeQlA8lyL/NK/0hLxP
hkp2xwmBWg0uMn8fHNy1jsF7MExhl1feWCyYkSczCHluHWwkbZumlrxlQCtnwBFGY+dGJIdQUQRb
HusYD3Im59h4dd7vQ1hMMQIPBc4p4YXu2klvCU3yVm55D9j64BPpnNwqK+3dkFkCrr5IGzZkecIT
123gmd4CyNYf6HOTmAnqKzIvIBb5Pz1XmiK8Olv/npGG5JtYWLFihDTiKxt4gRe+0uoLUOINE3hL
9On/r6Q6NWvE512iMgJXIKd9UtZNJQUC0xnfoEiSfa0g1DhA5jSG4dFVEhdFOD89Y2Lr+O66UU65
sHb07nF2eHPpTIRZvU38yKQWbVqXXSRn9MkQBowLBcPyy0eGC2Kh+4YLOawYLH9g4C7YBV/XfxOk
srlGpFh1p4r4JPpstQKlakSEg1SmTnrO9bQ0cQ60aTkbqalMS57thflIlNgMtimf2z1Air2YYwYb
vOC0DFdBUY9MqjajddL/YuS8VUJ6ub7PXboh7FD6UTQ1vN7QeEx+nOlVHCvAewzWDbucsdCkS7Zo
vyF+14RNu7Wxmbd+gjKGWU5iGYQa/2ClI0/1YTvYYYS1VI/uJv5Lp5py3lhLkVCSGBLJOlkfJ0zq
fUDr6sCqo4VnFCx3cczpkGguHLYx7Kr4kfpz6Ur72LR3yPLH2MJDsvAmFj6rqugpXAX5g2ll7LEy
QH6Z6+biHsEXQCBZwzZYDLPB3+freh1ODFhW0MatxckAS/Hnd55PRQMpcdW15szj/Oq76JBUWvQ6
hQLKiyStg8nhDVaQZGlv6qE5k5cW080b03xbqdFp9bVjoc/84Tf7rBfq4SoJv+2eulEPn46dowaR
pE9fNO0+51/n56GGnBLRNVnlbdQNJXclQU7xG82zVAMJzx8/FpIIMbYuXzX5+9AQUVYbHU6sUdzS
IZoH8SL14uvhjRT9QC+3gUf7c/oLvjsncPIrVVEGgYh6b71Fn9NzPpln4ZR6z13e8IfcVWIWzuAx
VxPszp5TdQY1ZLa7by3TjJDzcGVHbDHxcQt9orULyrdJf3KkfzObtHS3Af3TM//fsKwljhHCSfJ9
eKweNEdh1qiKxOHvulPORoGPf8uwJfbt208Ul2/ks+yb2wZS4bdHSMK67BXkYO+b0ATfMB+6icv6
Z3fisUNRydB29XOF8xVksKMJsLeP9Sm4s8FOXMMiKyhkC+lInAb5S7futJZmy7VY3yOpUtT34xmP
Gmwo4dC2k1GlBbz5F6H0V+LO/j6b3UB6i/Xvk31/2rLlxjyZe6IF9PN1UvJ5x9VKGzr8I4c59lUH
BA6v9A2tdxFAFklRJ4SLnqw6HSo1GkPvzORWWZa0fZLRtdJkrr3eRt0hcthdU5D3vTDqpjhZMK69
znCs044IUVsErZC5CooIJ6RthLELw4dnBs2FHWq0ZfEUvto2YpgWxjGB+t3Sedd2cfKaKtmytDSM
4Ah6Wn29z1p4OFh7uNPv8rrEDat3Hlfwalf7Lgq8q93z6aqA1Q1LPw2qV3a5U3QMNEfhk5GaL7Ml
wFLu4a7igNhQPCP61zjAX52ZnQc19hc1Qeh1hKvI/GRdgK+8rVqfmlrIYF5h0VZs/9aG8M5KzHXZ
/nPuZg+lrMXaLAyfMEIhfoDSMN4gOYD/2CV+s7tIdLWLja4LYaTYO+yZIMukIEWuOgPCY+8cKJMj
Mfo0QAAJb7bleg5nyk/ndLaVvO9sXDGktmtoAV1qgl7kjLkgTB7/M8xptjD5YfRI26KQ5IwGTcoS
5RwW9mIFj/Y+if8hprCqZNA6aElkbjKdJ1jDBka5zpEnlKRfBEjrk+mxVT0KGkkq8lMCCjWZPBxZ
9U61jQfICFzaKbCgSX5yLGbKE4+uzK8UvPIvJItkra+K0mE/EEbu3QWFQAetTLOZSkVcGYwl/tMs
AO8ZVJMgSbvSTBzSKCAm4NWQojImQT5VDdc+spRSnUkSXRfq1xpcVvo5sOruphiFXo8v4uZbd4Nf
cio98EAXhciDNXCA4KoejefpK1Dr4B1mPQJri7qIY6JNo1aLDXhT1panA+Fy4XPslkFhb7ndJuSv
gce4bAwLCPzSjGxYyDGYRXfo5EwMfs9Ol3Y9Sf7ZwMa2aYvBsI/pbqvk+P7UT2zpcssEa9ItrnJL
np9q1thaImLRx2YjRltn1i1llVd4WMX5ljqE8+rKmfUIiFtv+TK0TfcHSTzyEJV2+ML5trJLGAIw
WL2XvYbdZppgGHzzQTUQX5p4CwZ6R3T96Iot4hNqubW9j/0adnPjkkcsZ1wcL04CFB27kNcq43zg
0Qkxd693eFWPQHB92YcxkTpCOn/LmnRma7Qlcb9TvikBvzekwbM4v6xWZihB6+7dVcTXk1op6UYw
XWfS+jBN6qwADdGFoUSPTrqSz0Uqy9/8VXvNen6F4hJC7GeLEQpH4SUGBob/iQMDPgIsDH3TikcE
4VvcNMmjKHeLVgKk4lF2/m/UWDCuWmFuqH65edZsEdN9DGS0RXjk4hBptOsyZ3j9qLsaWBH4/FwW
ATGUPY7yiCbrFBio18OxQY/1x6dMwkPF4rIvTh7mkWs3sWyRKeNGSnTlSflJ11nyrDE/pb/qNf3i
fUIt8YxL49Ta3cII4w8Hs0Vp6N6Jb7YjgnPNfgzu3ErXt8ccDlIgQZHGfLI+2MINI3wGYQsAlu7j
XUcXM6p5BZH1PvWgA75se3CnxROXiRf3EBB46ns4fZESBvMVQPw2SWjAMS2VOzFtagVa0kGVflbo
GDNqVbrqS/rJYwsWENUzrJIzeTOSw1SEn9Hw7Xg2zlU3TETKxZqFqcGIa39IkcfsWUhLGOO66vmr
mRAVQwKy+Qvg/UaKKPtuBSnVXcxYm6ftYAv7/7+UTgT6GT900bOyFpWYbhuzn95DqYqlyeKytYBK
CmOSxnkBpKDkITy7xDT15lS/EJVivJyTUr6I4qW4oHPp1KyzU3FcHXylONqKQGgsnVmWB62oZPFv
0xALkuz6CMkBCQiJYd+kcWLtA9/4ke4yc7B9bD4cJHXPII0YcQQ6fYwgt8Hjky5QJBGWEOS+hq1S
qZBjtOhE7MX8pxfPPB7h0zCb0wrwirm2RJRMzjnz/GXwrxKA1IAd9oH93zJpGx6HVAcredogk+1s
zNzlryKPDZh1MECF7mZ39XsDTBcFZyoGjF/wqv7wyFb8HeIcVg2kcsIxBErsXw4zRaYuhhVL9Gm/
2WQW9PNup+jqGG1LzswOtCEmxJjdarX4l5n6D9bysTnSECs/KMq8aF+Dy3QfYIuxQH+Md8WT5vnu
TCs+XiQNL3Z9RwGPwvA1srJm2GxTR+CQl/9Lc6l83bw9ft/WORaB7pgyNUKw/vTOE897k7UT554P
hkDisGWow8KoaEkXPtTyrXKPfo/LvCPAZ4fsPedWKYkr1YvkEQ7eXENsRvdNNJPOaDNS5ypsHic7
Rxa/lKU2wmAOvRhsM16yw+ywOr/BBwHQ7D/B2MEgQLy9Q3zESKOh0kmXB/0F9EkHgfRv6ux28aME
PlGmttc7K9ISlvrWfPP2CbodZeyEbHl8JkyARBlmdS0s/nHR7VYe190bZiKCJBOXegx4SQKkB8Ye
oKGDq0v/k7FiD8wJ0IV3auMBrLJ4vHB8T8EqsADAGDGDrpooGw7CQa6OvFzmuVqHFxvA5otgGgRM
n9igewRcN1BhfmsShbDMwhyReJFWX850XPOa/Dh914SxdeGUeOWDq2dRxt1DyX0e5yGrolm6fLdv
uqbQRbv8CIDl4fySa78I7OVpiKaUTdgI3w5OOADaWJRCwVDRopvhJ4tg+ZwZI3ZNKnwa/RSg3kTk
OY7u3nhGomz7/i4CNd7AwaeNdo96dd92Dic/Tl4xA462qAwMLgM5iJ5DloAXnB2I5QQpzFdJbXxR
9+6a8C9RE4j4/rpEszn34eEwjD0JbJJ+vmOhmuzanfmC2PkuvgY2uEUA0083OMbGwc0eJ68orkPA
qYWqMx1Grc4T6WM8YnuovYfFpA57vhw70ZEvKjWLBgKuvE4tp1Hxdtevx1ebOH42Dn5K77p8goiR
8dysoHyN4rbL9rlRS0tkwlBfA1tzUYxXN5F2ffga+mIPjkV9mbgS+hOWomuSKiEfTReoYYU+lkqg
ByXfmO/U0tD00eRDRccY6dbXZFfjBMRjKZwjJLZwhtgK+OyhFkn4tBDd5SDaZ70yQ6VvUAaOZe0Y
FLeGKBpIf3XN6yN/+veshdgkdQnVnre876z0aXqfk+84dWdta28S6hDdsyvtZvrBrWXWdtBJt7cH
uBGrHHk15ZrX+IBRrUAAN6k6VKLzE+CpftIO3C7nVO9p+MqBFtjltbWawu05tUW9V2gS+EYe1o/a
P0JqwRAkqYC2fI8+XPrOH3JsiIXa6m6QFSGlbJ8JgsJ79YJVmwefLKbqcmcbDlIqdpJikuerfKC3
HoI6AOemkQDEbsDMqhBR6Qh7gmDaKxschjb2OfGq2OIGcNGu8gavnckxP830DobJ4KYqxG/OEw+G
vH7YgOuGGXlngikm9llxu2dlBYfTpzfi7d+Jggyk67S8ODQT/3z+zmBHcZwMMf8pAcTlRR8/5VIi
Jijn9w+EXMTcr3Z+EmtobnKO1Y9cS1800H7j3O5pc18Eb7MQOfIqGLzDZJPbYnfZXzIkmVqZtBSf
IVi/oHXxO1qEYmw+xdJU43ytp8HraVIEI3ZOrVBLE3r8nC1hBEQK+QePiIy/262ObhvQYq+4RzWU
D95A5nsjGqwPg0kiMeqLMAPbGSrMmw1oX73Glajw5rsriKEeW+6wM3IuOuptMtvzSubNGZcD95hM
tV2jGGHHy9FxVtyREW8cVPnP8FY5F8m6++pFS9MtbFLSPu5U6vfiaOOLa3cVHM+J/cv65c6zPrpa
y/HshcxEqBhaM3pE6i6FFs7zn8Kn0y3HDkFVlr3B82hxGNmvokTz8j5AbVXR4UOTbACxSO3IPSYH
BSyISFY2XsclcED1fkIZG8eheBgPM/rl562kfqigEvXw+khAkIxMN+bWRxj7HIyhlCoFjOVWRj4x
LJ9lDcKNQIcC8+1hjsyjykyKQNn8/lNW+odeqNGdkMSe5rJ/q/2CADObyDjiJMp4tyegdPAVFJDx
vsgcFoqupuluj8UUEDwA9wuY8WgDUAV2w59n4wC6G4F+Lyc9piABrn3yyc+tfw3qhRgUBTAn2UO2
ffqe8qQoH1tKjOqXHV3EGP8fj3m1mLaLiiEu3M8fRvmjBmDpBz2qAKsTqtJKLPMQn1KIjtFb4VRW
3JCsxolxSi1p2l2wP7NUkRburT5REuAUa9PFaIpFvgiWZI7cOMKVG732fj0Tg+c2H2djbXEXKf27
kdlB6b5rc63ua10DxgvPjocgLZiedIq13rWDA72y0M3BCC+duv00z+yRfMv+G2wLZTtig+ytWBTF
gIJtgWFVJkLEnxd+7Qv1rjzboU+KhwAbuvfAshwIMWtyt/DS5fHQVgj7bI03n9GAwlypH2GTHy6G
c/fRwl6+hWX7ORkOjlWtQ/FOIHTukEifmk9D8O54BFWIsKxjhqwhhFnxReg4os3i2lYH2PQ8KSuF
XWk1BM9gRUeKqLbFGEq7xR8f5wKiDY4T/JUu//FuQDf0xyEI22Ofa+45W8Mrh2ldNboK5To1GgNv
K5nohl3Nimrz9pIeiOgMnc1Teh8qWNvcHnTTqnrAW/LLBCUayVC1F4p5deQKFAbByfWPUD3Z8De5
2onfvlbzOgVSpu1GnVMo4QV4/pHucCRTFkZaA5mseGjCjn7MJawXUJEwaHv1GB6rVCOI/PibqIQp
0/Nn/0/9ZKqvuKhA59F38kfqISLrEUmNPFwa1RXoP25AHibWSb8BIw9zCTDJmmGkaZfI2IrDVAZl
Tt9CtOPeadQBVnKrvxE/QeQQ9bFTK3/l9kQBf+lJNA07rFVPd3dXTf6qULo5ZXhjx5phWX2TfT1d
XJP+cXZy0QoR7maqUNmC468aqfiWIa7EOYhJtsTevllEl4PUJ/D+qTz7EGMXrJyWQIfM0a+Dckkc
3Wm5ItM6eGp2TBl1rm54BXJHd2v4VyPzTD1nlhYSmtCIBJGPGvfLZaRV4PWLcbaDbDUUEPlPiZ4P
fm4uh15dCq/1E0JcJztjK46NgSD4JBxv1idfXmFBW6uaFsHz6E87CMQ9UHSE1yTHOwag0NpE8L4y
FjZ5mRvhk94580u4o1rr7YWWR/mKDb9K4lIRFE9hAS3fC9nwfpbFfiWEXwglzr31XqtDfi0c6MsD
yop4M+xnNyvoRnWySxOmGHdeJ4JpHjMOwKOOmKPpej1FY/6j1uWOrZHiYLwsS7i+GJqCRigRFkZC
q0GMfmoDU0mD6nDYWZBHyzCAk9EQNphj9c2+MVJWTXTaJGvwscTvIJfZ6uUwY6WVUTF73RsZDeuz
HzpBjZDwk3SOs6JszDkW7pjnX1z5RdyLz92pyJSUNV0bzrLVu22cUeTsOO0S6exu9EirjKn+tT7w
xH/Q3OjU8noUpymmk0sEf6Ardmtm1o3g9UavcNY8vUNxpymCKkTI6oKHplr7K7dTriMRm1hLNf8v
D2pxzXmfkmbgmk0/QhyiXEiwAktxoZifsS294JlbVSTh1oR16xJN5UMZQYXNk0YNNvAGEEaEowYh
c8Dca2qcBD/hLKz+KcPbi6RUdhfwPccHSiV/OlnCg0FK3pHpNyLWHRSCyGowEO4QY38Q2itIj8LT
gDK/nUI2+mNqDrUNfKhJ69RIvuL1WIBTrU+EDyhH2XNgOGRzwuXSVaTu0CCaNStwJeiqeCP4ZstY
Io9SepdJDiVV7monephCxYNVSm454R9gAShyGpuI/1B4p9S++oo5AjieQVHphkqjoPory5HzBjuz
vdGAzcBRo3uRuiKW25zs/8thFEbbJAJ+h6GLcm140UX3+uHAPLbQdAJ30DjoPBt/8g7OUsRi47TO
0ut0PrlBwIg1FOOIJqF3ntJlYPnCK0LEOVIo1pxltpYY7+/2+6vsM16cFR+5Nev+VS1onmmOGjSN
vkv+75Paqna3X9WTpKJZcVlSyeoOege+lPcYBx1vmdXnlOoufYKgPzH5MENASPiAj0hTIM9WL8sD
BhP19xTF8q4EZgF5RWDLWppDJ6O4mpwMa+Up7+J/1/5EeDXD1hBsjzKcEyxhALiMXNGdV8pOR8/j
CGwFdaz8YkL7HQTqCoMImjGL1x8C5Ee3jFFAukN3hTidFpz4zmza9Nrb1rc3XGn7ErEr9yeCeiff
1yXxI85MJt2ULiH8cr2RFai9NJUk/YKQHG0Ncs5t4wDGEViDpYEYk6JxMIXcVNKBlUA7j7/K7X0z
l1QTwU/eMKCjOw/adkG89So599eowVATKNPrFwUpO4jvIFAxGaDIHkmsqKzZu7Ua+ddsyBGy/Fn7
InJlwvIf9LoLPOq9xIQjLlEWTRxLnRuaEjsmss22Kiiow1ksJGpk4m4V5DPDgdo8skH107QR2MTU
R21PWZzW9mpSKTbONWRhOvONo+/cP6d+PzKlfLwkul7RPtT3MVf90iutsbOzSAIWCub+GEXjnUMQ
a5p1k0hGu0rxbuxnr0llA9yQLCeNX45+2GcfzwzwiH+RrxWFprgNQVas1TLNyGqK/G8lbh48baL5
+NJYpjvjdS9BJxHwgon1X+/NG+Ta8QsOmhJZ8YCtfMytiBGYQ4u89OGfjvtZGUS9DMGeT+F1BfYp
f4DqCeMyuKxivwVFWP3UyLWfxJFOUCwlHIHjLd8sWUwb/JsrUDKgYjGdAPqVomoKeqyu3KwWnS16
AiHyWT65F9In82tzMiqZRij5nMwSRUL1CBvgOSQQq3q5+gksLNGqz0eSgdY8gX2EtpyXHNhRD65P
J/41P6CmHyt9BSVSE8egTvyFmIYgKMHc7dODX81cBHly3PHycpzANWwRsVQ0TA3cvVkMpax2Eui0
I+S3DLmU1M1cnMkE0SFeHmdkUwsr84e9cx1RaxdmGTDndqvce+ijhx7NayZm72ghAeV6xfeieQpB
sQ9+nXuGK/+gPNIvYpqwgVw4ybpJsOQZcXDfkbE2s/yg/UzP3TFcTPEJJVl+B6tRxbDzJdGas9xt
XtiXETxXTYEpmmv84jBoNzlyAc+EEYD1+IdKUe8PpCfGLR/Oztzxt21eenHAevNvJp1zq0dw4t09
DYOM97gA64gP8Pz8UDrCWTqjwJbNzENPgWzhyq0gEzjxbaDcP3AJTssqos6uSUwKVEHV8gen/O7C
fPDPfLxMWu0KnaZ0Xoe2wkVU142wjhkLtbnRD+rgTN97wYabDJFO0VjBr72+IjPPtsmvaYr7Axvl
waEJmfzFv5eqn4J1Iz7yCh8IaMKn9WOltYDDHW6cFbocrwS6oQw3X+ZGTViQpCpxdlCqM7YJoUbD
j9zQKxHpQAXXOYLEME1lJ5+G33+tCp03KWLz1gsBrH8X+XDcLk2UGLroY9JdnG0CxFkMR63MnejY
1g9+k4TTkmedQTKXzf0HzlSuYdco5REwfOp6uSQ6bNI6cQQj3TEUFeZMTi56Wps7FZEf0VQ+svDX
oW0cL90CxFM5lkq5LvbMkgXIf5W5j4aCpqFyhJeKEcwWuVCIPFKHSszMuh0wrYckvlX8Vhpwn71E
rUY7zCwt1fYaNB9x4NH+q34cLwdz1K+zopcbjH/edA9miUJOPHrWMRusB9ZJnxU4o9LVmcfK6+Oz
keK+gVhvSz+zmoI3qX7I4AWhIZlfGD2UcnRTi3SY3S3uVjl1EjC9EH+4LQfRr5O443xsxnswqoLy
ABAMHTtCP1VNkfJ5nJs2vCnN2vPRevN8El6BXIB61q4ZobZGWOgSy0xhDXh6g2o9vWLFleikmBG9
gMwlujn+lCkWWhorUxW1jxNzp/LTdxhUHOFzeDanQGcuJ5FTt6yHV6pfqNdJc2EILMINGydf7iHd
HCWy4tHPlrFbGLgYv2SMUl0bi+vHdFRNZAR+iGMYrQHCRlM/W6/Q3Wt2lhOldmOOOPOw7y2VMbhH
bex+T6kKhJf7PW1mSoSliwuXw66GzwpKvMI1szGD6hT9hkRQbpIcZU2KuzfvZWXhyRUHyZi+iwU/
6M1PiqgE1dvVEc5ARwaLhPGcJYXSvAsrri17ErxXJAW3Bty7g7llJ9JEnDSQCTVkdlSrfAKuOAqd
hmaBSz5Jd3t3A6TtlAWQwswk8VfcC92Iy1IjCxTyyGjyxBUuAgWzQLvgRcUJ6M9gAWu1SmgaKoux
FhfulUopD/ULOAot355CMH3vB9wAD2n9t4roNGAycOre6RcALPjkKvEofX7KHStIpKtgiCiPM83L
Pm5lKsNUNLSeQqt78T5XW4s/CJQ9EYCJoIacn8rlHQXs5JLmQeVT9OkP1YpQIXRcH7TfMIyVG2Cv
fTxldAtOOaQ7uRYRv66w10qzaW1Ultu7G6K57iCJi6W7l5NlT58IKvQ9O4DV69J5pDmXXsQ3S0rF
bmo43M+0iVhr+7vdEM0ctDpFvC2CMDz12VsPFhFtg5Lee7tt9kFcCrgkYIlOWJ9U25O1cBEEQiVn
ohbcBirzk22ldXJTYPr4/dUkBsa/jTLfqB5xxTDxugk1k0Hr1kcneS+rq2KB9VRKaWe5GE03M10M
wsTo9lfJY3j+t/3ZXvDbUYrdFi4FIhvm90DKMpAoXBWZjJzlrP/sA1Fos1oR1RKOaChKcOzmaPI8
uw0a+GyjCc7y36MgEfcBeudQf26O9y8l8U1/q/zLM+K6JDpXFqEEn6y+nQJKm+kzZNVTs6aKfgCQ
sbm6o0KKe8roHiWV2CvoyVyfxADyHC5pnhmhi248V+JhQZGSFIQBdl/NNxdk6NSRMTq5heNEagdD
tyYRkt3lzGkJa8bJcxOV4xhITnai1EsMxQMvUlOIi9ZX6KB+UFzEgSOLyDWWBWAS2rbRmNOwtfc2
esETlJj4ImBW8nbi+N8lwPa+UW7imjUdxOy8cLsnY+uhTsM3ft3KVZyThmoweMMt0/7S+tZ3PQP6
BUlwXMnkmXp/xX1PYbLpY8+bw03Zax0daLoNQBznUo0LydwsdRkMR9fh3U4fdVWzp00h0tlU+ngk
Lo3epr1IBge8Kr8PYk0rDMVuZaqt7hgxXVtCK1bok3BybQOVXPnOZ9nOaF4H4viPdCrdfYfTOybM
p50MfZtJWZjh5uPYVlLKuAhy48sseSUWbtcL4xN9mUhqkZXRgaKSy26ZUW2H4YVFIyaQnx7YTf3x
riRxFI2WcMDypOT7TTBQhdH9mo06z6/4HD0KBO5wymQHbT7wT7pchdXfA493ynaUNuhjYr/BBY9E
I3yQ3KldGHZh2PGtlWC24hA/DabgR0Hu0PlaRt+poTN+DVBVtpzKXOOibnjx054ygwZ7YeZ/pkZn
RX+GecHOrPT1VHIsBxmQtMwsQGrutu28FZzgdtI0PBSfE+EHSEH5xAgFZol4GOrNuCklv1Br04CP
gKwNs8t7IYQ1GyK3vwsrRuFE3prpPtZwjHDv+9gIS1UT/4HUoJpscck/NZM1nysU27VdKX8A/5OE
IoeN3UOntXOdcz1AgQpQkVd7DBu6fDuYA5NABXLGe3xuZiaOofAIpSqhA3/Nbk3DpwzFi7Z7YTzf
4R3NpRqH9pswi51aSUmuLuJeO+ZHTjWew3a9DcowznL8dwgSAs+S8jNJ0EfxlVsF07nm8If6fYxl
7FXnMvkva/SrZ/k2x12inDlqLqjp54bl2odTv0GggN/2+8vSvKFs8e1G1NzTbLwOOa8k/8mwDgWj
5ARZVMZKV/hUKwFSOMVSYwN4KstunCnlYAlmTlzmbeaN9xjABRaPoKWqnm/OX/ljWQHfyMBywwab
w8Ci5MDudZSegKuoy+iihu1qy0rpNe6kZmdm14xgeGoZ3ph98ytE9T6FCx8lNjcEHyYtbvenav+D
euyN+fmlW94Ac9gfxtRm8y8Rr1UxLlQhsP9b4x0tw0/Ooq1h1mg8oSgqUaNu/pAigLLg+jYhvEb/
1XFMBm+Lr/NOzPTiUB72YCKOX3qQyHo4iypjejGG23wlAEZ/7VmPzIoayUYckuFr9bdk9AqK/ZNo
m0tSIH8mbvM/waFObFDWk/aPcTlmGMQ0Cz63hbakOxg82iiUQYpHHc0gdFWjyxKocCGEXLGt0PUB
EkI7Hb03V9Pbt/23T4E7PHFnbGYrhKDYha1ZMwENwevmHKdlc5A+Y+c4ybEMTQpfARmhn1LfqwV+
at+edVPPzQ6DpQUDOOwahVxNSyziB25t7RmWN15qPmQP1D7/EGvilpaZF7pmVTlr8qpbTgqWsLPa
GKUXzZLtgNXghbsfvCg9KcEQpKFZVG7oPSRVX8ekcdmdJ06LeOTVl5rYBgzjH8OkpzYeH+K0EGZa
nkxZA3HroDHY21LG6I3IGNChn8JavSaVUi1uvvTqiMwO3iCT92BshqfbHSo+xzwgEP/wX3v5nxhB
sHOJza2eMYsoimY1RpzesL5G1XlmA1TQ+qJnv+wrmZXDiU2+w3Pl2NJqNfW8IRq0ryIDCpcZuiVY
q9mbfoCvy70L6O2hfwA7JlaCR5o0pyHBqRE1ak2jOoElZqKFMop/Aw1L0mtf1/JUEREN0n5lVt+o
FmoMBjbzKCT0112qJ7VDoEqV/7iNqkdGC4eVqqUJfzlV1iYFv4ndEyh7O5CGhrc2ly1WeABRN6MU
lPmmql55EG0BfJt7QFh8ongKVQ6EhqVUAxRB2wd2OzA3QBeKOqGD5DOg94aKh+VhEnltHNnMieVm
X50jVcRuvz2s69cSF00t5zXwZ1NYas0Ux9HBAHzNjOhk6EVNwFsYCYkUQHgSQJO3IyLI4BnCSIF1
mDGuQywSH5nzcSjV6cIV1zgmXn+bw/k9dGYMs4cex7VNimCF3s8NKL9UqGE6aPSk7VdDlLX6UmDL
Q8XkXjldAIX0b4Bg7VuZ76WRoNgM3EbnMuvBBkLf0mJIw8ZnItUAgOF3jngs3DeuuKB2u1LvLU5d
Z3Ij8+BDxml7qeR0/MOIJXRcbBF3joW9O0xVGfUZl8UVO6Iiok2RBsO0g+tbUOrOChy6bqod5UD1
v8oAfri+r7FV2M6Af0eamwVMwZ48R0U6A2v3/xyE0P4n8fZXbGugjRByKXXx+J95SK3tTZc1MCzf
iDi6pVQ1AnbUdGsFcBOpu76ugcMaOu0jL5qPp//lR1/3uWwpIUdYNH7DnFkurL+saa1WWLr8FNyh
LNSUf9IrvIfmi+f7QHVYHSSAUurhH6Tima5XDH0Yp2Pq+MAPhLm8YC6kRBCFPwW8CyMaQAVRHeKM
TasTrLOd72e7AQDKXDMRh20VjBRnqzhr0obK5X5PmNbG04f1/Vbn4CunHyJXAS55qbI97o2DIYcw
wSigENYT3C0dH32MYw0Esu003JNafKi5zsleSoEYx2Q7x6VmlHmuklAEQxaJkcfgaAggJkNp96AS
04SckDI/Rshf5FMVYPPaJoNdGxhU/EG5FDNjrfzD4QCG+061wMBqPCe2YynDwdWcE9+RSOWEWnZ/
luLUNjuUSc94MzGafH4ZiNbATtVZ3BTaw1bHlDaXJZxIugtu9Mq2eRsYU6k/QIAmTh7Qam+rUGbk
3ZCaR1tyg6hzypA9RHRhOPNb1TVPdbrbB8R8OvRmkE5vgM4mDMianAHuENudht57jjd7xNnca7h0
5Rz7cFzoDqoXO+1NRB0eo+mDQs792jLlxcXOijkYBcCatk19USINGSl2aZqjvOtGmbCiQGigDq6r
yXSxxlSYGnjlh2WNreJz9EUtTRHlGMe9pmpux60Pmdd5881kjhWreGG6k7vXsCMqeE/PYKOET07T
V0VDL7yhcmPSakDwbFzb5NNv3R9FFXsLwYzemAeIpPUBz+rBqlX4GHQuBziwdzaHYnd4wxm+EUub
llNmUicGlMayeCBLCZ/B4C9LWsqEqpW6P0HUatuvJvkvG4Abm41TDucUjNrKHIM/r7ULNT8sjiCg
RuuM01TrSrtMN/KIulA9h8AVn6O7UV/lGyP2PTUwymBCQLJH0lVmfpNTRk809coGxjRBV6hWeMxC
ukYIhqGTW/9PEiLNFqpp0ktbI0KJ+09Tn5fUVw30QjQ/DGI3jW7OdCdvILx7AvABRKq8XQPb399I
pXSzLCE3SjW0sTDqTBlMBYC0WrKeTcBj3aULlVv15rEIABe+EJi3+npe2+RheLNtMFHMaybYmTbM
ppdiHS7kkY2TMiILQodTcH4IvzETPX99kEWDdUMGT66eXm4d73888EkSdfAF1Aa5aBEKpwFY/cbQ
mBUkSuGEn0xX5+XUKNdBfuzZq0PaOBtb4C4M3SLGWIrfEt7RsIO7t2/09Q96X+mWp68rqQgQ3HJY
XzEz23SSbc/3L1ykkSer1pzXaFgErIsCYUdayL8BrMjGzG+4tMzWXxGYnUOJFsWpLfCN5cDTw2/L
cK+7UNoc7oyZ4m1zpXMYNPTZxqIGGUiONColepXGDoTu+BXRYA9fGwaY5sr9fi7FBnbVCtR0HhsF
wdV2eLwaoB2EAALQPJDNBegB2cGNzYnkxsVYzQ7ySoGRTdNmXXOKEDsVkzIdv/SgrwOPi++nm6Te
koTWUderhCephhAK0XrXt45sujZsb1nCkQZd/EL4iS4Uu/WixSL8UjTXqVlfzlCU2SY9m5pgDVSa
PxVcslGzLp/D8hqBOedkeViU4ONITE+Z8/bdzaGedjdp90F66otulkDkl2aOUF/4nj5/EsShf1nZ
/rZu9oWSVCoNHbFdgUMW7WaIrWOMgWsMB1szNu/vpZsS4PdFdbSPuOhF/ImbxmZLyNhrlPH4I5Gg
o/grGygmHKefNLm2SqvIDxozpKEXM1o1dzNpm2+wjMdYUxW7qSK7yokQ1we5dv0vT3Jo3qDjET0r
bAkg/MMEZzutR7jaX+sWhbJ9C3dDBnTYp9W8Tin6TeG90kNV4xpdyItoTyYdyTn6TCYtq2RALYSP
PTT7JIRZRTLgLVrZllKpmQxRKsjq1TDhNbRNQfrk2+jdR1XN3Q5nMEeH/uUAIp+phz4GR09V2eX+
IDz7x0+Wq/ZM6DFW+14vGM4kjL/98OZDrCoTN0ztaUTCfwrQqR0/ovFqiUWdOn8JIWUH+0XR16D5
zZMgfq3kc1cgnkoZVti0CZEaxOnLnaBtXZELyudTlCoFql1/0BP3TvjsVFRT4CX7PCEd0wwZDVaT
li32hAR+0OahGOC7U2YnIIMXrfXSCYZthLJ7mWwGcENNUPRpqX37rW8eEhkTOqi4ekxj5AJ5eELo
NAuswurnVmQUQ9DLTtGzUwsi2iOTuECeJC52vboEV11D4zlUVl5o0BMAc8hNmQy6L6tRJWZskmo8
11pJbWTmFrrFo8mu0GYEdOinQpvgbMSaRXjGRwIVT4kkNov3KEwBGY39i7HWrkGBGytN2fW4i3xN
BoTzzPyyRTnRlN2Q6+2bFyN10fbJmYg2zrLtJcBeGH3ovvlxJZmby2MbEqSiOWVHWQW6qytNlblF
618DCrLS1IVVwCTcstJW9xmGjvFhF7/8vHanSAqv2Q+YX8sUwVuix5m7vGupRd9DxfASGjZHS//0
GCl0iE+alXZUP0DdN560rJaK/arg8rsb4Dsf5uC/lpFuGDeJ1xPySi2Gnl2EX1JrYVj/QoS34K+I
Ha05AtHZwYdQc0ZpfQgV5+wCT0so0q895wocLsah8rFF4ZT4DFrFo7qWga5eL3TRvCFEGkJjbmvY
2pK/1equdFJY6bJsrCMzJIV3VLirDIGLeoiOocdIWxJ+p1YoWO6ftgynJEUxUAwFUqMeskC/gOjU
0fmvtf4AJ7xvZ3MywYm7eHAsETboQ+A3v3QmrMl/PEoEtw7z9MpBvGfi3Q/2ywL1zfpEHAf/XDTP
nfnQCKVBpZV+Ow0CCuRUu6wSWPUBUoeAbec5EjG7tGy5HAXbEDvMrIwqg+PUvAxOnzjJYt4GpMbF
0O26ovWDokRbf5exB0YBykP2VD+q8CgcVqVMQPeGztqXKnPyECglrIVWGvA+KgiRBPuIJ3B6zhgs
VeYgawZiulr4Y4/7+vxjdIUeQbq5GcqqTo48ow50YU1ZsW1efOqyOSDKcVZk2dMh7R3DiKdHNkWh
i42GqTlewGhAlwzpvrUyQ48tdy72jGGc6j9/bijpdR0dzpSq1O/tInp/9gtBBZ4yM9tkFhnB+o23
yWbpFs7YofgTbfpJ8KLEsuuKpaUvXD/mfW3NnbY/33QGR2HT39NFVf2REkt8uIsOubZ39VQUFwPy
aekrv891Y4XQm7fO0+Sp+PPdwqzh9qi2lS9GjM0G/XiSFc6BPKSH8yz9TNBaax74Zkk4zWZ184GZ
1J1a662CR+3UvPd3ZwLp7bHo77hEYInbND/gDNbtN9IHh+UhP7Dleg7S4oZTxUOR3DlPPUIxk+LA
UX+8LMg4FzQ8JWuHZwx6e52T7et+EuK7edbPUq4RcM82W05PZzBp/5qVh4DOaXYEcniXuXIySQHb
maSfImADloBceaIXwxTKWLoP97K07A547uAEQWn5wf1lMe7NGrGwRa2T8+z3+X/Z1CnT/bLZK2z7
RZPoceUx9OCff+R4o9P6KKdp4Tfq+RMaPmtVmP1P0bfGsMYNZF/oWmP1NDjc+WF6VtflCyUxTrSI
KtLq3SNx3pla5ICEaiKI3qZLZPQtETZyZcr89TOWHpClfxtoi3J2dOwvI7DlDSo70FMc6pQfU+uH
jPFIFHhXd8VIRDso3Fad6vT9tTqRsebUejHV6KNq4Ee5PiRUD60OpSFzIJA72Env6mYLOLR9hUo0
8iJPhrTibNunjaCa6eGMcl1R1aHfcHAnK2pMo5y2FqrzdM/IibL83jeyAbx04v6Qm7dOAGeJaisi
sbsjffSe6Y8402DCtQv+sB1r5n2UqlX6aVCmQbJ1yBHCzuzgYTIkwk83J9WzFic0ClO/czvlF2F5
B9Xbf2NlynuzfDXFB31bMmGIyD89C2l66Fbgz+HJ2ZxsDIrEkGDsk2H4RxxMO3Y/snXGKWTi3HFW
Iyeg2DiGClgAwqXr2t4ehx0yfvYq0bD3R2pSD0lzDm9KO1FgLU4tVW+ex6JkirsELBeeQHJIPrnO
hA5V/naSkMqHLizveXr1+uIlqcpLCgACd/5+ad0Mfvql2F/2fIuZ+i1XWZRuVOj1+zoMzebelLbE
RPnGi6J2tAQilGZqAupoDMCadwY9qjyUZoyDnqR2ygFeQ82rbBzpPlqbvkzyClo7cw1JDlvDJKtF
Kb/5cCS0msB7ID/h/pThkQYCWWey/zXJjn+hyckfetzwKeGpJB6KnlVyrjIOGPkvKwO4j0KqfRQH
7YzHoMewxoRGJMrejDJ8ZxvmD+u0csocllTujlmUjDRFZBaykAC+2gf/fpNKI+rpZpUEqa3L0exG
/bT10dRfk5uJcJ9AfHUHZBBbl54YLCdFT2eDZ19Uiq6rVU03JM6Qy8euFe4CuH7vPvpeJ/3FDRJI
nFT9VSTLGcLUncILTw1uqEovDGj9/qbDStvJKmL7pSOChcSzNRcd5nuaCeyO6bLx9AiP4Eoq9d4A
CSMxqzyJ1sZno8EH6FyqWqkGXnLYLDFtiZ6L9aJnPNATkvbbLT7jz4Xu6dENXtJOI5xugGyU8TRK
Ofs5nzmk0xFvMZ1JWUR3mbM2xdZtC6PPZ3OthhFfDCWRr92EndG9YHLjEbYyLswerS9c4PEUA2Re
keeDVqewy2JfWPOhDNGSl46bg3/MqFltQ7a+T3Gy8L1oE3vHkcLuVQhSbkyZuWoxNutYxkWqlgFl
jvUIk2J+aYEIxphkvkp1MJznhcS1HWaI8tun+tff8xANm2FiRdMorX7FEFbOLRIe+sw70cYl4Utu
rJkssQ7bmjbSx7rWtYKyTIrX2J1Ao0k9oBBN10ByT18VtFzJ49Fx+x7tTWj+SwyHWexcuO5GpJKT
2oDvFWNXvmFwuSXz+zeCaj0pz4OuCM25tDQzrBsgUr9wxVeGrCP/KvifqOXZPf1qqZ+S43lw5k4q
Q05IM/nqw9bkk12AXJ6Sa5770ZZwXf7B7V5AP9V+AsJCU5d13SZuRxi4xYFqTorccMGOCb7HNOqs
/IzYDvdJiDMW/DHeX5rwVzqESVBBcaWNXXuVIuHJ9KOhvZr9lWEOjXtLbMC6sEyz+Y12mX703T7N
vHtHEbwNneBTQAquw6dJv1UPVdRtdYReyZ92JOas9Mr33AJsjwrtTCTLg7ZQqYu6I+2563fbdL1v
Vjs0Hd9xVT9PdgZqqxsiJTnxa111Q+K/OSro1pZy1eAGjwpEU33sj675wi/vjXCUqFEVx+P/02Q8
7bav3y52wmzMpJTpPVaVwbwSt9/4wLtdSlbxGzQ+YMyk3oPUmFccsIg2UoeHxohHS/PfW7R++8Y0
9uMjNcwnYo7tPqnLILmivH0YSxXkCySt9G2UkO7mjWLu8ebE75U0oXYR2lpGVbcCNRnWftN3VWL4
DTZ35EmqTcx2qK5bIgrE2+TgLXhyf+fPchWpYp+yZWHSa+edzjE4u8x6mwViiOJqS/jjIQLQbZUW
UoD9M9aNkAiiCQd9/Q4RvPlbijRG0iKaXj2N8ii2p8COXjdKUGN2tpIc72lU1aSVuqcgrag4/WCR
CA44m+ph6GGKnWGNTIx8K3EzNufYp+Gt3Z/0GR8lCfX2srS/aovl8lXwo6wkSujbYzq36wj6gaDL
ank/VRskPPHnOv9TUnhzIEHZCrSTw3NdGKIvjjUc9sFPRzl8NXR7lwpsq9SCjsVFhUbo5u2QLSTh
qhnxAx64k5mKFhHjFDJEK9z4a7LPTSF02FzAoMvgOyB/IJs2falsb3nwoVbepKjdJ77NOCpQtnvL
zHnVtsqR/YEjrDEYhiCWEoNJm2c5nWsb03Ws61u7AMp72k93bWc815cm8P1JkucoQS7Jqn6FQmdM
Q4uwQuF8QjZp0WjocruMI9Q+BIDuNDqxDBA57cra9AkhtAWJXabboZg43CiiUE3t8Vpiq23CaDYm
6Dqwg2FxV2Kjun2PlzHlZvr3MAQAHefUuZVvS9r8JVUICWy1wWef9Z2xpW/ZMCtRqMTAmGeCcA10
FlwjLF1SSiBFevG5O6l/Uio/Drc4CqQvb5xCVGjpXDmqYCL75/RIfJG035U/gqnftpnlO+htePBR
fIKQd3bIwJvyFDIiuLJRWHzbaKYeezyoGTyzBfgaNWOCYy7GuglMsDutiyID58XYw0BNxmTFrwGI
jAbCsZEmrfgrrwiZRCa4ov66Gg5R+htCvEAWaSQIcOYnNj15nfOoP4ezeDxG6euu5IRENl+HtY+i
0ImV3BlugLy19wtY7obKt8Es7MVmlRP4GD0Vbi2wETwEa7w++ncSxWA6BgcS9gz44dF9H5EelPba
cPwvn7HjtFm9QsuRH+OSUwZQAzKMVdhBuhYP9WpoQL6i/k+hCSqplkEAhFJsJwhagt/yhEehT6UE
QiuPdRagrWX0LCcz5dGK4NGSC3FB2TROKNw8JR2LYxGa6p/eNVSz4F2/qD3YFO0MYTdR9hrp0uur
DPn/4TWCkew/F+afcLlgmrSJWinX3MeJPKVnXiqyg8pHqFbCf1q0/I/YdiHrbo9COx6KUZN+iGWV
wdhCZ9lxpQBmFhFzrCvjw7I1mPaheBa3nm0rdMW8BLzm7dDVFJrODKe3PXjBMjmZZ8srpwfA1XSC
5mBn4ydRxRUWV04VoU052KiN3ot1iCISd87WFcy3VI7x6TzO5U3b7ebPhU+9UjGdecAq26eRqHB9
coZd9IAvWh6lKPf99R99zr78pY/4XExLTJsXdDrz7yp87gUxfWGqBR4FymP54i4UMUKdj1YzX3T7
ejt36jM18z+37NZgwMzU+odB+dKcJfA58kKGxVwK/0V1D7c42QX2VckzW+KXfpPgp6VWk/pMjYW3
vhRHR0AYpk6MinZuNERd1zZLOii52SpVirPc3zC90awkonYmgQsr1wb6qq8ICoGb7rCiXz3DjA9w
nlLB7MF3SpfJMqJwbkrGi9HmTifU+aU7vx+OFJYDcmWmPgKacKqYNff0hpxQj2N48+nEOzXJJ0pU
cEtSOXpztZ+pvJ4EJpobNRrPhHFb5RDJGRjeU2PwRgDOsIEr9A5B/p5SFyid+dYvVF2438G5Emb/
UIQOIE6WvFgHKuQr0v1lonl3dv/DSqY5z/oN0mDnfnBeDRMDGAlL+b33OgAM2JmM0QCKQyDdfo9Z
iXjjRjIcl0lOXuUAGQHa9EnopJiTQwJSDcNtvq7YOi4O4u828x31cRRJh5pX4oI9y70Xt5ZQD+ew
Ui1zSuW6UPKauF+TNfmV7eCqFeXEHbXckUnwPc4igyQZkWWhQp9le1T8N+/W8Qh/jWjcLqwckzRD
QWsSVZscvS+yKPFvSfVRnVJtElihnG9BO8ktF992iV/vlNfjgK5fMpR+p7JqPA72yhtrMkU3Ob7b
169FifvLCqEFahQmEfEq2P8LVwGyQtpN9uBBdKWXvKpfgJ8SEI8uDU4/1O3iX70vQy4EnPHusfMF
CiOb9+hHdoz93K3KpVH/S8b3udDoflm288+KUL149IvBzS58HAencBEiCGvJ/+30bKl1XANR3Gz8
/nuZAkaFRRpFhsbgX2k2h5brpQy9hk89tdDNsjbCGoecZInGOL/N5+9KAQCSMzaShXQ9LpHvmeAw
8KAq7fhv5gU4yeLxMi88CIFv0orVW5+eoVpQ0ZBIC+Jn1xIsN0ejTs44pXZtKRZGRkg2YPr4Hb0w
4wNgsHvWx5OdnxsWteYSZ3j/OpVDvirLSl9Qa9LVL+UMl4bIEXZhrYZ41EKKYsceV+CaRAA6kQDo
HsXZVkqbBt+CK9j77l3DnGHOWGSdAo9+xf+FOtVygM9GnM7FJC6sXZXh0DNxQ/rQeqPMOSl7WFzM
qY2sQi4q1UgfoS7mhBmqkJ/m7HkFVl8i2VuKJfpu7PkHyxGHwuTCDnW1EidRnIJskvcDpXQOqmfL
EP8Xq2l3DjM0Sm6f17/e+WPdwTXlzPn+qQFxds+92h02/EkOQ9Z5VrcsqvinD3fVp1rFnXU/z0hN
9eHIOVBbZGN8oth1S5S7igKwmeN44WkrSdLmuay057EBaWi9vcdaK3t0BawquURatBK82n6S77bc
ZVuQ9+doL+GNgg0yqmhcJgecLe4M1Rwk9jXMYbPtBws512gyhWCdGQKnQHB+aT2tm3VeRrR0wRy5
s+Bqu6yqDKazUKMUkVy3JpSffDzW9bRQodEpTbB0+xPyUKujEqnKMPamUac2oiN0lDAAEyWxwVEx
/bnpl+9RHixHFy2yXgn/mq/OS5vBzGWXMo0Vt982z1Kv2Zoh4VqBWiIXj7jJ7DI6sp+ZCZnm1wuF
L6+8n0bABBGe/TAl7zsjn14+nmTPFWyAnqdY0VQaz6hxlfKvmpFlxdhQQ5Qg8eL5gdgGtvDJQUp7
yHQlB7Ac89fbqBiluOJx3e7+e9fw+dW61MQw+BVyfYH40YpxRJH6+4So9b9wkP0wjwKFh2l/Yfyw
IK8egLMY8Ffm4llUWUdlc081YOYP98hp117kUYsop/sH0skEfocUw4xmNtD0o8352CRVwA+gvG3d
JHF24S/o47JCTWljlBTO2b0fDtT84qSlfH4+l1tE4cyW1Jdxh1/7al4Bfc0QUJ3rUWxPOgz71EuT
slPwwnJzTCQGmRbzWXfYDeMyd5A7j9qSNx2fhP1prRmsOCyJXYfnuzLvFYJvOHn5m9mPJkACq3qP
qri4A2vQ/iNbakQlpKy8S1fCuLZZ4BORBe8our8gipFs5SvXZWMh6U+aTSK/ETMXQ67z+85Q3e2L
AashBpXIyhK7nwmwsxyxS15gtPDdO/6ojNaVIeB45ilSejhxK0A9UAIZwz3tGLY7qWd0VisTBDWn
oDGwvPHD5EOy7RSNSJR8jaL4/cmeVp0VVTRiiS1Cbt0xHIHFgM7sZxk7N1QT2Fb5ROQVejR7ImKd
0O9aBQ2VeMawMRsU3N/OOADUUxo/QH/bz15bR/v88Gy6QbmgRtarj6/3Ejsh5mWfr+nEyspgEYdN
eXQsVqw32c1fpJpjM1X2w2fNcgLoO4SJ903wncCzDWSxIMvwSQMRflDq73GiiO/QYVb1OrR7X+FN
MTTGWoTaNgcfSOx8ScQpuFcMFUSAgJrfWwq/7SjskFcVp9XNgfF5E/XicORRKX2digbhGzsOhv8Z
1JJxPWUYbLv5ohIxGBB8HoXiME9VMCPjOzp5rtm85WdMG3hyR0OMknLsVn+fnUJjt2mZV11mTSvf
ZMdSmD2/oEFCnV0O8vn++C+V10iTpXXncN8ULodi931JvD4UL4MjECYaaReC+LW/swDTu1d3hpEC
RRmBRZI19thS4LF7FdTs8vr8IMadw8k8iEK28O1EwnV0W2HdjFPIXZwGtwQZdrPEturmu2ypFwNU
3zuQ3p/kpqR2o2xqCE9bRkptzzOubJeVRai6bTF2UoQYVOcbDndyCqDL1jxQe9Dk3KIjXHJ2LtW1
IgSqYgKACW3WSAhPJzFqXloXfuZnlgW31I2SRhqaQogB7ktbZqJuMFk5QG9dGftMXZfp1PW2dncT
K600ZaCePT64odbFoxDTprTbyN9P8bAmfIUrWSi+JXRkRkAMacbaGumU5eIHJL5bruKT2tao/vCt
8vnuPkNUiu0Qgv4Vlep+hy66DXqlxvDyXJwIzun8P97+Qog3LXqCRlqc9RKGzfK/VjYqXgNah80f
0SCNMAZH8DZvguH2gdOcRnesZ0V7mL6BmpQwZHSlb7rsMI7qBPnVTKpA9E19mmBBnsH/4LqxsDk2
MidX5GvM5fo8IB6g+NNMeKzfuwgRBGDvlUl8n002az8hkLJaksRIxKRNa0OsKQuBs1nwi3XcdGSr
EWH7FdRo5qux+TGPEwhtI20xweuuUcRP7+sBhFn/Wi3a5tZ76m5XgF5IyH+GJYzsU2lcAeZV5OLf
RDg5g/2kyWtppix41NynV7UVQfpCmbohXzLrsXdDPxO1gR9I3ig5M1CvopXG38IBZogKu0J/jlL/
R9MAuZsT2HG5pum9oQOgs/lCwuQkPCsYB1CGysyGG26jWfif38ssQmVVUITPFi2KERi352d61LeM
jriXueZjZRFOZlwekwAtMkxjxPTtVA3YtRWyhmrI7dHXyr2KgjD2u7E/+T0rHNu60+4nVpTWqezr
eJRVrJkBhfJxytnir46bEz+bPKH7aLeVpHB1zNvwiA1s8KnUMQHXHqxqU1z+24BdOYEZk5L1Y7Ns
F+jRmHXQZ6I3riTtCCAgLw8p7KCgFYlMhguiUatfqhFHf3Pfc7ZDBqM8CKS7PuLkZgeqtcR9okwk
FeDfljlW4/7ucnJ1y1c8h3LeiA1GwckXuKDIdLlPNABJiKPVFViE4NnnBqgsfv4ABHxi4x/mKy+q
Gz5YpQRFKGa10azt4fdIrgJasS9z1QxiwWZv+JHSlCAIhxNVbyCUZ/b7ooNUAAJDql61rPSCmfe4
yfYHYyQSvclH4FbG5aTFv3GNHjwNDHfqySfqw+sqVUBqhwTNn+AVwH15bSGDQ4OJVC6/p0JZqrBj
f41aeg7o3i5d0WJLXv3CjO9B7rTKUYS1Kx1rEdnfhA4PNsYHfFeiML8h0OWBDrU/5tYK1XrUrqXV
bAE2E8f2uRhvnw2MoFeEto5prQHAXqg/AkbEwwlyRI6QhT2hmxlI+2EKyLCg6M4f9QoiB9Yn1qJ9
9vuOl9h4+2czqhqAd3HAYwDR8oCgfU8iNi4hoUrZmFYq/mlHIi7MbW8eupYdTHu05n/mACBz7o4F
guRj2jxtbj/UcPKexIvzqSU2e3hM1XgWyuquEduHmLizm1JjBAfB7U3oz11AjYN7aIg5KDTSjX3P
9rhPQ17iKcbNK/JygYLn2ukTiPpMqZBuRwx3Lgzpsj9RfyJ1HaKVh554L4lyOjAfXYL6lSCmct/q
r/kec7mwO1qgoxOs2HK7vRoEd0FuamVjmJaNWUSiD69Jil04k/QWJ+YdT8dCqqxFEGXHEHC0/skS
q3NLFP4zMeWrfjvsDMF+9E3QxU/N+jN6zJno225qAivk0R7DNHX1JTzDmoxg5HHiQnymX3jmx6YU
Xu0tIMBG0luf0HXH8dvi9B54ueVWiFYravV61On+v0DK5p1bAjTN1awfCNaX82MNWBJo4aK9rUkU
S0esy8PkgT2n4OO9SI+vDESsZd7JNV3PeMj0q19fkj3CT+65iulTQHQI/8b44Jn4AyRIt55ih6fa
Pkc2G7OoZz9Hjz2wNJ6zYkTbtQAQ5dEhczS7J77YqOJmKxyIuLA0Le/p/z7R1K2N5tPPhXgzF+PI
99w8n27rwFQ10pr32Pum6yqM8Mc6vsAy/BVrnavlWQbU6eMnBG6e0vgywBqUXYZ8U2EXm+qMO2UY
UNJWZJ004JOk2yXWS74+7kbu0+UgvFVbcADFGtqdFMNTrob543DSmMuSsdxSBTYmwbFy+L7+GEtQ
M6aQ5TcQyZo9wa1bm9yyXF5suWRgqLV89JudkjrggnleX12d3KwQ3kfmB7FSYjpvtSelK7gkQG0E
Z88CR5wsY4jZwmdwBs9b25k2PfFOPbKU6Ag2KpzBmmAZpEsW6U4X6DfwUSEFRG5nqDpr2df9XL8Y
048GG7c4M8HydQOuubZtnsKOxnL6jCUMKRhbeOSGo843XiLxR/ESfYgTYjEGfml+dZFDLNCw8py4
9MFmI3d0mWor8WdNqUyUo+1StYqnpFgyqdmpPRunnB6tHiuldMKGwZklqrqxebaZN5oex4kF+fRP
2kSKzbwiCBEcYx5UJEE7KT2i4OWgWtK4pd6Rr10uJf1f7GPuJbtEnkXWv4O+12uakeHQ7lxeXmS3
LKULvaKszP1J0lUyzV8m6r63pOjaRGGSY56VMH3QNDV62GLchwvRmVJAb4DsR8tYHnRhxSHHxH36
8SiIQyyYDGuoUcc//wgoVLipxceuz19LS+rxbNf8iuMBNE6Ir8FzQs/m6fH0Sz8aX5bmJ2Vv17xq
F4fgrTDhds+lvOKoecYb41K+RHZNwuye1WTo/S26wZObxmQqE6c1K8HNlmZF7NR/DXa2H6kcFr1N
qQKH6w8ao+kA9cZUo5u6xs7HmaoolCrLjEubzdPT+RUYo3XaaiIzWY5Ye9cVBapxYYlf0glub/mv
qgDFTPMb7QVPxCQddQLAFx+Th++d3GqoAl/KUysDqA886NA9uWMClypxZJgB10ydEEGikuZNV9gd
FOwYu9IyOfn3cirf2YCFLhj1Q8H/IEee1rrTw6v1wuwt69UajlHWE7CgACfFa15vuP90RujXkMPM
vaCgD/BnXLQh8nGgTCArBJ6cse4SvD7hl7C0RS3QPciN8HAmLaUL2hcm9PA1w1q23SSWVGfiUXzP
e/AutaIkUJUWNXHRvoD1nuPEVwHR3/V2RkMLnzhUg3HSmnrKlOBp2+FSI+kgRLWBTq1NiqSSrBUU
716wb2iTs4DCTI2KpvB70y2dw8CLY3VIEJaENheSCpuA9oNNFCPYud74j2aUFeqA5Abes0z8oAe3
PW0xLIgGAgbhtNFdhTAdu939gLQn5thtUedtTbayJG+Xf3XChS9ULeFl9IY5vjgpsPybouovhEzk
kCBDnjsm7dfOpYhjHygLUGpWMEI5UxJQSTDfjoDBCDi5JkZKZ8X5mj6ODMmudI7oWWGXT/AVIv+k
LcwKfnKlBNoqJWVMq4PjP8nRPtjZ9P4oi3eB/5xDgOUN6x7DMLX2WQ14fWCOhqHd6QzD7Hb8nWtF
Zme9c07K7QlNWsTg+VFYERdP6l3/27lK20FskBIAuMPi+wFdlJ5/ocqL2U2vU5woYwxgk5Aa/vFl
wmTPU5aMQHMoBM3u7g1e06PKESVV8NkDatgX4W+73uIlcojO6sU6hBTGfxuORN89knSGNR2hmTvZ
CKMj+DmNxGkHV1kckDHd1nlAY2OmqEF7j1Q6ZU18XrZvOivSb40PRRfADSZSIwkcNNxPb3wNFrDx
k7goDf8xRaBtasYyn7qnFT590wvwZzXB4Zuc2s24llW/cyJ/+ECqiFv0JtLPkcLN4STCiuYuTx7V
WBqU527kurMJdmIcFmv35z/DLlsrwKnKvzMPARRb4VU2vaAlTfwLtz6qpPr24bJ2TKMUFlSdxTfY
n8f5nvWtmgwNW6HrQcTs8P1B/1wNVe91rAWNkti6wKycpg6XyarRB2afAG07EidB0uUNTNnGg32B
MjXhVdkjbXE7xoXgReKD2A56GLV6lGJZHckhsKEBuKD9fWnZ91EdO4d7NEW9PopOrfs1eU74JWee
Tkp59iHYm7gfAR3M6ELo3YlzsxinFfA2bKx+ZQqYwRdS0zI3w2q94TlrIv1ixGVNrFrshNlgLrGN
q7jwfp9bTKzlUgdeuOeu+U+DXwq/slGtNbmrqZYm5TFk4ZfaC0NlRMX8QqfLk72lJq6f2LhgrKV0
1grBEh4i4T6kEvKiXKc2bBGbF26DwaOZbfLvQCDhLaPtyDk3d7UO7hy+7zQhGCQNQOm8opVrWDxT
3zrEM5x2ZTWsB/2Olu8Gl1jHxQFoy9QuAr2IZsvhpZsUfgNOiE2OvutKkUtwZQzMx+Vdp5Dq3G8h
U3SJIi69H8n0UvJcmJ2ZVnT3+XBVHnc+eEJN2UOAfK9a0APaV+LgVkmB/dk2xQdQprL4ZYEFew70
g1XDrAAq0kmhUsbUVdRXfsC00P63bKMAQrVsIqxwZ4tCMQZgBy2nM8WDRAdjOFVbnmhvKAj4PS9l
3ht5X8EyacBEznmQqmDpq9119AreRT9DMehJt/5WC2K8hPwPDOPkiVBMCwO1pffSI9LQ2pyotyto
H/QOYBM2KSd+vuYRaBSm+y0b2uWB2M4+bxDIuAo77fSd7kODsnHQIKBjg9vtbueuAry2427uwHTY
b1MPHZxnOlVHQeal0Go2l/D9MI5TUx2W4QA2T4aj9u1OL7ltGbcKwwv/OOm3E+sJFfKp0Stl3uVj
IwK7nAnHtXgAh4sCzFZCuJ3mYgDm38/9QDJPxRbaEwB+GmJFy7BRLjXcHRfLOuy8VPALsl3uvvRR
6AfX/xZgyj2heHJ22p7SVVoTC2sg1rbfjy0X+ikABkHvuNqUYzt9YRmA7hjpjgR+54JClUHa1Znz
fCSWPlSlj0qgFlAgiZY7P6rY3X0DF1nJGWsgMo8XqPDrH+Nl8NUCL+UMcbuyvT7ecF04WQUCbadx
1YEdwoqaYXIhu9HnVeCGQMXFuO19IrtjNK/t2lcDl0f0BPJ3XQizILPrQd0lJTfxfQzCokcTj5GB
U7rmnBUyHCKWZHt5MiLlgSdH9xgX6s6TQiyGJeAXp1b4agFpT5pdO7yX+bBXeoCwaOb5fwpYHn+q
Wd2pr7iHXlhTfuHjXJYq5yBM6eqQvh0qkoH3OJSN3Ml1qSBaXfIm7sZigZI22wDLn9lSNc9OotSa
QDRMJac3drHwg+tfyl/is2zEDUTUjOHvh3SdM56Gm/kTXw/97WqY68MvcPYALZ++pS4xGwq/4bGO
Z0t6f02G30551dr5zqlnR+OzAzj70RYzf4xTzZma69SRRD1txAUumt/Zg7WewdDeRO0Q19Zhgxkb
LUsGg/rVKW1dxLC0qrJ+6wPbMj83bezJUwUO2JUIeOKitnSfSnBXdjmzE/tMjxGoO3G5xss0KmcK
/CgCUn2/QB5vcdIyXcQlNgAXjFQ925SMFKgiApW/3dOVgsNnuRz99JhzlAcnmZQStLJ60T/pLRaS
nAeQS/Wti+9Np2htu6hp+po8NDUqOZ/y0wS9QZ/aRgiesEXieB64fJWEWmNcSK0F+FuP26Dzzdi1
XWYSK5pJDiC+4Ep5ow7kdvs2dyDUb1DKtQytJwIZD8pJ3sA6PKR48JoEwvM1/+92LjYKYqgU348t
+PWR/qk7PGDKxs8Dh5jdPLkhe+x9oRaQCdZz0JiZkPC5OWF2zpE37xpxZ5SO1tY9g/75BDeXNZ/W
yJIo71BNsbClVmH9dF2Ab3w+fQsj6Zy/wShyQ5OeGixKWZOP4OrHJ59ZU4VuqYddOxgT1pQP7UXG
pPhhYqUxmJw6g5/X9HHmrAvSBe1oQTkTx62eEntzE0Pgy2nliuEwZhmVg4n8v8H+jQfEltysOCh/
QIBLy/7rmWGSyKnCaqzde/wKHphaW6M1YUfceCM+mE4h7LfTEg1hATvXsrC0GcVqWr/3+cSRHvkb
Z+WFCCNgq50gEOsRDu4sZSWeUAL1wJoJQv53v1fw31DrMccD7z5Nf5l/XoCfVmv3L9mkGULb+K4/
6GhtV9vhBX4adl5GsZBCI1U/BvEwl+12BbGXf3EhyraHXEKCMgEuEBtAfaRtDzsMBvT0Qfko5fL8
IoSlgWKqZMgwJSHtaPDJa6U2gF4Ng/zKF9LZoyJ0AzgqyLdI61ZOPPgi3ZLZZvVLA8bMLAToxziE
JdJJxaPwb3WILpYiMqcd7Q/5pnpKKrBvzSdRPUsUqGgVeRhjh5vmS+YExx8Gq+zSkVQFi559VxPv
cdkUokMhlF9bPjY/5kC9KBo8UYsprnXMGavUMG2MxPWzlV7iSkj51+lHlyaF/CjPN+kRO09erRVL
EpUXdoHQXhZmmcQiaueOO1rcgDkTi7WRKGGca1/6WYHbXjd19GWGfN41RYFskEp+D7bj1arkKzmi
5128bVNW/TBa3BdYsIQH1nyck1S6NUgPSNmThUYySQ2v5Z9t9TWeD3NawDSDoH2gcO0QwM8klYjN
uvmELeT3YfKc+RNltJeXzT9MM6vvbi3uVvPwNYkyCOPUbwoAkG95L1333q93TjK+YTWFjFN0rBc+
oqL9c6/J0iQZW0oX3ikUMYQ4u/Oo/9O6w+g/ZawG0PvJ2ufzLZj6bc9nNLbdXCtqy8WyvVTzGF3O
xgCH40Yj9lNfDjs32FROoGys7icbBiEhGvQ4xBfGY9mt85SX2DOBzznORCWvjLCMqVjnhIsPJtaR
rHm7luWuWnQ7LVuSiTJm4GeCprUrAk3W0nJP5B0ZHYXKCAYh0kCO9Qr+4+7o+CboLEFjzUQKU4rt
dDVK9P2/Na7spaoifYVpHDs//+co3Wub265bGdju1GN9NGFcefGCWIF7j79g59piPI6xxftfhI+p
RvVIIOqIp46s3XfFteY9zlSPnn56mf9nW7b40wp8AEhbj6gFr1gBpwuOw2PSTrQvQDApTYs5sL6U
2r7Wf2KeWxI/f8fJm0MsK+MfxytNLpxG6e83jviS4zUUAdafApVcwsfbXu+wriKhwTDFh7r+T2gt
0cPw9wmvMHa70i1olU3mnfN2qNNpeaVrJvuKtf9PSEi/+JcbeHkGPDSDVFlhtR+Tbz7HvORMcbJb
LbVBaBCc2j6SC2oqsYiDUX22kc2JaiuKx6oT0aQS3kQSH6AUASKv2EkGXKfPPvGtyK2uPXHogzNw
DNwh/8v3HR5vsUxYfaBqXM4LcOpU36mSQflyv2mQzpVPlZ5EMpBQxd452wtZmA7sVNqHkns/GZh4
tvehrZ6+cQHx2SLrqZOXA9FNKFa/jB6K3Rac4nJA3iGxzxKLM8RVM5+p1e8zkYJJkQXF+N8b+zOS
jS3JOi/IZhPPDRHT/8n1AXYaLrgTI5p4dg4E/m2XKXI7JRvSBg28I+9X663sqL2hsFblkqj9ob1P
kYzMI99mctu9DDnlZbQQ5DQnBixkXA52mOYa1lN9yb17gCU17NPk4ighU7vMQYAZ+u5GdeEslDIB
mvB8f9/zMZrmhk8p8r1zH2OyPKyQHGBbtS52qk1Rvu/i3Oondj9L250F+Wd6AIIWnd9MMPpwUwg8
Xm8bUy3fwOXl3kvrJOtI0cOz2Ae9oNAQEXBjieh6Xyi8WXndpg7tcU0w3yvEYRTyu9vZP2BBVpq5
bDwS4IjSojOZk9Srhu/7hMzNb3HzsY1kO6az0twkY/4BDVgTnxqlhNbN+OP9VjGss/H9i1WdT7A3
yYhUXEB06Te1Koy/vOcxxPR5KNrwKQO3bIk5ytT62KQZcFxRHDttw/DWpiQEt0MRpo4kmiC75mvW
NWcD8pDho8aecliEW58FN0MQ98AlAtSp2XFCuNlS1DCw4nFaANYGV3VjkxUCqpIiauVOwcEwGL8D
8Tsiof5d0NsM8407V0zW35cN6/K+Vc+hEjB0TGMjJnpFZGj0GiqbQazRhd72x6Q0u7Fm87qsGlE4
AUyboHtqdaNmktDxF+f9f26R5zwW3ZBSBqyYCdaGLsSnVEvJTj3tnRTw3LHz8wIrC014fKj93uhk
KWKb7OOCBiqF7TwOfPV4Y0q7E3LPayDXZfkaIhcGMgAzRb0KvofLFLoz5o7N9dnmjVQV7Bzqjxj6
W/cf7olj7VVl7Ih6wc68pDbSglmXlA6ZEzlxxwiB4/J3JqR41XJX7jP8ibLh8Jl1HelLNWxf3FTC
tw94g6ucHKTN9EXYumLXmc0J2pYkSzYIGSbn/15ngJdTGFwcoZ4c4ZG9VzMJeieYM97OZU19P/Ev
9GXkv50PouB8nPkC+YqwjCbd7a0u5pRfIwhQu6bIbRVB4Cm+Irgk2Cw7gvX4KDg3UlcS9SDukTY+
9B9Pt0DwqBmPtGueDmkQIlGWl53NR4duA6DhZ4PhT90J41S/WIbtkV4hRatpcsskfyszwHmdD8r2
d8PVgGq/E4tkJfj+J7GK2Q340k+87Hq7prq3CfoM3V5RgLX2i+ao/68sSsX0vDzo+c84OY2lzIu5
GyoR6dOn1CoAEzd/NP/0e38eBEEaF82wXhoMEbstZCEYbZ7Gr3Ykp6I+I/7EEJX3J/TPRpbEOFKG
1KyBn6yTd2sbLXTdufgx0Afnz/yh8Q/Lze4uKLEOTu6x0Ggq2OEkdEVuZmhsQJNPI1DEoNpsGXfc
YUK3Crl+WNScaW0c4esFER6OHV3/B+cqA29OyG8plVxMIVnFqDGDgk5JTiD/6IKa2V1hK5+H//P1
7Pqzfn9Y1B04pcG6Y+1v5SwzXWK5GLgDQxVqS1zqI6KFnp3w5WqreYLWN0D5qxrC3+tSNLKVXmlV
WYrmMvvNXBIkeUZ56pP9wA70eKV2QryqzMtZhlmc/mOcbqWQ5c/MWxiRt+Jae+qBDyK8cNIFytAs
BXcZTH+CVAXfLtEAfyayMWiOh9XwI6/0IX6UrNZTowkCdU1TLqht0AAGKH9q2qzQnjSOoimQ8dCM
NLS5d57g4LKvdEzig5e4WiIGD3mblkMF+/0daWVKFgwN4lb+g/fEJQod8Xp+lPuPH67XK1YfeJ1/
+TRV59XOTmvbOZnkD8kSg2nm7QftAwvdgjEB11fAn1olqaYgXD6sKtSLbf8JOhvcJFytq6tcELh0
XcarxF4LUjRmBPlHxr6MDyzu3hyCHi9Q3/g48w5GC9ZlHWXQ27pv45ytO5UVvJInhccW2ei2YnFP
Lb3fNyXRd0/F3gdjmjNO0nldRgRW6G6IoSV7sdq6hLrQQowHPKtuLjsdGK/FDUIWXznnOXeO7iYP
XUnZDxVsdmnRsJNOhixYscu7yd8tgI1TBL1pUD9giE6bF5+VgUDQduWlFhf+xFitZ/yX3l+bnad2
crZTtg3HazajYUeFZQ8fMf2VEP05ux/2SLb20A/rrPJLvisuyJNn6McXJSw9do45N37gsU05j1WA
SUP5cWAcGMszd70oN/OZQC9MAlc1Un8SSJzmx2f1TVsgaA0rbOk2u0p4LzuuhWBV8pnmq5yxRmfd
ftFlaK6cZBYanalr+TLR+u6vrX31MgPUd0H/iTYXbuH5V2my9nZ1UklXyjyarzyLqCA0CUCPQ/C2
6OzcCmZav/eeYPDS3ariLDPkk5udaIWrnJkJ4bNafPy+cJi58VExVsAHukcYy9KQcVWAt4YzVE+X
O0TVY1EcNB5tIIjgoVDOvlF7D60BhGTZMGJyRPnHarzxAJoRykQRoGK1pczA3ZzjYqphbCnMAFSh
p5xx3j2tzr1CVXu53EM3htHK0qU8635UsAkzZoix97/oDcDVBW5XySRoePhrxazsojnHRw1aqOeg
2LbUCdX0YWWMmLhHVsXcRWp/NbwIYjqYwtHwdwgNVDfTbnq6q1YHbGewDoWB72Dbawi2YhHxw9mQ
dU/I/YELYV9ip7TErvIPAfCWOulXA6pZSK1CQPcbRLvgJXG4QX2TUatbWx4DOXJY4Fj+PgXjv2Sv
9Lbh5OKOQK0lyU0IaBRzfcMzevFuhybNjidIZpUw6bkXLAf7tm/fmhvCy7BdbmeZWeKHJKTJjXz3
ukBQHtxYswVuOI/eFKB8kTPIv7OBeg1s/SHgHqedSIZfKPRwi+AQUjMzJPUlv6I0xrqgkDqf3oO7
PzTfgBMp12523zyuB6/+/hrA0hfkvFB4zDYoBgZ+7/+egeYXlyqlnmroU4FMJFfw6qRWIPQs+88j
8rrIBVPAN0vhjlLVX2jByQS7vWT0xeE9wEHcmoYQWCqhhCC4ZSKSgvJIdEAMBadsCx4DDgRBWlmR
ehfM+XhYeV/TaQbb378ucN/pKSVB5eb+elGhYvtmTseM0BpyJjTGeU4eZo3TTUsK3QFZ6foKx5pT
OoOhIrDK0kenPT+Y9I2xJ12yxeWM/yoROMCjBNHlGlMrOrxNeUzxoLG4c9tdsy0XF1+ZRY/5yuxq
7Lqrdv/4m5h82fbWbFjADoqjmlWCp0QKcHITeSnvqn6mjzer5EKRy//JatIhFjPDm6F6aNSEKooz
RaO+RaU2AnxGBxoAOC3N7GxwsTtszULXhqrp9cs20S4G6L/UunueQXtsLf5tyzUd+jA4mOmNTkdI
Bde5I3rIbqK+F6M3BC+ly2sKuS2VO89fiF/+0Stm/4Nh3ceXJKF48r7/hSliPkQHASyo5KccvOpv
FUTz+JL3s8O0+IhmzECbWOzHzoD+eeRxNLiUhBh6HBN8gjqlFXD/DMwGXQK/Fe/g9YwQBwRwq0Vq
p8w+m6tLwFEIf9/OwcQau49bJs3yJejyo+Elmxq7kedXqSZdPDMAifaljisiHZug3v79Fm2TDVxT
B9GjyC9vb4FFI0eJnM19Zj6FO0K6zSrGgHqa73Hs87Yh7hZZsFB02aihkvGusVahl+6nc3zpOYpH
WtBp8kEYQnZbAvWWj2qKfKgW/wqBtpVAfyjCPTI6LhYQdojKy7c9US+fHh7Sm/+yG+YoP/mcZuai
BA/xkNJBC212kzQnKL/u97vsUA0mkoGKeyKBuUO3At1bkVE71Ph33VGRHqGt/GAju6xAV1ohyYdM
1bwwxtVuTmV9TTVZzGVqu+yYa1dXqRfszbMK8bx5bLRGC5545Mk6KHReZmkLzvNSVEpFIYsAREA7
YA0m0evY8NO9/RmiQiVDrt82u010ywSCQxyyp4vlSEkZ9YyUKlFAXkiFr5Ct6UKMvFfDfD1v/OIW
LO+IojpIdLB+UUt8+QF8nk2gbQwS3obRtmW0vqgsA8srM3+BMF3COm0iRH2RI+qIXKRW+7r3It+V
HNhIj7lsCLv7VJX97zDX3LI/pVDh93zQUelC8guhZVW0Wkm46wKA8JVAqpi2BkO38ueINJcSR9sV
RjHhk2xCVCREzncNLuDKjPYEIN25FN+eBqmfi7eTmomT7eu72KOPWCbpsX+QjfU3jlRnMZ1xPc79
ZbbHMLO7EhYjNHd7+z4lk2MXZ4phdTiGeFrF78pQuh4hSRcgta/73FCxUNMISJiiOq1+pOCrPr2Z
l+MRKgOKYllviggG6XjPNQJevaE4ZnnxrP58isoct6orRdPF0dM3WAhZCYf9ZWqk/iAtjOJV0aW9
y4uU/Jp5+b+VB4q8sLVq/Jisu/Jt4ZZySeJkO2hoaris/4Gi0EAyo8sP3AJxOrJw0Q4p/qFICWbZ
EoXiqOSZyG5LH6fOPV1mStqESEMAld1ZkAj4f07pevdPrb4v9Y8+frHKSHS8CL/c97YJ9abgETew
X+5nnRPQTuM8Pua7gbk4lFw1R6kgEQxU6EpFy1Mf4/21+sjC4Ou1yZGKxGGSV4n818UnkHOWoU+q
BgEt6Iz9g/3azG8z8jMmPuDeE2hHdQAQP971dBEUGlebo+wf0Y4NxATywrJNLN3S1YvvT6UvONfy
lVU8j/3jlWIq/zBpDxDGHJ3z8ZnlxA9uoxf+/d01vvN2Xt2pf8b9e0sDdpQ5ukJME8JSc5q5z0vy
kwKctxQS8B7/lYUZk8Yd048djQQiGrMnbtB3IZk/nNRtQOjsR8JWdIBS23XAjKzWJRMf3SsfB/To
gjNeXF339dZtyTTdy0ItFRuWfiZxAQFSpo64Xy8YAqBEyxIo+HdstBOTNSDvBHE7XKqHOY7TQKSw
WBqrZ0Ji+nByQrQtkKQX5z45eSabJs6HzZu3AH4q5shozrwCt1fNTfdvV0G/AyJX8kQZzTHKMQ6O
HXNHwwNX8TkzpIvj2xpOsFzlj+fqvFNsnxxzdOYhVz9GYy5z6+v3k0Y48pTSPcM9VDxX0hFAyNXA
gTOIhZtvnSavPrzovPXTR16z4Jk/9hXADFW68pw4QwsoH6M3aOAyvaYV24WmbTuUWONgtT8U0Bje
5rp8iC1VtQ77W/hJllJ/Y/G3rInYkiorEC2IPYsRDsUHsU+7DblxKpt+3+1CULmcR+yMqzgTwKca
XtdomXnltGJyh8ILw30htPCz6CDRnwVqAPWt0lKukVqkG9Rsvzrhq1GAYGJS5VGlFcDXquRXzaC0
53JasbK++AoWPeWE4Ezgx/6oIGtlRE4xoyeEPynhWKO1Wsc2xKTx62nWsXGMMsSwwOnGXZHP+5v9
hvsAfgeExul1/W+ksQRQTz0Cqmi545171AzC0XOhvZxI8jUMWS49ta9lOie9AqP8NvIO/dM8fxok
2vH8NsB0e2gJYMQHe6x9ildhrZM3rl5pv7VaWp6O5dJ2wtXDjogY/sNx7Ns8qcVbUPFks6N16tHF
kAw8waa/dQBormXhLjPmJcJrpd7cyYAq9aKC/M+iXODXwwJlARRMYOYO8sPJHTyBboCUgB//AurV
wKGaJYP1xdsNaArvgiqYFEL2ETJ4V2CxaxipLBfJq7mhCXDK5g852R+E3XABKb2yvbGVq9zj4DMp
ML2tsbzwQF6+TatBxEC6qXuy05UEVOBXLUJs8G+Mgw78ZbsR5QscF+BFY8SleQ3V+B23R/kCM8zA
mM76W7C5lwZ7yRjjFYLa4SPXjFPcO+BMK7Df/2huCAIiziZWVRJVn7T/J1EKTUD9yxZZsxYQc4TP
3yiNNw+uOMJqdYFjM988lcXdQVKAi/dBDs7LkMzqQvgVuiZNIgNxs/Eq+OjEG3gc+AUMj9HdZJbs
F3Ne75UlKG672xfGKJSRNytLJD9zfGndnz2WvmDXLws9XZkJIfXaQKdCe5UfDTVyvYQEkFDmSZTV
URCCxnmb0g6aWZJDeCMJvPkmzqtIcNW5ZGYTTNhX+tBRi00HSiqheQ60u55gI7r8z4ZsNVf7GFkz
//ARMbRYRy7Al7n6KEMdbuWJBiVfAROyEpgrJ4F4+3gpbzlPknlNghtTFV96eSMHSJx3XVMt/eXG
5lHOqxDdVNgIjjRBcTPkPKbizmbTqM1Q3r9nruzv8K4ZyroWdJsNJgxdO0qX89PDRgTUO+ZqLjWJ
Mjmr25H2mGWIOFsKWYQTKvAC/0SGt6CMbXbPrnDoquBc0KAVViXXWaI0iT+Zs+dX4BZcQN5ldZVB
DFKFjYjYUWknTQyBSjNvGK7ZsdhOi0fG4YAeYutMTiUQvg/1bNOJVW2poT9fXKdQCy1BRM4x/IPn
jW3d0bpcPmc5MMckNyXAmBhFA1xHh0gWCMTdwr9ud45ZHg/lBNIC2s4ACECiwvSqrjs1SjqpqPqn
Xj25fWrXnGKH4bgOfv47m+0aesmp0ASeZ9I1g1V0yei8MOc/UQxruSkg/ZBD82UWxA6Et4dcFKtX
o9Mn0PKhLrc/3oWPDfM5pP2L/GWz6e79o8hqJbffdf7E3yx95DVYGaDJFhx7iGi5xamMMg7Ad13g
fu/BOq3hjEIKg854Zwst48lDIVeYge7+Kc5WGPEyCkEgCg6md/hbZO0m/lr+2WVo7WS6b+WhoZrn
Yjz8x4rGS5+YiyhkXIFvhmt6hg83R/PA4A2O5pokO4jbshxhxuQjI4eUadXHcALzyx7+kZnQSPBU
oFP0e+vQHDyiYTXB6E8Wqa8SpVnT29mQXyIrwLQnqem41WIJrPViJul7OPNXMtkIdg//GBdjiy5Z
HCJ8Hg0MM07TP/hmbYSE+noEzmZgatyuD0UT6CeycMU2nqvtpj/y1U/Bo1Dptk7l3n4EckgI/Wdo
3B8uiqW1vcq9hu2WZViB8dNOXLKTW4JAttNwSN8vuZ1BHpCm/wAUw4UD88sl7tKs5x7O9g/FUpRo
kZzHhK3Et4kV6VD3ylYHTvAyiyi7SdzV94m4lRgVfXUpHEYHYk96vYfr1LsnZdEi5/VOrRD7P/q0
ATmhSKrrc70cqSg2TpssjTgxjWFNQnPk0Xt5ahz/whkbLBog43vq/0Zb7xEsBApRO5kGR7kEBxPt
5cwyaPNLZeQ8H6hubgymtY3xrmCuvyMcfDnqY79MWW2/Nna5zZ8HGg1TxSAF1i03WXTk2zI/Tyj3
NyibeUW3cG4ex13WvApttLhWCZmmqwLic+lGmRvoYygvm86lKx/UJh99JYIVu17pFLwNq9h1mvS3
7rfexTpHmEex9GOXeHJcxiAAt7s3NXpsKktAAGXLejbkSjMvVkoYLElJvGNu8tGMEyGLnNFuV/mr
XV3ak+0NlcF1f984sBCWG00DuWaIxcgGC9EA2bdj7PoMZodnpbjJ/97AoA/PQTQn5Um9vrqXXpRn
jPbHo23SpotTZLWEbLXURgBhqgOlV0M1Q6Kf6R+QHBoBzFY3g4gEBFcxf/6zFqZb2QK/eoV9puG2
dlwrotOodNM9eV+ap0wocRJEiK/fp8Y+MLfMQeZuguzNHH6QQN2xtsmxdpQMX4MUucpp0jIHdpNJ
Pds7EmucCMOzngjpip6mOQzI/k005KYvgjhnzHvxISTeDz6SRdbYdbl/501I8kTSVptac1VWEkVO
lDljuT9beTyEvi4H1EMSarUt6jPJ5K0WP4gYsFMnV3Ocv8Oro+yZMnz/k02aq1grMUd5N04UCEoY
2N7czSsrxJBpTzYL4bFdC+/stajEvhsrQuEAoNusxD6W45/PjW9uoOQPiViwOFDXBiVSIX1mXmg/
stQzqJ1qOvS5zO63Z709DRPPfQANEipXzAsGDIxZcbtRICsY27YCb6XOXH+B6u0b9605aYvUBJEb
823BBl8k+JJ0wWFKo7WPkZisZhMzsf/x+0co60M82F627l+3J42gNfVgf7MywjVnlLV5h/XCZTMH
a1EJmUx8Fz6p8jS75NYLpg+PGd3VFmbNW1vq2dgRda64uBiZYOnpsTJliAOYR3SXqBpRIoPW+uPX
Dx37QIDOGffpOuMZCDmC9YBPbNWIw0h/9zjkJiY7FWseGD8yFJoMtcxz/myafYLyOgsvSy56XX7+
wxXbbaL74sZzK9R0dr4lLwo6UkVnLGaN+3TwezX5MNorsgWaht+IZe9+uG9R38sV0Ii6gLZjZGce
Fq6LCjnvMZaF0C9h7B0gzexfumX0ouucGDy4VgVckC2sN6nScHnuMtMRckgFWDvJFsQaAlhG37lk
jGic9ZZl8t8oGzO20KFEg5DGJ+O67gpwVam+5md4xo2hcR3I9DnafdxXaZST2pRlAbNWpvpPimhr
ARJvo7M5lNcM5JCahwPCsIljEIFWv5XziS5BOgoKg978Uxyy3IjdsjZfwlkkFZ75nA2vP1icLD3g
d8tfJ5e2aVbPpMtOBzd/j+BGboP38CmpPBc0EdnqUkPJ2MTiTUWqXNNJnN9kUMtEXXdbCa3iwhfb
HOrUSpU+Tsj/mFHtWi7Bpx2aNKWxn4p7o5bSz2ybS85QLLY0GUH2ukrWpqgdN1geQBMyi1o3Vl4W
3HC1H4SQ7RKUwMTZuOKW3B/WFcFgCC6WJHYOPFgzCfhfSp6RFWHPFt0LQwhHBe37mDVgZnFHYo+j
8VS8obWYLu+YP8pg+8aPUEc7a1CkUkVkXlDfw49cdDFUtvY73pkUITOlVLZxqZSj9aNM8nB/oBk5
J7gPYr7dEprnw2QmM6M3/Gu+x6GDWM2w/qCHli4UMsc+tLpfq1hvr6kI8sQR5kLSeqheVkGN+xlP
mqZWSZq85/rn6xssi9RCZ8Gt+a9/XDbcvI0q1RyoZdw/Fv+kHD5jgTlI52WDxp/SiUz4OKImaO6w
wlHvIsc4iHzJML4nQrGGmTWvyf9HI+P2kDiCuUV60vrerHfpN6qpYKzqvw6ohUTAjoDeftZO/JAt
vGqxePHdEVRb9i2XwazivmjLbgtkyTIXWjnGmdochMdn41K5Q9817Q2dnUlb4I8/QewYXjaJ92ha
q3T1DoSI+rW3jyjLEa4f1WZ9X4UWAZyZKMCY1X9WsKFeFElQYfp6xhkvrh4AIClDFldW/CbOpBLc
QWEgof9yXkdR7HLdXMpgKZYakq0vOdgR7Jf8L5k/74PS4Ga8/bmr9aMDU1fBOt4B1LKe3cfaKck8
tB7lidpNlvdsNj7lPdA7iCivDEhKu/lhafsEUqxIMzITb2E2Yka+OY7qqIuOFC/hdfJBqkPoJPBI
+LO6v9YDqVNr+A56/BxH17r28c47814o0yhp1HzUDUK5v2Fa41YMRxDqB3EMrkwayTdgCRtIo5Qv
dYhw4mv9qElV+iaLBVF1uCkBKugD7hDrZg6mYC5wbatOrSP6+KFQsI3AKAg6hV3yiHHPyTxXuNKS
8xSJM8YPMKk9MLWAadhbyQvyfrFMlXbvJF8XirDwD6eELPhdpYvt9vefTaVOGWjeNXyR8ing7z6H
Nc9wZfYLA+bN34BhFPthYeeYllxRlpCbBFlT7hH6kvhVF2iiobbARqWSR36MK5JwThK7851+e+ZT
Cnpr29Cw1RCJXf1rFhBAZq5QNGJfrki70s4ghfQO2K4qjS2CJkVVz/PNjXSJVPfpZeCCqb6f8nca
tg2zXWasNEdTUCM/HsGbHIhAb8uRm277qehbGtAXyi6VL+6sW1rjR4tAHfrvOYVvplYo3+N26QDi
JbfXWdguwxXbU/Rq2Z/DC38JL9lGLsvgG4YXbFWyqPs6du3h5kOUZz/HbzeJiXOTZtdsCfGsd7xj
WEDTrw94/XAaVpc682nGGcXjQgmaz7fI/w7qKC9Ul6HdxWMDUVF9IXRzksH2YEVqWcuO3Pbsse/A
N3Tf6bISyzJ8LoYvChs6qK6FjpuUnuOh0lUbWgSmmtr7vgoPx87OzeRqIyrJbHQRoYxKThUZARV/
8dwZZnimFDyrLR7/Za/w7DcQGQx4l6vaKA3oZOx5k2ntZEJ1ORjc24HA9ovvmVQd+VkJbOnJKqoo
8mjzNkVH/F67c4bVN5qAX3ffHoTra5wT96vUAg3xKESAspbmKqfasU/OWuZBIhwDuqJVVkDlW7TM
q1nVpAmA605hR2FuY7IXFnVqPrRkw7Z78XREUvHua6B3t9StFsvwp0Wm4ml3MvsKyRnIhP0ZCEQE
hE3IioBOzd38sLAIwSDWT91+2ME6zBY+Lv3cgDomgX/pPa2aThv+N1O+u7ht6CnR+B9Dhs0/to2R
YNspib8Pc/7H1LKXoA0ViX+Fjdu4iqWFKWV9YmC8wmBIdly3ovuq5EAOSML+U+ANkZ1q6TRczmoS
Yor+Pq9RcVY1Oxki7breRALC4uuOsRi3bDvQ6gEe9IEdbyp9HsA6uKsMDeSpiubhSvwVBv/ZQB1X
EjCzQGqwXTeuI3Hs7ZmawUT1YBvkE8KKfX4JFwlY6biIqATG2IAMogo195Fsq27AFQGCZ28lBQJw
J3xrycelwJbjWDR4lXEmjlavRbbuq4G/lq0/Wq/io3iqGHPqikz6tbDlET2TtgoKmeePu8ExR0k6
FGwzHPjGG0FuPpZtBVLuIUskQTZVO2KhUpv6IDx4LhIoGFPgb6cy04l0SSfH04EfzzdSc4KmMi59
Vmqf+He7UjZKlCoOp38D4Ebv9x62q6PsNrtKA9r48tM/hctcdw1Rp+b6P6esDKxFme1pL1TGsohk
qMMmwmPnzN4A3Yc3KjsSC8ED3C3hbTuxrdLeXE4SgjIklIz3P1lLpNF6gHj61ubmjitEC2kBFBqy
+eP8dQp5CxFd3f8IH3jHVBZZ7ue0ha0EU4kLyGfYzPKnNZGsWa8P9Ddexx4wv01M9hKF7DLuYyXE
XTNkd3JqXZhlSGdGdWrZbSErTGiLvk8rZc5oHNPTk/0DHxhnb6ZyfpOVCwUa0eTjM1syoOalcm8d
gtQw2xUeTZWnNprBmXp+frR2HGx4G4iVQIyOWWwWtT7w+2LwJWnzBHcGWIVJQIJhUUat1LyQ7lbB
zBRa1MoyJoacKbULZpR7zN0hR3EaBFyKxmRIUA2XjNLWIeS8o975Nl29ewoT5/hlw2ISVZ+tzLAi
IGTJjfEISgUl6AKqglzr9gNaMQwZrdk1eoMRY8jg9TC/ZSEmW/zu0u67tqr4rlBRe7cqUCnw6F2X
K/7gCWZZkv3n1i40hElvIDjsQYdyK6CPDZGaLIY2VkhzFgjVsydzIZ8MH/AaJ+pFvHMgWxd7SKJT
a4xpl7k+hhjg+44Ll7wyeyBVV3ipVa+jyYQm7zE2QAf4KuxIinXy6lxS075PPAaLOaJr8yu/smft
Hc6UB3dben8jC5zLpXh0YhbgQuHok6sL+72Ayz9Lmds+nblBBxl6zvZTyin4dcGzQvOW1Y5ExRp3
p7nS74cydfak7DqChSqLYrzDwf12h5UHH+j7F0NXPTHgTZiYd/A4dxU5bssUlesb+y+4aqBy+eUA
40TUWTq6QdpwdJ4zSPoaX4gi9/cEH3VTIQIDT7/2Dl35NZxMHDTOec0Maf3GUfiI95lQJsJRAIZW
nAS/fIcCkiCSpWT+qiniu2R2AphKBjkF7ojoNfjCV1EEY0oFGQaSmEFwEaXSH/5hMnx+wvvs8PGx
Eu9cIMw/xCRK3BlfZmxHOUZb7Of42ib1jZvLtSW2feHOoA9rNkpBszu7WNGi03ro7Rd2YFkAcn38
D7SuWpF7sb+u0iCFAgThaKI3SvgYOQsmdiBznP1fVtDUyXCe4UDDRelE994dWhqTY2DSbDCjSXwi
8OhINcYqEu32j2eEZ+e4YXGKJikG5SB0KbGFVdLF1InFJJu86nBufgqnlho9zIpBf+aBewEloaZ0
Qqal0GlhK0Y7t+REbpF/l8/5XLABWNf66VtAUDQPKeolLxOKoy0m1miPKTjqLX4yo8L399boYv99
VHAUyKNt9ndXh4SrN5ROVOgH7XdBR45ZhhDrKkw5Y6cv+sH3OkDGNmrdkmsxw6m9iLx79Cyn19GJ
ReEYBtoJuNXMDsaLPq4QjNRNYddjJmzU24jYmiT+8aW+8JRzjW8KdZ98Hd84FR2I+4SzxIJM8wYu
tbARVLg1JZPx6UIP6NOfxIzm7h41BQwcSCI4uxbgewcgKT1hpGctAdg5w50m2f+V2nSe4pzwOgQ9
hHjqVui0o56aeJTqWeQvGiFeQxMmY6KH0LL2irewcXjNA+8VGrGnj8F8zA+LF2tR5cDkblEUZ149
iH2EiCe1fSd74iN8VcP1IIBgeALAA5zUgWxsJNx+XlWWrBef22A5bq1yGo76CTVO5NEKtEb+p3LW
TG2k7uKuXMgPzSiVxoib6oTssSn/S9WTiu6ap8Pg8etDN6VK5zUHNGl9VdyXTqNlzGv8HkhHEl3u
n2MQU+4JGJ1/Lz9gtXHeATYP+TSsUbNqZed+++LcMZYzwmLZOLdsZ4Jmr3RnlUGV2HLmkPwdKynX
r4Uuj7tdORB7BJ+CHNMsAe4JpBd8vOCEzQhfWbRH5Pae86FClzh6o9vsrlLroECJQpRk2AZSKrmV
88XE0iBq9bHxnzLglfvQQdkBjN7Bie5odzctaTEMy6CVtUisMrtyDJFZyF6b61AXJlshKMrWpLZe
qfICKuDG/FDopA2td8P0+r5QpDdqEHeSJRqkJI+Of6YQ6eH3mZKJVQJH6Awwc3bZrU+DOiVGonS9
MY+sQzfDpUD24mYd9hORPcnHxjqSOkAsacVofzGTuXqv+waE9rVREOIaoXwib6dIs8NFqe1ae7fn
kBp/oBmD0wz5PVoIqBenUhNqqkOZ5rVbZ6UmpVIfykvyIuYiE8ixPhzZ6bIcEQWJPvl9+W9bdmQz
dJscb0UmqipkT3F117N2Bz8lrrOOeo6D+HpwhSMcP4PiyAZ6dghgdvxxVw7MiaiIfeT6507VTUdj
BTlGyGYaa1OOoRkClLt56jEKdsoFAA/mhVb5vTqLt72o+9bzLyIoY4NgoSI8LpVAcqt9yvHq26zY
XnluPenniUG5Y3fqelapYIpFEZW1HLLhBH88JMAebsLcCbgr0CxY6UKjsIUS9vJIIvQbL9SouiqX
UIXF5WXuawGlwCb8EEbAzSi0/GcVi64oXx/GfnMWqGVwhC28pIq7DWogIzLgc2DoOCwm5WO0lwHv
GlNw1syho9ROZd7oBqPXEd/P1zb76AE95aCBfcOcaM53puiaVeB1FZHlZqRCNnqfjxfNsLqps9fz
WDdqPSyJqwKGUCG1VtD0/gPkPptVdQTf+bGLttNl729Y0+VNOb1y29CI/oOg2V6N4+gqVJV44zjk
n60aNhh2GX0XiFgkHk3Gri/e6KyU89YLOArm33DyizPtgcf91E/FsYUL6ogVKJYPpeexYLHxyMRV
vtWHo9q8/ZBUPpv2N2A8bChBtbCiZzS1Hu55m1d66uEfuB7ZwTxywbSitazGVvStIbsybxzrJCKS
Y18msqn3ftTjqp3gb70F4q1BMklWC2B4wyy3T0RSxK/RkvqZwZL3gIn8HZA9gPue5U1T7SRC++w3
bz2lZxmvaWZR3sKNLSCTQzA0Jq2bihk3NuykwW0y6vkfFO8r8CL/d79PmvjVC5oRSEC5SKGY4HRJ
NbRHAv5z4uOxVGGJvjbRw+xfRDhrGPrcNkw1baxENixP7L9OYHBrswL8/o2Wvw76W/YUYBXvAE1b
ki32cU86/Rf7dB+T9nVbxVjn819/FjIl3twnkSd23MlCcVqlIj8fQqqX1TOOlDfZaqz2Ar7BwlMd
Y7UO8DJwPfJFMtRX5Z3pHVtm+kXp8xE/PYOL2vF6cq/kz5Gh4HJ0oXklMFsUT2mjwCmcA8PDrGLv
fq5EpZ99j0u7QzdaJtDuLZ5bIRVgo8BHIpbq92bhtrOpa6oJqic2zdeGmZtzPDQ+CaVFn3Ka41Lm
0BVlEI8DnhyafY40UramkXQ4YNhyOpJYVrzPOzvbQ9G8t4lP+I2kGNMjbtkT3+QGV1A44h94eu7g
9rS4M+GFCTR2OIlQmGvwkPcYaaSXh62TefRi77l/TnV9W7ZmVPlST7P1/kLM/sct828iFHYMjHik
6/bKOc1MFW8PhrXfc7EF0R4jD0ggfSPCL/44rE6T74y4n9ko9RimSk7z01r7r0EK/bwgh1Pr1wzY
sW04+ZiVlnzQyxMtzT/o+yWV82aIdJklTJ2weAQmWWKgD+jtWazSzs1GfcaCCiEc/WLG3SBijxxa
ZiLmFzfO2wKM+BoU5vtLKpHo53eiYYiylrMBvOHt79H30t7uv5OXLsPMlOZ082o03w+LHIbcMm+S
yMw5GJuDzVH2TbU33lyAYcA95SXDaCOO58TsyaXg30EO6bth0xGk+ANv/Y2AII1Rxn+PeGoKb9nO
nAPj4Q3COkuEz9wFu/PyfPdAMxWP8pwanxOnFshEjNzbHEDI/6BjA01ZI0b/aSC1R72X5oCl8ByO
2dfTjRVkG8oxbxHqBpWBcg5H6E8xJHMOBm0pLPxfnDc486vX1GONBIKDXtlssTYWzGnTuWAxHHYK
8BHGw57hMbzQIcO5EnJxtRk3ZC7XMWIA/6MZXQT2kTUHVIMU9VQf8GN6WYVi88TJqB+irvix+Rpu
DNVw439RvTlFaYk/Ls5Rq4iUPL/dFQL2FpqrSYRDipVVOLDF7+yyxU2JH2XrFW3AW3O5W6FJX2Rf
USSwkp7hguTwbpELG1/5glmAz9UiQ7pZblMh1jXgy2EgbKPmn7yG4NnH/UQV9ytGQ+SmoZ8F1Icf
2oCAc9ZknGzgoZKeRriufwm/ai2GKGAS0UZ/W16b7YTSj21Sop5IQSR2yahigKhyMv+sU/qsQ6Cr
kMOwwBkUnXl9wv8V/LNwtuCkOwv3QQyz5X+GqNZLc/fCOKuFhMlfxc3ubD/4qCtmlk0oQOi5PaHC
t6RopNujQobVNzJdxQlr6qXCag4hamNRgxlyYKCPIhwiJYmpdTNQjkDTsoYhuJV99q4PBRhzWr9f
8jtILsiK1yd2gtAnkATEBBl9jqwwArHGg8u6xdtRuXI6/+pZ5c94YhsSkbPe3rOL96BcFkefWSI4
lQQxvVglN5xeAd+tjdTN6yNSYjypIbkRc8ubXKcILT0qDCCSc+dLWsyz/nEkzvrtV3iCYC9uRybj
27UUYuWL6lB+91YK2uHlBlA8SD9i7ZXDuhRK7gz/blLBFTLtGzJtEn0qWH3OTuLtMkJcMiZylc5J
YEFj8lz0wlAIshLx4a4G3wG949vFaaPdjaB3mkhpm19byfQ6i98dGtDkPKWz8gEBib4dSlNv7m22
iEfq8CCgc/lIjQ+kvd32o9O6hgRDOwgi/gkvs5HEwew9ao/4tAwQytli6Pu5fGCYQVduH6/gDp29
n+DKLAGpw5kRPjC0drIuKF9yQ9DS8AbGUef0a2WD++2DpfjljI6Nml1DUTdSWn6nJaDIYoJolHA+
JOcBfg7V9Z9feXeQf9jWjv7eV8UF8FDHC1eUB/NJp+9A0vkIfrd3+hA+W8HCHHZ1ljK85EDgDuQ0
IgSSwpFPvvJOIEiNqFvUsD2nuCmO8yFB8ZpTzf5CR1dZG8jljV4LLn/iMeVgisVlWLzBCiBNSGnc
BB6RivsqOfU3jN8cp4JipHQjg2CkIOMOROZDwgHgwOuwzzqXf3/MzLfFSrXpXNs5WsNSZyyThRWp
kiAK+zaS9uzZ5Du8t+4uv4fSDpvwUIB41m/zud+Q5eDzgIl9vzsvZwKRcbnTF6v+ijCVerd6tN7U
vhi/HfEYIjjw6N0wykecmegBOCepF/MwEVTJvCa6Jhoimw41ARbUDnmK3diXvrpfnSSvTKH5EPmd
CXuaDUkSJl7bUsNdXh2Ly0NellAUJl5kEqbl91OMBEgYlcd8gOrDMdMwsUGUK4WlQd2vOwbGTBrQ
qE9DlFxJkfEzJxGmP/5SpSdnPGQofv48yoS6GoOCApjMvrJ4Jdjjbw+DmhHjdm59oPOjSJgMFR+w
itqb5/RfSlyrpsLHiB5dR7nx82mrDTWXE7+nmtX9TE6jHmZeHmsUkNYPT9IHcnk5B1SjatespBfr
J3ASQBTQnB1rYjhPdsWLtgHz+4ZtKLxdEzF2u/MKA6hKbthietMaEyrdobng6F0tq+1mEWlkvAtP
IOnm9uNsgMSetTA3hfj/yA74jUC9sCV3wWvSRFCL+L0LmLxIe9xAHkQ7wXE6+jmlfXWZXi1SKeKf
nHRrNQzRCYH2dJNnJ8haLl5MpqnpvwcJczeZbBoY1y3+xBMR2XJTdgcAGFyLVz4Nq3ympnsHZdjS
+W5mPmqegeykeqGFj91+16+kwn+gvDv+6T/P6PXrUYufBmJeJutvzRmBWV0rZh8xr5VyvzxWrfta
Y+Xn0W4CcQAtk/2jTdvpl2xDOK/KD6MWkgFfkmQ6t7bJcMlvtDVF0E28bw04GGx/EsaqosjcK6NI
W/uIB79mH5GloeQLJDyXKsFNw/8x1vUWLdmUC+5SPS0MFLt5o/5/HKGYueFYAP/13WQdTeM9B9AU
Hvwhh10tXaH0gYn6dUqgDl40381ZR4T0ULBQpp6mftzs1IR4Cst+UCNf60JqBEDXeelDXRQ7sZP9
GKdYxBWWSHKTrzWMdvvW+YaWrqlajMxuTh13zJGcFJQ2PYy885lOpSIqWW8PTZ68kkvyBx4/nqa4
x+RYQF+CL2T0YAN5UHstdptZmipjZw1slwzk+Kfv/YJR1dKGgdPQlxzPxp6jgEa5BEgmCPszlww9
MiinLFGKifY+EUn3l/xk8kIBMY+oWmuzHVzez3ajMNw8ZxQR+m/Bo+bcEKn1fmPA+hhqFVTwkakH
TO5ylUhsPQhlZFjmis6cjDDB/bwYnPchMv3yWRbbiKdQc76uLoinETH/XQ0XIj4LALOnVDFwYtxT
BV0DMgGjKv8nQeQwTcNxY4etYaiDgU0dKCWrY1j3v+35NpQMrsiflEU2SbmFEEUk+QcwqiYM985J
4z/zJFIIAHGhl1NTenBdp1dKwhTYwico1nYiBMYXGNCZlC+Ji1jMM/ShOG0uQrPHz+HZcp3iXyk9
AqIENkIbY89LVepDJywn3JWV8r/nDlwCKq39ZqWQbAhlHGwYOvHTx5C8aiUBk5uVP/HKHHNrye1S
fj0nZIitju+He0/O4neBgU8vqGQxkFZlifi5i3k1LcNN2KzY6+SPRmCPFxMwhwPI7bN39bxAy3SV
7SJyxfhb2W3YY3JalWE00ybDzbPr/fT2rIACh7RVCxr6R1tIPwJKzbDF8jZnQylgCxA9hswo48Ww
K1yZH4KoTqaKNivD4/PoFOwk8X4VhVwHoYeGuMrMdOBKWNET1r2d4esgPE80pOPMx90umrLQRTyY
XjuZ1gU6J8piEHeDJQz3RS90MoC0Du509D+arUQgD+uYkUUrePBMJE5TTsM1xdWvw3WdqUoTlkw5
qY0V9En7S6iI21yoCu2+M5uV399l/+r6EOohuXqFOnIjNQYLerHusSgVi+plYJzbILCY0MVWf/BV
/fXcv7V6QO44ZDhIjbss4v56fSj4XpHRPSEpModzfuTGLHk1v83PMt4hnfoASCCiF88DgC9rYIez
TIpnBTeegBUzRL5HVZFzrkL7RFnKOzRFPbW9e67gfmyoT9PsHOJ7ZhZ0mx3QxcuDnw4OLf+zpmIE
MCBoDn/YTRLmiK4eVp1xelJhzOVSiZo8hRYA5Os99edYDWG6xcgxTwfQ6VoPMojVHa4V4r5l6LVy
gSZxeFVgcMWbb1Rl2F2gn3k/zPF7iPJceUp7Oh4XlANkcYMi3W4kWTI7/FFH3OFpZOYJ+kKZVkVD
Gz9jkTBCKL5smURt+Yt5lizdpgtpAXvrJ7IUyZqvpJ8b7uLXqdEyi/1/jA3Rzlc0d+BJPSC1uGc8
u34SbzT2YGUYbahUheTPS/U7KW8w4YA1neXHpgtAk/Ll5qa8STVbSgShL7Lvapzz6BFVRQjzwAbJ
okP8q1eRkk6Y7iv1GiXWbCqI5Rm8FDj3R829ZoaWTtoVvcr0tE4ld+Td9MKIMxgKdCZ2Rd2vMDiU
K6N58Um4XncrE6fB2C/1iYBp4po9HApqCoG6OBkQL9v/pMP8faxTmyJ5EGXcYo7EeXYiHK3sv+5j
Y1MlD8KXvqDyKMbX7p8Act7xMVFR2hQuiCx45k57fhONK1pgFnqwZTmH7LeW1hBnLRcF3f1VqtVv
1oecI0OnO33KkQSe12dYMcE0X+tIT2tPJKNPwnOvFtksjPW2llHL2PWr3reBp01kT395kZ/S1+Bh
Q3Kf8IOU7faA+RHAevbovOV+Zy6ol8Vz5gHhmbBdZyLU2ihoKlBDejsSfbpkV9qxRBWjk9a9slD+
Ksc8gFYcK6Qje+3C9P9syYmxG10CqrHC0LFDrTOjci29GixbTyEHDg01VWF855ldTY3BTkiHFA3H
nE0teupjQzkXtvcOj0PnjlVPOCuvZ5ysWLdf+C8eKiQ9FA1V0asYDvFY62AgEQuxrlSi0H+IWkKJ
N8pViP2umgOltE37K+VVstItDBl9FweMEKtcspRwI7vlesgQFiwHOf0NK+9Dt/0noUDsVYLbZmYG
sP4teaulzo2BtbCsSlhTbcr2oUZwiGg5T6UBmfU2kqyT3DksbQkJy8CrXyM4gx4xuG+ysmxInXyu
uIGskMd5dFUwM8ia8qkkc8ND3gOls0pX6Zkr8eDQaq5mb5Z8JJ0f8dxGK2Y7jcsVvnTu2PrqWTtN
Sm7pAQ+7l7xloFkOlguJdGjnanEMqUKCBsXnzwohA4ArEUKYi5AjSXgGkuE+fuUrziFchYEoxkS8
81USq3NLJmr5mikTOYGEuZgm4a8vOvYENlixkOa41cWXbM1GZxXy5EA7sIiAzv8y9oKFOQOj1d8C
T0OLm3mD6uMTLjI7AP4oqNpKFmSl2s/IGK+6iowFeJ8ydkiVBl2XgG/rawRgJMESU1/awL2Ky2lP
go3ZU3sUmkIuGZJxbr2P7kAeBEvxWo36YPSHtStnLm9pwIrOKSQrVJnPnRhh8qlBu+PbhONUq1uL
VIP8JwewtdDNQrugJxKGa3A6ZiaRZlJvRzvOvrLuWW894Gr+yHLMRo71C+2x2aVXddsApYqf5qdY
O1V/FEr2h7cstQOFkP4OmQWPaE6TfHFW3Ef4z6Wcw7DzbO8dWjqRPufNNTcPXyshL6RNljhiz8c8
+CKmlK45mjBf5O0MuTZHmYW9w4PMYFYlXXQyeVBwM2r1Bg+YsZCVbeiTr/Zm7pQizXslddZHg/D4
qSssKZnGucHtctkXW6iqhnPYHFdD+9/Y6Rx3IMhJOMqSAwDhQzo93ZbnkC+dVWPGMvcU1zkURCle
aTBjyH5mua2JM3feVhzWdxXYcWrvZtNreP5nHGSX1lZRoiMgTSu4mkO+TrT14dPzfGFutH+TORly
IH2lJOc8zK6GZ98g5mmls48wd+l/ieilet78/8MWtgNTInVFMLjD0RqCGH7gFyRXsehUoaZ7fkPp
Nd1l99F3JtKx7X/VVt334TkiHVCnuCWkiDkqVy/0Kw4cq7QqdNEvEi5X6KHptSpNsU6ktn0GAoCa
Jfc+wbVtk9F1pxoVVqEegVl6ojwcYz2kYLAkscqZwZNZFojMv1GtHwrE391pSwROVtb9yGpw2Uka
o57IZA5ZxVmHGDkdJI0oEA3KvVT3l6GWgT/uDGigZ2dxet2T98thSxQnDdW+3BKqd0v7sREG4yOC
aAPCkcoIdCxTawhIUybAs+FORl2kmXQv24QH0OutVvHX+WR2JnMzZuM8rH0bhteBbvuyjMHLj6gi
8SFHGaf72ZEb2Bw6paR7qT7p/0XlUtNO+ONtTIr5DfJ3K0eGQlG6BkpOV484sWuK2mA5lAcx5vQh
8RvCG5/yOnR4hFfkL7MPGbBZqcSZ3DTmFowckqxR3y7KWxgKHTWG8BeFrf64fwPdUWukzXSpcaV9
L6cwuFsuYWUDTynqhMPek+RnW3h+GIoIsia08QNWBUcseSUVoT/evcDZdxsbbZ1SV+Vy6spSuozV
KboUHgbQHIIpiMxS4pGW5oRoVr8BPdy7Zy3pfXz+y1g0XJQecv55zdE/+nQTlKpqkmbE5VfU1a9n
7QRApFseehv2X/+xZ3W16I/zNfPon5xpPruBIL1qnSbnT5YrPbd2ISF40xqdZJPf3bAiqAAo3JoR
Jb+BuM1GbErjAx2p2y1+tSd4aGbBjdl8df4HlWMs2q3MtCCn07U+QMn4JGnHd3M+ePZZVcMIFcWS
/JIWR8SxB+eWWhGLzUZJVlOrMSTYQILdtg+4usPtO68DHfcGaNE1lgCvtBjJccCNeCSymVUOOA60
90k57Vy2LwMX6REaH0qWFn/xo5LmOqaB0YRQv2k2u3t8oLMQnMXO48N+/f/9tYQwSV5QnPlrtwoF
zdfbIXKuCtKzw2RpwHj+fsD5UDFy+mOpBhNOR+7DdJX0ezUyBdh25Np6RSHcpBEXTm30zgC656Mn
a0YO3+3ZiM2fKapXK3JWwe+tZWtcRAidE5xjnsiRRFOy8h/WKe3iX3Lczvx2U9f02r05zfwNY1D8
XLtb2pC7G3w5svz8WFs+Vsn2sC9MINttFa+Pw3I9n25julit5bWlA0pg8FA3RsCsidOeDC6IZp9T
zRcB/+Ykbvd20nsUQt6KTCuj+xwVt60c4sd0rcjYqm0W9St3+M9ZWoBCGgZgxHIYMJwffHlIcrzw
EeFD/nLLy/gXDxingwLr1cc7KkDD4Y3t+SuH5tZBIyuwwtwE9W+W4pqGuiVJBHLnZVE19Bgs9Jk1
QCO8ksGRsxjrOYWY9Vifu4tmoPcEJuFVPNBwhrMcFCn6K0P6RFJ7Rau/dDhWRpzgpETGrAFXsUKe
k/6pRgM2JIMCYc3wrID8GRLsKHou47I3ZO/fjRPASS8h0T0ILQaPBEOF6gZ6/5EOB328lI8Jibjk
tdXKJAUOLcfxvFGwDUE+ggKH2C4U787fcElhGGXuPfcRET2o8WPgvoKxgt0cul0Yl7cwNvwPEkNr
VszgD556nG/miKU9A0AFHKtsTmiA9F59+iUFmbyEEqxgrIkNWiXprqo0sEYg5IGf8bBJhyegNKo5
drFzuAxYvXWT1s2qB/PREi6kw6tz10QaXtYtQJduqIWT435DDKquGu3eiske+j+dYvcarUBHXJpM
q+LCqg47b+FYitW+RrjA87VnM5pEnHphf7pL1OWyaPZc6cttWwi5ptzYf2pg827PFceV1blsXV04
uO8OKKy/77zJ6ViYVlvdSUhzbsuJ5cEoEeQqvO8l88jEpA1T8AION3FlZ5oy2XFoEvr5DE9ilHoP
1e1WqT8s2kfcMcGVs51xf0dOcZC/+bQCSPuawlsHs8Gi0G8l6HX45ov0uu6+vXChkXBO3KDjj0g9
5PV+Ykw2dH65YvNT1nR9YJjzv0x705tyW1IWZG5wCcOUzgOg0P6nB9BKRV0c9Oi3FvXDaCWP0Mxe
Jb39wxkpV0ZmW7IehF5VnU6Jad0ZSiMSXFhjgqk4rTkpI04q1cT9bsJm8VU/qOXZB8efJvGQ+7/a
alQOF9angu1jwLewe/dfgsduKpHrp4G1wfIaxgO95lqDxUPiAO8/RZ17XepxdYR4mf8XJnToY+Pj
+UPBNMNYi+m3kkNW6iOKqE0nsu2XP9hKcD7CCGxdTTiMZZdjUU0v+DZpJPL5F2IunhsQ7VLnaJBn
BQyji8TpBA6zAtjxUybVlJ8a2pQBkIMtzUFPjCormvQNbC/lmet9IfTlRMc/BwtLYGtFEL2G5qbs
ppG6PjEK3+/BCcJoT4UxG2YVDjxQtpvJh9QeieR/aHrISNz+T/tRkYORn8Juh03XGlz9sbm6Aa/A
qzdh1y7oeqtZaGbk/FYO2r8euxIvpclirN2sBPkqe+Z+5xe7Gdby9fweIGyMLct9DYmaQT8URRSz
aq5R0yve/NVHsC4TFVpikQ1t9b3GEJLmfbUjJbbGhb7fbsSrsXJ27Nbxl+YsJTukWDwhSYLHVnIq
vOE/86uxMJwSVTYjfbaEP/P0H3+b5/YAe0KSV09Yk6yPHCHlsqR3+fsTdC/fH7gx9mh8TnUk/EzY
XpOcGWzHm25Y76Lj1GZoL29X4AeCHCI16OeC5udRsuEUzFcbiG7XBaSqNzcO+xGbZ3DL3t7fCLGX
kblMSeJHbvB8ZH16EV9Z89LbOrArB4bvIXVeqMp26Ig1+RpEnsCFxkV7tZGzUfSxIaDuP6mirayj
pxTgC9hp3IdmO/snsHalBzU6tNi43pe91WzmwcDJSSSwZvpYaenK3BoqNTjouvRXvXCs+NBNDQBH
ZFWKV7wcGJTc+lCbQP3uO1x8FRoDQBCfwIuqm7O8qCzpf9hKepYsYHfKnjsmmCtN0NMe0wQwEvHB
FWKVvdhcag+i+c9q98dUf0ceoagOKkWiJ+jrUB8KlqzZLKwLSPZ+1+n8AMaK7KT9z1Wb3JT2Gfwl
bNQ140PgixeiLx7jVK4zsHJ+p1hw/jHgP6BAZb3RT1JOUcHeCmWxO7XXnrK8sOazSZMDffh3j/aW
WaKjWme++dk5w3pxTtO5JK5mKi/ybdZWpUolYtYwbjai9lJ7Vy+v0KFCJcAqzH/5oczRBTul+Jj7
tVaxYALtBoW9cUukUnmH7un8SUCh+cjUIYnZ5pbpYCZiLxUbqdTcUnpyshMgQbttrLp3Ez2RNuMb
mYa65chW7+mrJTQuPpk85Tr2XPPO760T64TuDjzdZDYdUMkeRQ6wi2TT494q/09OPzIJU7uaVOmw
7Zl3w20Z8Vrss23xeL9yxAPC33pDijeMaJPt5xjkjxe3TyATwTTqow9ZqTV92o6sCyHW8wAHjZap
GwmJuKxH4Qi9ajOZWoR6+q9BcJyUEb6I8NL9RLN7G//JtBJJR6cswKMOIw7Q7Vf4r+W9HBc8P1vK
aIZZ6+1E/4YO9mQjGGsbGTECWfzg72zJMwfOUdtIYdGkb3W7eS1PZPNAgQqfLgZXGSfjr0ElQsfT
9461hfB2xMIm0YUYjUdsKPKspB8pMYfOBdAVOe4lRQSFa0yZsKJ3QgTaCfg9rHTc4r7LLBGLv+Ro
SDs8vKOE+NLaaFoaCCEDWd7QzFNeC+NDJCYUZ45+6WK7VfUF8/tUBcOCh+9XfqnBLxO/pXP+2J+v
jO+nR5Ezc3BLmo+EXWRBNB3dLPwCQQtAqsgdGA8uZfXEAW1yPKKaV5z9Xbceu4XzA7amExY2wNcG
dhUX9uO8pbpw6PsGBXrYiZQWOHB12LIQ8njt/Hdr4GkRgnmhQVHUg/NVJqfSm0wzW/BJuEtXnqCE
08XwgKoHoVVS2I7N9UTGerLbfJr7jWQTOhcM6K34aXUI6BnOTlH6TumWUK3N7F05iDq018P/0lbv
CfaHALWDU1kJjTzC7A93xGiyjXpRsht316qXP/qBTrgTi+NJhLSKHZ9b1YyqE+QzuEGM4hHS4neM
EoNef8KMQUsm+0gjEhWIrEMmOEFRVaYpASQcHaIaTrJ3ms66hLJVtj+dt39WyCOFEje8Ool6QH8R
he903c7wJzZB48HsxIuJD3stlPlR05YMFpUlZRCFrSLlDSdApK1S5bGFTbsWrdWI8ry/ppQZyVpk
T2WU5BbWfkxKjn1mVvKS6O9Jj18hSmKlIF9ZsxJWpD6fQlAfCDuWZ48lSqg4GhJw+C7aiHoqvkuy
HCir9nxEnLo4SFqL5bO4VrIHISCVtSg8CICL96nMkWq1MiEll3hfIvJTWdZqsZeffzCynjhoyZAx
rqMRa1GO7F2Sm8sULezn67pJoRTAiyz/8s4nYwXOXiL04xsYdZ6C7xFpX4dSkWTXmVq1pQXmlaSh
UI/DdUEW5IIQtOU+jeDBGlV7gaLXTqquiWxRDJGj6JuH9mL5oaz3rXVO+pTrr2ELeYh8o2cPGBSg
stlVZN1XKyxeiOc1K6GFX3DRgqUC2KItkvSoDTAkrDZ4S/nqQuw6yrVEWYYPGMGyHMeURw4vzIRP
fiLynf2KlmFBKUgV4XcGMmQGf9zAJohPLhC8zyRz231Yq76GSd8fCJmGETSQ4UQwIIy7neIt+hxS
pRSctLoqtNbBCJo0L1TsEgYUFC1U0ak/+h4cVR4FkCsBh7KW+Aolvmhi1MlTXJdf6E3LfRF9I+v3
x1HtpGkZJoRUtLL3A+SVaQBbsAj2Wf3cAsbenCnakeyi2g13b13yIYVafF01u+9D9PxeLMaozd1M
Ka43eDtDeRfU1ZgugYWM475FxmVarOHTZZw+n6oi6Szvk9KNYHTmf5EEvFzyIOJ6dwr7ghcAus+e
4pt9tY2Rg5KMmQhMNyvkT+KZP2AHKePGpjWtShXP7P+xX37TLltjQqyiUCGt3bTqiuChENSPjbSZ
p5rDPQ6d3W8YqyvNElx6nAXSRozGcNJLEP+cKEQ8dcItuqlooCaTUQqXMzt8ypwnBbcwEtsmXWV/
q6vcOxnXN8abU1/QW4ZMEXQz6lrOSWQoPlH03MU4dW6H60mNr2O6lvjN/UdKKGE9RjfM59hk70zN
GhMwajzsh0qId0SrG0NlO4Bc9fifmvYFFTF3OsEUXSiy+oIJ8HVNx+BxFtbN9ZX7j5bjd0cgLsVw
nTXdcenBfc41v+0EzplOdXUY9RDFve/xcnUZd9zJiknoJD/kzCys+oX3fBR7CGB2/oz4VHTA1/7H
O3MupXEbnk4s4izHxaPzun9/tJG/Nh7mXKuLH5ppHZxKMfRVjsR84lZLK3ng3cv4rZByKpDFOrKz
quKw+IxPsMqTcpRvexuP33tKPl2NzC5cc6fzOJoCIuIUdbvHL0n0kCh4zLEhnZ2x2+nxADUaiS/a
Uz1hnLcFS8A9DnovM0EVCbiUzn22QiG0ENl4Y7tjRljkTKco+2sKYFmUqfUXKO2K/HKm7hh+kDWo
Y9WaDrC/I2lMKcWt1RvePqGS9kxoVyb027AgSXuosxP3JSJBEGsSq0zfCV9+E1DLPJf2ku8q6lAi
GFIFl73NroMWpT139h77Kb2Kgt35glxzovzRN8iwQB9gfnHmUbym5iHoRK8C5mp/M94Pq7a16Vpn
VFtKvDmFNSOCUzYFpAja3fHQvvZNnFGcdzLjShGD4uDwYmyRzrLTc2fKnHXm4ErEeedlwUuC9ojQ
lQ9XVyYZZPpWvjTbhkVISFYc8OKCafhxsBSr/ZVtFUDqR82vDtKrHCh+bY9z+ZgWGygL/Wmetfbz
E9ZHSMoE5uanNO1Ahxqq11xrUiLzvJK6BxuKS/0WgF7qYP6UEeUhrwvxIsZCAcVpaLXeWox+6xm6
O7mxfkRD22oXSQ3X9LBirz3ECtvMaDKYf9f3d7c6lmwC9lDFbMBoR96/jXUT6hHnGMoDY5lkTJa8
dPkfIP5xD8YC/X683Ho3RK6FwxQ+knWQaE4Zx6aMzw6coBjF71i65Z0yif9nnZMVfitpadhSqlkW
mOUHEbilG5JAs9iLqWnB6iFGQDKY5ZstXXZ3VN/y5hqjGWrE9IkIstzZiNHLvX18yX6pY1LdWGX0
DnhYoFPmHTgMhwOTveXccy9qughxYoTSvCcL/Kez2r4E5+AF/ZbHQOI6Q/3ImAPnS/3xTs15Oo3B
dtlpZag34Cysn4gy1Kj2O4NHBp2nOhUvr/I3foFJI0b06tgWbh77zSYTE3x7k4GOzR3gxCA6IP1k
vq8Kthr8tMu4Nui2ATNOcQidiOwlnjdwoQYtlKIbN4X/sekAK1OdKq/9HNXr4KyNZfTsRv3B8X2h
RncAsYYN1MSpgjZz+WelUIlzDVWdh3u4QWTlaEnIbHAvKy44UET7aKx/NGhMd8AIGunzhu0K0iLp
VX7zF7/fU2nnz37Yr59UJKXzs9BCiuV+c4p5S4kLUUG7PnRXPeQHZgAuU8xASZRFhcDRSlf010rB
ZILCVEAZ2w+h4W439rbIjlzo08f1DDcVXr1uOi5vum1GxPtAkBHuZhtsxthr8miYGiUVnkvP+QSH
/nn7kdeiRtLtfW/lGWH7kUEMs4O0H2dMuLB7GyGRRySN/ubhZYqDq5ql65vVwb6KlOfiS/plJ6c1
g1SFptyL+xASixsV0biaboW2NZyb76/MfpbWr6oSy9xn+JjUu1S+EN8c90K6NHTKp/FJcxWBFvb9
M0bn9CryejXugR8dP4HNmaxJXOtURHgwpYVFcwk3rfANBDiq+eEzZpnVcKcSj+RsxIMwRCSIirkb
cGlJ2DWaMgUCdFc6uxfMH2nTaOsNbUsqLImC7YJoA3QiSw8QFTkjYdhZfzQHQosYooxWm1/p+w5q
k31v9uyb1c8FZp9Z2GpiP0vxfR2vtkCjm3PxyLxRT889Jj7BXqFzpB9miGaCgHlBldr1Y9vFbh5Z
cNXWpSlAP+TalZgxzv7K5GAJ2mFOxyq5YfdvrxmyKDQHjh+sMmT6r70Pd3V1TNTjZNmyHP0yEeA+
yMhB5pZ9MrhLlKYxVYbW6gXChqV9C0k5Kpdl0gZ6BL1usbTZM4atOF9f3IUyA7EIvc3u52Xo+SG5
ysKdgLUjv5KLxKaEOqszpmFmxyVROovJpHaRFuLOBNgssq8f1MZzBWOKKkLRFaFgimCHJIVK7E72
SSV1AR/QqHy9a4h4p29vI5EMPZ0YpaeBZhFLUDPUY2p0wGx+mY8xQf0l4tLYmlpeOLPz0eqgaQXh
XYPAJgoSMUiSr+mKI2CAKrXfo6P32ByfM+Hk0BhMvNeE9aOIaqF8zFTuRlksvqpePGuA65Q5I4lX
dpw0Q1VL790iedK2D8nQVJe52VgQilUibG+uhTUB1VPJrNAOy7/XjXTyNnhjCWx2unZCEqXmVlG1
/Cv2TY/btInKWbsr7R3fw9f4IdRxIXrTnt0axnW5K/k/xj2fiF/kHLoqMQEIAxxNnd1t8hRoFCpg
7fw+F2uukzK6w+uwLUrA1wrjFhh/SZBl6+u5vU0YIKOLVfQROVNX9gHdLmSkSu6aNtU7awQFrT+a
MAud0SwwD/KQ5AlC9z1fXXIeP2wmBIUPOF1uG+JdPwCsw32L1bPXqLj2JnhCji5bvD6RofiiB9E4
lwFX/Xx0YqVkbOLRgbmxSoI6YjxVsiyfLFDgSPoysvt7Fm+mZmQDNq2tRl+wbX7sy+ra8D0pU1zQ
j3D3HRRvPHyxEvMU6YQTjPk2cD1eFUJUvzl5Xpb3/drxwUCk+jKhpZCsJfTkRgonND3YoPVEzRhm
K3iyI+Jzvcto6xuN/wJV7G47E4rz7j++4zoHu7qq3d9/8ye6m4+dxEqa0fPw1M7dmU3DLY0KmyTO
79ApKVJdcUoQ6rW3YYMoM7BtmGlfsx7gIfs82oK2y9tKbAFQt1yC2N6D0uf1lCAPvVcmWQ9z2Def
9xs+3dA5Cj+HHrsCC4Go4iIrgCfyAZ+kIFhzTIoeEL5eKQ/atZ4fS7SLT3X7RJLuTmNaWo/w1IYS
nIp0YH6BSjPk2Kh+7NJRxJCSzJPiddYIJ3j9zwkkxnvHI1Q5qTOjVyOC8qceS4Jc9cqFbJ3+XugM
6AAsR2JB3k04Ko07MyxbH2QNmSxtWBH4cWbWeWI5k6BCAdQpNCK+ohdl9CQ6alpfiztiM25XjcCR
n0Q1xffNe5pyvyrUQoOMorgId/knKErY//hu7WuiW/uEuXx4yl2FrK3El789sSTNdlhBmUN3Nog3
8TJn3L2Q5HzWRlsnf816x3PxRo8D+MU/rudUTpLLnmmrMRFcZoplDUav+hiIw/LtK9GAGt+bML/S
m+jiJ3m10Ljivv/Cu4wbTHyiOkMA4B+qmrz9EwZKeWF73tUb/qiFo9BU0EJE3g4xUOLU5LIK9yKP
OUAkeOLSB64U6QdwueZcG5bygBaJCeH0dEU2xa8Q26wOpZD8+fS/nj/D5/bMhyxlmJDJOobf8+VV
hS8O5qUy6VtyUxe+nhOiI8ICOsMRIbaxEt4kXxY5AhI7w9u267TPdNTWYLdUOuqE800bVUuq3+F+
d198kb2R97bA/namf5tpYQuDP+UCOeVVFUlEHshIrTd/VXeoyCCGAbUFz3X/4whVvfkjfS3jfiB4
CY9cLyDLvKx11fPUTg5iwXN9uRWE0S1NHrnqrmUk1Tzd+WV0fx3Ni+VaegCTM8KeZAT1YIMnt9wX
vXMlb/Ozk/fCrZr366GRIvbzVofMX6gK2ZzVphu+qt5i6TEzhwqOV1QMKkn4fkkJCg4eB7pWr5qW
/9w185Ntlk8DPVxdw7H9OYHg4SloLfRi8lcHCtbzEkTgDVAvtFelrksQB1OXAEjdeORLsgbBWB3Q
vmcll4t83H95AeMqxiZ0RsaqosYwMiunCYjDn8PKdw+eiwAdiAaVwiszvvQPO7kHYqjUSa1W+xHL
5mLcbGIZ58TXIQfW9dimcLOKxs6T0qm8L4YinAs3a9EGl8aAUunrXEBVMweNnY4N/JB7Z08FmDKc
41ly49EBK2AN7sbm0AK077qEy/TnPaO7Y3nNryBqusBSRLP1goOl3O4J1upojI15zKY2Sd0J7aBp
wFKtMGumQHPgXagGVqLT/7br0z00/GkwhOs+hAxR/hVmLZr0PmuGRpCLWWmg7aAdoPsSIDAyZ1S2
UWHIwqX7F2MkBc5r8DaXWayUBTSZpC0F1RTQu1d455yLC9OHqv5vGLGL622k7SImioNCIbJ9IdbY
i79vMjb6HjiSpOl3+mOArLLcyv0Mf+UkCkgnpOIsy0dJwVRJftuTRk+TzOWch5NEdTQf/VSWMcPr
ZxMjBpDBuaBRYogmiFXojAxy63mSWilpUh2qvsNu429uDn0yOp9khFqoW822TFcFoV7ZPDI4fxFd
t01WQ3BV9eCY9ijs0rw3bcodDI4jM83NjiGsKHllBtOdoBAQRUV4vkuZ2Kb5wxU0WncU1uJdw9tI
G9kkBLrDN+p8ZJCFYnbQSR79bdijLD3A3rIrgPQOH+2FzRAjCX/MOpOfUOhN4Zc+Wv8bMLSe1qVE
mGyoCtHVmvnb9f3LFORPawSKtCsUjz+SWejXvUszQl/BHzepyTzo48BqBNDLPu8Bq6AVshsvoF1u
QZwYCWTOzFfFlzShiMJLRsiIxuUatellyoNQ6petayh1G73YQY7HbPAyL4QEA9WpdKNSD7uxhCK7
XKyPGmsxnkaH5v/zlSAbt1tNRs0786/gfLRoFIpqxD6UjSuHRN8OGmX1qAwUNT9IuPwBF19OEO+K
Mr75vrbc1WTyHySaRJMtbOl75I7zY6/cC1FauasQh85cmkW+2Nz1ObWkCUNq7sx3aEY1ptSRLrcN
uw4cC5t75ZSGljSoTQr7jCF4TbNHeBcOO09S9mJjbkIUAhG9O8QCI9MdgM3ONk4/xX86+EoQeoHV
IE742ym2idUbdXEwjJEEyyCnpICh4WMugex5KrgOkSqZ+M3YBV9ulTRazLdK/2ix5yKcJPVUPty4
iSdp9SXP8dCB3YKE6sxzAHTDL2OpaBjEaRvw/i4Eev0DGjgo3VtuauQSDDxhyYGbMD2bXK+b5E8s
d2vij36QMoNypp5rI4AzFEEGRNBMTHeCOBCvOpcUmKzdxwHG9EY4E4a0J8VJRRH7a2y3CXx3PUH2
lZRTGL2Ihk892LlaGETUl0xyPu0J7+sjG0E7nlHbZNq/f000vW1MidxnVIuvFtCHMziNoj7WITjV
Xtc8Z1ios6Gzbwry9sOsuU5THn4blhd4p6GCqRNRt03JCNfWK+qUUhCfomwz5wGIfO0fZgB0GnuK
LB14gqBF74uu/CWQqhNrq+G/CbP3P6KSMGaqyx1IiWOZImP9bAtzoOLYwg8QvrcasYwYUPsFlg9S
HnMTXw5o2VDt/Y85YTOp1B7n584Iw73phz+W9Dn3HcvuIN/3CZ+Dr9vtChv+imEPrZfNtrzb83Ei
9XRmU2NZFlsXgFwBSakdlFrQcIm6ATMcIej78152Rv/gwxOO0UzDxyHohAfTpIMnJSQDI8A5FEP7
PwSLplWfT46Mc+tjweN7+bUSsBYYAeymYZ07uaRQetROCVeL57c6Oz2NfGd2Nzf06GxUkHId1sde
VsIaU8M5xrIL/iHlH/G90pUGz3x+GTIfnitl5LAARM6stERzDK3lycW6YDfwviqOUjEh6GfAfwhO
xQZHQwYuQoXeLXKv3WXsWHPrc9pvGuQOdctb9mngzajlj3OIIUcC6GVeilTPMSBVgTle8XtO4Ssv
uRaFg2tQV2ac2AgDe0iP5LUghf3VT+p3Rpg/mvg15BI3SEDsD6pfA4235VD9C/nGs/4uuYqpx922
IQEw/r7afqIF4bTLySOffs6lRAqT+3OwOwAYb5RSaqXehk4uIlqBPWdYcsS2x7JDoDKJt/Zmk6lD
A2DI4TPBjFwosGiOqh3WGrUiAY+qJl/S8gT7HsJ5OCG/R8W7vm0MHZK+rsDjM3SsbcNCjn3Rqlag
QJ7Ac8qXkwF5a6a8VKkRDnDKDeLoW5xxZPjvL2NyxEgJt7ZCuxnAz7QqYPluuVLP+DdD5spjeqIu
BijQxeafxxVsBs+k4+S8oviQGxBhqYR1ie5VHyJiv//ECdvHDdTsbsD6ayOjOo7nrJjIQHcPtGQc
7jY+VLGnG64XgkTByfTrYXJ6pcWQq0QqExJYzgilTQPmBBTgazRUK1JAz8KASGxot4Z/TVBHN47i
8J9fU7FE2dkq6/4XyC57xvnrQUCfNWQ1N/JjYBxRiuf4WboNrupYVEZerlk8GOCZj1pCeR9ty9R9
cjTa/UbeyVLPXMDOnnGBPtynUHwnqWw08XjWUaWxX8W9LWa72qJiFNOLzo+B/nNvYrB5lC8F0XJu
zQ/QEb78zVCtSjIj8HBFJ70aqU5jE7yGjHDAc2Qi8J677d2PEbP1Q4nWH0EooA2y80WDuLDqvy9p
ASEIOrf3vVaqqLBpqehcGm6PHxYLLVo5caGKRm0YBd65zJOmNZKjgWCwTGBpS9OW18/9tp3XCLFY
MZUajlQ5YwHBjWtXi8l1e924OOScl2Phen/KiMuEFw5eFA6kpOv+7Z7nnc85nvP8aI6wn7nmxXIS
vUygYnbdvGZLiNW6Az7I7qZrEXZYxX8igjSGuYvzvD5suTnlPjl7JuE3KQ0RmyfBjsQyEDBRAM74
dG8WiiDrtpIUxSN8K742AMRogbgzqolDEdZbiJUJ/f5Fc4xXDXcz6CHMWSFeTsGqcjssK0RvvFRW
RgKrK9fshqWsLMkkkMi3DVB46NVzPh2pnigSU2BT4v0cFBbl2dUs85NKfqjuYUhGO0d0kJ243jvG
UavTCclVSADjQSMtm9JyIQzXxbagCdSidGJmSPdUN5iC6MbYR/f+8xhBxRDyKIxn5wpbOXwSS+h9
GXRDCExTeej9eQ27illOnonR4uzi9pC3Imd98y5+URE/qWlyCr6/FCQjL/jxbiG1biyoXwjiSzU9
dgZKKZki2iUrl39y+v3ruaLVWIzruj6NecPpoePzCDPHhBWFdj2pRBDUYQ6UEJg0QdY8yxYcBNiD
FbK5tMgXbG+D3ViuUTFwrkoGMOtwz1MgYGuukqoYUYktKf3oM4h2S6VB0TG/GH2c3cZjU9r5ho8U
RbDMcThjiaZNmkOMvDkw6okJMTBNxe3Gj/6ZFdqFABP0wo+KGLKfnkKpOwSkLwwOe8y61QsU+qm+
RQs/PiTWUQsL1tXggfcZ6JJaEYT7kYNV6inEMgn7lDtJkle2SOycpGIr81nuUEB/TDX/UOo8t2gn
InwwljFObr9qTmDGwWrFSR/iQuxjMdhXprSN+15gJeona4jPt/DMSjNIRbknMaVjPAeO/hD5GOtP
lmIu3KpxuA7QnVkGIbS4R0W25uYsQ69vQFu/khdQspT8iXs6vzssrNPGH8UCTvXvfPzxF0kf8uWS
I5pjMBPZz+WIG2ySeCByUtovfaJXOMTjn1yjqCFf9fFMCmGVnP/HKvodELiuxxlq/FfV1ArS/AOJ
lMboCKf5irEAxG9CzUiZXyh/LS7j/Jxwts+9wCornosq7O8BwQGVeiaH+YosME9zkfTY6LNkVPeQ
YmSnMGmpdsUc1HmM8mzaWgB1WvTSIWdq2RIOHFjQMINDeGLJjxLiWnnkIOucBJr+tOkiCJSP+cDJ
55CrYpgviEyDNixhK0YSMpfngYSQHbYMpfGm0oHSVoHDoDXMFfrLw11uQnv1E2Ij3KEbuSzN35wh
AIYlB7D/99yY4Avl7yln/OuXr5i90HGJegCHP7NZEMfYn5LG+DeCxxlClpyE7LU/uTZNToUBxlTH
5yNhaxKfmyUm5WrhBNaCW3RGQSvczpMqoXrl2AoeDMXY/+OGW1CHENL/tUVs5R8nIhnVBd0ZOmoT
HBHyfBFHmidGTDzNbvce9AGbYbQTdbuGj5NVkgyno8KEMi2oBYX4QO/1+hez1V5qTK5BLib8FtnV
6f/sbL2xO92EtBnkuM29UtuXbulKLbwf+Kc+E35r7Xmdg8HTLZDtB4WeE3LUkmhBFGt/EyGkeZlG
VZx/oVinsqs4MmlySp8dXNSjj0CGAUGk7t53f8j3xd1q1YmH3ky0UwefNL7u30V0i6tLLMErP3vg
6xOmjOla/R8rVGgPU76O+h8cXMIFEBOUHLlvkIiLIsESTgeaG4UcCFWoPc/HWnTOGnirp9I7B+R9
zZ6GaZfzZ+zIEmk67STKEf3Kk6UsRvR5okKbkGZkRLIyFkypVRrymUIoPCJiXeBETwKTs2p1Gmfi
dzkLc7Gdpa3Z/F7fqFgdoXwm/szGm5oJYl/so6g6vjcOS0aT18EYc02fHkaHm0Em3dz8LEXRgadF
sZD0X5+UUfk5fWwLYHFUD4n5B+SuRaGfgWbi708Jki/SMrrCi3O4JFRkCaqitC4X/87PZHn6DuVT
cVsTeDVRHtsx9tyWKiNEmxVsL60ggHqM57tC6D9IpI+g1tXMO5OMD3SJO0vs4CfeALsJuGoEdrmo
BHbXXDTnoyBZ58gjJd71HmJmjEhXEQu6pIe6baVrSroDDfwtrcW8l7SoJpOZnDJOIzjOXC5bCNk/
dmoa3aF4PoRM6ZECb2G7Ke4AEwVl+W6dDaXa54ekd52lCbs+Vq/6t1h6OB4AGA/BQxYtj7rZNRJC
w4AqTPAfijRPkFzSYGbHIgYpgxoBATFnD0U3KJuBVKTmnxnvCHnCGfzzFgy/3YWI5Ou17pQr4qOA
6PAFgljiNPJnzxcyjTytsKp5okDP2qfP6uDMo1XIQoGW2YUJx8yGpSXl0J6xQ0/MN6DdfbzfxIAY
fUqDWAg2IBsyKhecdRP0TXTHUQSnD75htU4cnMuL0EOHWB8tqLAsBpMNwLxDuh3J+qBGR4FBI92g
3amRukSTot275Q7XxKToVSNkX/HGgdlNp/eQnkPUfid+AvSaUEcF1A4bgkE0pAoDn1DD8lEUv7D/
m0GRnxHs8Q8/IvZZApwhZEYYejPn184rN653iBCvsww6IzJkCwADjqLQMa+E425lvgOxIM5+V4Rd
SsqcYWNx8C7bG0MgH766txCPigvxqltciaAifX7FXyZQIYNIEQW4iLV5txIHXtrbRIUVY3BaVMkP
IlUAwzgkdVw7gkiLzd/C451TCVp/uFp9KtUmlRggbjhXd23XdVxi4UWPDPe5CEpI8Vk3QR2Svz2e
p1+Wy/MiFPOFohWtme9N5RZju02g3YuTt1Rd5K4YCCfSLeC9pW9RBUXKuF5WLxDJ6uvnK6Rh1lkx
Sa/tdUTl6ZZ4pK+Wqo7fe5sgdhTx5RqoxLmP/rPZQ9K9uX1J5RNgPcP/FuILeqUDWixmJE0fbwP5
ToFxD5lSPpq9nqnx07EQGJrEhk8Mv0rz1iJRLoZkZAdptOrhjWxMdpfFsrhHTR5+/HJEd4Waw2YU
PjmQLSJah1SdvMdvlalb+NUkVNjDvK/LIWQ3P2xaPwSUkboKjQIIR1XK4qVCJtwTgiIZiPRHQDcj
bHdmeZwyex3Sv3EG8yMHyQ31DkoxcgDrXfc5FUhWTTSLEo6bEKnENPWJ+sHAyLgDiOV3c9l8Vkr5
WRKQN0b2p1fDzcsvu38nHpRIrmqAKM4zrumQRsny6mns2LA3Kh1fVbVu6ORMuOZMb16IPVzMq+Vv
u+nRC0nBJ3BCvB0oC8l2rZV+5eqqAdWXby/Ul8qqs+2qIK38R2lU1w3g/La6r5hT35VIP+7MFQu9
we3RZpbdP9ivNCq55OPTJGqpt/HuXsnEOC8YSv6hJL1FwY1zESlxEqySjtEIm0ndHJrfJrFXEuVp
lyNGC0r9kLyRCPPoqKox5hiKQ+G5v2GM+vPsv+TqhziQU802Rt+GObGCUwGkLc7c4MbKD4cdNAjW
qSp8xQnr571SqgbszVePvCxEolnd0nWxx7+9SP5k1GiTpKsugziSF31x9WLOXGjLV52aqXKpY5j3
Eh6C+p5WSjsZo69hcTB8BRRt4UcYm6E2/2ZJBOLdd3PB/Sy8zeYZ6xCScYdHC7acBW5C6S42uHsu
tSNQyESLIavPYVb7nKblatwIU9MCTunaP+gWXyNw0a7MfCMguvwnCfLiymVlxohb6h5UtNNlSDhy
ssSyRy5wAZyUpQND9IGjiIsckTBBQdq8Zh8AA/v37QN0TX1ebBkzfgDQ+D3KWihm8n6Hmyj8Iqnd
YTrqMCxB2xIlPPdEtH+7NGhpHAXwPP3ppiF85+rmepMS9fM/TeynXeiUkK8lAPZ1FqOUuWP6x2IA
TGH4nJRnkvzPF9N0MhgcxPFFOljiuK7TfbgQD182Aha26zjLCnJVa3b9zM0+X5Kdv+HoKJ26cdjf
lYrcIgt3FYG63K8acntgCfFohTkZwvLHjjCwGWrK7kmE6keO16HLPtXbKcW8bTjU/87ahyIekvr3
r5gYqP6baNSmW9HvbdJpZ9ldPWRpZN0rG/DFjTB8/veDCgrjxgImAgKKIiPXeE+3QWjhnRwZkVrc
baL49njQV1lgGtu8OBIIcDa+YjiXzxWzDMTruCMCMcbdettN7gnWGMrfMfTVZaOD+cJzPl2iVgRn
Gbe3WGT77Jb3aWqEI30yYAHAY7rgJ7v2ytPEYlq9daZirtVjTeI/fezGaTtZaedjk0jSklnlVZE/
M2DZd6D5EO7eejQ/pq/dVHWfDmRE8SAJAeHp6AgkQt5pg61D+PSlHBiGzS72PGqulviGyw0dn3CN
jMSOuh6Tz3HIQvU7aQv2Fat/kME3AVI5lzhBbHCXL6hxMiCgPzKpQvvSZstjiJfj4ZvxPpOC1YED
mEr0LXb1SOrLojXxmFWwbFd00hAGSa9WIgm4gZ3gYrmhw7a6NsJUZTHstUBK5JkekBTCtoyUAKgr
TfJHLmWf8hY+B+c+nYNYuOvCSkUyA6+bk0we0vzmxBm4AwrJfcxzKINpoKZZSjBUjt0LxYSKlE2j
woGFPmebUZnSmP9MdZZK6iCTHcr84Sj0t0ou0Pf79m5mLXAQAgcUt70LJ87zFWNJhXd3J0ka/9vI
iD/QP+HNKPqRNDSyU+f5tGx2vSrLnKQi5y1EXMA6EQhLC1YgcUec4i0bNJ17oYwSCPgCWWoPL6e1
WlQGtxjGK4j9gDfphr7q5LZoL2qpYlE2b+YIy5Uu8Y35JtqLnTjO1yFk4fuPNXDJfWkdMvt+tF51
NFIEyMt04xK84MBp5gg7nuyPBa2R7d0g3P9ysMIjAmHKZMpaLYMDXCrxDeYacBgE9beCLLWqSLEB
eTdvVIMSK5ewPzP8VAearv+7V4RszKCyp+Y1kOQXJSFNtZ2eDO3abjcqCXKauz8zPwMxrVDE24r2
g2JZ96PQv/InfNOcKwqRvc88fdY8uvmDXcsQqYyUHt/erIb5mvuYumLwhW6N9nHkrCOlOoZCAf5M
zYedkZcUPqKvaJTVutQRRWppzqufvlf5Bcm5wqBa9vDNeWt73psLyOWAzg6xo39H3rElXX7Xd7Zi
6x8A9iP+qnj8u6iFdW54kMynsE0afwX1FB9D48bhjcbEwu4RQlBlGxqyS+HpB9GB0YPEOtbgvc8K
U8gWDQCdp/GUkDBLKJy8kYgj81iNKuCsCN4bUTMDnPuDaiLnIpfhvV375/Lo1GepsDIeUlUso9t/
gS1jGVP0nVcWI1BQgocJkz+B51O/TNNoxLX1gVgaNWuim/Su0Tf7mTeqCUX8tjwWlLI6wqX3nhNT
Q1UZlrLFM3pIjLakTFUitsY2BvTEqfwZmy8kJNas/5KNocdoe4Tnbcz6wZxqIfzcpgO6jiAOOEEq
3ZKB5yC1iA/qiVxM1y4KvZtTjWBHnvBYJaO48Bw1MBqCuhRL+ywoxeVcl7tRDuGIQI4WMwVYdORk
j4MgONUw1NjDiBU80eVv5mdHi/JguY/epvRKjwzDX+WSuNzkUIEpeMcjBWoHFL5GQ2XR3Ugm2Aum
PugkNhbmSm5EbRT6rnVEJ5ACbCLfe+Tpmg9xD7UNmlQYXUysjTdpRSN46hQin47tnuJI+uTQA9Mk
bIaZNBO64NYQTBpj3qkeTFMQXvLG9+VIMT3mnzSImLque1SK51cCncx0jOVa9OOvvAGjmMe6EtVh
jEEiAKkjs/RnvzGdM8HDU0f4qHQsTkPa0wjH9lNyfvVzpUhJYIcw9KTYMFafWJ0Tkd6SpFxONDTN
s49k0/4nrV8hV74Mt/Hwg0gXYAG2R5B7SEZB+UqX5fCKuGNJyT3sjSH0nrG3HmV8SU4XiE9aX0zH
AcG1tHDpsdIaJyZE8RTU64JEWUr1F/jtDim+mZLdCtsBTENvhXGvmjjQ9F+Mz+/HzFVtFLwWqWlp
WsA8QZ8Vg2B7HTE6eVpZEC3Vnia+jnEQ1/P3tb55/QXTCo2fS9/wHHqP8UZU9LtRAl2CAY3XgyKq
OxXe9bt9k5HZfLuYPrTAZnMUCva6Fz1cFoArPOQTsF4ssRaUA1123bVc6GtmSCfrbtfZ4Ph53dm/
jm31dEX+ql92xlL01SubbISmNvOJz2hFtsyaZkcvMcJANOi2CPlJeyRfJZrJasH1eDUjzU9ruHcR
gTN4s4gr7938w5TYXK2SYIwLOG677FXLNzw0kSb0mQJbbKM6Zcz2310jwLe376UODu+UNP9fD9dq
t4i8FNwvLHqMyncHqncWYccPgHxfzh+sLl9ImUNm/XtAMkX+sUh+ok0EyBOj9plsLSXc7AjUllmv
dIQpXvwmgKhknTDsZ/iz75Q679n7m/rqF6irH8UGCQZSYH7Lx8DnbQRH2Io89XpE+7488guoKajr
XUSrXR39YFItWdSlTBtdcBJIovDq95hbvA7wMLkqw+NJP28joessIlz46rzNRoyviaC9GpSPAf6T
am3Fh49sYUeqhy9ZELpt3EmsN7+VTxj8h4cSBeTiYWZbuvRWLfWpICyKXqVFow+6JMWpXT7TSrcU
nyPxTCnbvfM+7Lh0GDHCmEGKOv8IwQiFUqyOXiOXj1e5B/uG+Z6PNCtwAu2qaW9thSXEtNB36lKl
o6sDnQ6lXXfkzrX2vcp5sbGZcTfDoNkqb62+QuLy2hCIR1cTUgapXkrhqY410ooKCux3FU6W9fkl
uo+4auErZD5M2t3P9KX78LVdKGxOUBLaKCJxBTHao353TelYNg+fGkxdVwIvrJitxEoV16VKhjGC
KaykZ9damiZ7+Lhok55tDixeQ5JbAfuMqsinGZiCoSkDz1z3Ae/E7Bn+XdAzU4XQgIo8+W7CMVa8
1PsRArcLZnbh8gawy9LhYO5OT4j+N/NSIMCxGE5X5ppIpof51+CvxN/WJsleBcwrEOyh7omVUV47
9hYnPqW73jVeQRVe1tH9upnpSYhQejWHBDX8/X8Tv5cGBzeG0fChL0VqMgVK7MS/WULhhCX8Fzmv
rDnyB4WXaSIzJubLTsbKfUpmkeBBmuitl+6Gj9HM+aXDVuaSnEsOAyjyADSexI/0GLyNlyqTIUmC
pmGnRRRXCgM9pR8Dg3NXsMbWMlD1ZiyupVapYBOQSDCqc6Zwgcer/vIy5yF/KCOJZxoDUL629TVq
1avQxSqoHeG+yxP6NTlwJxVVGx3Cr3AwvdGgk/4k4KudPxaJyE4A/06NALXYOc6rkFLwXyEpKd2T
60msWlbREN1W1Z8cxN3i9YfxZ3H5CnP+W9DWpdevol+SAuKMMHslOhaM/oPiqQSd0x6YVnifvPSr
nyr7lpt5QjKT0yZfgiBIasCQD8+I5fcFUVW+r5+Wfr1MmUEb/J9pdj++p3XLTmCNwaIFo7APRMVu
aSk5j9oz0FMBG9wPiOF/gVrMPWaVWuQggxUvLj8LFAINfSjn/C+amidum9dWRVg69hVVCie5/7Oe
X3JB/Bet7WMQIgSvJiwy90fpdW/+WPOEUSFrE/m0hifyVZBA9xYSLd6KNypI6JtFza7p7de6s4pu
Mfd3/g+eEOpJ78pr7Rv/l2XQ54LHkZ7qMeefFovewXMHf9bO6hi9ZjtstlIm8Rj/UAPhiHReT3iL
o9XHp/jhcgkfFiRBH4pc9crArkeyIP9k6o5AVqnD6m3H5qh7Yv92sbhgVyl+Fdo1M8SIL0NF4xWR
MeXU62VsdyHeGoqBNEdCNpBpkew6c/pvZNT1VAZXcTGod5BW7vYhFP5rJiPUNTtxURCKP/A2k/GZ
RIyIWsm4SPsYlQFT7H403RBb0ignXx/LfhCKqLostoIGgsYbwImse8TXk0TuaprZmOMvC3FHwIUP
NB9fVbtLBNMCBgOYlZXMFrTCws37aBdTN79NfvFWCtVZ+eaRK41k2x5razXYZqv6Hv+HD4G3OZAU
okpDOAVNbLgo/Gp2eNcMsm/jXXWOW29j2HsrOQ2pLJ6mNUNRuPDls9tYQ3ZO6qU4VT5CbMIQ4AMw
yywS5d/B8VCoBvwcVIzQBQSxEMzGVEkZ01ddhtc4Ia82SSMeYa2d5gnJRvclctZ4WASHouRxAOfZ
LIlvYtyVj2vtxvBi2Nmjw0eejJebwWPcQl2TBBfmlEVPGAxF2VWGNbvmgjRgnxvE+bbnPZAtJWHD
ZIuCMx1rJ0ikaFObCe+4hNPjDbw7cioDW4gYFzy8nQJI3WIA/k2BUvFzv+dLBXsMKebfjZmT5/4S
KRyxy0m3T1lUzgsbw9pyeB56IWTEEo+KwTzLxf5KPqGpmiZVmawuI2ugA0R1LoGCe3Q7GsUCfyEx
QaSh1zqwTZOQ+dfaVqZ9mY0QmvRnahTu8qOHZzRqOoJvteMW54Z+VJQOwsODjk32nXCvaizvl1zD
qLRQOsMoH2chdwnKZ42DurZusSF0sG0RE9jqf68zVvq6MEXfmpoI6wbj2TN/WmgwiIBuDQpXvl6L
93SNIasU0MkijVACW1Esg+1KYt2LgrLQDtJ87JUezz9VgSFw148CKIr9xD5ym5Vrgv/e+SgTLErL
1l+Y/Vabzi4dvb23RrXVwiora3/IniGKO/jYvOko7Z3jJKrG+qfJr5MzKVnsPrjmIfITaCapsFOZ
osnF7TCgUzDjsCmR8WTuXY8bsibLRoAiTgyqxwy/AY2oJuZzGORVkHKnPGiDw8HRN0RrYezCl3hp
gukVjVzYLB2wdvbp5ALYr9Gm6BfOPFrcAI3Ii5aDCSb2P1CYP53Rsvoj0g0ZMiZ7siaCL1tRInmk
qccXc1VUKZ0X/np6ZdiVGDWG1hPdbGhbNQNTEc68QkD7U78E6sL/hpvOMg3gsa/BUJG6CvRu7P1F
M5j/NOx8Uw4SIIH1ngr7YVR4nBifTQEbX9yWGCYP23NyZE+72AvtJa7cjtzMb/lPj9Fu1Q7ftWhK
ad0Y3Jf2sC3BxzVwB67Rchcp06NzqhGn0xggd9TYJnxJ0aCDrTP0/o0ipv9pD+iAbZ4FxbVCrDDc
3CSb7QJGu8ROOivhjDum+eDLe2yVNR9VCHS9/nECBN7qQKEW/BuMa67rCjl9EicqTN1xd7cLQi8Y
fkMLI1/Q6NptOWbHp5sZhjjvMXE38kPW8xPrdXD53bk9U5BVWxzuR6LpUVNAUieRmDowrEkKzF62
H+JlQQEKDaKQYpKnfPx0HUhYRD4OH2OjCdulkjx+YIOfk3h2lziKPSVT2pzOh+1MNFwm7dcxhurV
Ugr8fgKzEZPMA54uiDvnro4Z5D1sEcd5HJXx9tQd7+bXqAnEPjodg/3/sAG7nhHHfo6m2x5qfSdU
wCU8ukIFHSdqpr6g+cfURnR1RLnwdn49f0ajzVIqtsm21GsKoFWnixdQGeLlwIRPy6QLav2b7vdm
HGxDjqgk8qt+CckTw0+WwUAf14bN8mkXgldxB6Ik+dSx8TPtJcHhkBH2qi2NGYIhhLApgYb94Z/2
ma//uOP+AaSZeK2YM+OyRJ2uR25AEYze8OHT6lfT75uFM3BiY1p+GicvqbNx6B5sVFjcass6GLjD
jr8u2gr7EifHw0ij/vL6MOJ22Aj/1N+5dUFiVYeXyEwe4NYczBx1gN2UFIefaT2+jyfGjDr+i2My
iTJSE4szznvX164AKRpegyCct49YSWv5HHI9s2oe9itA5JdTeyR6sSHI+f6cZ8FrAes1NY9yWMfo
HWahjglozku+j7fcIG8WnZnoArNHXr3GFr6JeqXVvdTPwWkqBsEQq0BdGMS1ordvCFFe8SMfmzk6
Xo3xa9Fx9e7C+1jf4gIJNQHu8mQTvDcTzTazfKclKj/bElQ7L6OgGxABMTP94HSijU0eQdOFGIsi
nTougbKGFhBhIwzsR0ZPtt4Z5xwr/lvmnBdh7pMzYvLFJpbk59vqyzhZ85pd1QxKo3D5wkzbKBJw
tAmpIChu1TL3ybirthEe4QQ7OSjsGyuZlRysG/nJ3yCgTKSgmS7qBtVI6dZVGN1PLe5lK14SGba+
S59Kav9T2Jpv89XRUiP3emALi4o16KVrRDZvxHMVpTtAiD2rQAspUgdu1LtHNjT9B9KlGu7oCo9w
fHazCTxZeOiCdLwZndim30KG1zxz2fK0VnujbC/ROWYpBCjsCYdffNbB67CNmRyHJBixLQ3mqEKT
t2S9OhAKgXQlImCc/Z/m39O5VSxdlLQylGMu4LbB63U3t7uEfpZ3lLaGGwzyrW8AOvFygDo8Vmg3
PHo/POn+MovMBQaB2Z6b0+AhzAPnOWFpeWO5L5JLsiBjmCYkxtkDE/3+vNPCYed4bBmXFKiNL2aM
o7WaBYw8Bw8BtkCSH4Xd+QWTu3lG7Mj/0i5HfSvL0WylzHfaNu2iZAjnyvOsm/rgCGMsuBQ3pCiT
+UK41yV7ZKLUNQDbbX87Y/9sFydVpl/D17l06uRDoKcWSzJ+ZqNFmGFM2axHmCP4V/iif2wGU1XS
fO2n1nry09eDbbam1hw6mUvhPBDLm5SYf+l7qotAga1ha6DxkKKmQkYgqKk4b1IAtrNtNcvJ8xQT
sSprlFG3mGkc3NjjyLz69HHJhjUWbYqDPnveVo5f5zpQUdKOQQmkJ/LI2FH1wQZU1bqr2V6T0efk
byyT94G6DFY2sNlZXcViTtnvAx8Ow3MQ+btrws30GDj3Ue0wWJ2fdIo0hQL3tEayqB+xI90GKDVf
NJDpBe0X25qjLnpgo0ovY5/IZ2Vem3AvsMyinb+HYaDd2C9bpSnALPfmeuNX4DcDCPipAImRfhNF
Sv9iaYjbLMtK//EYeEe9uNoh5uav1Oe5RTtQhy4kNBcQfnrpp36izd3uPCTlKUzaIzA5t/RKoGh8
thurKmXNYa9BVpnu/WOLB7JiAh7+dymZzdEFo8FSb1WWyqiAWv+vjDzH4Ft9UI8Slbh7dU7fAgbl
6SxeMe4MoXP6DKwFBS14aid/tA9o/jomp2aUAmPWLS3z38kTCwIKNDr8qOELTdP+GoafRRzYBblG
uc3G7Qgk3rPbbIdubx5r70Ve2MRwzr0qgOl4iyDBSEtqCoAifeh+nZJc05IvD8gQImzFWcFF3ViZ
vKZI+qQfAom8q9w/03egvVgXeuPr7l5rAawJc/YF1o74IAGjtL2rv/GEJ8dhUDyuZpW0w9Z992Te
cg6g7OlcFWRD5QfXntauoZpC47ATbxRPR26nTgilG5KIC7AIhr8odxV0RPqYWeum2OdPRQtpqAHj
G1s8hfzWWlJbnxvwABVKuT/f4hC9pM9B0UqUGt0RHkOHHqb+1i8+AvAXvI8gcPz3XWHUeZF0+x5n
TGJ6JQYSrFQaunxRastaVYx5z/OsNcrRC8u/lLrh5I3q+SXY/R3YmjuFKXaq8c1MA8ndjxlQO2kv
8+czO86zvFy/FOS2nBPUUZXiH45z2jIw6GjlEdzJQ94QejaUiDHVq3uF6yL2jDFzXI1cwPFA5LSJ
YPk4/Y7FX5A2g/EBIQAIVycPDJWWv2+F29K4skW3M/vVvlE3XJVfkbse/Gt1LYl5btvJTiMIXXeR
K+hpNMrUP6NBZzwVqk1zHFMrVXezcnFrh94mskr7GIFkIo2qpfnxR6gO/YaQnoJLJWfckjiOGgm5
QZJTpfGo/L16nKkM/FmpDhDtVIQBAeVuhq2TdcTjL/chYFPzzy65P4wlIbMmYvc8MQXw7Ok8kB6C
7LuDYr/PBHllxGyuuV7zII/lXDp/rh4grk221FhwY+CbDcILqERhI5tA4wZzOT7SARQHl4xiNJrk
YclFksCMlODRyeDCL+A1w5N0SiJ2dQeU/+ZReHBpJoZgTBiaGqQyS1RssnH5JXDelULDBwZzT7Xw
+bqgolJELBgYueLhY43d7yHknSpo94EPzHbLkk3g5M9lnfOeV7ehemgWeBF0J1bGX6GRIOwvsFpK
BuH02EECXlBzjgqFTpvCCPEqv5LkXb0T6Vk/a79vvhLl4F4hK+tEHYmV2RBFl4XLmcaS8dhdo2kk
AzjBpwNiXDwkAUV/nErFbIR5vr2ZI+U3BQbQkP+KtHdbNu7Lld/UxEWb8MfAPidlqKaPZ7RocmNw
UWzDntvap5uBgSVBKD8PEqGGeQmMAh8lIZAfc6FKT9JiHiBmz7W7Fu70dn8pKa0eVbTWFXyP0NfT
r1aNHgmgdNxoSlFkYHKVrDUtriHl4XvO2zlRWSFyO2EZtPoMpHeVFPsAsOVQQh23jk2dwogigJ2q
lXQl3bf5p73f5uMkOVAWfaYUMYQRK9nBrIv7SCdCeceOghbfLQFOs3B9d+VCpIlwxHF3aukqH1Ey
lFUHxJrql5awIciDqNO3ymy0wdK0b3SjszwofQslVqg2W2e3aXjo0HGiaPsts17uDskL891+txLf
Hy8XyMFiRSvuPAPuw/GemxfbIxY7JBBWhCaJtd4wgxFOeyb7Vbukvbdt4PU+bEiRqn9GJPG2iieF
zfy+AaDGuydKbKzw7aJHa1hMTgAP7EAtPMnKiDV4+0tzktKFKjfs5/ZTec89gJV2jdiLbqseTE6A
xAuJheXPlx3Dz68OhOBLaTS5mVNFbUGWQIu5eJddaRPRhLoJdXJLrPRvATESaObs/IrgBK5CeIA5
RCXeuHYbzUrYtkGlf14rcfvUn/sLKB38QRtEgwE6z1lw5w/Mrw8Yp+A+/T6NNWw9xP5pfIiskBrx
ukuYo551N8oNPT5ZTWzNbGxAjytRiL9JfS1P+Dbeaw+77/V78rV6hbNCUmd6y/KFQNCnbEDvLLzU
lGHvMKHHcUIgskj3WDw1FqmiBPSwEbgS8gMYaUOtao32MiX2c+sXZxxz0t9QWUfICOEcpkvSaT0b
7tW5tcZr+tRF3kk88nb0SswESLjIP0nd9GdnEdwL34dkVusfSpLt8D3BMuULDKwwJOvbyoLn2GHY
8WVQn5NxKuH2H6nbDhWyLMJar+WvN0rKq2eUbuxAsKnzBSPfjCOr6YrL2bgx8oElM6arMkpWbxVs
wtcA9IyP4GNuAYnbEETowk/FM8ba92CqEgtRAiKyZaFb3FrHl29eMxzyAKGBkdLoz9zqcNJzx2qd
bwVRHNXPS5thxWXUCqFqsfXmHpuAZ5W3x2t5j6tXiNjuzyChfjmjiXXh++I1FJ1jUumfPB+pD6vN
4bggf9htLAfltheLTz2MRKh4MybBxO6uELqE4JZlhA2qG7ylJFmmTeZ6GA9ksVSA2IBo0KC4qGR5
97x+0VfZu3aPtMx7VC1Miu3j/29hcnCusQh8EpMsj4OHnCcVAfSPtcarOz8KOcpd/lBeV59CgECD
33O/TBSFWfwcla9F1DLXP6cYpOEgIp6Y7+PvlcWd9g8MmwmZGPtxlXbcKfClymrs2w8/US3DF18X
sMH8Iegb30lRihu3UG8D1nP/lZb162Xpi4HKGZ1NR9wIlo3j1qM+CfuIj/3eswRvnn+tlICNrnaL
MqAj2YEjcbQu+o2TFlJVzUZDBof4kvNxS2HIOywsAk443J7Fcroxk/GeVQQ5v4dhnwAYM3qdSn80
eLd49tewams8MTKKY6wBSATF4zHJu4AaGRhdSdALD2qeltOUVJwc72wX6IY8gC9+iJALRfatIBuW
tSTr+RdHbBciOw+gZnXepZHOLudkS1d0aMMU1PbrwN2JvBoHf40AFNRxmoPM83Sa4JB8thzLuq/B
KPJkACStxH6u5+AnWlHg08tupt88eCV0gBGSIIJjOi0IULbkizzCOEltVDfy19Rjpvg32fvXT8fM
v6v0YDbM2uDowDp5aJGjvI4QXEL2zRA+fWVf88JVvhg2WEAmjskBaCE1Yvvr2g+3R1nMJNTSd/fd
yoZAQB9BMgatQAFvhByKuKj83Ll2lItgWjaWRhPU1K0wY//BZSc+dm6m+M/+OFrlZP/ZM+twhhoM
h5lUMtDBFHHC589Tyrkvj4yPKvBL1AiLYLD1DIkQwgNWlflnuG+MJO29gRA3zGsFoy56PihWp+GJ
iuHIfa6bn8un9+uI01SoiJDxwvasMiD6y2+t01WznTn3W3gjzzK83iqrWL23maXMs7ntQOT9uwQ4
8z2+ON01dhuCXFDMJQLBmgHYuvQlGbaRFUeyyfLMjCnwjhDA6fKjXF/IOi5FdhpaogYio5BlPAj4
6e6TSoV9Lu0xx1cKmCh46GSg3FbWdlGdsg1Ku6z1nTRWDxEx71v8rYFcLxEVDRGE9kaE5Upi7Yu3
5m2lzgNJwohXNu7OrOIH+l8UjUqCP7GEQdrT1bZfOftcw0goelONuJHvLFM09/iW9WArqgl5Zj/F
CDgY4qN/y27oH9aAvZNoPRI1pb6OXtrqAdfP1s3EszzoHy9Btp/G6L06hV9bpuLEfHb93Nm8HKx2
6hGSlI3Oehu9dVG5y8v7OWjPiwPwpHtyzwd8GPiVHH51oCBPglK8yDEgOCyLTgFVqFf3YTK8K/4U
1/ptIaprCRBwjGoxCtmFYM/1IY+eSaMLevzmVIubR514LDnP+03EiKpAelwl02uVsifmC8LLmp5E
Mz57JSirOhZ5A5EHzf0r5YH/GLbeX7LzGk38OLjYAlP4nz9zM42uFLdHsM7z3+vuki3vvUnahX6D
n1dUq/a0Aib6BmC7sc+1Q3MLc2QjJ9KzGaVCQaKNxqwS8EVabX3Nfa763ygY/QYf5E0VvWtcTE/q
ZAtHKP4qlLkHEPj4Ms4LoxoNVrAEL9fZUdgYaHnYY8q8JnafMz4WWSfdOzodCXVcASc+lSHZo0QC
FL12AO5wEmhMEHlho/F8kFs/scPitNY7vxEw/vAmZOPX52uDQ60WzKZSs8PY+rBTmpyP0yKP1JnN
rC+Hr0TwNFQxMUz4yv5ZnZvM0UngFRVKkeRZD62ztEwkcyJGR5BNjEPq5JVexFaUyIjecRTjbNCV
8STO+E7K1EHpBPcKpI9YQ1XB4LmPl98O6H30/vPmc6qo1isH2zZhg6lusRNt9sOAMERRzg0lVbST
kreqmVMMPrZx4TMXCDlm938JC4N9ldeo+gszrzXlx1fkgB6wYrI4PzwtNuF7/j+xeqjla53WC50a
1sqLnno8Gi4QlaY67yN3pVfzxEhTDr1AckQ8ghG3cN7gPC7z8bdkP+u7NEFG7RI50oQ7V1TDd0v0
mZTCWMi+wutApBk7h7aNF6JN43fIPNxLm2JhXZWK8IgZ3aWuQzVWHvhkLjLMDKG5+kkQqwvEQsRh
Iefa7hmCtSNv+8494A2+8X1/HDdhRxfz9r0l+2seS+Wl352ROIMlGCec95MWI3ajKgrxvCMR6rvo
hbIRTEABhAzKFNSy+yDFJY7aoUZVtZwlTg3pCQ0/v2apXziGsSNAgWn/9mvdj2q7Ni8DGgPdmRIU
W/f4l2sSBuXYcVUsr6qqltaAHBfJA0DMWDUjxR3ux0krLQEcsv1EuNCcowXp4vHRbx7qtIKcPDTb
RS4dj8nM4lCr0fl4u6uPutVbaktACM0ObdqXZdwCBM8HHb6P/34MVRSXrpxQuw7T9RCBMsqG8nEt
wEhriHNAq5brMJ4/MVv2jJWG94QrcJqM/z08VY8FYXX7sIQ4Ur+a1FVP2Ji4MM5eguuTWn1GO4jt
3S7iHnqC19cm5Q1iyCnaAxtfj9PvuZr8Fm5t65nvnEr5+KZS/Vfj0PTbiHWZpwoABsMItvrltWRu
mawKq/b2ArWu15MEeSAXkbzNIK0kdUg1ZMAVumOSSEdjBZzZFup2AS/stV2Bs8PSEmyeuHAfBZLr
O0s26gTFsPI3yM2/O9IYerMKGLyt6tPW87yQXOEInEnnyvYTOvqQtI6x0wHLVaH9CI5Hhg4agWOV
jA05K6hWquOl8caW/sEGkE/jwu46Q/hJlVJIbCAzveeGIOgT/guK6IUg3+I26SkK6u1qOuGWkFJ4
3WA5Mi4DVRb8YKCjZd3fdP7/FqrMsNOQFn+aS3h829DF8A8kZleLFrfagVPmDohq1nD0rqQ1t+Sh
+tJS+SYoGVM8vHuQFN8yUEmoYGuXe9eIA5+0o2YB73CPEWmi3iNMoQHHAYpP+IyNPDpomNHqWZUw
wyxWK1CYk/64vwyBRRvhWEM0gD1qO9ukq3IxyOlxJwgcN96xPc9Mgm7tR8WYBfWD01nGcA+5uQzz
ZjaURGCQicu8HBE0mr3ZbXOHTQIwVnvesOuunQYbaKMw4wCbW9EtBo/PKYp7gXK2aPJxa5wAC7Bb
ONqb+ZGb7P5WWoynzrtjHmg4A5jdV/JCwYHdVoenRFnLinkWpgPVGRKDPUiK2XS/BaQ51sy8LECB
tUDghyTkrjFSbRJ01Z80WLEKhD8sZYrXvjaPPAVDMIuMb47GCaH/YcluR0Btx/YBxd0hDrXzEeJC
clOJUYs0Tdu64ssFF4tyyVuBY8jTbnF/2SY9WRnOgbXdA8IPsEpDffRSzNNaB+IlGG11L9M8DLpz
d1GCqPprhlkBsbkn30H7T6hytm3Gbsg68Mtp0X0LqAF7ZFWlfzbT5vzmbOcyWmDd0vfCXxwtGEox
9tzD57aA5oLg7xmsMZUQLCn1GdZhYMm9kOJBJM1g3RR4/cRuOrcDsjGBxLFl2qGZ3JrqIU5s3r9T
3W1Rj1hVI7S49dtiQfctYGmz8D+pLccJ9CH6xJaxFuYl637c6upV/TwBitXmbezY509VCIBzDWq+
SmT22cDGN/VIsdhwb9IzDIqHRum3BYpU6UndxZvgF/QWKpfHwY+qrWx+lrt/eqrovKgngKXtrZtD
9KhZlsBYWsnZI6xD7cyPxu1AZDOboJrdFJFoLUUOuPiy2/bDgJq0p3LGq5v/Ba9d/8lvsLRA371G
U2plgtS8NbUlMrt3avmUkcdyA9XCcQhy99KcenQ6rjjgiMqlBRite1kL3CuOzdNf6xh2U+Dps31h
kIW1cDAiH+rT7TG9EOwhsuWQ6JhJhNtlVuW2MaaVl2CHSTMxF8SAdjBV6hA79HAp4WXYEiZJqTsN
L+oJSk5uoE3DwCevmzO4c/Z3f2giUSXFIcukOhIYeXwg0i+GM5pLZxQC39mGI+kLdlr91XMlNTOn
zZvrCvuPs2wRpTZiUUHIsD2d56Ex8CrX2O56tdBP5jMoy8uTTjrdk79quI717C970Je9QbUT9ij0
4vZ8rUO767hMl69qiRaZQVEhOkOEDQMa6e4CKoU+c/xz/Ww2/91MwCTrYxfZjNr+jbO9rZZ8uli2
QjUUgGYmEd1lNS/PzNkGHHjYtqLf3AmtNfEifEz5eqoG/NLJTV3M8AQa91CFReu5/wcP318V0lsn
HvIXKZcafCMz4BB7LtWhQbW049q00PGDqnAmwZPGh0JlnZ+kbYfycfV/HAkwbYe8oJjOieMAdHc9
c7ilVnrwNiJDbnKcXhDZZeuEf6PMh5kMHgFgCnID//P0pGkyNzXpSJiG8ixUTPQH12e6/xJfPpDF
MEI4RDXQioMt+XZMBht6Ofj1ER04Lb6QZ/NSAkpef1BXTMk0lhJB//G74Sjtdh4pIQwNZ37JsKQ/
bWvcqC8WJ2hbGcOOGqWUXX2xA5uUIZ3YlQte8PWee8VdI1JQ14BRcBdyzoWIr3kJDmljAJgeENRR
DD8NMwYYKZvzwd1Wzpq+pIDRO/+G5kfpGra9CcxSG4H/58DZgqj2d41aqokW+LrdNoJaaGX5LOAg
FpvsJ1ylYo61vBPCz23uP+F7n7WPD/kA4YTZbUwuUJ9+4QdO7XN5Fn0wNhfir4MWUuDb6rKsX1uK
aJylE3FMmzC2rImiXk3Ha6ijnnMxvAM6jggvFZd+ihLuVrExm3v7jadXQ4XO+xKW2jTtgjPt6Kny
Vxw9ueu/DJEKkQUD5mQZOya1HclR6md7f5PguREfJd9Asf1F1nyBkVzVsIw+Z/AubzgigP3yN2Rf
3p1hxKFHSsF08xPEBLpkC0PDlckcmsmOmXfim9YYJXCWQwZx3hwA89B4WSFkiYDyQxPvVWNHnyUw
k3gTn7OIMHQNR4UzzFv1T7AAhphu8/Hkzlf7ocBqLtAeTLIouel+Q8fUb+ce/NIxUPpRPeeYBZzJ
61hyBkA/jWYHiOcaXMHrIAvbJ2oJF2GAAr6wB1DC3Q5g0ztUY/5uKzjOljuXZB2uD9ijsPLgt/C3
Fx8VrBBVZ6joqEH3LFaMBKUs25YlyfcrtsnTpf10GPsgv4pFH6ecFsRcQw5YpXb1Di54M+jHJTdL
lCwVwur50tvBBEFc0uyc4JsQDs2JaB+QlZ4ZjpiI65w5ru3JVstUtjGeugE5CGsW1TGTpmhodBqA
5MP8vs3Q3fJiiqyYSz5gjDBWIVjMIdhPWrrfwoYAfnywq5iIUNb8fts5a/e1LFujHIGR5IM+j3+b
MtNRrptNkXEUVD7XKdYlDa8/SaC+wR/IIeTWvJnkS1ZsdYOaqGF2sbhj1lUj4vKZgrgMSW8geZBt
pAvCtp/3fFloPMFnopvZSyZQBEqQdB9qBJvSCL+rvhA7E3HVKv7GpE1t+Piq6l39wUdcICCauSb/
9McM5MrRP2BXUPYb7RD1Umkp+z+9s/QwnqFajJDlOLNuWtLubjh581xrA20HYRaEE2M1FRZYGJT6
6xh5wDYzuDWmVAVWrxyQlp3XnxkdClEK4wyrMG23rjBZxaMrppWDeXx9nm+NNATx/y0B4E2o1UXO
xAfspjSrN/CVIiF4N5GgHOJ6p+1vLAsE3Fkow293xu8QPLscP5AMnOKr1vNCi3k/DZo9pI2aCvkb
z3uXXm9ZEKb9S0cpWF0zajkAsyZzXAOWJsvG6ERKyAI7uQZetXt9fk1eVjWyGJWtil642SUqGTEU
Ne20D4dBYQ3DZm12LYC209c4AnD6SdE8jKvx6Crycsziz6C7mo7bYM3kKhyCWurPuL6Gyhopnacu
wBZH1RE18+mdOBD6E818plQGRQatVavKTGZsM3nodDAZs29QNHOjuv2lk0wBooQpmejYevPoXa0L
pos1pyQXVPNLQY7LIIZIM5QaSPPUQg/SikH7Ns/Gd4MbvBHO9J3xRUpGEL1b6sWlW0tM1mmxRslv
zBfznNbK+BfTE0qvNIK92jljROP+VD8LLJfYqUQqWWEhc3o1DiqGVRBJtFoc6V9e2mROr9EcP4g6
BMete3JB+hTUuomb0qYri5s5ka4TTvWfppnwVR11dN5zMIJQRS6pV/CcncHIIzRi3pg0lIkPGTMg
9m3CqDoQCnKD2em+4BOVj67wO6HkyF7Hs2N+LzhePZ+WyMnUF24ZR3DKP5aB3TmGB4jB9NP6wlrO
FzqAgqicHBVvkis+JeiK1Hoodet0cjXBg2QGA9FomhjuOCDCpUqfaJR+TDxr9QkLsQqgF1JIgcud
Z9DSSPFDqKH8O2jDlSLaCmIgRV0uTiZTHHoJx5+WiFaXp+seHKZ1CSNUUHPWFhadxa2cSFSs3iXf
z6x/U25QOO5iu9qNihuMJUgbRdqT7KEV+KTjZYOlCfQlupc0JUTqc195WZsP95u6zRLofM0betZ8
M4ElFP3epGwLPs5/XuiMLY3CCbpFYyLb3nPfdxcpKSFETw1DTonIBJeiQ1S0cUOdzZ++21ey6Et5
Wnp3nQUCcMWjyps5xOjgf2js7VETWu5FAt8doFeYMx+DIm34RKZqL68qFYYYPUdXn1MqAGwJlOhn
QUWJhPSlqa6M/lTOCqMNGHVhpx2qXYeYsxNSEHR/TnSS0m58d4On4Cczngil9f1qJR9DBIyjJ+o7
1/TAfrugopEiCgUD5jUR8OTvUOro71gRbWaF7tHy3t9idG6FW6czhjMZDZ4okOZZyvjRjqjejG5l
aa54pm4bh0R4YJx34Auw5L+D7/s1V+MPlbIO54UtuRqFlkuDK7DodnIMtCX1VON9660A9sajzymx
9imfjlPdICf94nl3qPZ2/xmjPf/wwvM8TJf7tHVDluj79qQ5rQlIsYeeQJucnVAtYnQfM4E80kWb
S+losjxCeFiVjGPw9z/KafNtTBIaq82kZmwoF8mJLzZfmDpXWxe0yJdUEIgYfXMeg6fm5luBXDS/
jKTeFfprohILSA8pLLFb4LUhsINnC+C3rPq0K0iN1xIcqssvI/UoZ4oU+bH0JV/a+Q/4sMQsp/cx
L5QnGXa4
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 32 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
end design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1 is
begin
inst_blk_mem_gen: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth
     port map (
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1\ : entity is "blk_mem_gen_v8_4_1";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1\ is
begin
inst_blk_mem_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized0\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_20 => ENA_I_20,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_21 => ENB_I_21,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(29 downto 0) => Q(29 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3\ : entity is "blk_mem_gen_v8_4_1";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3\ is
begin
inst_blk_mem_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized1\
     port map (
      D(12 downto 0) => D(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(27 downto 0) => Q(27 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5\ is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ENB_dly_D : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5\ : entity is "blk_mem_gen_v8_4_1";
end \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5\ is
begin
inst_blk_mem_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1_synth__parameterized2\
     port map (
      D(13 downto 0) => D(13 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11 : entity is "c_addsub_v12_0_11";
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__3\
     port map (
      A(12 downto 10) => B"000",
      A(9) => Q(1),
      A(8 downto 1) => B"00000000",
      A(0) => Q(0),
      ADD => '0',
      B(12 downto 0) => i_primitive(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => S(12 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112 : entity is "c_addsub_v12_0_11";
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__2\
     port map (
      A(12 downto 0) => A(12 downto 0),
      ADD => '0',
      B(12 downto 0) => B(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => S(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113 : entity is "c_addsub_v12_0_11";
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__1\
     port map (
      A(12 downto 0) => B(12 downto 0),
      ADD => '0',
      B(12 downto 0) => A(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => D(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136 : entity is "c_addsub_v12_0_11";
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv
     port map (
      A(12 downto 10) => B"000",
      A(9) => Q(1),
      A(8 downto 1) => B"00000000",
      A(0) => Q(0),
      ADD => '0',
      B(12 downto 0) => i_primitive(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => S(12 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137 is
  port (
    S : out STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137 : entity is "c_addsub_v12_0_11";
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__5\
     port map (
      A(12 downto 0) => A(12 downto 0),
      ADD => '0',
      B(12 downto 0) => B(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => S(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138 is
  port (
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138 : entity is "c_addsub_v12_0_11";
end design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138 is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 13;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 13;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 13;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__4\
     port map (
      A(12 downto 0) => B(12 downto 0),
      ADD => '0',
      B(12 downto 0) => A(12 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(12 downto 0) => D(12 downto 0),
      SCLR => Q(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__4\
     port map (
      A(15) => Q(1),
      A(14 downto 7) => B"00000000",
      A(6) => Q(0),
      A(5 downto 0) => B"000000",
      ADD => '0',
      B(15 downto 0) => i_primitive(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__5\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__6\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => D(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36\ is
  port (
    S : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xst_addsub_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__9\
     port map (
      A(15) => Q(1),
      A(14 downto 7) => B"00000000",
      A(6) => Q(0),
      A(5 downto 0) => B"000000",
      ADD => '0',
      B(15 downto 0) => i_primitive(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 4) => S(11 downto 0),
      S(3 downto 0) => NLW_xst_addsub_S_UNCONNECTED(3 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__10\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xst_addsub_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__11\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 4) => D(11 downto 0),
      S(3 downto 0) => NLW_xst_addsub_S_UNCONNECTED(3 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__3\
     port map (
      A(15) => Q(1),
      A(14 downto 7) => B"00000000",
      A(6) => Q(0),
      A(5 downto 0) => B"000000",
      ADD => '0',
      B(15 downto 0) => i_primitive(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__2\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65\ is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__1\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => D(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91\ is
  port (
    S : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_primitive : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xst_addsub_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1\
     port map (
      A(15) => Q(1),
      A(14 downto 7) => B"00000000",
      A(6) => Q(0),
      A(5 downto 0) => B"000000",
      ADD => '0',
      B(15 downto 0) => i_primitive(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 4) => S(11 downto 0),
      S(3 downto 0) => NLW_xst_addsub_S_UNCONNECTED(3 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92\ is
  port (
    S : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__8\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 0) => S(15 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93\ is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gin_reg.rd_pntr_pf_dly_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93\ : entity is "c_addsub_v12_0_11";
end \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93\ is
  signal NLW_xst_addsub_C_OUT_UNCONNECTED : STD_LOGIC;
  signal NLW_xst_addsub_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_ADD_MODE : integer;
  attribute C_ADD_MODE of xst_addsub : label is 1;
  attribute C_AINIT_VAL : string;
  attribute C_AINIT_VAL of xst_addsub : label is "";
  attribute C_A_TYPE : integer;
  attribute C_A_TYPE of xst_addsub : label is 1;
  attribute C_A_WIDTH : integer;
  attribute C_A_WIDTH of xst_addsub : label is 16;
  attribute C_BORROW_LOW : integer;
  attribute C_BORROW_LOW of xst_addsub : label is 1;
  attribute C_BYPASS_LOW : integer;
  attribute C_BYPASS_LOW of xst_addsub : label is 0;
  attribute C_B_CONSTANT : integer;
  attribute C_B_CONSTANT of xst_addsub : label is 0;
  attribute C_B_TYPE : integer;
  attribute C_B_TYPE of xst_addsub : label is 1;
  attribute C_B_VALUE : string;
  attribute C_B_VALUE of xst_addsub : label is "";
  attribute C_B_WIDTH : integer;
  attribute C_B_WIDTH of xst_addsub : label is 16;
  attribute C_CE_OVERRIDES_BYPASS : integer;
  attribute C_CE_OVERRIDES_BYPASS of xst_addsub : label is 1;
  attribute C_CE_OVERRIDES_SCLR : integer;
  attribute C_CE_OVERRIDES_SCLR of xst_addsub : label is 0;
  attribute C_HAS_BYPASS : integer;
  attribute C_HAS_BYPASS of xst_addsub : label is 0;
  attribute C_HAS_CE : integer;
  attribute C_HAS_CE of xst_addsub : label is 0;
  attribute C_HAS_C_IN : integer;
  attribute C_HAS_C_IN of xst_addsub : label is 0;
  attribute C_HAS_C_OUT : integer;
  attribute C_HAS_C_OUT of xst_addsub : label is 0;
  attribute C_HAS_SCLR : integer;
  attribute C_HAS_SCLR of xst_addsub : label is 1;
  attribute C_HAS_SINIT : integer;
  attribute C_HAS_SINIT of xst_addsub : label is 0;
  attribute C_HAS_SSET : integer;
  attribute C_HAS_SSET of xst_addsub : label is 0;
  attribute C_IMPLEMENTATION : integer;
  attribute C_IMPLEMENTATION of xst_addsub : label is 1;
  attribute C_LATENCY : integer;
  attribute C_LATENCY of xst_addsub : label is 1;
  attribute C_OUT_WIDTH : integer;
  attribute C_OUT_WIDTH of xst_addsub : label is 16;
  attribute C_SCLR_OVERRIDES_SSET : integer;
  attribute C_SCLR_OVERRIDES_SSET of xst_addsub : label is 0;
  attribute C_SINIT_VAL : string;
  attribute C_SINIT_VAL of xst_addsub : label is "";
  attribute C_VERBOSITY : integer;
  attribute C_VERBOSITY of xst_addsub : label is 0;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of xst_addsub : label is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of xst_addsub : label is "yes";
begin
xst_addsub: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_viv__parameterized1__7\
     port map (
      A(15 downto 0) => Q(15 downto 0),
      ADD => '0',
      B(15 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0),
      BYPASS => '0',
      CE => '0',
      CLK => aclk,
      C_IN => '0',
      C_OUT => NLW_xst_addsub_C_OUT_UNCONNECTED,
      S(15 downto 4) => D(11 downto 0),
      S(3 downto 0) => NLW_xst_addsub_S_UNCONNECTED(3 downto 0),
      SCLR => \wr_rst_reg_reg[15]\(0),
      SINIT => '0',
      SSET => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1 is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1 : entity is "fifo_generator_v13_2_1";
end design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1 is
begin
inst_fifo_gen: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3\ : entity is "fifo_generator_v13_2_1";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3\ is
begin
inst_fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized1\
     port map (
      D(5 downto 0) => D(5 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mctf_tvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7\ : entity is "fifo_generator_v13_2_1";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7\ is
begin
inst_fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized3\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(1 downto 0) => mux4_out(1 downto 0),
      \out\ => \out\,
      prog_full_i_1 => prog_full_i_1,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \^m_axi_arvalid\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1\ : entity is "fifo_generator_v13_2_1";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1\ is
begin
inst_fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__xdcDup__1\
     port map (
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss is
  port (
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    D_0 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    mcdf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4]_9\ : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss : entity is "axi_vfifo_ctrl_v2_0_17_wr_pf_ss";
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss is
  signal a : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal diff_pntr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \diff_pntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal geqOp : STD_LOGIC;
  signal \gin_reg.rd_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_11_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_12_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_13_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_14_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_15_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_1_n_2\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_1_n_3\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_0\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gset.prog_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal p_0_out_0 : STD_LOGIC;
  signal \pf_thresh_dly_reg[0]_2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pf_thresh_dly_reg[1]_3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pf_thresh_dly_reg[2]_4\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_pntr_roll_over_d1 : STD_LOGIC;
  signal rd_pntr_roll_over_d2 : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_minus_rd_dly : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_pntr_roll_over_d1 : STD_LOGIC;
  signal wr_pntr_roll_over_d2 : STD_LOGIC;
  signal wr_pntr_roll_over_dly : STD_LOGIC;
  signal \NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\Q_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EAEAEA"
    )
        port map (
      I0 => mcdf_full(1),
      I1 => \active_ch_dly_reg[4]_9\,
      I2 => p_0_out_0,
      I3 => \active_ch_dly_reg[4][0]\,
      I4 => p_0_out,
      I5 => Q(1),
      O => Q_reg
    );
\Q_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAE00AE"
    )
        port map (
      I0 => mcdf_full(0),
      I1 => p_0_out_0,
      I2 => \active_ch_dly_reg[4]_9\,
      I3 => p_0_out,
      I4 => \active_ch_dly_reg[4][0]\,
      I5 => Q(1),
      O => Q_reg_0
    );
ch_dpth_rd_wr: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11
     port map (
      Q(1) => a(9),
      Q(0) => a(0),
      S(12 downto 0) => ch_depth_minus_rd_m_wr(12 downto 0),
      aclk => aclk,
      i_primitive(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => wr_minus_rd_dly(0),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[0]_i_1_n_0\
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => wr_minus_rd_dly(10),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => wr_minus_rd_dly(11),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => wr_minus_rd_dly(12),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[12]_i_1_n_0\
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => wr_minus_rd_dly(1),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[1]_i_1_n_0\
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => wr_minus_rd_dly(2),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[2]_i_1_n_0\
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => wr_minus_rd_dly(3),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[3]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => wr_minus_rd_dly(4),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => wr_minus_rd_dly(5),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => wr_minus_rd_dly(6),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => wr_minus_rd_dly(7),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => wr_minus_rd_dly(8),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => wr_minus_rd_dly(9),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[0]_i_1_n_0\,
      Q => diff_pntr(0),
      R => Q(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => diff_pntr(10),
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => diff_pntr(11),
      R => Q(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_i_1_n_0\,
      Q => diff_pntr(12),
      R => Q(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[1]_i_1_n_0\,
      Q => diff_pntr(1),
      R => Q(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[2]_i_1_n_0\,
      Q => diff_pntr(2),
      R => Q(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[3]_i_1_n_0\,
      Q => diff_pntr(3),
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => diff_pntr(4),
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => diff_pntr(5),
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => diff_pntr(6),
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => diff_pntr(7),
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => diff_pntr(8),
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => diff_pntr(9),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(0),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D_0(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => wr_pntr_roll_over_dly,
      R => Q(1)
    );
\gset.prog_full_i_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \gset.prog_full_i_i_10_n_0\
    );
\gset.prog_full_i_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => \pf_thresh_dly_reg[2]_4\(0),
      I2 => diff_pntr(1),
      O => \gset.prog_full_i_i_11_n_0\
    );
\gset.prog_full_i_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => diff_pntr(7),
      O => \gset.prog_full_i_i_12_n_0\
    );
\gset.prog_full_i_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      O => \gset.prog_full_i_i_13_n_0\
    );
\gset.prog_full_i_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \gset.prog_full_i_i_14_n_0\
    );
\gset.prog_full_i_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => \pf_thresh_dly_reg[2]_4\(0),
      I2 => diff_pntr(1),
      O => \gset.prog_full_i_i_15_n_0\
    );
\gset.prog_full_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => diff_pntr(11),
      O => \gset.prog_full_i_i_3_n_0\
    );
\gset.prog_full_i_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => \pf_thresh_dly_reg[2]_4\(9),
      I2 => diff_pntr(9),
      O => \gset.prog_full_i_i_4_n_0\
    );
\gset.prog_full_i_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(12),
      O => \gset.prog_full_i_i_5_n_0\
    );
\gset.prog_full_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => diff_pntr(11),
      O => \gset.prog_full_i_i_6_n_0\
    );
\gset.prog_full_i_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => diff_pntr(9),
      I1 => \pf_thresh_dly_reg[2]_4\(9),
      I2 => diff_pntr(8),
      O => \gset.prog_full_i_i_7_n_0\
    );
\gset.prog_full_i_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => diff_pntr(7),
      O => \gset.prog_full_i_i_8_n_0\
    );
\gset.prog_full_i_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      O => \gset.prog_full_i_i_9_n_0\
    );
\gset.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => geqOp,
      Q => p_0_out_0,
      R => Q(1)
    );
\gset.prog_full_i_reg_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gset.prog_full_i_reg_i_2_n_0\,
      CO(3) => \NLW_gset.prog_full_i_reg_i_1_CO_UNCONNECTED\(3),
      CO(2) => geqOp,
      CO(1) => \gset.prog_full_i_reg_i_1_n_2\,
      CO(0) => \gset.prog_full_i_reg_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => diff_pntr(12),
      DI(1) => \gset.prog_full_i_i_3_n_0\,
      DI(0) => \gset.prog_full_i_i_4_n_0\,
      O(3 downto 0) => \NLW_gset.prog_full_i_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \gset.prog_full_i_i_5_n_0\,
      S(1) => \gset.prog_full_i_i_6_n_0\,
      S(0) => \gset.prog_full_i_i_7_n_0\
    );
\gset.prog_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gset.prog_full_i_reg_i_2_n_0\,
      CO(2) => \gset.prog_full_i_reg_i_2_n_1\,
      CO(1) => \gset.prog_full_i_reg_i_2_n_2\,
      CO(0) => \gset.prog_full_i_reg_i_2_n_3\,
      CYINIT => '1',
      DI(3) => \gset.prog_full_i_i_8_n_0\,
      DI(2) => \gset.prog_full_i_i_9_n_0\,
      DI(1) => \gset.prog_full_i_i_10_n_0\,
      DI(0) => \gset.prog_full_i_i_11_n_0\,
      O(3 downto 0) => \NLW_gset.prog_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gset.prog_full_i_i_12_n_0\,
      S(2) => \gset.prog_full_i_i_13_n_0\,
      S(1) => \gset.prog_full_i_i_14_n_0\,
      S(0) => \gset.prog_full_i_i_15_n_0\
    );
\pf_thresh_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg[0]_2\(0),
      R => Q(0)
    );
\pf_thresh_dly_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \pf_thresh_dly_reg[0]_2\(9),
      R => Q(0)
    );
\pf_thresh_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0]_2\(0),
      Q => \pf_thresh_dly_reg[1]_3\(0),
      R => Q(0)
    );
\pf_thresh_dly_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0]_2\(9),
      Q => \pf_thresh_dly_reg[1]_3\(9),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[1]_3\(0),
      Q => \pf_thresh_dly_reg[2]_4\(0),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[1]_3\(9),
      Q => \pf_thresh_dly_reg[2]_4\(9),
      R => Q(0)
    );
rd_minus_wr: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_112
     port map (
      A(12 downto 0) => rd_pntr_pf_dly(12 downto 0),
      B(12 downto 0) => wr_pntr_pf_dly(12 downto 0),
      Q(0) => Q(1),
      S(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      aclk => aclk
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      Q => rd_pntr_roll_over_d1,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1,
      Q => rd_pntr_roll_over_d2,
      R => Q(1)
    );
wr_minus_rd: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_113
     port map (
      A(12 downto 0) => rd_pntr_pf_dly(12 downto 0),
      B(12 downto 0) => wr_pntr_pf_dly(12 downto 0),
      D(12 downto 0) => s(12 downto 0),
      Q(0) => Q(1),
      aclk => aclk
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => wr_minus_rd_dly(0),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => wr_minus_rd_dly(10),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => wr_minus_rd_dly(11),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => wr_minus_rd_dly(12),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => wr_minus_rd_dly(1),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => wr_minus_rd_dly(2),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => wr_minus_rd_dly(3),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => wr_minus_rd_dly(4),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => wr_minus_rd_dly(5),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => wr_minus_rd_dly(6),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => wr_minus_rd_dly(7),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => wr_minus_rd_dly(8),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => wr_minus_rd_dly(9),
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_dly,
      Q => wr_pntr_roll_over_d1,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1,
      Q => wr_pntr_roll_over_d2,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0\ is
  port (
    p_0_out : out STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 12 downto 0 );
    A : in STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0\ : entity is "axi_vfifo_ctrl_v2_0_17_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0\ is
  signal \^a\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \diff_pntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_inv_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[1]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[2]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[3]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg[12]_inv_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_10_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_5_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_6_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_7_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_8_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_i_9_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_1_n_2\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_1_n_3\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_0\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_1\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_2\ : STD_LOGIC;
  signal \gclr.prog_full_i_reg_i_2_n_3\ : STD_LOGIC;
  signal \gin_reg.wr_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[2][9]\ : STD_LOGIC;
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_dly : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wr_minus_rd_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal wr_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal \NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ch_dpth_rd_wr: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_136
     port map (
      Q(1) => \^a\(9),
      Q(0) => \^a\(0),
      S(12 downto 0) => ch_depth_minus_rd_m_wr(12 downto 0),
      aclk => aclk,
      i_primitive(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => \wr_minus_rd_dly_reg_n_0_[0]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[0]_i_1_n_0\
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => \wr_minus_rd_dly_reg_n_0_[10]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => \wr_minus_rd_dly_reg_n_0_[11]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[12]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3553"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => \wr_minus_rd_dly_reg_n_0_[12]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[12]_inv_i_1_n_0\
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => \wr_minus_rd_dly_reg_n_0_[1]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[1]_i_1_n_0\
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => \wr_minus_rd_dly_reg_n_0_[2]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[2]_i_1_n_0\
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => \wr_minus_rd_dly_reg_n_0_[3]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[3]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => \wr_minus_rd_dly_reg_n_0_[4]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => \wr_minus_rd_dly_reg_n_0_[5]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => \wr_minus_rd_dly_reg_n_0_[6]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => \wr_minus_rd_dly_reg_n_0_[7]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => \wr_minus_rd_dly_reg_n_0_[8]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => \wr_minus_rd_dly_reg_n_0_[9]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[0]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[0]\,
      R => Q(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[10]\,
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[11]\,
      R => Q(1)
    );
\diff_pntr_reg[12]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_inv_i_1_n_0\,
      Q => \diff_pntr_reg[12]_inv_n_0\,
      S => Q(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[1]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[1]\,
      R => Q(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[2]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[2]\,
      R => Q(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[3]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[3]\,
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[4]\,
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[5]\,
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[6]\,
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[7]\,
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[8]\,
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[9]\,
      R => Q(1)
    );
\gclr.prog_full_i_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][0]\,
      I1 => \diff_pntr_reg_n_0_[0]\,
      I2 => \diff_pntr_reg_n_0_[1]\,
      O => \gclr.prog_full_i_i_10_n_0\
    );
\gclr.prog_full_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][9]\,
      I1 => \diff_pntr_reg_n_0_[9]\,
      O => \gclr.prog_full_i_i_3_n_0\
    );
\gclr.prog_full_i_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \diff_pntr_reg_n_0_[11]\,
      O => \gclr.prog_full_i_i_4_n_0\
    );
\gclr.prog_full_i_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][9]\,
      I1 => \diff_pntr_reg_n_0_[9]\,
      I2 => \diff_pntr_reg_n_0_[8]\,
      O => \gclr.prog_full_i_i_5_n_0\
    );
\gclr.prog_full_i_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[0]\,
      I1 => \pf_thresh_dly_reg_n_0_[2][0]\,
      I2 => \diff_pntr_reg_n_0_[1]\,
      O => \gclr.prog_full_i_i_6_n_0\
    );
\gclr.prog_full_i_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[6]\,
      I1 => \diff_pntr_reg_n_0_[7]\,
      O => \gclr.prog_full_i_i_7_n_0\
    );
\gclr.prog_full_i_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \diff_pntr_reg_n_0_[5]\,
      O => \gclr.prog_full_i_i_8_n_0\
    );
\gclr.prog_full_i_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[2]\,
      I1 => \diff_pntr_reg_n_0_[3]\,
      O => \gclr.prog_full_i_i_9_n_0\
    );
\gclr.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ltOp,
      Q => p_0_out,
      R => Q(1)
    );
\gclr.prog_full_i_reg_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gclr.prog_full_i_reg_i_2_n_0\,
      CO(3) => \NLW_gclr.prog_full_i_reg_i_1_CO_UNCONNECTED\(3),
      CO(2) => ltOp,
      CO(1) => \gclr.prog_full_i_reg_i_1_n_2\,
      CO(0) => \gclr.prog_full_i_reg_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gclr.prog_full_i_i_3_n_0\,
      O(3 downto 0) => \NLW_gclr.prog_full_i_reg_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \diff_pntr_reg[12]_inv_n_0\,
      S(1) => \gclr.prog_full_i_i_4_n_0\,
      S(0) => \gclr.prog_full_i_i_5_n_0\
    );
\gclr.prog_full_i_reg_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gclr.prog_full_i_reg_i_2_n_0\,
      CO(2) => \gclr.prog_full_i_reg_i_2_n_1\,
      CO(1) => \gclr.prog_full_i_reg_i_2_n_2\,
      CO(0) => \gclr.prog_full_i_reg_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \gclr.prog_full_i_i_6_n_0\,
      O(3 downto 0) => \NLW_gclr.prog_full_i_reg_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \gclr.prog_full_i_i_7_n_0\,
      S(2) => \gclr.prog_full_i_i_8_n_0\,
      S(1) => \gclr.prog_full_i_i_9_n_0\,
      S(0) => \gclr.prog_full_i_i_10_n_0\
    );
\gin_reg.channel_depth_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \^a\(0),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \^a\(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => rd_pntr_roll_over_dly,
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
\pf_thresh_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg_n_0_[0][0]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => \pf_thresh_dly_reg_n_0_[0][9]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[0][0]\,
      Q => \pf_thresh_dly_reg_n_0_[1][0]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[1][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[0][9]\,
      Q => \pf_thresh_dly_reg_n_0_[1][9]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[1][0]\,
      Q => \pf_thresh_dly_reg_n_0_[2][0]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[1][9]\,
      Q => \pf_thresh_dly_reg_n_0_[2][9]\,
      R => Q(0)
    );
rd_minus_wr: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_137
     port map (
      A(12 downto 0) => A(12 downto 0),
      B(12 downto 0) => B(12 downto 0),
      Q(0) => Q(1),
      S(12 downto 0) => rd_pntr_minus_wr_pntr(12 downto 0),
      aclk => aclk
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_dly,
      Q => rd_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1_reg_n_0,
      Q => rd_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
wr_minus_rd: entity work.design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11_138
     port map (
      A(12 downto 0) => A(12 downto 0),
      B(12 downto 0) => B(12 downto 0),
      D(12 downto 0) => s(12 downto 0),
      Q(0) => Q(1),
      aclk => aclk
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => \wr_minus_rd_dly_reg_n_0_[0]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => \wr_minus_rd_dly_reg_n_0_[10]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => \wr_minus_rd_dly_reg_n_0_[11]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => \wr_minus_rd_dly_reg_n_0_[12]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => \wr_minus_rd_dly_reg_n_0_[1]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => \wr_minus_rd_dly_reg_n_0_[2]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => \wr_minus_rd_dly_reg_n_0_[3]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => \wr_minus_rd_dly_reg_n_0_[4]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => \wr_minus_rd_dly_reg_n_0_[5]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => \wr_minus_rd_dly_reg_n_0_[6]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => \wr_minus_rd_dly_reg_n_0_[7]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => \wr_minus_rd_dly_reg_n_0_[8]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => \wr_minus_rd_dly_reg_n_0_[9]\,
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      Q => wr_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1_reg_n_0,
      Q => wr_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1\ is
  port (
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mctf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4]_0\ : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[45]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1\ : entity is "axi_vfifo_ctrl_v2_0_17_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1\ is
  signal a : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal diff_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal geqOp : STD_LOGIC;
  signal \geqOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_n_1\ : STD_LOGIC;
  signal \geqOp_carry__0_n_2\ : STD_LOGIC;
  signal \geqOp_carry__0_n_3\ : STD_LOGIC;
  signal geqOp_carry_i_1_n_0 : STD_LOGIC;
  signal geqOp_carry_i_2_n_0 : STD_LOGIC;
  signal geqOp_carry_i_3_n_0 : STD_LOGIC;
  signal geqOp_carry_i_4_n_0 : STD_LOGIC;
  signal geqOp_carry_i_5_n_0 : STD_LOGIC;
  signal geqOp_carry_i_6_n_0 : STD_LOGIC;
  signal geqOp_carry_i_7_n_0 : STD_LOGIC;
  signal geqOp_carry_i_8_n_0 : STD_LOGIC;
  signal geqOp_carry_n_0 : STD_LOGIC;
  signal geqOp_carry_n_1 : STD_LOGIC;
  signal geqOp_carry_n_2 : STD_LOGIC;
  signal geqOp_carry_n_3 : STD_LOGIC;
  signal \gin_reg.rd_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_out_0 : STD_LOGIC;
  signal \pf_thresh_dly_reg[0]_10\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \pf_thresh_dly_reg[1]_11\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \pf_thresh_dly_reg[2]_12\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_roll_over_d1 : STD_LOGIC;
  signal rd_pntr_roll_over_d2 : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_minus_rd_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_roll_over_d1 : STD_LOGIC;
  signal wr_pntr_roll_over_d2 : STD_LOGIC;
  signal wr_pntr_roll_over_dly : STD_LOGIC;
  signal NLW_geqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_geqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\Q_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EAEAEA"
    )
        port map (
      I0 => mctf_full(1),
      I1 => \active_ch_dly_reg[4]_0\,
      I2 => p_0_out_0,
      I3 => \active_ch_dly_reg[4][0]\,
      I4 => p_0_out,
      I5 => Q(1),
      O => Q_reg
    );
\Q_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAE00AE"
    )
        port map (
      I0 => mctf_full(0),
      I1 => p_0_out_0,
      I2 => \active_ch_dly_reg[4]_0\,
      I3 => p_0_out,
      I4 => \active_ch_dly_reg[4][0]\,
      I5 => Q(1),
      O => Q_reg_0
    );
ch_dpth_rd_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2\
     port map (
      Q(1) => a(15),
      Q(0) => a(6),
      S(15 downto 0) => ch_depth_minus_rd_m_wr(15 downto 0),
      aclk => aclk,
      i_primitive(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\diff_pntr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => wr_minus_rd_dly(0),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(0)
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => wr_minus_rd_dly(10),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(10)
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => wr_minus_rd_dly(11),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(11)
    );
\diff_pntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => wr_minus_rd_dly(12),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(12)
    );
\diff_pntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(13),
      I1 => wr_minus_rd_dly(13),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(13)
    );
\diff_pntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(14),
      I1 => wr_minus_rd_dly(14),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(14)
    );
\diff_pntr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(15),
      I1 => wr_minus_rd_dly(15),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(15)
    );
\diff_pntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => wr_minus_rd_dly(1),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(1)
    );
\diff_pntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => wr_minus_rd_dly(2),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(2)
    );
\diff_pntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => wr_minus_rd_dly(3),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(3)
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => wr_minus_rd_dly(4),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(4)
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => wr_minus_rd_dly(5),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(5)
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => wr_minus_rd_dly(6),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(6)
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => wr_minus_rd_dly(7),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(7)
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => wr_minus_rd_dly(8),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(8)
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => wr_minus_rd_dly(9),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(9)
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(0),
      Q => diff_pntr(0),
      R => Q(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(10),
      Q => diff_pntr(10),
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(11),
      Q => diff_pntr(11),
      R => Q(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(12),
      Q => diff_pntr(12),
      R => Q(1)
    );
\diff_pntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(13),
      Q => diff_pntr(13),
      R => Q(1)
    );
\diff_pntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(14),
      Q => diff_pntr(14),
      R => Q(1)
    );
\diff_pntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(15),
      Q => diff_pntr(15),
      R => Q(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(1),
      Q => diff_pntr(1),
      R => Q(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(2),
      Q => diff_pntr(2),
      R => Q(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(3),
      Q => diff_pntr(3),
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(4),
      Q => diff_pntr(4),
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(5),
      Q => diff_pntr(5),
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(6),
      Q => diff_pntr(6),
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(7),
      Q => diff_pntr(7),
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(8),
      Q => diff_pntr(8),
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(9),
      Q => diff_pntr(9),
      R => Q(1)
    );
geqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => geqOp_carry_n_0,
      CO(2) => geqOp_carry_n_1,
      CO(1) => geqOp_carry_n_2,
      CO(0) => geqOp_carry_n_3,
      CYINIT => '1',
      DI(3) => geqOp_carry_i_1_n_0,
      DI(2) => geqOp_carry_i_2_n_0,
      DI(1) => geqOp_carry_i_3_n_0,
      DI(0) => geqOp_carry_i_4_n_0,
      O(3 downto 0) => NLW_geqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => geqOp_carry_i_5_n_0,
      S(2) => geqOp_carry_i_6_n_0,
      S(1) => geqOp_carry_i_7_n_0,
      S(0) => geqOp_carry_i_8_n_0
    );
\geqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => geqOp_carry_n_0,
      CO(3) => geqOp,
      CO(2) => \geqOp_carry__0_n_1\,
      CO(1) => \geqOp_carry__0_n_2\,
      CO(0) => \geqOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \geqOp_carry__0_i_1_n_0\,
      DI(2) => \geqOp_carry__0_i_2_n_0\,
      DI(1) => \geqOp_carry__0_i_3_n_0\,
      DI(0) => \geqOp_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_geqOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \geqOp_carry__0_i_5_n_0\,
      S(2) => \geqOp_carry__0_i_6_n_0\,
      S(1) => \geqOp_carry__0_i_7_n_0\,
      S(0) => \geqOp_carry__0_i_8_n_0\
    );
\geqOp_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(14),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \pf_thresh_dly_reg[2]_12\(15),
      I3 => diff_pntr(15),
      O => \geqOp_carry__0_i_1_n_0\
    );
\geqOp_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(12),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(13),
      O => \geqOp_carry__0_i_2_n_0\
    );
\geqOp_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(11),
      O => \geqOp_carry__0_i_3_n_0\
    );
\geqOp_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(9),
      O => \geqOp_carry__0_i_4_n_0\
    );
\geqOp_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(14),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(15),
      I3 => \pf_thresh_dly_reg[2]_12\(15),
      O => \geqOp_carry__0_i_5_n_0\
    );
\geqOp_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(12),
      I1 => diff_pntr(13),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_6_n_0\
    );
\geqOp_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => diff_pntr(11),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_7_n_0\
    );
\geqOp_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => diff_pntr(9),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_8_n_0\
    );
geqOp_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \pf_thresh_dly_reg[2]_12\(15),
      I2 => \pf_thresh_dly_reg[2][14]\,
      I3 => diff_pntr(7),
      O => geqOp_carry_i_1_n_0
    );
geqOp_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(5),
      O => geqOp_carry_i_2_n_0
    );
geqOp_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => geqOp_carry_i_3_n_0
    );
geqOp_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => geqOp_carry_i_4_n_0
    );
geqOp_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \pf_thresh_dly_reg[2]_12\(15),
      I2 => diff_pntr(7),
      I3 => \pf_thresh_dly_reg[2][14]\,
      O => geqOp_carry_i_5_n_0
    );
geqOp_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => geqOp_carry_i_6_n_0
    );
geqOp_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => geqOp_carry_i_7_n_0
    );
geqOp_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => geqOp_carry_i_8_n_0
    );
\gin_reg.channel_depth_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(15),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(13),
      Q => rd_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(14),
      Q => rd_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(15),
      Q => rd_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]_0\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[45]\,
      Q => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(13),
      Q => wr_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(14),
      Q => wr_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(15),
      Q => wr_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => wr_pntr_roll_over_dly,
      R => Q(1)
    );
\gset.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => geqOp,
      Q => p_0_out_0,
      R => Q(1)
    );
\pf_thresh_dly_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg[0]_10\(15),
      R => Q(0)
    );
\pf_thresh_dly_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0]_10\(15),
      Q => \pf_thresh_dly_reg[1]_11\(15),
      R => Q(0)
    );
\pf_thresh_dly_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[1]_11\(15),
      Q => \pf_thresh_dly_reg[2]_12\(15),
      R => Q(0)
    );
rd_minus_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_18\
     port map (
      Q(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      S(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      Q => rd_pntr_roll_over_d1,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1,
      Q => rd_pntr_roll_over_d2,
      R => Q(1)
    );
wr_minus_rd: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_19\
     port map (
      D(15 downto 0) => s(15 downto 0),
      Q(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => wr_minus_rd_dly(0),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => wr_minus_rd_dly(10),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => wr_minus_rd_dly(11),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => wr_minus_rd_dly(12),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(13),
      Q => wr_minus_rd_dly(13),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(14),
      Q => wr_minus_rd_dly(14),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(15),
      Q => wr_minus_rd_dly(15),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => wr_minus_rd_dly(1),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => wr_minus_rd_dly(2),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => wr_minus_rd_dly(3),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => wr_minus_rd_dly(4),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => wr_minus_rd_dly(5),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => wr_minus_rd_dly(6),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => wr_minus_rd_dly(7),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => wr_minus_rd_dly(8),
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => wr_minus_rd_dly(9),
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_dly,
      Q => wr_pntr_roll_over_d1,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1,
      Q => wr_pntr_roll_over_d2,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56\ is
  port (
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mcpf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4]_1\ : in STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56\ : entity is "axi_vfifo_ctrl_v2_0_17_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56\ is
  signal a : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal diff_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal geqOp : STD_LOGIC;
  signal \geqOp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry__0_n_1\ : STD_LOGIC;
  signal \geqOp_carry__0_n_2\ : STD_LOGIC;
  signal \geqOp_carry__0_n_3\ : STD_LOGIC;
  signal \geqOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \geqOp_carry_i_8__0_n_0\ : STD_LOGIC;
  signal geqOp_carry_n_0 : STD_LOGIC;
  signal geqOp_carry_n_1 : STD_LOGIC;
  signal geqOp_carry_n_2 : STD_LOGIC;
  signal geqOp_carry_n_3 : STD_LOGIC;
  signal \gin_reg.rd_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_out_0 : STD_LOGIC;
  signal \pf_thresh_dly_reg[0]_14\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \pf_thresh_dly_reg[1]_15\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \pf_thresh_dly_reg[2]_16\ : STD_LOGIC_VECTOR ( 15 to 15 );
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_roll_over_d1 : STD_LOGIC;
  signal rd_pntr_roll_over_d2 : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_minus_rd_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_roll_over_d1 : STD_LOGIC;
  signal wr_pntr_roll_over_d2 : STD_LOGIC;
  signal wr_pntr_roll_over_dly : STD_LOGIC;
  signal NLW_geqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_geqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\Q_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EAEAEA"
    )
        port map (
      I0 => mcpf_full(1),
      I1 => \active_ch_dly_reg[4]_1\,
      I2 => p_0_out_0,
      I3 => \active_ch_dly_reg[4][0]\,
      I4 => p_0_out,
      I5 => \wr_rst_reg_reg[15]\(1),
      O => Q_reg
    );
\Q_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AEAE00AE"
    )
        port map (
      I0 => mcpf_full(0),
      I1 => p_0_out_0,
      I2 => \active_ch_dly_reg[4]_1\,
      I3 => p_0_out,
      I4 => \active_ch_dly_reg[4][0]\,
      I5 => \wr_rst_reg_reg[15]\(1),
      O => Q_reg_0
    );
ch_dpth_rd_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_63\
     port map (
      Q(1) => a(15),
      Q(0) => a(6),
      S(15 downto 0) => ch_depth_minus_rd_m_wr(15 downto 0),
      aclk => aclk,
      i_primitive(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(0),
      I1 => wr_minus_rd_dly(0),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(0)
    );
\diff_pntr[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => wr_minus_rd_dly(10),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(10)
    );
\diff_pntr[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => wr_minus_rd_dly(11),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(11)
    );
\diff_pntr[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => wr_minus_rd_dly(12),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(12)
    );
\diff_pntr[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(13),
      I1 => wr_minus_rd_dly(13),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(13)
    );
\diff_pntr[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(14),
      I1 => wr_minus_rd_dly(14),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(14)
    );
\diff_pntr[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(15),
      I1 => wr_minus_rd_dly(15),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(15)
    );
\diff_pntr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(1),
      I1 => wr_minus_rd_dly(1),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(1)
    );
\diff_pntr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(2),
      I1 => wr_minus_rd_dly(2),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(2)
    );
\diff_pntr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(3),
      I1 => wr_minus_rd_dly(3),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(3)
    );
\diff_pntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => wr_minus_rd_dly(4),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(4)
    );
\diff_pntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => wr_minus_rd_dly(5),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(5)
    );
\diff_pntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => wr_minus_rd_dly(6),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(6)
    );
\diff_pntr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => wr_minus_rd_dly(7),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(7)
    );
\diff_pntr[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => wr_minus_rd_dly(8),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(8)
    );
\diff_pntr[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => wr_minus_rd_dly(9),
      I2 => rd_pntr_roll_over_d2,
      I3 => wr_pntr_roll_over_d2,
      O => p_0_in(9)
    );
\diff_pntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(0),
      Q => diff_pntr(0),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(10),
      Q => diff_pntr(10),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(11),
      Q => diff_pntr(11),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(12),
      Q => diff_pntr(12),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(13),
      Q => diff_pntr(13),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(14),
      Q => diff_pntr(14),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(15),
      Q => diff_pntr(15),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(1),
      Q => diff_pntr(1),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(2),
      Q => diff_pntr(2),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(3),
      Q => diff_pntr(3),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(4),
      Q => diff_pntr(4),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(5),
      Q => diff_pntr(5),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(6),
      Q => diff_pntr(6),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(7),
      Q => diff_pntr(7),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(8),
      Q => diff_pntr(8),
      R => \wr_rst_reg_reg[15]\(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in(9),
      Q => diff_pntr(9),
      R => \wr_rst_reg_reg[15]\(1)
    );
geqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => geqOp_carry_n_0,
      CO(2) => geqOp_carry_n_1,
      CO(1) => geqOp_carry_n_2,
      CO(0) => geqOp_carry_n_3,
      CYINIT => '1',
      DI(3) => \geqOp_carry_i_1__0_n_0\,
      DI(2) => \geqOp_carry_i_2__0_n_0\,
      DI(1) => \geqOp_carry_i_3__0_n_0\,
      DI(0) => \geqOp_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_geqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \geqOp_carry_i_5__0_n_0\,
      S(2) => \geqOp_carry_i_6__0_n_0\,
      S(1) => \geqOp_carry_i_7__0_n_0\,
      S(0) => \geqOp_carry_i_8__0_n_0\
    );
\geqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => geqOp_carry_n_0,
      CO(3) => geqOp,
      CO(2) => \geqOp_carry__0_n_1\,
      CO(1) => \geqOp_carry__0_n_2\,
      CO(0) => \geqOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \geqOp_carry__0_i_1__0_n_0\,
      DI(2) => \geqOp_carry__0_i_2__0_n_0\,
      DI(1) => \geqOp_carry__0_i_3__0_n_0\,
      DI(0) => \geqOp_carry__0_i_4__0_n_0\,
      O(3 downto 0) => \NLW_geqOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \geqOp_carry__0_i_5__0_n_0\,
      S(2) => \geqOp_carry__0_i_6__0_n_0\,
      S(1) => \geqOp_carry__0_i_7__0_n_0\,
      S(0) => \geqOp_carry__0_i_8__0_n_0\
    );
\geqOp_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(14),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \pf_thresh_dly_reg[2]_16\(15),
      I3 => diff_pntr(15),
      O => \geqOp_carry__0_i_1__0_n_0\
    );
\geqOp_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(12),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(13),
      O => \geqOp_carry__0_i_2__0_n_0\
    );
\geqOp_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(11),
      O => \geqOp_carry__0_i_3__0_n_0\
    );
\geqOp_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(9),
      O => \geqOp_carry__0_i_4__0_n_0\
    );
\geqOp_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(14),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(15),
      I3 => \pf_thresh_dly_reg[2]_16\(15),
      O => \geqOp_carry__0_i_5__0_n_0\
    );
\geqOp_carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(12),
      I1 => diff_pntr(13),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_6__0_n_0\
    );
\geqOp_carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(10),
      I1 => diff_pntr(11),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_7__0_n_0\
    );
\geqOp_carry__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(8),
      I1 => diff_pntr(9),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry__0_i_8__0_n_0\
    );
\geqOp_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \pf_thresh_dly_reg[2]_16\(15),
      I2 => \pf_thresh_dly_reg[2][14]\,
      I3 => diff_pntr(7),
      O => \geqOp_carry_i_1__0_n_0\
    );
\geqOp_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => diff_pntr(5),
      O => \geqOp_carry_i_2__0_n_0\
    );
\geqOp_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \geqOp_carry_i_3__0_n_0\
    );
\geqOp_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => \geqOp_carry_i_4__0_n_0\
    );
\geqOp_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => diff_pntr(6),
      I1 => \pf_thresh_dly_reg[2]_16\(15),
      I2 => diff_pntr(7),
      I3 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry_i_5__0_n_0\
    );
\geqOp_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => diff_pntr(4),
      I1 => diff_pntr(5),
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \geqOp_carry_i_6__0_n_0\
    );
\geqOp_carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(2),
      I1 => diff_pntr(3),
      O => \geqOp_carry_i_7__0_n_0\
    );
\geqOp_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => diff_pntr(0),
      I1 => diff_pntr(1),
      O => \geqOp_carry_i_8__0_n_0\
    );
\gin_reg.channel_depth_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(15),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(6),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => rd_pntr_pf_dly(0),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => rd_pntr_pf_dly(10),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => rd_pntr_pf_dly(11),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => rd_pntr_pf_dly(12),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(13),
      Q => rd_pntr_pf_dly(13),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(14),
      Q => rd_pntr_pf_dly(14),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(15),
      Q => rd_pntr_pf_dly(15),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => rd_pntr_pf_dly(1),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => rd_pntr_pf_dly(2),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => rd_pntr_pf_dly(3),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => rd_pntr_pf_dly(4),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => rd_pntr_pf_dly(5),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => rd_pntr_pf_dly(6),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => rd_pntr_pf_dly(7),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => rd_pntr_pf_dly(8),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => rd_pntr_pf_dly(9),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(0),
      Q => wr_pntr_pf_dly(0),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(10),
      Q => wr_pntr_pf_dly(10),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(11),
      Q => wr_pntr_pf_dly(11),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(12),
      Q => wr_pntr_pf_dly(12),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(13),
      Q => wr_pntr_pf_dly(13),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(14),
      Q => wr_pntr_pf_dly(14),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(15),
      Q => wr_pntr_pf_dly(15),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(1),
      Q => wr_pntr_pf_dly(1),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(2),
      Q => wr_pntr_pf_dly(2),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(3),
      Q => wr_pntr_pf_dly(3),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(4),
      Q => wr_pntr_pf_dly(4),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(5),
      Q => wr_pntr_pf_dly(5),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(6),
      Q => wr_pntr_pf_dly(6),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(7),
      Q => wr_pntr_pf_dly(7),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(8),
      Q => wr_pntr_pf_dly(8),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(9),
      Q => wr_pntr_pf_dly(9),
      R => \wr_rst_reg_reg[15]\(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => wr_pntr_roll_over_dly,
      R => \wr_rst_reg_reg[15]\(1)
    );
\gset.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => geqOp,
      Q => p_0_out_0,
      R => \wr_rst_reg_reg[15]\(1)
    );
\pf_thresh_dly_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg[0]_14\(15),
      R => \wr_rst_reg_reg[15]\(0)
    );
\pf_thresh_dly_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0]_14\(15),
      Q => \pf_thresh_dly_reg[1]_15\(15),
      R => \wr_rst_reg_reg[15]\(0)
    );
\pf_thresh_dly_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[1]_15\(15),
      Q => \pf_thresh_dly_reg[2]_16\(15),
      R => \wr_rst_reg_reg[15]\(0)
    );
rd_minus_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_64\
     port map (
      Q(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      S(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.rd_pntr_roll_over_dly_reg_n_0\,
      Q => rd_pntr_roll_over_d1,
      R => \wr_rst_reg_reg[15]\(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1,
      Q => rd_pntr_roll_over_d2,
      R => \wr_rst_reg_reg[15]\(1)
    );
wr_minus_rd: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_65\
     port map (
      D(15 downto 0) => s(15 downto 0),
      Q(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(0),
      Q => wr_minus_rd_dly(0),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => wr_minus_rd_dly(10),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => wr_minus_rd_dly(11),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => wr_minus_rd_dly(12),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(13),
      Q => wr_minus_rd_dly(13),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(14),
      Q => wr_minus_rd_dly(14),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(15),
      Q => wr_minus_rd_dly(15),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(1),
      Q => wr_minus_rd_dly(1),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(2),
      Q => wr_minus_rd_dly(2),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(3),
      Q => wr_minus_rd_dly(3),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => wr_minus_rd_dly(4),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => wr_minus_rd_dly(5),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => wr_minus_rd_dly(6),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => wr_minus_rd_dly(7),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => wr_minus_rd_dly(8),
      R => \wr_rst_reg_reg[15]\(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => wr_minus_rd_dly(9),
      R => \wr_rst_reg_reg[15]\(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_dly,
      Q => wr_pntr_roll_over_d1,
      R => \wr_rst_reg_reg[15]\(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1,
      Q => wr_pntr_roll_over_d2,
      R => \wr_rst_reg_reg[15]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2\ is
  port (
    p_0_out : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2\ : entity is "axi_vfifo_ctrl_v2_0_17_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2\ is
  signal a : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \diff_pntr[10]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[13]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[14]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[15]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \gin_reg.wr_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal \ltOp_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_n_3\ : STD_LOGIC;
  signal ltOp_carry_i_1_n_0 : STD_LOGIC;
  signal ltOp_carry_i_2_n_0 : STD_LOGIC;
  signal ltOp_carry_i_3_n_0 : STD_LOGIC;
  signal ltOp_carry_i_4_n_0 : STD_LOGIC;
  signal ltOp_carry_i_5_n_0 : STD_LOGIC;
  signal ltOp_carry_i_6_n_0 : STD_LOGIC;
  signal ltOp_carry_i_7_n_0 : STD_LOGIC;
  signal ltOp_carry_i_8_n_0 : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[2][15]\ : STD_LOGIC;
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_dly : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \wr_minus_rd_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[13]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[14]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[15]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal wr_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ch_dpth_rd_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_36\
     port map (
      Q(1) => a(15),
      Q(0) => a(6),
      S(11 downto 0) => ch_depth_minus_rd_m_wr(15 downto 4),
      aclk => aclk,
      i_primitive(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\diff_pntr[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => \wr_minus_rd_dly_reg_n_0_[10]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[10]_i_1_n_0\
    );
\diff_pntr[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => \wr_minus_rd_dly_reg_n_0_[11]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[11]_i_1_n_0\
    );
\diff_pntr[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => \wr_minus_rd_dly_reg_n_0_[12]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[12]_i_1_n_0\
    );
\diff_pntr[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(13),
      I1 => \wr_minus_rd_dly_reg_n_0_[13]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[13]_i_1_n_0\
    );
\diff_pntr[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(14),
      I1 => \wr_minus_rd_dly_reg_n_0_[14]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[14]_i_1_n_0\
    );
\diff_pntr[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(15),
      I1 => \wr_minus_rd_dly_reg_n_0_[15]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[15]_i_1_n_0\
    );
\diff_pntr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => \wr_minus_rd_dly_reg_n_0_[4]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[4]_i_1_n_0\
    );
\diff_pntr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => \wr_minus_rd_dly_reg_n_0_[5]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[5]_i_1_n_0\
    );
\diff_pntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => \wr_minus_rd_dly_reg_n_0_[6]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[6]_i_1_n_0\
    );
\diff_pntr[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => \wr_minus_rd_dly_reg_n_0_[7]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[7]_i_1_n_0\
    );
\diff_pntr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => \wr_minus_rd_dly_reg_n_0_[8]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[8]_i_1_n_0\
    );
\diff_pntr[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => \wr_minus_rd_dly_reg_n_0_[9]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[9]_i_1_n_0\
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[10]\,
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[11]\,
      R => Q(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[12]\,
      R => Q(1)
    );
\diff_pntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[13]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[13]\,
      R => Q(1)
    );
\diff_pntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[14]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[14]\,
      R => Q(1)
    );
\diff_pntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[15]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[15]\,
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[4]\,
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[5]\,
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[6]\,
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[7]\,
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[8]\,
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1_n_0\,
      Q => \diff_pntr_reg_n_0_[9]\,
      R => Q(1)
    );
\gclr.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ltOp,
      Q => p_0_out,
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(15),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(13),
      Q => rd_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(14),
      Q => rd_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(15),
      Q => rd_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => rd_pntr_roll_over_dly,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(13),
      Q => wr_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(14),
      Q => wr_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(15),
      Q => wr_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3) => ltOp_carry_i_1_n_0,
      DI(2) => ltOp_carry_i_2_n_0,
      DI(1) => ltOp_carry_i_3_n_0,
      DI(0) => ltOp_carry_i_4_n_0,
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => ltOp_carry_i_5_n_0,
      S(2) => ltOp_carry_i_6_n_0,
      S(1) => ltOp_carry_i_7_n_0,
      S(0) => ltOp_carry_i_8_n_0
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3 downto 2) => \NLW_ltOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ltOp,
      CO(0) => \ltOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ltOp_carry__0_i_1_n_0\,
      DI(0) => \ltOp_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ltOp_carry__0_i_3_n_0\,
      S(0) => \ltOp_carry__0_i_4_n_0\
    );
\ltOp_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2][14]\,
      I1 => \diff_pntr_reg_n_0_[14]\,
      I2 => \diff_pntr_reg_n_0_[15]\,
      I3 => \pf_thresh_dly_reg_n_0_[2][15]\,
      O => \ltOp_carry__0_i_1_n_0\
    );
\ltOp_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[12]\,
      I1 => \diff_pntr_reg_n_0_[13]\,
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => \ltOp_carry__0_i_2_n_0\
    );
\ltOp_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pf_thresh_dly_reg[2][14]\,
      I1 => \diff_pntr_reg_n_0_[14]\,
      I2 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I3 => \diff_pntr_reg_n_0_[15]\,
      O => \ltOp_carry__0_i_3_n_0\
    );
\ltOp_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[12]\,
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \diff_pntr_reg_n_0_[13]\,
      O => \ltOp_carry__0_i_4_n_0\
    );
ltOp_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \diff_pntr_reg_n_0_[11]\,
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => ltOp_carry_i_1_n_0
    );
ltOp_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \diff_pntr_reg_n_0_[9]\,
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => ltOp_carry_i_2_n_0
    );
ltOp_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I1 => \diff_pntr_reg_n_0_[6]\,
      I2 => \diff_pntr_reg_n_0_[7]\,
      I3 => \pf_thresh_dly_reg[2][14]\,
      O => ltOp_carry_i_3_n_0
    );
ltOp_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \diff_pntr_reg_n_0_[5]\,
      I2 => \pf_thresh_dly_reg[2][14]\,
      O => ltOp_carry_i_4_n_0
    );
ltOp_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \diff_pntr_reg_n_0_[11]\,
      O => ltOp_carry_i_5_n_0
    );
ltOp_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \diff_pntr_reg_n_0_[9]\,
      O => ltOp_carry_i_6_n_0
    );
ltOp_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I1 => \diff_pntr_reg_n_0_[6]\,
      I2 => \pf_thresh_dly_reg[2][14]\,
      I3 => \diff_pntr_reg_n_0_[7]\,
      O => ltOp_carry_i_7_n_0
    );
ltOp_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \pf_thresh_dly_reg[2][14]\,
      I2 => \diff_pntr_reg_n_0_[5]\,
      O => ltOp_carry_i_8_n_0
    );
\pf_thresh_dly_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg_n_0_[0][15]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[0][15]\,
      Q => \pf_thresh_dly_reg_n_0_[1][15]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[1][15]\,
      Q => \pf_thresh_dly_reg_n_0_[2][15]\,
      R => Q(0)
    );
rd_minus_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_37\
     port map (
      Q(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      S(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_dly,
      Q => rd_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1_reg_n_0,
      Q => rd_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
wr_minus_rd: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_38\
     port map (
      D(11 downto 0) => s(15 downto 4),
      Q(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => \wr_minus_rd_dly_reg_n_0_[10]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => \wr_minus_rd_dly_reg_n_0_[11]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => \wr_minus_rd_dly_reg_n_0_[12]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(13),
      Q => \wr_minus_rd_dly_reg_n_0_[13]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(14),
      Q => \wr_minus_rd_dly_reg_n_0_[14]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(15),
      Q => \wr_minus_rd_dly_reg_n_0_[15]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => \wr_minus_rd_dly_reg_n_0_[4]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => \wr_minus_rd_dly_reg_n_0_[5]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => \wr_minus_rd_dly_reg_n_0_[6]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => \wr_minus_rd_dly_reg_n_0_[7]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => \wr_minus_rd_dly_reg_n_0_[8]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => \wr_minus_rd_dly_reg_n_0_[9]\,
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      Q => wr_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1_reg_n_0,
      Q => wr_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82\ is
  port (
    \gclr.prog_full_i_reg_0\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \greg_out.QSPO_reg_r\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    pntr_roll_over : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82\ : entity is "axi_vfifo_ctrl_v2_0_17_wr_pf_ss";
end \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82\ is
  signal a : STD_LOGIC_VECTOR ( 15 downto 6 );
  signal ch_depth_minus_rd_m_wr : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \diff_pntr[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[10]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[11]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[12]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[13]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[14]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[15]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[7]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[8]\ : STD_LOGIC;
  signal \diff_pntr_reg_n_0_[9]\ : STD_LOGIC;
  signal \^gclr.prog_full_i_reg_0\ : STD_LOGIC;
  signal \gin_reg.wr_pntr_roll_over_dly_reg_n_0\ : STD_LOGIC;
  signal ltOp : STD_LOGIC;
  signal \ltOp_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry__0_n_3\ : STD_LOGIC;
  signal \ltOp_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \ltOp_carry_i_8__0_n_0\ : STD_LOGIC;
  signal ltOp_carry_n_0 : STD_LOGIC;
  signal ltOp_carry_n_1 : STD_LOGIC;
  signal ltOp_carry_n_2 : STD_LOGIC;
  signal ltOp_carry_n_3 : STD_LOGIC;
  signal \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\ : STD_LOGIC;
  signal \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\ : STD_LOGIC;
  signal pf_thresh_dly_reg_gate_n_0 : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \pf_thresh_dly_reg_n_0_[2][15]\ : STD_LOGIC;
  signal pf_thresh_dly_reg_r_0_n_0 : STD_LOGIC;
  signal pf_thresh_dly_reg_r_n_0 : STD_LOGIC;
  signal rd_pntr_minus_wr_pntr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rd_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal rd_pntr_roll_over_dly : STD_LOGIC;
  signal s : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \wr_minus_rd_dly_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[13]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[14]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[15]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_minus_rd_dly_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_pntr_pf_dly : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal wr_pntr_roll_over_d1_reg_n_0 : STD_LOGIC;
  signal wr_pntr_roll_over_d2_reg_n_0 : STD_LOGIC;
  signal NLW_ltOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ltOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ltOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/gmcpf_pf_gen.mcpf_pf_gen_inst/pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r ";
begin
  \gclr.prog_full_i_reg_0\ <= \^gclr.prog_full_i_reg_0\;
ch_dpth_rd_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_91\
     port map (
      Q(1) => a(15),
      Q(0) => a(6),
      S(11 downto 0) => ch_depth_minus_rd_m_wr(15 downto 4),
      aclk => aclk,
      i_primitive(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\diff_pntr[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(10),
      I1 => \wr_minus_rd_dly_reg_n_0_[10]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[10]_i_1__0_n_0\
    );
\diff_pntr[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(11),
      I1 => \wr_minus_rd_dly_reg_n_0_[11]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[11]_i_1__0_n_0\
    );
\diff_pntr[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(12),
      I1 => \wr_minus_rd_dly_reg_n_0_[12]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[12]_i_1__0_n_0\
    );
\diff_pntr[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(13),
      I1 => \wr_minus_rd_dly_reg_n_0_[13]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[13]_i_1__0_n_0\
    );
\diff_pntr[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(14),
      I1 => \wr_minus_rd_dly_reg_n_0_[14]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[14]_i_1__0_n_0\
    );
\diff_pntr[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(15),
      I1 => \wr_minus_rd_dly_reg_n_0_[15]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[15]_i_1__0_n_0\
    );
\diff_pntr[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(4),
      I1 => \wr_minus_rd_dly_reg_n_0_[4]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[4]_i_1__0_n_0\
    );
\diff_pntr[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(5),
      I1 => \wr_minus_rd_dly_reg_n_0_[5]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[5]_i_1__0_n_0\
    );
\diff_pntr[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(6),
      I1 => \wr_minus_rd_dly_reg_n_0_[6]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[6]_i_1__0_n_0\
    );
\diff_pntr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(7),
      I1 => \wr_minus_rd_dly_reg_n_0_[7]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[7]_i_1__0_n_0\
    );
\diff_pntr[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(8),
      I1 => \wr_minus_rd_dly_reg_n_0_[8]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[8]_i_1__0_n_0\
    );
\diff_pntr[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAC"
    )
        port map (
      I0 => ch_depth_minus_rd_m_wr(9),
      I1 => \wr_minus_rd_dly_reg_n_0_[9]\,
      I2 => rd_pntr_roll_over_d2_reg_n_0,
      I3 => wr_pntr_roll_over_d2_reg_n_0,
      O => \diff_pntr[9]_i_1__0_n_0\
    );
\diff_pntr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[10]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[10]\,
      R => Q(1)
    );
\diff_pntr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[11]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[11]\,
      R => Q(1)
    );
\diff_pntr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[12]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[12]\,
      R => Q(1)
    );
\diff_pntr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[13]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[13]\,
      R => Q(1)
    );
\diff_pntr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[14]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[14]\,
      R => Q(1)
    );
\diff_pntr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[15]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[15]\,
      R => Q(1)
    );
\diff_pntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[4]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[4]\,
      R => Q(1)
    );
\diff_pntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[5]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[5]\,
      R => Q(1)
    );
\diff_pntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[6]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[6]\,
      R => Q(1)
    );
\diff_pntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[7]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[7]\,
      R => Q(1)
    );
\diff_pntr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[8]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[8]\,
      R => Q(1)
    );
\diff_pntr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \diff_pntr[9]_i_1__0_n_0\,
      Q => \diff_pntr_reg_n_0_[9]\,
      R => Q(1)
    );
\gclr.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => ltOp,
      Q => p_0_out,
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(1),
      Q => a(15),
      R => Q(1)
    );
\gin_reg.channel_depth_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => a(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(0),
      Q => rd_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(10),
      Q => rd_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(11),
      Q => rd_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(12),
      Q => rd_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(13),
      Q => rd_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(14),
      Q => rd_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(15),
      Q => rd_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(1),
      Q => rd_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(2),
      Q => rd_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(3),
      Q => rd_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(4),
      Q => rd_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(5),
      Q => rd_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(6),
      Q => rd_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(7),
      Q => rd_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(8),
      Q => rd_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.rd_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.m_valid_i_reg\(9),
      Q => rd_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.rd_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]\,
      Q => rd_pntr_roll_over_dly,
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(0),
      Q => wr_pntr_pf_dly(0),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(10),
      Q => wr_pntr_pf_dly(10),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(11),
      Q => wr_pntr_pf_dly(11),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(12),
      Q => wr_pntr_pf_dly(12),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(13),
      Q => wr_pntr_pf_dly(13),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(14),
      Q => wr_pntr_pf_dly(14),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(15),
      Q => wr_pntr_pf_dly(15),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(1),
      Q => wr_pntr_pf_dly(1),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(2),
      Q => wr_pntr_pf_dly(2),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(3),
      Q => wr_pntr_pf_dly(3),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(4),
      Q => wr_pntr_pf_dly(4),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(5),
      Q => wr_pntr_pf_dly(5),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(6),
      Q => wr_pntr_pf_dly(6),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(7),
      Q => wr_pntr_pf_dly(7),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(8),
      Q => wr_pntr_pf_dly(8),
      R => Q(1)
    );
\gin_reg.wr_pntr_pf_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gfwd_mode.storage_data1_reg[0]_0\(9),
      Q => wr_pntr_pf_dly(9),
      R => Q(1)
    );
\gin_reg.wr_pntr_roll_over_dly_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pntr_roll_over,
      Q => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      R => Q(1)
    );
ltOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ltOp_carry_n_0,
      CO(2) => ltOp_carry_n_1,
      CO(1) => ltOp_carry_n_2,
      CO(0) => ltOp_carry_n_3,
      CYINIT => '0',
      DI(3) => \ltOp_carry_i_1__0_n_0\,
      DI(2) => \ltOp_carry_i_2__0_n_0\,
      DI(1) => \ltOp_carry_i_3__0_n_0\,
      DI(0) => \ltOp_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_ltOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \ltOp_carry_i_5__0_n_0\,
      S(2) => \ltOp_carry_i_6__0_n_0\,
      S(1) => \ltOp_carry_i_7__0_n_0\,
      S(0) => \ltOp_carry_i_8__0_n_0\
    );
\ltOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ltOp_carry_n_0,
      CO(3 downto 2) => \NLW_ltOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ltOp,
      CO(0) => \ltOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ltOp_carry__0_i_1__0_n_0\,
      DI(0) => \ltOp_carry__0_i_2__0_n_0\,
      O(3 downto 0) => \NLW_ltOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ltOp_carry__0_i_3__0_n_0\,
      S(0) => \ltOp_carry__0_i_4__0_n_0\
    );
\ltOp_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^gclr.prog_full_i_reg_0\,
      I1 => \diff_pntr_reg_n_0_[14]\,
      I2 => \diff_pntr_reg_n_0_[15]\,
      I3 => \pf_thresh_dly_reg_n_0_[2][15]\,
      O => \ltOp_carry__0_i_1__0_n_0\
    );
\ltOp_carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[12]\,
      I1 => \diff_pntr_reg_n_0_[13]\,
      I2 => \^gclr.prog_full_i_reg_0\,
      O => \ltOp_carry__0_i_2__0_n_0\
    );
\ltOp_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^gclr.prog_full_i_reg_0\,
      I1 => \diff_pntr_reg_n_0_[14]\,
      I2 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I3 => \diff_pntr_reg_n_0_[15]\,
      O => \ltOp_carry__0_i_3__0_n_0\
    );
\ltOp_carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[12]\,
      I1 => \^gclr.prog_full_i_reg_0\,
      I2 => \diff_pntr_reg_n_0_[13]\,
      O => \ltOp_carry__0_i_4__0_n_0\
    );
\ltOp_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \diff_pntr_reg_n_0_[11]\,
      I2 => \^gclr.prog_full_i_reg_0\,
      O => \ltOp_carry_i_1__0_n_0\
    );
\ltOp_carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \diff_pntr_reg_n_0_[9]\,
      I2 => \^gclr.prog_full_i_reg_0\,
      O => \ltOp_carry_i_2__0_n_0\
    );
\ltOp_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I1 => \diff_pntr_reg_n_0_[6]\,
      I2 => \diff_pntr_reg_n_0_[7]\,
      I3 => \^gclr.prog_full_i_reg_0\,
      O => \ltOp_carry_i_3__0_n_0\
    );
\ltOp_carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \diff_pntr_reg_n_0_[5]\,
      I2 => \^gclr.prog_full_i_reg_0\,
      O => \ltOp_carry_i_4__0_n_0\
    );
\ltOp_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[10]\,
      I1 => \^gclr.prog_full_i_reg_0\,
      I2 => \diff_pntr_reg_n_0_[11]\,
      O => \ltOp_carry_i_5__0_n_0\
    );
\ltOp_carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[8]\,
      I1 => \^gclr.prog_full_i_reg_0\,
      I2 => \diff_pntr_reg_n_0_[9]\,
      O => \ltOp_carry_i_6__0_n_0\
    );
\ltOp_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \pf_thresh_dly_reg_n_0_[2][15]\,
      I1 => \diff_pntr_reg_n_0_[6]\,
      I2 => \^gclr.prog_full_i_reg_0\,
      I3 => \diff_pntr_reg_n_0_[7]\,
      O => \ltOp_carry_i_7__0_n_0\
    );
\ltOp_carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => \diff_pntr_reg_n_0_[4]\,
      I1 => \^gclr.prog_full_i_reg_0\,
      I2 => \diff_pntr_reg_n_0_[5]\,
      O => \ltOp_carry_i_8__0_n_0\
    );
\pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => '1',
      Q => \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\
    );
\pf_thresh_dly_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => D(0),
      Q => \pf_thresh_dly_reg_n_0_[0][15]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg[0][14]_srl2___inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_n_0\,
      Q => \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      R => '0'
    );
\pf_thresh_dly_reg[1][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[0][15]\,
      Q => \pf_thresh_dly_reg_n_0_[1][15]\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => pf_thresh_dly_reg_gate_n_0,
      Q => \^gclr.prog_full_i_reg_0\,
      R => Q(0)
    );
\pf_thresh_dly_reg[2][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \pf_thresh_dly_reg_n_0_[1][15]\,
      Q => \pf_thresh_dly_reg_n_0_[2][15]\,
      R => Q(0)
    );
pf_thresh_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pf_thresh_dly_reg[1][14]_inst_vfifo_gvfifo_top_mcpf_inst_mcf_inst_mcf_dfl_rd_inst_gmcpf_pf_gen.mcpf_pf_gen_inst_pf_thresh_dly_reg_r_0_n_0\,
      I1 => pf_thresh_dly_reg_r_0_n_0,
      O => pf_thresh_dly_reg_gate_n_0
    );
pf_thresh_dly_reg_r: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \greg_out.QSPO_reg_r\,
      Q => pf_thresh_dly_reg_r_n_0,
      R => Q(0)
    );
pf_thresh_dly_reg_r_0: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => pf_thresh_dly_reg_r_n_0,
      Q => pf_thresh_dly_reg_r_0_n_0,
      R => Q(0)
    );
rd_minus_wr: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_92\
     port map (
      Q(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      S(15 downto 0) => rd_pntr_minus_wr_pntr(15 downto 0),
      aclk => aclk,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
rd_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_dly,
      Q => rd_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
rd_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => rd_pntr_roll_over_d1_reg_n_0,
      Q => rd_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
wr_minus_rd: entity work.\design_1_axi_vfifo_ctrl_0_0_c_addsub_v12_0_11__parameterized2_93\
     port map (
      D(11 downto 0) => s(15 downto 4),
      Q(15 downto 0) => wr_pntr_pf_dly(15 downto 0),
      aclk => aclk,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => rd_pntr_pf_dly(15 downto 0),
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\wr_minus_rd_dly_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(10),
      Q => \wr_minus_rd_dly_reg_n_0_[10]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(11),
      Q => \wr_minus_rd_dly_reg_n_0_[11]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(12),
      Q => \wr_minus_rd_dly_reg_n_0_[12]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(13),
      Q => \wr_minus_rd_dly_reg_n_0_[13]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(14),
      Q => \wr_minus_rd_dly_reg_n_0_[14]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(15),
      Q => \wr_minus_rd_dly_reg_n_0_[15]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(4),
      Q => \wr_minus_rd_dly_reg_n_0_[4]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(5),
      Q => \wr_minus_rd_dly_reg_n_0_[5]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(6),
      Q => \wr_minus_rd_dly_reg_n_0_[6]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(7),
      Q => \wr_minus_rd_dly_reg_n_0_[7]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(8),
      Q => \wr_minus_rd_dly_reg_n_0_[8]\,
      R => Q(1)
    );
\wr_minus_rd_dly_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s(9),
      Q => \wr_minus_rd_dly_reg_n_0_[9]\,
      R => Q(1)
    );
wr_pntr_roll_over_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gin_reg.wr_pntr_roll_over_dly_reg_n_0\,
      Q => wr_pntr_roll_over_d1_reg_n_0,
      R => Q(1)
    );
wr_pntr_roll_over_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => wr_pntr_roll_over_d1_reg_n_0,
      Q => wr_pntr_roll_over_d2_reg_n_0,
      R => Q(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_bram_top is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 29 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    ENA_I_20 : in STD_LOGIC;
    ENB_I_21 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_bram_top : entity is "bram_top";
end design_1_axi_vfifo_ctrl_0_0_bram_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_bram_top is
begin
\blk_mem_gen.bmg\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized1\
     port map (
      D(14 downto 0) => D(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_20 => ENA_I_20,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_21 => ENB_I_21,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(29 downto 0) => Q(29 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    ENA_dly_D : out STD_LOGIC;
    ENB_dly_D : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    ENA_I : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \gfwd_mode.storage_data1_reg[16]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I_0 : in STD_LOGIC;
    ENB_I_1 : in STD_LOGIC;
    ENA_I_2 : in STD_LOGIC;
    ENB_I_3 : in STD_LOGIC;
    ENA_I_4 : in STD_LOGIC;
    ENB_I_5 : in STD_LOGIC;
    ENA_I_6 : in STD_LOGIC;
    ENB_I_7 : in STD_LOGIC;
    ENA_I_8 : in STD_LOGIC;
    ENB_I_9 : in STD_LOGIC;
    ENA_I_10 : in STD_LOGIC;
    ENB_I_11 : in STD_LOGIC;
    ENA_I_12 : in STD_LOGIC;
    ENB_I_13 : in STD_LOGIC;
    ENA_I_14 : in STD_LOGIC;
    ENB_I_15 : in STD_LOGIC;
    ENA_I_16 : in STD_LOGIC;
    ENB_I_17 : in STD_LOGIC;
    ENA_I_18 : in STD_LOGIC;
    ENB_I_19 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0\ : entity is "bram_top";
end \design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0\ is
begin
\blk_mem_gen.bmg\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized3\
     port map (
      D(12 downto 0) => D(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_10 => ENA_I_10,
      ENA_I_12 => ENA_I_12,
      ENA_I_14 => ENA_I_14,
      ENA_I_16 => ENA_I_16,
      ENA_I_18 => ENA_I_18,
      ENA_I_2 => ENA_I_2,
      ENA_I_4 => ENA_I_4,
      ENA_I_6 => ENA_I_6,
      ENA_I_8 => ENA_I_8,
      ENA_dly_D => ENA_dly_D,
      ENB_I => ENB_I,
      ENB_I_1 => ENB_I_1,
      ENB_I_11 => ENB_I_11,
      ENB_I_13 => ENB_I_13,
      ENB_I_15 => ENB_I_15,
      ENB_I_17 => ENB_I_17,
      ENB_I_19 => ENB_I_19,
      ENB_I_3 => ENB_I_3,
      ENB_I_5 => ENB_I_5,
      ENB_I_7 => ENB_I_7,
      ENB_I_9 => ENB_I_9,
      ENB_dly_D => ENB_dly_D,
      Q(27 downto 0) => Q(27 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15 downto 0) => \gfwd_mode.storage_data1_reg[16]\(15 downto 0),
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_fifo_top is
  port (
    \out\ : out STD_LOGIC;
    TREADY_S2MM : out STD_LOGIC;
    m_axi_awvalid : out STD_LOGIC;
    \m_axi_awid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    m_axi_awvalid_i : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_fifo_top : entity is "fifo_top";
end design_1_axi_vfifo_ctrl_0_0_fifo_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_fifo_top is
begin
fifo_gen: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1
     port map (
      DI(40 downto 0) => DI(40 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_awid[0]\(40 downto 0) => \m_axi_awid[0]\(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    curr_state_reg : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    \pkt_cnt_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\ : entity is "fifo_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\ is
begin
fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized3\
     port map (
      D(5 downto 0) => D(5 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => \pkt_cnt_reg_reg[5]\(5 downto 0),
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\ is
  port (
    \out\ : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    we_bcnt : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    tid_fifo_dout : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg_0 : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    awgen_to_mctf_tvalid : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    mux4_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg_1 : in STD_LOGIC;
    Q_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\ : entity is "fifo_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\ is
begin
fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized7\
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1 => Q_reg_1,
      Q_reg_2 => Q_reg_2,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \goreg_dm.dout_i_reg[0]\ => tid_fifo_dout(0),
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => mem_init_done,
      mux4_out(1 downto 0) => mux4_out(1 downto 0),
      \out\ => \out\,
      prog_full_i_1 => prog_full_i_1,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_rev.s_ready_i_reg\ : out STD_LOGIC;
    \^m_axi_arvalid\ : out STD_LOGIC;
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    prog_full_i : in STD_LOGIC;
    M_AXI_ARVALID : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    I147 : in STD_LOGIC_VECTOR ( 40 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\ : entity is "fifo_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\ is
begin
fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__xdcDup__1\
     port map (
      E(0) => E(0),
      I147(40 downto 0) => I147(40 downto 0),
      M_AXI_ARVALID => M_AXI_ARVALID,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => \gfwd_rev.s_ready_i_reg\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => \^m_axi_arvalid\,
      \out\ => \out\,
      prog_full_i => prog_full_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_memory__parameterized0\ is
  port (
    ENB_dly_D : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized0\ : entity is "memory";
end \design_1_axi_vfifo_ctrl_0_0_memory__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized0\ is
  signal doutb : STD_LOGIC_VECTOR ( 32 downto 0 );
begin
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1
     port map (
      D(32 downto 0) => doutb(32 downto 0),
      E(0) => E(0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(0),
      Q => \m_axi_wdata[31]\(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(10),
      Q => \m_axi_wdata[31]\(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(11),
      Q => \m_axi_wdata[31]\(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(12),
      Q => \m_axi_wdata[31]\(12),
      R => '0'
    );
\goreg_bm.dout_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(13),
      Q => \m_axi_wdata[31]\(13),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(14),
      Q => \m_axi_wdata[31]\(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(15),
      Q => \m_axi_wdata[31]\(15),
      R => '0'
    );
\goreg_bm.dout_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(16),
      Q => \m_axi_wdata[31]\(16),
      R => '0'
    );
\goreg_bm.dout_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(17),
      Q => \m_axi_wdata[31]\(17),
      R => '0'
    );
\goreg_bm.dout_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(18),
      Q => \m_axi_wdata[31]\(18),
      R => '0'
    );
\goreg_bm.dout_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(19),
      Q => \m_axi_wdata[31]\(19),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(1),
      Q => \m_axi_wdata[31]\(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(20),
      Q => \m_axi_wdata[31]\(20),
      R => '0'
    );
\goreg_bm.dout_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(21),
      Q => \m_axi_wdata[31]\(21),
      R => '0'
    );
\goreg_bm.dout_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(22),
      Q => \m_axi_wdata[31]\(22),
      R => '0'
    );
\goreg_bm.dout_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(23),
      Q => \m_axi_wdata[31]\(23),
      R => '0'
    );
\goreg_bm.dout_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(24),
      Q => \m_axi_wdata[31]\(24),
      R => '0'
    );
\goreg_bm.dout_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(25),
      Q => \m_axi_wdata[31]\(25),
      R => '0'
    );
\goreg_bm.dout_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(26),
      Q => \m_axi_wdata[31]\(26),
      R => '0'
    );
\goreg_bm.dout_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(27),
      Q => \m_axi_wdata[31]\(27),
      R => '0'
    );
\goreg_bm.dout_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(28),
      Q => \m_axi_wdata[31]\(28),
      R => '0'
    );
\goreg_bm.dout_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(29),
      Q => \m_axi_wdata[31]\(29),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(2),
      Q => \m_axi_wdata[31]\(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(30),
      Q => \m_axi_wdata[31]\(30),
      R => '0'
    );
\goreg_bm.dout_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(31),
      Q => \m_axi_wdata[31]\(31),
      R => '0'
    );
\goreg_bm.dout_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(32),
      Q => \m_axi_wdata[31]\(32),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(3),
      Q => \m_axi_wdata[31]\(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(4),
      Q => \m_axi_wdata[31]\(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(5),
      Q => \m_axi_wdata[31]\(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(6),
      Q => \m_axi_wdata[31]\(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(7),
      Q => \m_axi_wdata[31]\(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(8),
      Q => \m_axi_wdata[31]\(8),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0),
      D => doutb(9),
      Q => \m_axi_wdata[31]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_memory__parameterized2\ is
  port (
    ENB_dly_D : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    aclk : in STD_LOGIC;
    ENB_I : in STD_LOGIC;
    \gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized2\ : entity is "memory";
end \design_1_axi_vfifo_ctrl_0_0_memory__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_memory__parameterized2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal curr_state_i_4_n_0 : STD_LOGIC;
  signal doutb : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \gfwd_mode.storage_data1[39]_i_3_n_0\ : STD_LOGIC;
  signal \gfwd_mode.storage_data1[39]_i_7_n_0\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[39]\ : STD_LOGIC;
  signal tdest_fifo_dout : STD_LOGIC_VECTOR ( 14 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of curr_state_i_4 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[33]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[35]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[39]_i_1__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[39]_i_6\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \gfwd_mode.storage_data1[40]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \goreg_bm.dout_i[14]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[3]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[4]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tlen_cntr_reg[5]_i_2\ : label is "soft_lutpair61";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
  \gfwd_mode.storage_data1_reg[39]\ <= \^gfwd_mode.storage_data1_reg[39]\;
\curr_state_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      I2 => \^q\(6),
      I3 => \^q\(7),
      I4 => \^q\(5),
      I5 => curr_state_i_4_n_0,
      O => curr_state_reg
    );
curr_state_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      O => curr_state_i_4_n_0
    );
\gbm.gbmg.gbmga.ngecc.bmg\: entity work.\design_1_axi_vfifo_ctrl_0_0_blk_mem_gen_v8_4_1__parameterized5\
     port map (
      D(13) => doutb(14),
      D(12 downto 0) => doutb(12 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      ENB_I => ENB_I,
      ENB_dly_D => ENB_dly_D,
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => \gc0.count_d1_reg[8]\(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => \gcc0.gc0.count_d1_reg[8]\(8 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
\gfwd_mode.storage_data1[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(4),
      I1 => tdest_fifo_dout(4),
      I2 => \tlen_cntr_reg_reg[0]\,
      O => D(0)
    );
\gfwd_mode.storage_data1[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(4),
      I1 => tdest_fifo_dout(4),
      I2 => \tlen_cntr_reg_reg[0]\,
      O => D(1)
    );
\gfwd_mode.storage_data1[39]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \gfwd_mode.m_valid_i_reg\,
      I1 => \^q\(3),
      I2 => \gfwd_mode.storage_data1[39]_i_3_n_0\,
      O => D(2)
    );
\gfwd_mode.storage_data1[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888888F8"
    )
        port map (
      I0 => \tlen_cntr_reg_reg[0]_0\,
      I1 => \tlen_cntr_reg_reg[6]_0\,
      I2 => \^gfwd_mode.storage_data1_reg[39]\,
      I3 => \^q\(11),
      I4 => \^q\(10),
      I5 => \gfwd_mode.storage_data1[39]_i_7_n_0\,
      O => \gfwd_mode.storage_data1[39]_i_3_n_0\
    );
\gfwd_mode.storage_data1[39]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(5),
      I1 => curr_state,
      I2 => \^q\(7),
      I3 => \^q\(6),
      O => \^gfwd_mode.storage_data1_reg[39]\
    );
\gfwd_mode.storage_data1[39]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(9),
      O => \gfwd_mode.storage_data1[39]_i_7_n_0\
    );
\gfwd_mode.storage_data1[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \gfwd_mode.m_valid_i_reg\,
      I1 => tdest_fifo_dout(14),
      I2 => \gfwd_mode.storage_data1[39]_i_3_n_0\,
      O => D(3)
    );
\goreg_bm.dout_i[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      I2 => \^q\(9),
      I3 => \^q\(8),
      O => \gpregsm1.curr_fwft_state_reg[1]\
    );
\goreg_bm.dout_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(0),
      Q => \^q\(0),
      R => '0'
    );
\goreg_bm.dout_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(10),
      Q => \^q\(9),
      R => '0'
    );
\goreg_bm.dout_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(11),
      Q => \^q\(10),
      R => '0'
    );
\goreg_bm.dout_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(12),
      Q => \^q\(11),
      R => '0'
    );
\goreg_bm.dout_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(14),
      Q => tdest_fifo_dout(14),
      R => '0'
    );
\goreg_bm.dout_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(1),
      Q => \^q\(1),
      R => '0'
    );
\goreg_bm.dout_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(2),
      Q => \^q\(2),
      R => '0'
    );
\goreg_bm.dout_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(3),
      Q => \^q\(3),
      R => '0'
    );
\goreg_bm.dout_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(4),
      Q => tdest_fifo_dout(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(5),
      Q => \^q\(4),
      R => '0'
    );
\goreg_bm.dout_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(6),
      Q => \^q\(5),
      R => '0'
    );
\goreg_bm.dout_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(7),
      Q => \^q\(6),
      R => '0'
    );
\goreg_bm.dout_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(8),
      Q => \^q\(7),
      R => '0'
    );
\goreg_bm.dout_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => E(0),
      D => doutb(9),
      Q => \^q\(8),
      R => '0'
    );
\tlen_cntr_reg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(7),
      O => \tlen_cntr_reg_reg[3]\
    );
\tlen_cntr_reg[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \^q\(6),
      I3 => \^q\(8),
      O => \tlen_cntr_reg_reg[4]\
    );
\tlen_cntr_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(5),
      I3 => \^q\(7),
      I4 => \^q\(9),
      O => \tlen_cntr_reg_reg[5]\
    );
\tlen_cntr_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \^q\(6),
      I4 => \^q\(8),
      I5 => \^q\(10),
      O => \tlen_cntr_reg_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\ : entity is "fifo_generator_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\ is
  signal dout_i : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_0\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_29\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_9\ : STD_LOGIC;
  signal \gr1.gr1_int.rfwft/p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \grss.rsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \gwss.gpf.wrpf/p_3_out\ : STD_LOGIC;
  signal \gwss.wsts/c1/v1_reg\ : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal rstblk_n_2 : STD_LOGIC;
  signal rstblk_n_4 : STD_LOGIC;
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_0_out(8 downto 0),
      E(0) => p_8_out,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(1) => rstblk_n_1,
      Q(0) => rstblk_n_2,
      S(0) => \gntv_or_sync_fifo.gl0.rd_n_29\,
      aclk => aclk,
      \gc0.count_d1_reg[7]\(5 downto 0) => rd_pntr_plus1(7 downto 2),
      \gcc0.gc0.count_d1_reg[6]\(2 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 1),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_12_out(8 downto 0),
      \gcc0.gc0.count_reg[8]\(6 downto 0) => p_13_out(8 downto 2),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_4,
      \out\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \out\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      p_3_out => \gwss.gpf.wrpf/p_3_out\,
      ram_full_fb_i_reg => \gntv_or_sync_fifo.gl0.wr_n_9\,
      ram_full_fb_i_reg_0 => \^out\,
      v1_reg(3 downto 0) => \gwss.wsts/c1/v1_reg\(4 downto 1),
      v1_reg_0(4 downto 0) => \grss.rsts/c1/v1_reg\(4 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_12_out(8 downto 0),
      E(0) => p_8_out,
      Q(6 downto 0) => p_13_out(8 downto 2),
      S(0) => \gntv_or_sync_fifo.gl0.rd_n_29\,
      SR(0) => rstblk_n_4,
      aclk => aclk,
      \gc0.count_d1_reg[7]\(7 downto 0) => p_0_out(7 downto 0),
      \gc0.count_d1_reg[8]\(3 downto 0) => \gwss.wsts/c1/v1_reg\(4 downto 1),
      \gc0.count_reg[7]\(5 downto 0) => rd_pntr_plus1(7 downto 2),
      \gfwd_mode.m_valid_i_reg\(0) => E(0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \^out\,
      p_3_out => \gwss.gpf.wrpf/p_3_out\,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_9\,
      ram_empty_i_reg_0(2 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 1),
      v1_reg(4 downto 0) => \grss.rsts/c1/v1_reg\(4 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_axi_vfifo_ctrl_0_0_memory__parameterized0\
     port map (
      E(0) => E(0),
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      aclk => aclk,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_12_out(8 downto 0),
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wvalid_i => m_axi_wvalid_i,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\(0) => dout_i,
      \out\ => \^out\
    );
rstblk: entity work.\design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0\
     port map (
      Q(0) => Q(0),
      SR(0) => rstblk_n_4,
      aclk => aclk,
      \goreg_bm.dout_i_reg[32]\(0) => dout_i,
      \gpregsm1.curr_fwft_state_reg[1]\(1) => \gntv_or_sync_fifo.gl0.rd_n_0\,
      \gpregsm1.curr_fwft_state_reg[1]\(0) => \gr1.gr1_int.rfwft/p_0_in\(0),
      m_axi_wready => m_axi_wready,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(1) => rstblk_n_1,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[2]_0\(0) => rstblk_n_2,
      \out\ => rst_full_gen_i
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\ : entity is "fifo_generator_ramfifo";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\ is
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\ : STD_LOGIC;
  signal \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_2\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_21\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.rd_n_3\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_16\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_17\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_18\ : STD_LOGIC;
  signal \gntv_or_sync_fifo.gl0.wr_n_19\ : STD_LOGIC;
  signal \grss.rsts/c2/v1_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^out\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_12_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_13_out : STD_LOGIC_VECTOR ( 8 to 8 );
  signal p_2_out : STD_LOGIC;
  signal p_8_out : STD_LOGIC;
  signal rd_pntr_plus1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_full_gen_i : STD_LOGIC;
  signal rstblk_n_1 : STD_LOGIC;
  signal sckt_wr_rst_cc : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \out\ <= \^out\;
\gntv_or_sync_fifo.gl0.rd\: entity work.\design_1_axi_vfifo_ctrl_0_0_rd_logic__parameterized0_5\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_0_out(8 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      aclk => aclk,
      \gc0.count_d1_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \gcc0.gc0.count_d1_reg[0]\ => \gntv_or_sync_fifo.gl0.wr_n_16\,
      \gcc0.gc0.count_d1_reg[2]\ => \gntv_or_sync_fifo.gl0.wr_n_17\,
      \gcc0.gc0.count_d1_reg[4]\ => \gntv_or_sync_fifo.gl0.wr_n_18\,
      \gcc0.gc0.count_d1_reg[6]\ => \gntv_or_sync_fifo.gl0.wr_n_19\,
      \gcc0.gc0.count_d1_reg[8]\(0) => p_12_out(8),
      \gcc0.gc0.count_reg[8]\(0) => p_13_out(8),
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_1,
      \out\ => p_2_out,
      p_8_out => p_8_out,
      ram_full_fb_i_reg => \^out\,
      ram_full_i_reg => \gntv_or_sync_fifo.gl0.rd_n_3\,
      ram_full_i_reg_0 => \gntv_or_sync_fifo.gl0.rd_n_21\,
      v1_reg(3 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.gl0.wr\: entity work.\design_1_axi_vfifo_ctrl_0_0_wr_logic__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(8 downto 0) => p_12_out(8 downto 0),
      Q(0) => p_13_out(8),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      \gc0.count_d1_reg[8]\ => \gntv_or_sync_fifo.gl0.rd_n_3\,
      \gc0.count_d1_reg[8]_0\ => \gntv_or_sync_fifo.gl0.rd_n_21\,
      \gc0.count_d1_reg[8]_1\(8 downto 0) => p_0_out(8 downto 0),
      \gc0.count_reg[7]\(7 downto 0) => rd_pntr_plus1(7 downto 0),
      \grstd1.grst_full.grst_f.rst_d3_reg\ => rst_full_gen_i,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]\ => rstblk_n_1,
      \out\ => \^out\,
      p_8_out => p_8_out,
      prog_full_i => prog_full_i,
      ram_empty_i_reg => \gntv_or_sync_fifo.gl0.wr_n_16\,
      ram_empty_i_reg_0 => \gntv_or_sync_fifo.gl0.wr_n_17\,
      ram_empty_i_reg_1 => \gntv_or_sync_fifo.gl0.wr_n_18\,
      ram_empty_i_reg_2 => \gntv_or_sync_fifo.gl0.wr_n_19\,
      v1_reg(3 downto 0) => \grss.rsts/c2/v1_reg\(3 downto 0)
    );
\gntv_or_sync_fifo.mem\: entity work.\design_1_axi_vfifo_ctrl_0_0_memory__parameterized2\
     port map (
      D(3 downto 0) => D(3 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      E(0) => \gntv_or_sync_fifo.gl0.rd_n_2\,
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(11 downto 0) => DOUT(11 downto 0),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gc0.count_d1_reg[8]\(8 downto 0) => p_0_out(8 downto 0),
      \gcc0.gc0.count_d1_reg[8]\(8 downto 0) => p_12_out(8 downto 0),
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[39]\ => \gfwd_mode.storage_data1_reg[39]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \^out\,
      \tlen_cntr_reg_reg[0]\ => \tlen_cntr_reg_reg[0]\,
      \tlen_cntr_reg_reg[0]_0\ => \tlen_cntr_reg_reg[0]_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\ => \tlen_cntr_reg_reg[4]\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\,
      \tlen_cntr_reg_reg[6]\ => \tlen_cntr_reg_reg[6]\,
      \tlen_cntr_reg_reg[6]_0\ => \tlen_cntr_reg_reg[6]_0\
    );
rstblk: entity work.\design_1_axi_vfifo_ctrl_0_0_reset_blk_ramfifo__parameterized0__xdcDup__1\
     port map (
      ENB_I => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_I\,
      ENB_dly_D => \gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly_D\,
      Q(1 downto 0) => sckt_wr_rst_cc(1 downto 0),
      aclk => aclk,
      \grstd1.grst_full.grst_f.rst_d3_reg_0\ => rstblk_n_1,
      \out\ => rst_full_gen_i,
      p_8_out => p_8_out,
      ram_empty_fb_i_reg => p_2_out,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic is
  port (
    ram_init_done_i_reg : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC;
    \gstage1.q_dly_reg[31]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \active_ch_dly_reg[1]_6\ : out STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    addr_rollover_r_reg : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_0 : out STD_LOGIC;
    \aw_len_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \packet_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_1 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg_0 : out STD_LOGIC_VECTOR ( 66 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    storage_data1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    mcdf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4][0]_0\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_1 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_2 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    PAYLOAD_S2MM : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic : entity is "mcf_data_flow_logic";
end design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic is
  signal CHANNEL_DEPTH : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal D_0 : STD_LOGIC_VECTOR ( 27 downto 15 );
  signal \active_ch_dly_reg[0]_5\ : STD_LOGIC;
  signal \^active_ch_dly_reg[1]_6\ : STD_LOGIC;
  signal \active_ch_dly_reg[2]_7\ : STD_LOGIC;
  signal \active_ch_dly_reg[3]_8\ : STD_LOGIC;
  signal \active_ch_dly_reg[4]_9\ : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0]\ : STD_LOGIC;
  signal \^gstage1.q_dly_reg[31]\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_carry__3_n_6\ : STD_LOGIC;
  signal \plusOp_carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_n_4\ : STD_LOGIC;
  signal \plusOp_carry__4_n_5\ : STD_LOGIC;
  signal \plusOp_carry__4_n_6\ : STD_LOGIC;
  signal \plusOp_carry__4_n_7\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_n_4\ : STD_LOGIC;
  signal \plusOp_carry__5_n_5\ : STD_LOGIC;
  signal \plusOp_carry__5_n_6\ : STD_LOGIC;
  signal \plusOp_carry__5_n_7\ : STD_LOGIC;
  signal \plusOp_carry__6_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_0\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_0\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_3\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__2_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__2_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal rd_data_wr_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal s2mm_reg_slice_inst_n_1 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s_axis_payload_wr_in_i : STD_LOGIC_VECTOR ( 32 downto 1 );
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_4 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_42 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal sdpram_top_inst_n_47 : STD_LOGIC;
  signal sdpram_top_inst_n_48 : STD_LOGIC;
  signal sdpram_top_inst_n_49 : STD_LOGIC;
  signal sdpram_top_inst_n_5 : STD_LOGIC;
  signal sdpram_top_inst_n_54 : STD_LOGIC;
  signal sdpram_top_inst_n_55 : STD_LOGIC;
  signal sdpram_top_inst_n_56 : STD_LOGIC;
  signal sdpram_top_inst_n_57 : STD_LOGIC;
  signal sdpram_top_inst_n_59 : STD_LOGIC;
  signal sdpram_top_inst_n_6 : STD_LOGIC;
  signal sdpram_top_inst_n_60 : STD_LOGIC;
  signal sdpram_top_inst_n_61 : STD_LOGIC;
  signal sdpram_top_inst_n_62 : STD_LOGIC;
  signal sdpram_top_inst_n_65 : STD_LOGIC;
  signal sdpram_top_inst_n_66 : STD_LOGIC;
  signal sdpram_top_inst_n_67 : STD_LOGIC;
  signal sdpram_top_inst_n_68 : STD_LOGIC;
  signal \NLW_plusOp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \active_ch_dly_reg[1]_6\ <= \^active_ch_dly_reg[1]_6\;
  \gfwd_mode.storage_data1_reg[0]\(0) <= \^gfwd_mode.storage_data1_reg[0]\(0);
  \gstage1.q_dly_reg[31]\ <= \^gstage1.q_dly_reg[31]\;
\active_ch_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^gfwd_mode.storage_data1_reg[0]\(0),
      Q => \active_ch_dly_reg[0]_5\,
      R => Q(1)
    );
\active_ch_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[0]_5\,
      Q => \^active_ch_dly_reg[1]_6\,
      R => Q(1)
    );
\active_ch_dly_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^active_ch_dly_reg[1]_6\,
      Q => \active_ch_dly_reg[2]_7\,
      R => Q(1)
    );
\active_ch_dly_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2]_7\,
      Q => \active_ch_dly_reg[3]_8\,
      R => Q(1)
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[3]_8\,
      Q => \active_ch_dly_reg[4]_9\,
      R => Q(1)
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized0\
     port map (
      D(1) => s2mm_reg_slice_inst_n_3,
      D(0) => \^gfwd_mode.storage_data1_reg[0]\(0),
      Q(1) => CHANNEL_DEPTH(9),
      Q(0) => CHANNEL_DEPTH(0),
      aclk => aclk,
      \wr_rst_reg_reg[1]\(0) => Q(0)
    );
\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => s_axis_tvalid_wr_in_i,
      Q => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0]\,
      R => Q(1)
    );
\gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg_n_0_[0]\,
      Q => Q_reg_1(0),
      R => Q(1)
    );
\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss
     port map (
      D(1) => CHANNEL_DEPTH(9),
      D(0) => CHANNEL_DEPTH(0),
      D_0(12 downto 0) => D_0(27 downto 15),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]_0\,
      \active_ch_dly_reg[4]_9\ => \active_ch_dly_reg[4]_9\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(12 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(12 downto 0),
      mcdf_full(1 downto 0) => mcdf_full(1 downto 0),
      p_0_out => p_0_out,
      pntr_roll_over => pntr_roll_over
    );
mcf2awgen_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized3\
     port map (
      CO(0) => pntr_rchd_end_addr,
      D(65) => sdpram_top_inst_n_6,
      D(64 downto 33) => rd_data_wr_i(31 downto 0),
      D(32 downto 1) => s_axis_payload_wr_in_i(32 downto 1),
      D(0) => \^gfwd_mode.storage_data1_reg[0]\(0),
      E(0) => s2mm_reg_slice_inst_n_1,
      PAYLOAD_S2MM(0) => PAYLOAD_S2MM(0),
      aclk => aclk,
      addr_rollover_r_reg => addr_rollover_r_reg,
      addr_rollover_r_reg_0(66 downto 0) => addr_rollover_r_reg_0(66 downto 0),
      areset_d1 => areset_d1,
      \aw_len_i_reg[7]\(0) => \aw_len_i_reg[7]\(0),
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.storage_data1_reg[1]_0\(0) => \gfwd_mode.storage_data1_reg[1]\(0),
      \packet_cnt_reg[0]\(0) => \packet_cnt_reg[0]\(0)
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => rd_data_wr_i(2),
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => rd_data_wr_i(6 downto 3)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => rd_data_wr_i(10 downto 7)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => rd_data_wr_i(14 downto 11)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__2_n_4\,
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3 downto 0) => rd_data_wr_i(18 downto 15)
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__3_n_4\,
      O(2) => \plusOp_carry__3_n_5\,
      O(1) => \plusOp_carry__3_n_6\,
      O(0) => \plusOp_carry__3_n_7\,
      S(3 downto 0) => rd_data_wr_i(22 downto 19)
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__4_n_4\,
      O(2) => \plusOp_carry__4_n_5\,
      O(1) => \plusOp_carry__4_n_6\,
      O(0) => \plusOp_carry__4_n_7\,
      S(3 downto 0) => rd_data_wr_i(26 downto 23)
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__5_n_4\,
      O(2) => \plusOp_carry__5_n_5\,
      O(1) => \plusOp_carry__5_n_6\,
      O(0) => \plusOp_carry__5_n_7\,
      S(3 downto 0) => rd_data_wr_i(30 downto 27)
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \plusOp_carry__6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => rd_data_wr_i(31)
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sdpram_top_inst_n_65,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_46,
      S(2) => sdpram_top_inst_n_47,
      S(1) => sdpram_top_inst_n_48,
      S(0) => sdpram_top_inst_n_49
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => \pntr_rchd_end_addr0_carry__0_n_0\,
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_4,
      DI(2) => sdpram_top_inst_n_5,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_59,
      S(2) => sdpram_top_inst_n_60,
      S(1) => sdpram_top_inst_n_61,
      S(0) => sdpram_top_inst_n_62
    );
\pntr_rchd_end_addr0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pntr_rchd_end_addr0_carry__0_n_0\,
      CO(3) => \pntr_rchd_end_addr0_carry__1_n_0\,
      CO(2) => \pntr_rchd_end_addr0_carry__1_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__1_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_54,
      DI(2) => sdpram_top_inst_n_55,
      DI(1) => sdpram_top_inst_n_56,
      DI(0) => sdpram_top_inst_n_57,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_39,
      S(2) => sdpram_top_inst_n_40,
      S(1) => sdpram_top_inst_n_41,
      S(0) => sdpram_top_inst_n_42
    );
\pntr_rchd_end_addr0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pntr_rchd_end_addr0_carry__1_n_0\,
      CO(3) => \NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => pntr_rchd_end_addr,
      CO(1) => \pntr_rchd_end_addr0_carry__2_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sdpram_top_inst_n_66,
      DI(1) => sdpram_top_inst_n_67,
      DI(0) => sdpram_top_inst_n_68,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => sdpram_top_inst_n_43,
      S(1) => sdpram_top_inst_n_44,
      S(0) => sdpram_top_inst_n_45
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized2\
     port map (
      CO(0) => pntr_rchd_end_addr,
      D(1) => s2mm_reg_slice_inst_n_3,
      D(0) => \^gfwd_mode.storage_data1_reg[0]\(0),
      D_0(11 downto 9) => D_0(27 downto 25),
      D_0(8 downto 0) => D_0(23 downto 15),
      E(0) => s2mm_reg_slice_inst_n_1,
      O(3) => \plusOp_carry__2_n_4\,
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      Q(31 downto 0) => s_axis_payload_wr_in_i(32 downto 1),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]_0\(3) => \plusOp_carry__3_n_4\,
      \gfwd_mode.storage_data1_reg[0]_0\(2) => \plusOp_carry__3_n_5\,
      \gfwd_mode.storage_data1_reg[0]_0\(1) => \plusOp_carry__3_n_6\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \plusOp_carry__3_n_7\,
      \gfwd_mode.storage_data1_reg[0]_1\(2) => \plusOp_carry__4_n_4\,
      \gfwd_mode.storage_data1_reg[0]_1\(1) => \plusOp_carry__4_n_5\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \plusOp_carry__4_n_7\,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \plusOp_carry__5_n_7\,
      \gfwd_mode.storage_data1_reg[32]_0\(32 downto 0) => D(32 downto 0),
      \gno_bkp_on_tready.s_axis_tready_i_reg\(0) => E(0),
      ram_init_done_i_reg_rep => \^gstage1.q_dly_reg[31]\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(11 downto 9) => rd_data_wr_i(27 downto 25),
      sdpo_int(8 downto 0) => rd_data_wr_i(23 downto 15),
      we_int => s2mm_reg_slice_inst_n_2
    );
sdpram_top_inst: entity work.design_1_axi_vfifo_ctrl_0_0_sdpram_top
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => pntr_rchd_end_addr,
      D(0) => \^gfwd_mode.storage_data1_reg[0]\(0),
      DI(1) => sdpram_top_inst_n_4,
      DI(0) => sdpram_top_inst_n_5,
      D_0(0) => D_0(24),
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      Q(0) => Q(0),
      S(3) => sdpram_top_inst_n_39,
      S(2) => sdpram_top_inst_n_40,
      S(1) => sdpram_top_inst_n_41,
      S(0) => sdpram_top_inst_n_42,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(3) => \plusOp_carry__0_n_4\,
      \gfwd_mode.storage_data1_reg[0]\(2) => \plusOp_carry__0_n_5\,
      \gfwd_mode.storage_data1_reg[0]\(1) => \plusOp_carry__0_n_6\,
      \gfwd_mode.storage_data1_reg[0]\(0) => \plusOp_carry__0_n_7\,
      \gfwd_mode.storage_data1_reg[0]_0\(3) => \plusOp_carry__1_n_4\,
      \gfwd_mode.storage_data1_reg[0]_0\(2) => \plusOp_carry__1_n_5\,
      \gfwd_mode.storage_data1_reg[0]_0\(1) => \plusOp_carry__1_n_6\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \plusOp_carry__1_n_7\,
      \gfwd_mode.storage_data1_reg[0]_1\(3) => \plusOp_carry__2_n_4\,
      \gfwd_mode.storage_data1_reg[0]_1\(2) => \plusOp_carry__2_n_5\,
      \gfwd_mode.storage_data1_reg[0]_1\(1) => \plusOp_carry__2_n_6\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \plusOp_carry__2_n_7\,
      \gfwd_mode.storage_data1_reg[0]_2\(3) => \plusOp_carry__3_n_4\,
      \gfwd_mode.storage_data1_reg[0]_2\(2) => \plusOp_carry__3_n_5\,
      \gfwd_mode.storage_data1_reg[0]_2\(1) => \plusOp_carry__3_n_6\,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \plusOp_carry__3_n_7\,
      \gfwd_mode.storage_data1_reg[0]_3\(3) => \plusOp_carry__4_n_4\,
      \gfwd_mode.storage_data1_reg[0]_3\(2) => \plusOp_carry__4_n_5\,
      \gfwd_mode.storage_data1_reg[0]_3\(1) => \plusOp_carry__4_n_6\,
      \gfwd_mode.storage_data1_reg[0]_3\(0) => \plusOp_carry__4_n_7\,
      \gfwd_mode.storage_data1_reg[0]_4\(3) => \plusOp_carry__5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_4\(2) => \plusOp_carry__5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_4\(1) => \plusOp_carry__5_n_6\,
      \gfwd_mode.storage_data1_reg[0]_4\(0) => \plusOp_carry__5_n_7\,
      \gfwd_mode.storage_data1_reg[0]_5\(0) => \gfwd_mode.storage_data1_reg[0]_2\(0),
      \gfwd_mode.storage_data1_reg[0]_6\(0) => \plusOp_carry__6_n_7\,
      \gfwd_mode.storage_data1_reg[45]\(0) => CO(0),
      \gfwd_mode.storage_data1_reg[65]\(32) => sdpram_top_inst_n_6,
      \gfwd_mode.storage_data1_reg[65]\(31 downto 0) => rd_data_wr_i(31 downto 0),
      \gfwd_mode.storage_data1_reg[66]\(2) => sdpram_top_inst_n_43,
      \gfwd_mode.storage_data1_reg[66]\(1) => sdpram_top_inst_n_44,
      \gfwd_mode.storage_data1_reg[66]\(0) => sdpram_top_inst_n_45,
      \gfwd_mode.storage_data1_reg[66]_0\(3) => sdpram_top_inst_n_46,
      \gfwd_mode.storage_data1_reg[66]_0\(2) => sdpram_top_inst_n_47,
      \gfwd_mode.storage_data1_reg[66]_0\(1) => sdpram_top_inst_n_48,
      \gfwd_mode.storage_data1_reg[66]_0\(0) => sdpram_top_inst_n_49,
      \gfwd_mode.storage_data1_reg[66]_1\(3) => sdpram_top_inst_n_54,
      \gfwd_mode.storage_data1_reg[66]_1\(2) => sdpram_top_inst_n_55,
      \gfwd_mode.storage_data1_reg[66]_1\(1) => sdpram_top_inst_n_56,
      \gfwd_mode.storage_data1_reg[66]_1\(0) => sdpram_top_inst_n_57,
      \gfwd_mode.storage_data1_reg[66]_2\(3) => sdpram_top_inst_n_59,
      \gfwd_mode.storage_data1_reg[66]_2\(2) => sdpram_top_inst_n_60,
      \gfwd_mode.storage_data1_reg[66]_2\(1) => sdpram_top_inst_n_61,
      \gfwd_mode.storage_data1_reg[66]_2\(0) => sdpram_top_inst_n_62,
      \gfwd_mode.storage_data1_reg[66]_3\(0) => sdpram_top_inst_n_65,
      \gfwd_mode.storage_data1_reg[66]_4\(2) => sdpram_top_inst_n_66,
      \gfwd_mode.storage_data1_reg[66]_4\(1) => sdpram_top_inst_n_67,
      \gfwd_mode.storage_data1_reg[66]_4\(0) => sdpram_top_inst_n_68,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_pf_dly_reg[13]\ => \gin_reg.wr_pntr_pf_dly_reg[13]\,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(0) => \gin_reg.wr_pntr_pf_dly_reg[13]_0\(0),
      \gin_reg.wr_pntr_pf_dly_reg[15]\(0) => S(0),
      \gstage1.q_dly_reg[31]\ => \^gstage1.q_dly_reg[31]\,
      \gstage1.q_dly_reg[31]_0\(31 downto 0) => \gstage1.q_dly_reg[31]_0\(31 downto 0),
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i_reg_0 => ram_init_done_i_reg,
      rom_rd_addr_int => rom_rd_addr_int,
      rom_rd_addr_int_0 => rom_rd_addr_int_0,
      rom_rd_addr_int_1 => rom_rd_addr_int_1,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdp_rd_addr_in_i_1 => sdp_rd_addr_in_i_1,
      sdp_rd_addr_in_i_2 => sdp_rd_addr_in_i_2,
      sdpo_int(0) => sdpo_int(0),
      storage_data1(0) => storage_data1(0),
      we_int => s2mm_reg_slice_inst_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\ is
  port (
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    storage_data1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_out : out STD_LOGIC;
    pntrs_eql_dly : out STD_LOGIC;
    \active_ch_dly_reg[2][0]_0\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \gin_reg.rd_pntr_pf_dly_reg[12]\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    sdpo_int : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    ram_init_done_i_reg_rep : in STD_LOGIC;
    \init_addr_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\ : entity is "mcf_data_flow_logic";
end \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\ is
  signal \^active_ch_dly_reg[2][0]_0\ : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \active_ch_dly_reg_n_0_[3][0]\ : STD_LOGIC;
  signal depth_rom_inst_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_1 : STD_LOGIC;
  signal \eqOp_carry__0_n_3\ : STD_LOGIC;
  signal eqOp_carry_n_0 : STD_LOGIC;
  signal eqOp_carry_n_1 : STD_LOGIC;
  signal eqOp_carry_n_2 : STD_LOGIC;
  signal eqOp_carry_n_3 : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \eqOp_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_12\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_13\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_14\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_15\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_16\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_17\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_18\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_19\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_20\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_21\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_22\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_23\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_24\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_25\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_26\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_27\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_28\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_29\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_30\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_0\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_1\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_10\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_11\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_12\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_13\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_14\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_15\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_16\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_17\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_18\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_19\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_2\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_20\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_21\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_22\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_23\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_3\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_4\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_5\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_6\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_7\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_8\ : STD_LOGIC;
  signal \gptr_mcdf.gch_idle.wrp_dly_inst_n_9\ : STD_LOGIC;
  signal lsb_eql : STD_LOGIC;
  signal msb_eql : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_0\ : STD_LOGIC;
  signal \plusOp_carry__2_n_1\ : STD_LOGIC;
  signal \plusOp_carry__2_n_2\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_4\ : STD_LOGIC;
  signal \plusOp_carry__2_n_5\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal \plusOp_carry__3_n_0\ : STD_LOGIC;
  signal \plusOp_carry__3_n_1\ : STD_LOGIC;
  signal \plusOp_carry__3_n_2\ : STD_LOGIC;
  signal \plusOp_carry__3_n_3\ : STD_LOGIC;
  signal \plusOp_carry__3_n_4\ : STD_LOGIC;
  signal \plusOp_carry__3_n_5\ : STD_LOGIC;
  signal \plusOp_carry__3_n_6\ : STD_LOGIC;
  signal \plusOp_carry__3_n_7\ : STD_LOGIC;
  signal \plusOp_carry__4_n_0\ : STD_LOGIC;
  signal \plusOp_carry__4_n_1\ : STD_LOGIC;
  signal \plusOp_carry__4_n_2\ : STD_LOGIC;
  signal \plusOp_carry__4_n_3\ : STD_LOGIC;
  signal \plusOp_carry__4_n_4\ : STD_LOGIC;
  signal \plusOp_carry__4_n_5\ : STD_LOGIC;
  signal \plusOp_carry__4_n_6\ : STD_LOGIC;
  signal \plusOp_carry__4_n_7\ : STD_LOGIC;
  signal \plusOp_carry__5_n_0\ : STD_LOGIC;
  signal \plusOp_carry__5_n_1\ : STD_LOGIC;
  signal \plusOp_carry__5_n_2\ : STD_LOGIC;
  signal \plusOp_carry__5_n_3\ : STD_LOGIC;
  signal \plusOp_carry__5_n_4\ : STD_LOGIC;
  signal \plusOp_carry__5_n_5\ : STD_LOGIC;
  signal \plusOp_carry__5_n_6\ : STD_LOGIC;
  signal \plusOp_carry__5_n_7\ : STD_LOGIC;
  signal \plusOp_carry__6_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_0\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_0\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__1_n_3\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__2_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__2_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_0 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_10 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_11 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_12 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_13 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_14 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_15 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_16 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_17 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_18 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_19 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_20 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_21 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_22 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_23 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_24 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_25 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_26 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_27 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_28 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_29 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_30 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_4 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_5 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_6 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_7 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_8 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_9 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_1 : STD_LOGIC;
  signal sdpram_top_inst_n_10 : STD_LOGIC;
  signal sdpram_top_inst_n_11 : STD_LOGIC;
  signal sdpram_top_inst_n_12 : STD_LOGIC;
  signal sdpram_top_inst_n_13 : STD_LOGIC;
  signal sdpram_top_inst_n_14 : STD_LOGIC;
  signal sdpram_top_inst_n_15 : STD_LOGIC;
  signal sdpram_top_inst_n_16 : STD_LOGIC;
  signal sdpram_top_inst_n_17 : STD_LOGIC;
  signal sdpram_top_inst_n_18 : STD_LOGIC;
  signal sdpram_top_inst_n_19 : STD_LOGIC;
  signal sdpram_top_inst_n_2 : STD_LOGIC;
  signal sdpram_top_inst_n_20 : STD_LOGIC;
  signal sdpram_top_inst_n_21 : STD_LOGIC;
  signal sdpram_top_inst_n_22 : STD_LOGIC;
  signal sdpram_top_inst_n_23 : STD_LOGIC;
  signal sdpram_top_inst_n_24 : STD_LOGIC;
  signal sdpram_top_inst_n_25 : STD_LOGIC;
  signal sdpram_top_inst_n_26 : STD_LOGIC;
  signal sdpram_top_inst_n_27 : STD_LOGIC;
  signal sdpram_top_inst_n_28 : STD_LOGIC;
  signal sdpram_top_inst_n_29 : STD_LOGIC;
  signal sdpram_top_inst_n_3 : STD_LOGIC;
  signal sdpram_top_inst_n_30 : STD_LOGIC;
  signal sdpram_top_inst_n_31 : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_4 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_42 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal sdpram_top_inst_n_47 : STD_LOGIC;
  signal sdpram_top_inst_n_49 : STD_LOGIC;
  signal sdpram_top_inst_n_5 : STD_LOGIC;
  signal sdpram_top_inst_n_50 : STD_LOGIC;
  signal sdpram_top_inst_n_51 : STD_LOGIC;
  signal sdpram_top_inst_n_52 : STD_LOGIC;
  signal sdpram_top_inst_n_53 : STD_LOGIC;
  signal sdpram_top_inst_n_54 : STD_LOGIC;
  signal sdpram_top_inst_n_55 : STD_LOGIC;
  signal sdpram_top_inst_n_56 : STD_LOGIC;
  signal sdpram_top_inst_n_57 : STD_LOGIC;
  signal sdpram_top_inst_n_58 : STD_LOGIC;
  signal sdpram_top_inst_n_59 : STD_LOGIC;
  signal sdpram_top_inst_n_6 : STD_LOGIC;
  signal sdpram_top_inst_n_60 : STD_LOGIC;
  signal sdpram_top_inst_n_61 : STD_LOGIC;
  signal sdpram_top_inst_n_7 : STD_LOGIC;
  signal sdpram_top_inst_n_8 : STD_LOGIC;
  signal sdpram_top_inst_n_9 : STD_LOGIC;
  signal \^storage_data1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_eqOp_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_eqOp_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_eqOp_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_plusOp_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \active_ch_dly_reg[2][0]_0\ <= \^active_ch_dly_reg[2][0]_0\;
  storage_data1(0) <= \^storage_data1\(0);
\active_ch_dly_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^storage_data1\(0),
      Q => \active_ch_dly_reg_n_0_[0][0]\,
      R => Q(1)
    );
\active_ch_dly_reg[1][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg_n_0_[0][0]\,
      Q => \^active_ch_dly_reg[2][0]_0\,
      R => Q(1)
    );
\active_ch_dly_reg[2][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \^active_ch_dly_reg[2][0]_0\,
      Q => \active_ch_dly_reg_n_0_[2][0]\,
      R => Q(1)
    );
\active_ch_dly_reg[3][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg_n_0_[2][0]\,
      Q => \active_ch_dly_reg_n_0_[3][0]\,
      R => Q(1)
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg_n_0_[3][0]\,
      Q => Q_reg,
      R => Q(1)
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized0_128\
     port map (
      D(1) => s2mm_reg_slice_inst_n_0,
      D(0) => \^storage_data1\(0),
      Q(1) => depth_rom_inst_n_0,
      Q(0) => depth_rom_inst_n_1,
      aclk => aclk,
      \wr_rst_reg_reg[1]\(0) => Q(0)
    );
eqOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => eqOp_carry_n_0,
      CO(2) => eqOp_carry_n_1,
      CO(1) => eqOp_carry_n_2,
      CO(0) => eqOp_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_eqOp_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_13\,
      S(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_14\,
      S(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_15\,
      S(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_13\
    );
\eqOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => eqOp_carry_n_0,
      CO(3 downto 2) => \NLW_eqOp_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => lsb_eql,
      CO(0) => \eqOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_14\,
      S(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_16\
    );
\eqOp_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \eqOp_inferred__0/i__carry_n_0\,
      CO(2) => \eqOp_inferred__0/i__carry_n_1\,
      CO(1) => \eqOp_inferred__0/i__carry_n_2\,
      CO(0) => \eqOp_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_17\,
      S(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_18\,
      S(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_19\,
      S(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_20\
    );
\eqOp_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \eqOp_inferred__0/i__carry_n_0\,
      CO(3 downto 2) => \NLW_eqOp_inferred__0/i__carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => msb_eql,
      CO(0) => \eqOp_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_eqOp_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_15\,
      S(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_21\
    );
\gptr_mcdf.gch_idle.pntr_eql_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized0\
     port map (
      CO(0) => msb_eql,
      Q(0) => Q(1),
      aclk => aclk,
      \gstage1.q_dly_reg[15]\(0) => lsb_eql,
      pntrs_eql_dly => pntrs_eql_dly
    );
\gptr_mcdf.gch_idle.rdp_dly_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay
     port map (
      A(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_12\,
      B(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\,
      B(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\,
      B(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\,
      B(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\,
      B(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\,
      B(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\,
      B(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\,
      B(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\,
      B(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\,
      B(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\,
      B(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\,
      B(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\,
      B(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_12\,
      Q(0) => Q(1),
      S(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_13\,
      aclk => aclk,
      \gstage1.q_dly_reg[0]_0\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_14\,
      \gstage1.q_dly_reg[0]_1\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_15\,
      \gstage1.q_dly_reg[0]_2\(14) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_16\,
      \gstage1.q_dly_reg[0]_2\(13) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_17\,
      \gstage1.q_dly_reg[0]_2\(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_18\,
      \gstage1.q_dly_reg[0]_2\(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_19\,
      \gstage1.q_dly_reg[0]_2\(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_20\,
      \gstage1.q_dly_reg[0]_2\(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_21\,
      \gstage1.q_dly_reg[0]_2\(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_22\,
      \gstage1.q_dly_reg[0]_2\(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_23\,
      \gstage1.q_dly_reg[0]_2\(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_24\,
      \gstage1.q_dly_reg[0]_2\(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_25\,
      \gstage1.q_dly_reg[0]_2\(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_26\,
      \gstage1.q_dly_reg[0]_2\(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_27\,
      \gstage1.q_dly_reg[0]_2\(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_28\,
      \gstage1.q_dly_reg[0]_2\(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_29\,
      \gstage1.q_dly_reg[0]_2\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_30\,
      \gstage1.q_dly_reg[31]_0\(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_22\,
      \gstage1.q_dly_reg[31]_0\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_23\,
      sdpo_int(31 downto 0) => sdpo_int(31 downto 0)
    );
\gptr_mcdf.gch_idle.wrp_dly_inst\: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay_129
     port map (
      A(12) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_0\,
      A(11) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_1\,
      A(10) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_2\,
      A(9) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_3\,
      A(8) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_4\,
      A(7) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_5\,
      A(6) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_6\,
      A(5) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_7\,
      A(4) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_8\,
      A(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_9\,
      A(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_10\,
      A(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_11\,
      A(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_12\,
      B(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\,
      B(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\,
      B(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\,
      B(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\,
      B(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\,
      B(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\,
      B(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\,
      B(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\,
      B(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\,
      B(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\,
      B(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\,
      B(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\,
      D(16) => s2mm_reg_slice_inst_n_7,
      D(15) => s2mm_reg_slice_inst_n_8,
      D(14) => s2mm_reg_slice_inst_n_9,
      D(13) => s2mm_reg_slice_inst_n_10,
      D(12) => s2mm_reg_slice_inst_n_11,
      D(11) => s2mm_reg_slice_inst_n_12,
      D(10) => s2mm_reg_slice_inst_n_13,
      D(9) => s2mm_reg_slice_inst_n_14,
      D(8) => s2mm_reg_slice_inst_n_15,
      D(7) => s2mm_reg_slice_inst_n_16,
      D(6) => s2mm_reg_slice_inst_n_17,
      D(5) => sdpram_top_inst_n_57,
      D(4) => sdpram_top_inst_n_58,
      D(3) => sdpram_top_inst_n_59,
      D(2) => sdpram_top_inst_n_60,
      D(1) => sdpram_top_inst_n_61,
      D(0) => s2mm_reg_slice_inst_n_18,
      Q(0) => Q(1),
      S(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_13\,
      S(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_14\,
      S(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_15\,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\ => s2mm_reg_slice_inst_n_19,
      \gfwd_mode.m_valid_i_reg_0\ => s2mm_reg_slice_inst_n_20,
      \gfwd_mode.m_valid_i_reg_1\ => s2mm_reg_slice_inst_n_21,
      \gfwd_mode.m_valid_i_reg_10\ => s2mm_reg_slice_inst_n_29,
      \gfwd_mode.m_valid_i_reg_11\ => s2mm_reg_slice_inst_n_30,
      \gfwd_mode.m_valid_i_reg_2\ => s2mm_reg_slice_inst_n_22,
      \gfwd_mode.m_valid_i_reg_3\ => s2mm_reg_slice_inst_n_23,
      \gfwd_mode.m_valid_i_reg_4\ => s2mm_reg_slice_inst_n_24,
      \gfwd_mode.m_valid_i_reg_5\ => s2mm_reg_slice_inst_n_25,
      \gfwd_mode.m_valid_i_reg_6\ => s2mm_reg_slice_inst_n_26,
      \gfwd_mode.m_valid_i_reg_7\ => s2mm_reg_slice_inst_n_27,
      \gfwd_mode.m_valid_i_reg_8\ => s2mm_reg_slice_inst_n_6,
      \gfwd_mode.m_valid_i_reg_9\ => s2mm_reg_slice_inst_n_28,
      \gstage1.q_dly_reg[0]\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_16\,
      \gstage1.q_dly_reg[0]_0\(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_17\,
      \gstage1.q_dly_reg[0]_0\(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_18\,
      \gstage1.q_dly_reg[0]_0\(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_19\,
      \gstage1.q_dly_reg[0]_0\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_20\,
      \gstage1.q_dly_reg[0]_1\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_21\,
      \gstage1.q_dly_reg[0]_2\(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_22\,
      \gstage1.q_dly_reg[0]_2\(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_23\,
      \gstage1.q_dly_reg[30]_0\(14) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_16\,
      \gstage1.q_dly_reg[30]_0\(13) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_17\,
      \gstage1.q_dly_reg[30]_0\(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_18\,
      \gstage1.q_dly_reg[30]_0\(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_19\,
      \gstage1.q_dly_reg[30]_0\(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_20\,
      \gstage1.q_dly_reg[30]_0\(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_21\,
      \gstage1.q_dly_reg[30]_0\(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_22\,
      \gstage1.q_dly_reg[30]_0\(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_23\,
      \gstage1.q_dly_reg[30]_0\(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_24\,
      \gstage1.q_dly_reg[30]_0\(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_25\,
      \gstage1.q_dly_reg[30]_0\(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_26\,
      \gstage1.q_dly_reg[30]_0\(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_27\,
      \gstage1.q_dly_reg[30]_0\(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_28\,
      \gstage1.q_dly_reg[30]_0\(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_29\,
      \gstage1.q_dly_reg[30]_0\(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_30\
    );
\gptr_mcdf.gwr_data_1.mcdf_pf_gen_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized0\
     port map (
      A(12) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_0\,
      A(11) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_1\,
      A(10) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_2\,
      A(9) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_3\,
      A(8) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_4\,
      A(7) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_5\,
      A(6) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_6\,
      A(5) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_7\,
      A(4) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_8\,
      A(3) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_9\,
      A(2) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_10\,
      A(1) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_11\,
      A(0) => \gptr_mcdf.gch_idle.wrp_dly_inst_n_12\,
      B(12) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_0\,
      B(11) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_1\,
      B(10) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_2\,
      B(9) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_3\,
      B(8) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_4\,
      B(7) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_5\,
      B(6) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_6\,
      B(5) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_7\,
      B(4) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_8\,
      B(3) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_9\,
      B(2) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_10\,
      B(1) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_11\,
      B(0) => \gptr_mcdf.gch_idle.rdp_dly_inst_n_12\,
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      p_0_out => p_0_out,
      pntr_roll_over => pntr_roll_over
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => sdpram_top_inst_n_32,
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3) => sdpram_top_inst_n_28,
      S(2) => sdpram_top_inst_n_29,
      S(1) => sdpram_top_inst_n_30,
      S(0) => sdpram_top_inst_n_31
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3) => sdpram_top_inst_n_24,
      S(2) => sdpram_top_inst_n_25,
      S(1) => sdpram_top_inst_n_26,
      S(0) => sdpram_top_inst_n_27
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3) => sdpram_top_inst_n_20,
      S(2) => sdpram_top_inst_n_21,
      S(1) => sdpram_top_inst_n_22,
      S(0) => sdpram_top_inst_n_23
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3) => \plusOp_carry__2_n_0\,
      CO(2) => \plusOp_carry__2_n_1\,
      CO(1) => \plusOp_carry__2_n_2\,
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__2_n_4\,
      O(2) => \plusOp_carry__2_n_5\,
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3) => sdpram_top_inst_n_16,
      S(2) => sdpram_top_inst_n_17,
      S(1) => sdpram_top_inst_n_18,
      S(0) => sdpram_top_inst_n_19
    );
\plusOp_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__2_n_0\,
      CO(3) => \plusOp_carry__3_n_0\,
      CO(2) => \plusOp_carry__3_n_1\,
      CO(1) => \plusOp_carry__3_n_2\,
      CO(0) => \plusOp_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__3_n_4\,
      O(2) => \plusOp_carry__3_n_5\,
      O(1) => \plusOp_carry__3_n_6\,
      O(0) => \plusOp_carry__3_n_7\,
      S(3) => sdpram_top_inst_n_12,
      S(2) => sdpram_top_inst_n_13,
      S(1) => sdpram_top_inst_n_14,
      S(0) => sdpram_top_inst_n_15
    );
\plusOp_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__3_n_0\,
      CO(3) => \plusOp_carry__4_n_0\,
      CO(2) => \plusOp_carry__4_n_1\,
      CO(1) => \plusOp_carry__4_n_2\,
      CO(0) => \plusOp_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__4_n_4\,
      O(2) => \plusOp_carry__4_n_5\,
      O(1) => \plusOp_carry__4_n_6\,
      O(0) => \plusOp_carry__4_n_7\,
      S(3) => sdpram_top_inst_n_8,
      S(2) => sdpram_top_inst_n_9,
      S(1) => sdpram_top_inst_n_10,
      S(0) => sdpram_top_inst_n_11
    );
\plusOp_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__4_n_0\,
      CO(3) => \plusOp_carry__5_n_0\,
      CO(2) => \plusOp_carry__5_n_1\,
      CO(1) => \plusOp_carry__5_n_2\,
      CO(0) => \plusOp_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__5_n_4\,
      O(2) => \plusOp_carry__5_n_5\,
      O(1) => \plusOp_carry__5_n_6\,
      O(0) => \plusOp_carry__5_n_7\,
      S(3) => sdpram_top_inst_n_4,
      S(2) => sdpram_top_inst_n_5,
      S(1) => sdpram_top_inst_n_6,
      S(0) => sdpram_top_inst_n_7
    );
\plusOp_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__5_n_0\,
      CO(3 downto 0) => \NLW_plusOp_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_plusOp_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \plusOp_carry__6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => sdpram_top_inst_n_3
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => sdpram_top_inst_n_53,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_40,
      S(2) => sdpram_top_inst_n_41,
      S(1) => sdpram_top_inst_n_42,
      S(0) => sdpram_top_inst_n_43
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => \pntr_rchd_end_addr0_carry__0_n_0\,
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_1,
      DI(2) => sdpram_top_inst_n_2,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_49,
      S(2) => sdpram_top_inst_n_50,
      S(1) => sdpram_top_inst_n_51,
      S(0) => sdpram_top_inst_n_52
    );
\pntr_rchd_end_addr0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pntr_rchd_end_addr0_carry__0_n_0\,
      CO(3) => \pntr_rchd_end_addr0_carry__1_n_0\,
      CO(2) => \pntr_rchd_end_addr0_carry__1_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__1_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_44,
      DI(2) => sdpram_top_inst_n_45,
      DI(1) => sdpram_top_inst_n_46,
      DI(0) => sdpram_top_inst_n_47,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_33,
      S(2) => sdpram_top_inst_n_34,
      S(1) => sdpram_top_inst_n_35,
      S(0) => sdpram_top_inst_n_36
    );
\pntr_rchd_end_addr0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pntr_rchd_end_addr0_carry__1_n_0\,
      CO(3) => \NLW_pntr_rchd_end_addr0_carry__2_CO_UNCONNECTED\(3),
      CO(2) => pntr_rchd_end_addr,
      CO(1) => \pntr_rchd_end_addr0_carry__2_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => sdpram_top_inst_n_54,
      DI(1) => sdpram_top_inst_n_55,
      DI(0) => sdpram_top_inst_n_56,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => sdpram_top_inst_n_37,
      S(1) => sdpram_top_inst_n_38,
      S(0) => sdpram_top_inst_n_39
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_130\
     port map (
      CO(0) => pntr_rchd_end_addr,
      D(1) => s2mm_reg_slice_inst_n_0,
      D(0) => \^storage_data1\(0),
      O(3) => \plusOp_carry__4_n_4\,
      O(2) => \plusOp_carry__4_n_5\,
      O(1) => \plusOp_carry__4_n_6\,
      O(0) => \plusOp_carry__4_n_7\,
      WR_DATA(1) => s2mm_reg_slice_inst_n_4,
      WR_DATA(0) => s2mm_reg_slice_inst_n_5,
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg_0\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \plusOp_carry__6_n_7\,
      \gfwd_mode.storage_data1_reg[0]_1\(2) => \plusOp_carry__0_n_4\,
      \gfwd_mode.storage_data1_reg[0]_1\(1) => \plusOp_carry__0_n_5\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \plusOp_carry__0_n_6\,
      \gfwd_mode.storage_data1_reg[0]_2\(3) => \plusOp_carry__1_n_4\,
      \gfwd_mode.storage_data1_reg[0]_2\(2) => \plusOp_carry__1_n_5\,
      \gfwd_mode.storage_data1_reg[0]_2\(1) => \plusOp_carry__1_n_6\,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \plusOp_carry__1_n_7\,
      \gfwd_mode.storage_data1_reg[0]_3\(3) => \plusOp_carry__2_n_4\,
      \gfwd_mode.storage_data1_reg[0]_3\(2) => \plusOp_carry__2_n_5\,
      \gfwd_mode.storage_data1_reg[0]_3\(1) => \plusOp_carry__2_n_6\,
      \gfwd_mode.storage_data1_reg[0]_3\(0) => \plusOp_carry__2_n_7\,
      \gfwd_mode.storage_data1_reg[0]_4\(3) => \plusOp_carry__3_n_4\,
      \gfwd_mode.storage_data1_reg[0]_4\(2) => \plusOp_carry__3_n_5\,
      \gfwd_mode.storage_data1_reg[0]_4\(1) => \plusOp_carry__3_n_6\,
      \gfwd_mode.storage_data1_reg[0]_4\(0) => \plusOp_carry__3_n_7\,
      \gfwd_mode.storage_data1_reg[0]_5\(3) => \plusOp_carry__5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_5\(2) => \plusOp_carry__5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_5\(1) => \plusOp_carry__5_n_6\,
      \gfwd_mode.storage_data1_reg[0]_5\(0) => \plusOp_carry__5_n_7\,
      \gfwd_mode.storage_data1_reg[36]\ => \gfwd_mode.storage_data1_reg[36]\,
      \gstage1.q_dly_reg[15]\ => s2mm_reg_slice_inst_n_19,
      \gstage1.q_dly_reg[16]\ => s2mm_reg_slice_inst_n_20,
      \gstage1.q_dly_reg[17]\ => s2mm_reg_slice_inst_n_21,
      \gstage1.q_dly_reg[18]\ => s2mm_reg_slice_inst_n_22,
      \gstage1.q_dly_reg[19]\ => s2mm_reg_slice_inst_n_23,
      \gstage1.q_dly_reg[20]\ => s2mm_reg_slice_inst_n_24,
      \gstage1.q_dly_reg[21]\ => s2mm_reg_slice_inst_n_25,
      \gstage1.q_dly_reg[22]\ => s2mm_reg_slice_inst_n_26,
      \gstage1.q_dly_reg[23]\ => s2mm_reg_slice_inst_n_27,
      \gstage1.q_dly_reg[24]\ => s2mm_reg_slice_inst_n_6,
      \gstage1.q_dly_reg[25]\ => s2mm_reg_slice_inst_n_28,
      \gstage1.q_dly_reg[26]\ => s2mm_reg_slice_inst_n_29,
      \gstage1.q_dly_reg[27]\ => s2mm_reg_slice_inst_n_30,
      \gstage1.q_dly_reg[31]\(11) => s2mm_reg_slice_inst_n_7,
      \gstage1.q_dly_reg[31]\(10) => s2mm_reg_slice_inst_n_8,
      \gstage1.q_dly_reg[31]\(9) => s2mm_reg_slice_inst_n_9,
      \gstage1.q_dly_reg[31]\(8) => s2mm_reg_slice_inst_n_10,
      \gstage1.q_dly_reg[31]\(7) => s2mm_reg_slice_inst_n_11,
      \gstage1.q_dly_reg[31]\(6) => s2mm_reg_slice_inst_n_12,
      \gstage1.q_dly_reg[31]\(5) => s2mm_reg_slice_inst_n_13,
      \gstage1.q_dly_reg[31]\(4) => s2mm_reg_slice_inst_n_14,
      \gstage1.q_dly_reg[31]\(3) => s2mm_reg_slice_inst_n_15,
      \gstage1.q_dly_reg[31]\(2) => s2mm_reg_slice_inst_n_16,
      \gstage1.q_dly_reg[31]\(1) => s2mm_reg_slice_inst_n_17,
      \gstage1.q_dly_reg[31]\(0) => s2mm_reg_slice_inst_n_18,
      ram_init_done_i_reg_rep => ram_init_done_i_reg_rep,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(24) => sdpram_top_inst_n_3,
      sdpo_int(23) => sdpram_top_inst_n_4,
      sdpo_int(22) => sdpram_top_inst_n_5,
      sdpo_int(21) => sdpram_top_inst_n_6,
      sdpo_int(20) => sdpram_top_inst_n_7,
      sdpo_int(19) => sdpram_top_inst_n_8,
      sdpo_int(18) => sdpram_top_inst_n_9,
      sdpo_int(17) => sdpram_top_inst_n_10,
      sdpo_int(16) => sdpram_top_inst_n_11,
      sdpo_int(15) => sdpram_top_inst_n_12,
      sdpo_int(14) => sdpram_top_inst_n_13,
      sdpo_int(13) => sdpram_top_inst_n_14,
      sdpo_int(12) => sdpram_top_inst_n_15,
      sdpo_int(11) => sdpram_top_inst_n_16,
      sdpo_int(10) => sdpram_top_inst_n_17,
      sdpo_int(9) => sdpram_top_inst_n_18,
      sdpo_int(8) => sdpram_top_inst_n_19,
      sdpo_int(7) => sdpram_top_inst_n_20,
      sdpo_int(6) => sdpram_top_inst_n_21,
      sdpo_int(5) => sdpram_top_inst_n_22,
      sdpo_int(4) => sdpram_top_inst_n_23,
      sdpo_int(3) => sdpram_top_inst_n_24,
      sdpo_int(2) => sdpram_top_inst_n_25,
      sdpo_int(1) => sdpram_top_inst_n_26,
      sdpo_int(0) => sdpram_top_inst_n_32,
      we_int => s2mm_reg_slice_inst_n_3
    );
sdpram_top_inst: entity work.design_1_axi_vfifo_ctrl_0_0_sdpram_top_131
     port map (
      CO(0) => pntr_rchd_end_addr,
      D(0) => \^storage_data1\(0),
      DI(1) => sdpram_top_inst_n_1,
      DI(0) => sdpram_top_inst_n_2,
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3) => sdpram_top_inst_n_33,
      S(2) => sdpram_top_inst_n_34,
      S(1) => sdpram_top_inst_n_35,
      S(0) => sdpram_top_inst_n_36,
      WR_DATA(1) => s2mm_reg_slice_inst_n_4,
      WR_DATA(0) => s2mm_reg_slice_inst_n_5,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[0]_0\(3) => \plusOp_carry__0_n_4\,
      \gfwd_mode.storage_data1_reg[0]_0\(2) => \plusOp_carry__0_n_5\,
      \gfwd_mode.storage_data1_reg[0]_0\(1) => \plusOp_carry__0_n_6\,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \plusOp_carry__0_n_7\,
      \gfwd_mode.storage_data1_reg[0]_1\(3) => \plusOp_carry__1_n_4\,
      \gfwd_mode.storage_data1_reg[0]_1\(2) => \plusOp_carry__1_n_5\,
      \gfwd_mode.storage_data1_reg[0]_1\(1) => \plusOp_carry__1_n_6\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \plusOp_carry__1_n_7\,
      \gfwd_mode.storage_data1_reg[0]_2\(3) => \plusOp_carry__2_n_4\,
      \gfwd_mode.storage_data1_reg[0]_2\(2) => \plusOp_carry__2_n_5\,
      \gfwd_mode.storage_data1_reg[0]_2\(1) => \plusOp_carry__2_n_6\,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \plusOp_carry__2_n_7\,
      \gfwd_mode.storage_data1_reg[0]_3\(3) => \plusOp_carry__3_n_4\,
      \gfwd_mode.storage_data1_reg[0]_3\(2) => \plusOp_carry__3_n_5\,
      \gfwd_mode.storage_data1_reg[0]_3\(1) => \plusOp_carry__3_n_6\,
      \gfwd_mode.storage_data1_reg[0]_3\(0) => \plusOp_carry__3_n_7\,
      \gfwd_mode.storage_data1_reg[0]_4\(2) => \plusOp_carry__4_n_4\,
      \gfwd_mode.storage_data1_reg[0]_4\(1) => \plusOp_carry__4_n_5\,
      \gfwd_mode.storage_data1_reg[0]_4\(0) => \plusOp_carry__4_n_7\,
      \gfwd_mode.storage_data1_reg[0]_5\(3) => \plusOp_carry__5_n_4\,
      \gfwd_mode.storage_data1_reg[0]_5\(2) => \plusOp_carry__5_n_5\,
      \gfwd_mode.storage_data1_reg[0]_5\(1) => \plusOp_carry__5_n_6\,
      \gfwd_mode.storage_data1_reg[0]_5\(0) => \plusOp_carry__5_n_7\,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0) => \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gstage1.q_dly_reg[7]\(2) => sdpram_top_inst_n_37,
      \gstage1.q_dly_reg[7]\(1) => sdpram_top_inst_n_38,
      \gstage1.q_dly_reg[7]\(0) => sdpram_top_inst_n_39,
      \gstage1.q_dly_reg[7]_0\(3) => sdpram_top_inst_n_40,
      \gstage1.q_dly_reg[7]_0\(2) => sdpram_top_inst_n_41,
      \gstage1.q_dly_reg[7]_0\(1) => sdpram_top_inst_n_42,
      \gstage1.q_dly_reg[7]_0\(0) => sdpram_top_inst_n_43,
      \gstage1.q_dly_reg[7]_1\(3) => sdpram_top_inst_n_44,
      \gstage1.q_dly_reg[7]_1\(2) => sdpram_top_inst_n_45,
      \gstage1.q_dly_reg[7]_1\(1) => sdpram_top_inst_n_46,
      \gstage1.q_dly_reg[7]_1\(0) => sdpram_top_inst_n_47,
      \gstage1.q_dly_reg[7]_2\(3) => sdpram_top_inst_n_49,
      \gstage1.q_dly_reg[7]_2\(2) => sdpram_top_inst_n_50,
      \gstage1.q_dly_reg[7]_2\(1) => sdpram_top_inst_n_51,
      \gstage1.q_dly_reg[7]_2\(0) => sdpram_top_inst_n_52,
      \gstage1.q_dly_reg[7]_3\(0) => sdpram_top_inst_n_53,
      \gstage1.q_dly_reg[7]_4\(2) => sdpram_top_inst_n_54,
      \gstage1.q_dly_reg[7]_4\(1) => sdpram_top_inst_n_55,
      \gstage1.q_dly_reg[7]_4\(0) => sdpram_top_inst_n_56,
      \gstage1.q_dly_reg[7]_5\(4) => sdpram_top_inst_n_57,
      \gstage1.q_dly_reg[7]_5\(3) => sdpram_top_inst_n_58,
      \gstage1.q_dly_reg[7]_5\(2) => sdpram_top_inst_n_59,
      \gstage1.q_dly_reg[7]_5\(1) => sdpram_top_inst_n_60,
      \gstage1.q_dly_reg[7]_5\(0) => sdpram_top_inst_n_61,
      \init_addr_reg[0]\ => \init_addr_reg[0]\,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i_reg_rep => ram_init_done_i_reg_rep,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(29) => sdpram_top_inst_n_3,
      sdpo_int(28) => sdpram_top_inst_n_4,
      sdpo_int(27) => sdpram_top_inst_n_5,
      sdpo_int(26) => sdpram_top_inst_n_6,
      sdpo_int(25) => sdpram_top_inst_n_7,
      sdpo_int(24) => sdpram_top_inst_n_8,
      sdpo_int(23) => sdpram_top_inst_n_9,
      sdpo_int(22) => sdpram_top_inst_n_10,
      sdpo_int(21) => sdpram_top_inst_n_11,
      sdpo_int(20) => sdpram_top_inst_n_12,
      sdpo_int(19) => sdpram_top_inst_n_13,
      sdpo_int(18) => sdpram_top_inst_n_14,
      sdpo_int(17) => sdpram_top_inst_n_15,
      sdpo_int(16) => sdpram_top_inst_n_16,
      sdpo_int(15) => sdpram_top_inst_n_17,
      sdpo_int(14) => sdpram_top_inst_n_18,
      sdpo_int(13) => sdpram_top_inst_n_19,
      sdpo_int(12) => sdpram_top_inst_n_20,
      sdpo_int(11) => sdpram_top_inst_n_21,
      sdpo_int(10) => sdpram_top_inst_n_22,
      sdpo_int(9) => sdpram_top_inst_n_23,
      sdpo_int(8) => sdpram_top_inst_n_24,
      sdpo_int(7) => sdpram_top_inst_n_25,
      sdpo_int(6) => sdpram_top_inst_n_26,
      sdpo_int(5) => sdpram_top_inst_n_27,
      sdpo_int(4) => sdpram_top_inst_n_28,
      sdpo_int(3) => sdpram_top_inst_n_29,
      sdpo_int(2) => sdpram_top_inst_n_30,
      sdpo_int(1) => sdpram_top_inst_n_31,
      sdpo_int(0) => sdpram_top_inst_n_32,
      we_int => s2mm_reg_slice_inst_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\ is
  port (
    active_ch_dly_reg_r_3_0 : out STD_LOGIC;
    \active_ch_dly_reg[4][0]_0\ : out STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \gin_reg.wr_pntr_pf_dly_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    ENA_I_10 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    mctf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4][0]_1\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\ : entity is "mcf_data_flow_logic";
end \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal QSPO : STD_LOGIC_VECTOR ( 15 to 15 );
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\ : STD_LOGIC;
  signal \^active_ch_dly_reg[4][0]_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[4]_0\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal active_ch_dly_reg_r_1_n_0 : STD_LOGIC;
  signal \^active_ch_dly_reg_r_3_0\ : STD_LOGIC;
  signal active_ch_dly_reg_r_n_0 : STD_LOGIC;
  signal \gmcpf_pf_gen.thresh_rom_inst_n_0\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_9_n_0 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_1 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal \^sdpo_int\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal wr_data_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[14]_i_1\ : label is "soft_lutpair48";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pntr_rchd_end_addr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pntr_rchd_end_addr0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  CO(0) <= \^co\(0);
  \active_ch_dly_reg[4][0]_0\ <= \^active_ch_dly_reg[4][0]_0\;
  active_ch_dly_reg_r_3_0 <= \^active_ch_dly_reg_r_3_0\;
  sdpo_int(0) <= \^sdpo_int\(0);
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => ADDRA(0),
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => \active_ch_dly_reg[4]_0\,
      R => Q(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      I1 => \^active_ch_dly_reg[4][0]_0\,
      O => active_ch_dly_reg_gate_n_0
    );
active_ch_dly_reg_r: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => '1',
      Q => active_ch_dly_reg_r_n_0,
      R => Q(1)
    );
active_ch_dly_reg_r_1: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_r_n_0,
      Q => active_ch_dly_reg_r_1_n_0,
      R => Q(1)
    );
active_ch_dly_reg_r_2: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_r_1_n_0,
      Q => \^active_ch_dly_reg_r_3_0\,
      R => Q(1)
    );
active_ch_dly_reg_r_3: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \^active_ch_dly_reg_r_3_0\,
      Q => \^active_ch_dly_reg[4][0]_0\,
      R => Q(1)
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized2\
     port map (
      D(0) => QSPO(15),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[45]\ => \gfwd_mode.storage_data1_reg[45]_0\
    );
\gin_reg.wr_pntr_pf_dly[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => S_PAYLOAD_DATA(15),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      O => wr_data_i(0)
    );
\gin_reg.wr_pntr_pf_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(25),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(10),
      O => wr_data_i(10)
    );
\gin_reg.wr_pntr_pf_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(26),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(11),
      O => wr_data_i(11)
    );
\gin_reg.wr_pntr_pf_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(27),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(12),
      O => wr_data_i(12)
    );
\gin_reg.wr_pntr_pf_dly[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(28),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(13),
      O => wr_data_i(13)
    );
\gin_reg.wr_pntr_pf_dly[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(29),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(14),
      O => wr_data_i(14)
    );
\gin_reg.wr_pntr_pf_dly[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA0AC"
    )
        port map (
      I0 => ADDRD(0),
      I1 => \^sdpo_int\(0),
      I2 => \^co\(0),
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in1_in(15),
      O => wr_data_i(15)
    );
\gin_reg.wr_pntr_pf_dly[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(16),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(1),
      O => wr_data_i(1)
    );
\gin_reg.wr_pntr_pf_dly[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(17),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(2),
      O => wr_data_i(2)
    );
\gin_reg.wr_pntr_pf_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(18),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(3),
      O => wr_data_i(3)
    );
\gin_reg.wr_pntr_pf_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(19),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(4),
      O => wr_data_i(4)
    );
\gin_reg.wr_pntr_pf_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(20),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(5),
      O => wr_data_i(5)
    );
\gin_reg.wr_pntr_pf_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(21),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(6),
      O => wr_data_i(6)
    );
\gin_reg.wr_pntr_pf_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(22),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(7),
      O => wr_data_i(7)
    );
\gin_reg.wr_pntr_pf_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(23),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(8),
      O => wr_data_i(8)
    );
\gin_reg.wr_pntr_pf_dly[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(24),
      I1 => \^co\(0),
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(9),
      O => wr_data_i(9)
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1\
     port map (
      D(1) => QSPO(15),
      D(0) => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]_1\,
      \active_ch_dly_reg[4]_0\ => \active_ch_dly_reg[4]_0\,
      \gfwd_mode.m_valid_i_reg\(15 downto 0) => wr_data_i(15 downto 0),
      \gfwd_mode.storage_data1_reg[45]\ => \gfwd_mode.storage_data1_reg[45]\,
      \gfwd_mode.storage_data1_reg[45]_0\(15 downto 0) => D(15 downto 0),
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      pntr_roll_over => pntr_roll_over
    );
\gmcpf_pf_gen.thresh_rom_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized3\
     port map (
      ADDRA(0) => ADDRA(0),
      D(0) => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      Q(0) => Q(0),
      aclk => aclk
    );
mcf2awgen_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized6\
     port map (
      D(30) => \^sdpo_int\(0),
      D(29 downto 14) => S_PAYLOAD_DATA(29 downto 14),
      D(13 downto 6) => DI(7 downto 0),
      D(5 downto 0) => S_PAYLOAD_DATA(5 downto 0),
      E(0) => s2mm_reg_slice_inst_n_1,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_I_10 => ENA_I_10,
      ENA_I_2 => ENA_I_2,
      ENA_I_3 => ENA_I_3,
      ENA_I_4 => ENA_I_4,
      ENA_I_5 => ENA_I_5,
      ENA_I_6 => ENA_I_6,
      ENA_I_7 => ENA_I_7,
      ENA_I_8 => ENA_I_8,
      ENA_I_9 => ENA_I_9,
      ENA_dly_D => ENA_dly_D,
      Q(29 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(29 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_40,
      DI(2 downto 1) => B"00",
      DI(0) => sdpram_top_inst_n_41,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => \^co\(0),
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_43,
      S(2) => sdpram_top_inst_n_44,
      S(1) => sdpram_top_inst_n_45,
      S(0) => sdpram_top_inst_n_46
    );
ram_reg_0_1_0_5_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_PAYLOAD_DATA(15),
      I1 => \^co\(0),
      O => ram_reg_0_1_0_5_i_9_n_0
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized5\
     port map (
      E(0) => s2mm_reg_slice_inst_n_1,
      Q(6) => S_PAYLOAD_DATA(14),
      Q(5 downto 0) => S_PAYLOAD_DATA(5 downto 0),
      aclk => aclk,
      addr_rollover_r_reg(6 downto 0) => addr_rollover_r_reg(6 downto 0),
      areset_d1 => areset_d1,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.areset_d1_reg\(0) => E(0),
      ram_init_done_i => ram_init_done_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      we_int => s2mm_reg_slice_inst_n_2
    );
sdpram_top_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0\
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => \^co\(0),
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gfwd_mode.storage_data1_reg[45]\ => ram_reg_0_1_0_5_i_9_n_0,
      \gfwd_mode.storage_data1_reg[45]_0\(0) => S(0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1) => sdpram_top_inst_n_40,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => sdpram_top_inst_n_41,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3) => sdpram_top_inst_n_43,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(2) => sdpram_top_inst_n_44,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(1) => sdpram_top_inst_n_45,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(0) => sdpram_top_inst_n_46,
      p_0_in1_in(14 downto 0) => p_0_in1_in(15 downto 1),
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15) => \^sdpo_int\(0),
      sdpo_int(14 downto 0) => S_PAYLOAD_DATA(29 downto 15),
      we_int => s2mm_reg_slice_inst_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\ is
  port (
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    \gnstage1.q_dly_reg[0][0]\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENB_I : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    ENB_I_20 : out STD_LOGIC;
    ENB_I_21 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rom_rd_addr_int : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\ : entity is "mcf_data_flow_logic";
end \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\ is
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_1 : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[0]\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[0]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[10]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[11]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[12]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[13]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[14]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[15]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[1]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[2]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[3]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[4]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[5]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[6]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[7]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[8]_i_1_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[9]_i_1_n_0\ : STD_LOGIC;
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal ram_reg_0_1_0_5_i_9_n_0 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_4 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_1 : STD_LOGIC;
  signal sdpram_top_inst_n_10 : STD_LOGIC;
  signal sdpram_top_inst_n_11 : STD_LOGIC;
  signal sdpram_top_inst_n_12 : STD_LOGIC;
  signal sdpram_top_inst_n_13 : STD_LOGIC;
  signal sdpram_top_inst_n_14 : STD_LOGIC;
  signal sdpram_top_inst_n_15 : STD_LOGIC;
  signal sdpram_top_inst_n_16 : STD_LOGIC;
  signal sdpram_top_inst_n_17 : STD_LOGIC;
  signal sdpram_top_inst_n_18 : STD_LOGIC;
  signal sdpram_top_inst_n_19 : STD_LOGIC;
  signal sdpram_top_inst_n_2 : STD_LOGIC;
  signal sdpram_top_inst_n_20 : STD_LOGIC;
  signal sdpram_top_inst_n_21 : STD_LOGIC;
  signal sdpram_top_inst_n_22 : STD_LOGIC;
  signal sdpram_top_inst_n_23 : STD_LOGIC;
  signal sdpram_top_inst_n_24 : STD_LOGIC;
  signal sdpram_top_inst_n_25 : STD_LOGIC;
  signal sdpram_top_inst_n_26 : STD_LOGIC;
  signal sdpram_top_inst_n_27 : STD_LOGIC;
  signal sdpram_top_inst_n_28 : STD_LOGIC;
  signal sdpram_top_inst_n_29 : STD_LOGIC;
  signal sdpram_top_inst_n_3 : STD_LOGIC;
  signal sdpram_top_inst_n_30 : STD_LOGIC;
  signal sdpram_top_inst_n_31 : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_4 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal sdpram_top_inst_n_5 : STD_LOGIC;
  signal sdpram_top_inst_n_6 : STD_LOGIC;
  signal sdpram_top_inst_n_7 : STD_LOGIC;
  signal sdpram_top_inst_n_8 : STD_LOGIC;
  signal sdpram_top_inst_n_9 : STD_LOGIC;
  signal wr_data_int_i_2_n_0 : STD_LOGIC;
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mctf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[14]_i_1\ : label is "soft_lutpair47";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pntr_rchd_end_addr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pntr_rchd_end_addr0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \gfwd_mode.storage_data1_reg[0]\ <= \^gfwd_mode.storage_data1_reg[0]\;
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \^gfwd_mode.storage_data1_reg[0]\,
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => Q_reg,
      R => Q(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      I1 => active_ch_dly_reg_r_3,
      O => active_ch_dly_reg_gate_n_0
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized2_30\
     port map (
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => s2mm_reg_slice_inst_n_4,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \^gfwd_mode.storage_data1_reg[0]\
    );
\gin_reg.rd_pntr_pf_dly[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => sdpram_top_inst_n_16,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      O => \gin_reg.rd_pntr_pf_dly[0]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_6,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_22,
      O => \gin_reg.rd_pntr_pf_dly[10]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_5,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_21,
      O => \gin_reg.rd_pntr_pf_dly[11]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_4,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_20,
      O => \gin_reg.rd_pntr_pf_dly[12]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_3,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_19,
      O => \gin_reg.rd_pntr_pf_dly[13]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_2,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_18,
      O => \gin_reg.rd_pntr_pf_dly[14]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA0AC"
    )
        port map (
      I0 => rom_rd_addr_int,
      I1 => sdpram_top_inst_n_1,
      I2 => pntr_rchd_end_addr,
      I3 => s_axis_tvalid_wr_in_i,
      I4 => sdpram_top_inst_n_17,
      O => \gin_reg.rd_pntr_pf_dly[15]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_15,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_31,
      O => \gin_reg.rd_pntr_pf_dly[1]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_14,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_30,
      O => \gin_reg.rd_pntr_pf_dly[2]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_13,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_29,
      O => \gin_reg.rd_pntr_pf_dly[3]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_12,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_28,
      O => \gin_reg.rd_pntr_pf_dly[4]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_11,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_27,
      O => \gin_reg.rd_pntr_pf_dly[5]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_10,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_26,
      O => \gin_reg.rd_pntr_pf_dly[6]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_9,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_25,
      O => \gin_reg.rd_pntr_pf_dly[7]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_8,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_24,
      O => \gin_reg.rd_pntr_pf_dly[8]_i_1_n_0\
    );
\gin_reg.rd_pntr_pf_dly[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_7,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_23,
      O => \gin_reg.rd_pntr_pf_dly[9]_i_1_n_0\
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2\
     port map (
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gfwd_mode.m_valid_i_reg\(15) => \gin_reg.rd_pntr_pf_dly[15]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(14) => \gin_reg.rd_pntr_pf_dly[14]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(13) => \gin_reg.rd_pntr_pf_dly[13]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(12) => \gin_reg.rd_pntr_pf_dly[12]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(11) => \gin_reg.rd_pntr_pf_dly[11]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(10) => \gin_reg.rd_pntr_pf_dly[10]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(9) => \gin_reg.rd_pntr_pf_dly[9]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(8) => \gin_reg.rd_pntr_pf_dly[8]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(7) => \gin_reg.rd_pntr_pf_dly[7]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(6) => \gin_reg.rd_pntr_pf_dly[6]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(5) => \gin_reg.rd_pntr_pf_dly[5]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(4) => \gin_reg.rd_pntr_pf_dly[4]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(3) => \gin_reg.rd_pntr_pf_dly[3]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(2) => \gin_reg.rd_pntr_pf_dly[2]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(1) => \gin_reg.rd_pntr_pf_dly[1]_i_1_n_0\,
      \gfwd_mode.m_valid_i_reg\(0) => \gin_reg.rd_pntr_pf_dly[0]_i_1_n_0\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_1\(15 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      pntr_roll_over => pntr_roll_over
    );
mcf2awgen_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7\
     port map (
      D(0) => \^gfwd_mode.storage_data1_reg[0]\,
      E(0) => s2mm_reg_slice_inst_n_2,
      ENB_I => ENB_I,
      ENB_I_11 => ENB_I_11,
      ENB_I_12 => ENB_I_12,
      ENB_I_13 => ENB_I_13,
      ENB_I_14 => ENB_I_14,
      ENB_I_15 => ENB_I_15,
      ENB_I_16 => ENB_I_16,
      ENB_I_17 => ENB_I_17,
      ENB_I_18 => ENB_I_18,
      ENB_I_19 => ENB_I_19,
      ENB_I_20 => ENB_I_20,
      ENB_I_21 => ENB_I_21,
      ENB_dly_D => ENB_dly_D,
      Q(16 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gnstage1.q_dly_reg[0][0]\ => \gnstage1.q_dly_reg[0][0]\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15) => sdpram_top_inst_n_1,
      sdpo_int(14) => sdpram_top_inst_n_2,
      sdpo_int(13) => sdpram_top_inst_n_3,
      sdpo_int(12) => sdpram_top_inst_n_4,
      sdpo_int(11) => sdpram_top_inst_n_5,
      sdpo_int(10) => sdpram_top_inst_n_6,
      sdpo_int(9) => sdpram_top_inst_n_7,
      sdpo_int(8) => sdpram_top_inst_n_8,
      sdpo_int(7) => sdpram_top_inst_n_9,
      sdpo_int(6) => sdpram_top_inst_n_10,
      sdpo_int(5) => sdpram_top_inst_n_11,
      sdpo_int(4) => sdpram_top_inst_n_12,
      sdpo_int(3) => sdpram_top_inst_n_13,
      sdpo_int(2) => sdpram_top_inst_n_14,
      sdpo_int(1) => sdpram_top_inst_n_15,
      sdpo_int(0) => sdpram_top_inst_n_16
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_40,
      DI(2 downto 1) => B"00",
      DI(0) => sdpram_top_inst_n_41,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => pntr_rchd_end_addr,
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_43,
      S(2) => sdpram_top_inst_n_44,
      S(1) => sdpram_top_inst_n_45,
      S(0) => sdpram_top_inst_n_46
    );
ram_reg_0_1_0_5_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sdpram_top_inst_n_16,
      I1 => pntr_rchd_end_addr,
      O => ram_reg_0_1_0_5_i_9_n_0
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4\
     port map (
      E(0) => s2mm_reg_slice_inst_n_2,
      aclk => aclk,
      areset_d1 => areset_d1,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]\,
      \greg_out.QSPO_reg[15]\ => s2mm_reg_slice_inst_n_4,
      ram_init_done_i => ram_init_done_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      storage_data1(0) => \^gfwd_mode.storage_data1_reg[0]\,
      we_int => s2mm_reg_slice_inst_n_3
    );
sdpram_top_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_31\
     port map (
      ADDRA(0) => ADDRA(0),
      CO(0) => pntr_rchd_end_addr,
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(2) => sdpram_top_inst_n_17,
      O(1) => sdpram_top_inst_n_18,
      O(0) => sdpram_top_inst_n_19,
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => ram_reg_0_1_0_5_i_9_n_0,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => wr_data_int_i_2_n_0,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(3) => sdpram_top_inst_n_20,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(2) => sdpram_top_inst_n_21,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(1) => sdpram_top_inst_n_22,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(0) => sdpram_top_inst_n_23,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => sdpo_int(15 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[4]\(3) => sdpram_top_inst_n_28,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(2) => sdpram_top_inst_n_29,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(1) => sdpram_top_inst_n_30,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(0) => sdpram_top_inst_n_31,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(3) => sdpram_top_inst_n_24,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(2) => sdpram_top_inst_n_25,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(1) => sdpram_top_inst_n_26,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(0) => sdpram_top_inst_n_27,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_roll_over_dly_reg\(1) => sdpram_top_inst_n_40,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => sdpram_top_inst_n_41,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3) => sdpram_top_inst_n_43,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(2) => sdpram_top_inst_n_44,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(1) => sdpram_top_inst_n_45,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(0) => sdpram_top_inst_n_46,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15) => sdpram_top_inst_n_1,
      sdpo_int(14) => sdpram_top_inst_n_2,
      sdpo_int(13) => sdpram_top_inst_n_3,
      sdpo_int(12) => sdpram_top_inst_n_4,
      sdpo_int(11) => sdpram_top_inst_n_5,
      sdpo_int(10) => sdpram_top_inst_n_6,
      sdpo_int(9) => sdpram_top_inst_n_7,
      sdpo_int(8) => sdpram_top_inst_n_8,
      sdpo_int(7) => sdpram_top_inst_n_9,
      sdpo_int(6) => sdpram_top_inst_n_10,
      sdpo_int(5) => sdpram_top_inst_n_11,
      sdpo_int(4) => sdpram_top_inst_n_12,
      sdpo_int(3) => sdpram_top_inst_n_13,
      sdpo_int(2) => sdpram_top_inst_n_14,
      sdpo_int(1) => sdpram_top_inst_n_15,
      sdpo_int(0) => sdpram_top_inst_n_16,
      storage_data1(0) => \^gfwd_mode.storage_data1_reg[0]\,
      we_int => s2mm_reg_slice_inst_n_3
    );
wr_data_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[0]\,
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => sdpram_top_inst_n_1,
      I4 => pntr_rchd_end_addr,
      O => wr_data_int_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mcpf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    mcpf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \active_ch_dly_reg[4][0]_0\ : in STD_LOGIC;
    p_0_out : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstart_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENA_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\ : entity is "mcf_data_flow_logic";
end \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal QSPO : STD_LOGIC_VECTOR ( 15 to 15 );
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[4]_1\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal \gmcpf_pf_gen.thresh_rom_inst_n_0\ : STD_LOGIC;
  signal \i__i_2_n_0\ : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_9__0_n_0\ : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_1 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal wr_data_i : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_wr_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[0]_i_1__0\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \gin_reg.wr_pntr_pf_dly[14]_i_1__0\ : label is "soft_lutpair46";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pntr_rchd_end_addr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pntr_rchd_end_addr0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  Q(0) <= \^q\(0);
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \^q\(0),
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => \active_ch_dly_reg[4]_1\,
      R => \wr_rst_reg_reg[15]\(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      I1 => active_ch_dly_reg_r_3,
      O => active_ch_dly_reg_gate_n_0
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized5\
     port map (
      D(0) => QSPO(15),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => s2mm_reg_slice_inst_n_3,
      \wr_rst_reg_reg[1]\(0) => \wr_rst_reg_reg[15]\(0)
    );
\gin_reg.wr_pntr_pf_dly[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => S_PAYLOAD_DATA(13),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      O => wr_data_i(0)
    );
\gin_reg.wr_pntr_pf_dly[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(23),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(10),
      O => wr_data_i(10)
    );
\gin_reg.wr_pntr_pf_dly[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(24),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(11),
      O => wr_data_i(11)
    );
\gin_reg.wr_pntr_pf_dly[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(25),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(12),
      O => wr_data_i(12)
    );
\gin_reg.wr_pntr_pf_dly[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(26),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(13),
      O => wr_data_i(13)
    );
\gin_reg.wr_pntr_pf_dly[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(27),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(14),
      O => wr_data_i(14)
    );
\gin_reg.wr_pntr_pf_dly[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA0AC"
    )
        port map (
      I0 => \gfwd_mode.storage_data1_reg[0]\(0),
      I1 => S_PAYLOAD_DATA(28),
      I2 => pntr_rchd_end_addr,
      I3 => s_axis_tvalid_wr_in_i,
      I4 => p_0_in1_in(15),
      O => wr_data_i(15)
    );
\gin_reg.wr_pntr_pf_dly[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(14),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(1),
      O => wr_data_i(1)
    );
\gin_reg.wr_pntr_pf_dly[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(15),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(2),
      O => wr_data_i(2)
    );
\gin_reg.wr_pntr_pf_dly[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(16),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(3),
      O => wr_data_i(3)
    );
\gin_reg.wr_pntr_pf_dly[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(17),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(4),
      O => wr_data_i(4)
    );
\gin_reg.wr_pntr_pf_dly[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(18),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(5),
      O => wr_data_i(5)
    );
\gin_reg.wr_pntr_pf_dly[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(19),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(6),
      O => wr_data_i(6)
    );
\gin_reg.wr_pntr_pf_dly[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(20),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(7),
      O => wr_data_i(7)
    );
\gin_reg.wr_pntr_pf_dly[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(21),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(8),
      O => wr_data_i(8)
    );
\gin_reg.wr_pntr_pf_dly[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => S_PAYLOAD_DATA(22),
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => p_0_in1_in(9),
      O => wr_data_i(9)
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized1_56\
     port map (
      D(1) => QSPO(15),
      D(0) => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]_0\,
      \active_ch_dly_reg[4]_1\ => \active_ch_dly_reg[4]_1\,
      \gfwd_mode.m_valid_i_reg\(15 downto 0) => wr_data_i(15 downto 0),
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_0\,
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => D(15 downto 0),
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      pntr_roll_over => pntr_roll_over,
      \wr_rst_reg_reg[15]\(1 downto 0) => \wr_rst_reg_reg[15]\(1 downto 0)
    );
\gmcpf_pf_gen.thresh_rom_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_57\
     port map (
      D(0) => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      Q(0) => \^q\(0),
      aclk => aclk,
      \wr_rst_reg_reg[1]\(0) => \wr_rst_reg_reg[15]\(0)
    );
\i__i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => S_PAYLOAD_DATA(28),
      I4 => pntr_rchd_end_addr,
      O => \i__i_2_n_0\
    );
mcf2awgen_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized9\
     port map (
      E(0) => s2mm_reg_slice_inst_n_1,
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_I_2 => ENA_I_2,
      ENA_I_3 => ENA_I_3,
      ENA_I_4 => ENA_I_4,
      ENA_I_5 => ENA_I_5,
      ENA_I_6 => ENA_I_6,
      ENA_I_7 => ENA_I_7,
      ENA_I_8 => ENA_I_8,
      ENA_I_9 => ENA_I_9,
      ENA_dly_D => ENA_dly_D,
      Q(27 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(27 downto 0),
      S_PAYLOAD_DATA(28 downto 0) => S_PAYLOAD_DATA(28 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_40,
      DI(2 downto 1) => B"00",
      DI(0) => sdpram_top_inst_n_41,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => pntr_rchd_end_addr,
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_43,
      S(2) => sdpram_top_inst_n_44,
      S(1) => sdpram_top_inst_n_45,
      S(0) => sdpram_top_inst_n_46
    );
\ram_reg_0_1_0_5_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S_PAYLOAD_DATA(13),
      I1 => pntr_rchd_end_addr,
      O => \ram_reg_0_1_0_5_i_9__0_n_0\
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized8\
     port map (
      E(0) => s2mm_reg_slice_inst_n_1,
      Q(13 downto 1) => S_PAYLOAD_DATA(12 downto 0),
      Q(0) => \^q\(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      awgen_to_mcpf_tvalid => awgen_to_mcpf_tvalid,
      \gfwd_mode.areset_d1_reg\(0) => E(0),
      \greg_out.QSPO_reg[15]\ => s2mm_reg_slice_inst_n_3,
      ram_init_done_i => ram_init_done_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      tstart_reg(13 downto 0) => tstart_reg(13 downto 0),
      we_int => s2mm_reg_slice_inst_n_2
    );
sdpram_top_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_58\
     port map (
      CO(0) => pntr_rchd_end_addr,
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => \gfwd_mode.storage_data1_reg[0]_1\,
      \gfwd_mode.storage_data1_reg[0]_1\ => \ram_reg_0_1_0_5_i_9__0_n_0\,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \i__i_2_n_0\,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15 downto 0) => sdpo_int(15 downto 0),
      \gin_reg.wr_pntr_roll_over_dly_reg\(1) => sdpram_top_inst_n_40,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => sdpram_top_inst_n_41,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3) => sdpram_top_inst_n_43,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(2) => sdpram_top_inst_n_44,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(1) => sdpram_top_inst_n_45,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(0) => sdpram_top_inst_n_46,
      p_0_in1_in(14 downto 0) => p_0_in1_in(15 downto 1),
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15 downto 0) => S_PAYLOAD_DATA(28 downto 13),
      storage_data1(0) => \^q\(0),
      we_int => s2mm_reg_slice_inst_n_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\ is
  port (
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    \gin_reg.rd_pntr_roll_over_dly_reg\ : out STD_LOGIC;
    p_0_out : out STD_LOGIC;
    \gnstage1.q_dly_reg[0][0]\ : out STD_LOGIC;
    sdpo_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENB_I : out STD_LOGIC;
    ENB_I_10 : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[0]_1\ : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    argen_to_mcpf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    rom_rd_addr_i : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\ : entity is "mcf_data_flow_logic";
end \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\ is
  signal \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\ : STD_LOGIC;
  signal \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\ : STD_LOGIC;
  signal active_ch_dly_reg_gate_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_0 : STD_LOGIC;
  signal depth_rom_inst_n_1 : STD_LOGIC;
  signal \^gfwd_mode.storage_data1_reg[0]\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \gmcpf_pf_gen.thresh_rom_inst_n_0\ : STD_LOGIC;
  signal \i__i_2_n_0\ : STD_LOGIC;
  signal pntr_rchd_end_addr : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_1\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_2\ : STD_LOGIC;
  signal \pntr_rchd_end_addr0_carry__0_n_3\ : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_0 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_1 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_2 : STD_LOGIC;
  signal pntr_rchd_end_addr0_carry_n_3 : STD_LOGIC;
  signal pntr_roll_over : STD_LOGIC;
  signal \ram_reg_0_1_0_5_i_9__0_n_0\ : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_2 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_3 : STD_LOGIC;
  signal s2mm_reg_slice_inst_n_4 : STD_LOGIC;
  signal s_axis_tvalid_wr_in_i : STD_LOGIC;
  signal sdpram_top_inst_n_1 : STD_LOGIC;
  signal sdpram_top_inst_n_10 : STD_LOGIC;
  signal sdpram_top_inst_n_11 : STD_LOGIC;
  signal sdpram_top_inst_n_12 : STD_LOGIC;
  signal sdpram_top_inst_n_13 : STD_LOGIC;
  signal sdpram_top_inst_n_14 : STD_LOGIC;
  signal sdpram_top_inst_n_15 : STD_LOGIC;
  signal sdpram_top_inst_n_16 : STD_LOGIC;
  signal sdpram_top_inst_n_17 : STD_LOGIC;
  signal sdpram_top_inst_n_18 : STD_LOGIC;
  signal sdpram_top_inst_n_19 : STD_LOGIC;
  signal sdpram_top_inst_n_2 : STD_LOGIC;
  signal sdpram_top_inst_n_20 : STD_LOGIC;
  signal sdpram_top_inst_n_21 : STD_LOGIC;
  signal sdpram_top_inst_n_22 : STD_LOGIC;
  signal sdpram_top_inst_n_23 : STD_LOGIC;
  signal sdpram_top_inst_n_24 : STD_LOGIC;
  signal sdpram_top_inst_n_25 : STD_LOGIC;
  signal sdpram_top_inst_n_26 : STD_LOGIC;
  signal sdpram_top_inst_n_27 : STD_LOGIC;
  signal sdpram_top_inst_n_28 : STD_LOGIC;
  signal sdpram_top_inst_n_29 : STD_LOGIC;
  signal sdpram_top_inst_n_3 : STD_LOGIC;
  signal sdpram_top_inst_n_30 : STD_LOGIC;
  signal sdpram_top_inst_n_31 : STD_LOGIC;
  signal sdpram_top_inst_n_32 : STD_LOGIC;
  signal sdpram_top_inst_n_33 : STD_LOGIC;
  signal sdpram_top_inst_n_34 : STD_LOGIC;
  signal sdpram_top_inst_n_35 : STD_LOGIC;
  signal sdpram_top_inst_n_36 : STD_LOGIC;
  signal sdpram_top_inst_n_37 : STD_LOGIC;
  signal sdpram_top_inst_n_38 : STD_LOGIC;
  signal sdpram_top_inst_n_39 : STD_LOGIC;
  signal sdpram_top_inst_n_4 : STD_LOGIC;
  signal sdpram_top_inst_n_40 : STD_LOGIC;
  signal sdpram_top_inst_n_41 : STD_LOGIC;
  signal sdpram_top_inst_n_43 : STD_LOGIC;
  signal sdpram_top_inst_n_44 : STD_LOGIC;
  signal sdpram_top_inst_n_45 : STD_LOGIC;
  signal sdpram_top_inst_n_46 : STD_LOGIC;
  signal sdpram_top_inst_n_5 : STD_LOGIC;
  signal sdpram_top_inst_n_6 : STD_LOGIC;
  signal sdpram_top_inst_n_7 : STD_LOGIC;
  signal sdpram_top_inst_n_8 : STD_LOGIC;
  signal sdpram_top_inst_n_9 : STD_LOGIC;
  signal NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\ : label is "U0/\inst_vfifo/gvfifo_top/mcpf_inst/mcf_inst/mcf_dfl_rd_inst/active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[0]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \gin_reg.rd_pntr_pf_dly[14]_i_1__0\ : label is "soft_lutpair45";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of pntr_rchd_end_addr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \pntr_rchd_end_addr0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \gfwd_mode.storage_data1_reg[0]\ <= \^gfwd_mode.storage_data1_reg[0]\;
\active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => aclk,
      D => \^gfwd_mode.storage_data1_reg[0]\,
      Q => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\
    );
\active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => \active_ch_dly_reg[2][0]_srl3___inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_2_n_0\,
      Q => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      R => '0'
    );
\active_ch_dly_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => active_ch_dly_reg_gate_n_0,
      Q => Q_reg,
      R => Q(1)
    );
active_ch_dly_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \active_ch_dly_reg[3][0]_inst_vfifo_gvfifo_top_mctf_inst_mcf_inst_mcf_dfl_wr_inst_active_ch_dly_reg_r_3_n_0\,
      I1 => active_ch_dly_reg_r_3,
      O => active_ch_dly_reg_gate_n_0
    );
depth_rom_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized5_81\
     port map (
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\ => s2mm_reg_slice_inst_n_4,
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \^gfwd_mode.storage_data1_reg[0]\
    );
\gin_reg.rd_pntr_pf_dly[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => sdpram_top_inst_n_16,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      O => \gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_6,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_22,
      O => \gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_5,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_21,
      O => \gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_4,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_20,
      O => \gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_3,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_19,
      O => \gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_2,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_18,
      O => \gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFACA0AC"
    )
        port map (
      I0 => rom_rd_addr_int,
      I1 => sdpram_top_inst_n_1,
      I2 => pntr_rchd_end_addr,
      I3 => s_axis_tvalid_wr_in_i,
      I4 => sdpram_top_inst_n_17,
      O => \gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_15,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_31,
      O => \gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_14,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_30,
      O => \gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_13,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_29,
      O => \gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_12,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_28,
      O => \gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_11,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_27,
      O => \gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_10,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_26,
      O => \gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_9,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_25,
      O => \gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_8,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_24,
      O => \gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0\
    );
\gin_reg.rd_pntr_pf_dly[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => sdpram_top_inst_n_7,
      I1 => pntr_rchd_end_addr,
      I2 => s_axis_tvalid_wr_in_i,
      I3 => sdpram_top_inst_n_23,
      O => \gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0\
    );
\gmcpf_pf_gen.mcpf_pf_gen_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_wr_pf_ss__parameterized2_82\
     port map (
      D(1) => depth_rom_inst_n_0,
      D(0) => depth_rom_inst_n_1,
      Q(1 downto 0) => Q(1 downto 0),
      aclk => aclk,
      \gclr.prog_full_i_reg_0\ => \gclr.prog_full_i_reg\,
      \gfwd_mode.m_valid_i_reg\(15) => \gin_reg.rd_pntr_pf_dly[15]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(14) => \gin_reg.rd_pntr_pf_dly[14]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(13) => \gin_reg.rd_pntr_pf_dly[13]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(12) => \gin_reg.rd_pntr_pf_dly[12]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(11) => \gin_reg.rd_pntr_pf_dly[11]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(10) => \gin_reg.rd_pntr_pf_dly[10]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(9) => \gin_reg.rd_pntr_pf_dly[9]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(8) => \gin_reg.rd_pntr_pf_dly[8]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(7) => \gin_reg.rd_pntr_pf_dly[7]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(6) => \gin_reg.rd_pntr_pf_dly[6]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(5) => \gin_reg.rd_pntr_pf_dly[5]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(4) => \gin_reg.rd_pntr_pf_dly[4]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(3) => \gin_reg.rd_pntr_pf_dly[3]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(2) => \gin_reg.rd_pntr_pf_dly[2]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(1) => \gin_reg.rd_pntr_pf_dly[1]_i_1__0_n_0\,
      \gfwd_mode.m_valid_i_reg\(0) => \gin_reg.rd_pntr_pf_dly[0]_i_1__0_n_0\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]_1\,
      \gfwd_mode.storage_data1_reg[0]_0\(15 downto 0) => \gfwd_mode.storage_data1_reg[0]_2\(15 downto 0),
      \greg_out.QSPO_reg_r\ => \gmcpf_pf_gen.thresh_rom_inst_n_0\,
      p_0_out => p_0_out,
      pntr_roll_over => pntr_roll_over
    );
\gmcpf_pf_gen.thresh_rom_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_rom__parameterized3_83\
     port map (
      Q(0) => Q(0),
      aclk => aclk,
      pf_thresh_dly_reg_r => \gmcpf_pf_gen.thresh_rom_inst_n_0\
    );
\i__i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8FF00"
    )
        port map (
      I0 => \^gfwd_mode.storage_data1_reg[0]\,
      I1 => ram_init_done_i,
      I2 => rom_rd_addr_i,
      I3 => sdpram_top_inst_n_1,
      I4 => pntr_rchd_end_addr,
      O => \i__i_2_n_0\
    );
mcf2awgen_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized7_84\
     port map (
      D(0) => \^gfwd_mode.storage_data1_reg[0]\,
      E(0) => s2mm_reg_slice_inst_n_2,
      ENB_I => ENB_I,
      ENB_I_10 => ENB_I_10,
      ENB_I_11 => ENB_I_11,
      ENB_I_12 => ENB_I_12,
      ENB_I_13 => ENB_I_13,
      ENB_I_14 => ENB_I_14,
      ENB_I_15 => ENB_I_15,
      ENB_I_16 => ENB_I_16,
      ENB_I_17 => ENB_I_17,
      ENB_I_18 => ENB_I_18,
      ENB_I_19 => ENB_I_19,
      ENB_dly_D => ENB_dly_D,
      Q(16 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gnstage1.q_dly_reg[0][0]\ => \gnstage1.q_dly_reg[0][0]\,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15) => sdpram_top_inst_n_1,
      sdpo_int(14) => sdpram_top_inst_n_2,
      sdpo_int(13) => sdpram_top_inst_n_3,
      sdpo_int(12) => sdpram_top_inst_n_4,
      sdpo_int(11) => sdpram_top_inst_n_5,
      sdpo_int(10) => sdpram_top_inst_n_6,
      sdpo_int(9) => sdpram_top_inst_n_7,
      sdpo_int(8) => sdpram_top_inst_n_8,
      sdpo_int(7) => sdpram_top_inst_n_9,
      sdpo_int(6) => sdpram_top_inst_n_10,
      sdpo_int(5) => sdpram_top_inst_n_11,
      sdpo_int(4) => sdpram_top_inst_n_12,
      sdpo_int(3) => sdpram_top_inst_n_13,
      sdpo_int(2) => sdpram_top_inst_n_14,
      sdpo_int(1) => sdpram_top_inst_n_15,
      sdpo_int(0) => sdpram_top_inst_n_16
    );
pntr_rchd_end_addr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => pntr_rchd_end_addr0_carry_n_0,
      CO(2) => pntr_rchd_end_addr0_carry_n_1,
      CO(1) => pntr_rchd_end_addr0_carry_n_2,
      CO(0) => pntr_rchd_end_addr0_carry_n_3,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_40,
      DI(2 downto 1) => B"00",
      DI(0) => sdpram_top_inst_n_41,
      O(3 downto 0) => NLW_pntr_rchd_end_addr0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35
    );
\pntr_rchd_end_addr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => pntr_rchd_end_addr0_carry_n_0,
      CO(3) => pntr_rchd_end_addr,
      CO(2) => \pntr_rchd_end_addr0_carry__0_n_1\,
      CO(1) => \pntr_rchd_end_addr0_carry__0_n_2\,
      CO(0) => \pntr_rchd_end_addr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(3 downto 0) => \NLW_pntr_rchd_end_addr0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => sdpram_top_inst_n_43,
      S(2) => sdpram_top_inst_n_44,
      S(1) => sdpram_top_inst_n_45,
      S(0) => sdpram_top_inst_n_46
    );
\ram_reg_0_1_0_5_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sdpram_top_inst_n_16,
      I1 => pntr_rchd_end_addr,
      O => \ram_reg_0_1_0_5_i_9__0_n_0\
    );
s2mm_reg_slice_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axic_register_slice__parameterized4_85\
     port map (
      E(0) => s2mm_reg_slice_inst_n_2,
      aclk => aclk,
      areset_d1 => areset_d1,
      argen_to_mcpf_tvalid => argen_to_mcpf_tvalid,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \greg_out.QSPO_reg[15]\ => s2mm_reg_slice_inst_n_4,
      ram_init_done_i => ram_init_done_i,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      storage_data1(0) => \^gfwd_mode.storage_data1_reg[0]\,
      we_int => s2mm_reg_slice_inst_n_3
    );
sdpram_top_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_sdpram_top__parameterized0_86\
     port map (
      CO(0) => pntr_rchd_end_addr,
      DI(3) => sdpram_top_inst_n_36,
      DI(2) => sdpram_top_inst_n_37,
      DI(1) => sdpram_top_inst_n_38,
      DI(0) => sdpram_top_inst_n_39,
      O(2) => sdpram_top_inst_n_17,
      O(1) => sdpram_top_inst_n_18,
      O(0) => sdpram_top_inst_n_19,
      S(3) => sdpram_top_inst_n_32,
      S(2) => sdpram_top_inst_n_33,
      S(1) => sdpram_top_inst_n_34,
      S(0) => sdpram_top_inst_n_35,
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]_0\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => \ram_reg_0_1_0_5_i_9__0_n_0\,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => \i__i_2_n_0\,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(3) => sdpram_top_inst_n_20,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(2) => sdpram_top_inst_n_21,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(1) => sdpram_top_inst_n_22,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(0) => sdpram_top_inst_n_23,
      \gin_reg.rd_pntr_pf_dly_reg[15]\(15 downto 0) => sdpo_int(15 downto 0),
      \gin_reg.rd_pntr_pf_dly_reg[4]\(3) => sdpram_top_inst_n_28,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(2) => sdpram_top_inst_n_29,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(1) => sdpram_top_inst_n_30,
      \gin_reg.rd_pntr_pf_dly_reg[4]\(0) => sdpram_top_inst_n_31,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(3) => sdpram_top_inst_n_24,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(2) => sdpram_top_inst_n_25,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(1) => sdpram_top_inst_n_26,
      \gin_reg.rd_pntr_pf_dly_reg[8]\(0) => sdpram_top_inst_n_27,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => \gin_reg.rd_pntr_roll_over_dly_reg\,
      \gin_reg.wr_pntr_roll_over_dly_reg\(1) => sdpram_top_inst_n_40,
      \gin_reg.wr_pntr_roll_over_dly_reg\(0) => sdpram_top_inst_n_41,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(3) => sdpram_top_inst_n_43,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(2) => sdpram_top_inst_n_44,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(1) => sdpram_top_inst_n_45,
      \gin_reg.wr_pntr_roll_over_dly_reg_0\(0) => sdpram_top_inst_n_46,
      pntr_roll_over => pntr_roll_over,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      s_axis_tvalid_wr_in_i => s_axis_tvalid_wr_in_i,
      sdpo_int(15) => sdpram_top_inst_n_1,
      sdpo_int(14) => sdpram_top_inst_n_2,
      sdpo_int(13) => sdpram_top_inst_n_3,
      sdpo_int(12) => sdpram_top_inst_n_4,
      sdpo_int(11) => sdpram_top_inst_n_5,
      sdpo_int(10) => sdpram_top_inst_n_6,
      sdpo_int(9) => sdpram_top_inst_n_7,
      sdpo_int(8) => sdpram_top_inst_n_8,
      sdpo_int(7) => sdpram_top_inst_n_9,
      sdpo_int(6) => sdpram_top_inst_n_10,
      sdpo_int(5) => sdpram_top_inst_n_11,
      sdpo_int(4) => sdpram_top_inst_n_12,
      sdpo_int(3) => sdpram_top_inst_n_13,
      sdpo_int(2) => sdpram_top_inst_n_14,
      sdpo_int(1) => sdpram_top_inst_n_15,
      sdpo_int(0) => sdpram_top_inst_n_16,
      storage_data1(0) => \^gfwd_mode.storage_data1_reg[0]\,
      we_int => s2mm_reg_slice_inst_n_3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf : entity is "vfifo_ar_mpf";
end design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf is
  signal ar_fifo_inst_n_2 : STD_LOGIC;
  signal curr_state : STD_LOGIC;
  signal pkt_cnt_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pkt_cntr : STD_LOGIC_VECTOR ( 5 downto 0 );
begin
ar_fifo_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized1\
     port map (
      D(5 downto 0) => pkt_cntr(5 downto 0),
      PAYLOAD_FROM_MTF(6 downto 0) => PAYLOAD_FROM_MTF(6 downto 0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      curr_state => curr_state,
      curr_state_reg => ar_fifo_inst_n_2,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      \pkt_cnt_reg_reg[5]\(5 downto 0) => pkt_cnt_reg(5 downto 0),
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
curr_state_reg: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => '1',
      D => ar_fifo_inst_n_2,
      Q => curr_state,
      R => Q(0)
    );
\pkt_cnt_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(0),
      Q => pkt_cnt_reg(0),
      R => Q(0)
    );
\pkt_cnt_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(1),
      Q => pkt_cnt_reg(1),
      R => Q(0)
    );
\pkt_cnt_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(2),
      Q => pkt_cnt_reg(2),
      R => Q(0)
    );
\pkt_cnt_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(3),
      Q => pkt_cnt_reg(3),
      R => Q(0)
    );
\pkt_cnt_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(4),
      Q => pkt_cnt_reg(4),
      R => Q(0)
    );
\pkt_cnt_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => pkt_cntr(5),
      Q => pkt_cnt_reg(5),
      R => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\ : entity is "fifo_generator_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\ is
begin
\grf.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized0\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\ : entity is "fifo_generator_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\ is
begin
\grf.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_ramfifo__parameterized2\
     port map (
      D(3 downto 0) => D(3 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      DOUT(11 downto 0) => Q(11 downto 0),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      \gfwd_mode.storage_data1_reg[39]\ => \gfwd_mode.storage_data1_reg[39]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => \out\,
      prog_full_i => prog_full_i,
      \tlen_cntr_reg_reg[0]\ => \tlen_cntr_reg_reg[0]\,
      \tlen_cntr_reg_reg[0]_0\ => \tlen_cntr_reg_reg[0]_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\ => \tlen_cntr_reg_reg[4]\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\,
      \tlen_cntr_reg_reg[6]\ => \tlen_cntr_reg_reg[6]\,
      \tlen_cntr_reg_reg[6]_0\ => \tlen_cntr_reg_reg[6]_0\,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo is
  port (
    rom_rd_addr_i : out STD_LOGIC;
    ram_init_done_i : out STD_LOGIC;
    \active_ch_dly_reg[1]_6\ : out STD_LOGIC;
    sdp_rd_addr_in_i : out STD_LOGIC;
    pntrs_eql_dly : out STD_LOGIC;
    \active_ch_dly_reg[2][0]\ : out STD_LOGIC;
    mcdf_to_awgen_tvalid : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    ADDRD : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : out STD_LOGIC;
    \gin_reg.wr_pntr_pf_dly_reg[13]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int_0 : out STD_LOGIC;
    \aw_len_i_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \packet_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg : out STD_LOGIC_VECTOR ( 66 downto 0 );
    Q_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[36]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg_0\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    mcdf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_1 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i_2 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    PAYLOAD_S2MM : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo : entity is "multi_channel_fifo";
end design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo is
  signal mcf_dfl_rd_inst_n_0 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_5 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_100 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_101 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_102 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_103 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_104 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_105 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_106 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_107 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_108 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_109 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_110 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_111 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_112 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_113 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_114 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_115 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_116 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_117 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_2 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_5 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_86 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_87 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_88 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_89 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_90 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_91 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_92 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_93 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_94 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_95 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_96 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_97 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_98 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_99 : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
  signal rd_pntr_pf : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \^rom_rd_addr_i\ : STD_LOGIC;
  signal rom_rd_addr_int_1 : STD_LOGIC;
  signal \^sdp_rd_addr_in_i\ : STD_LOGIC;
  signal sdp_rd_addr_out_i : STD_LOGIC;
begin
  rom_rd_addr_i <= \^rom_rd_addr_i\;
  sdp_rd_addr_in_i <= \^sdp_rd_addr_in_i\;
mcf_dfl_rd_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized0\
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcf_dfl_rd_inst_n_5,
      aclk => aclk,
      \active_ch_dly_reg[2][0]_0\ => \active_ch_dly_reg[2][0]\,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg_0\,
      \gfwd_mode.storage_data1_reg[0]\(0) => sdp_rd_addr_out_i,
      \gfwd_mode.storage_data1_reg[0]_0\ => mcf_dfl_wr_inst_n_5,
      \gfwd_mode.storage_data1_reg[36]\ => \gfwd_mode.storage_data1_reg[36]\,
      \gin_reg.rd_pntr_pf_dly_reg[12]\(12 downto 0) => rd_pntr_pf(12 downto 0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_rd_inst_n_0,
      \init_addr_reg[0]\ => \^rom_rd_addr_i\,
      p_0_out => p_0_out,
      pntrs_eql_dly => pntrs_eql_dly,
      ram_init_done_i_reg_rep => mcf_dfl_wr_inst_n_2,
      rom_rd_addr_int => rom_rd_addr_int_1,
      sdpo_int(31) => mcf_dfl_wr_inst_n_86,
      sdpo_int(30) => mcf_dfl_wr_inst_n_87,
      sdpo_int(29) => mcf_dfl_wr_inst_n_88,
      sdpo_int(28) => mcf_dfl_wr_inst_n_89,
      sdpo_int(27) => mcf_dfl_wr_inst_n_90,
      sdpo_int(26) => mcf_dfl_wr_inst_n_91,
      sdpo_int(25) => mcf_dfl_wr_inst_n_92,
      sdpo_int(24) => mcf_dfl_wr_inst_n_93,
      sdpo_int(23) => mcf_dfl_wr_inst_n_94,
      sdpo_int(22) => mcf_dfl_wr_inst_n_95,
      sdpo_int(21) => mcf_dfl_wr_inst_n_96,
      sdpo_int(20) => mcf_dfl_wr_inst_n_97,
      sdpo_int(19) => mcf_dfl_wr_inst_n_98,
      sdpo_int(18) => mcf_dfl_wr_inst_n_99,
      sdpo_int(17) => mcf_dfl_wr_inst_n_100,
      sdpo_int(16) => mcf_dfl_wr_inst_n_101,
      sdpo_int(15) => mcf_dfl_wr_inst_n_102,
      sdpo_int(14) => mcf_dfl_wr_inst_n_103,
      sdpo_int(13) => mcf_dfl_wr_inst_n_104,
      sdpo_int(12) => mcf_dfl_wr_inst_n_105,
      sdpo_int(11) => mcf_dfl_wr_inst_n_106,
      sdpo_int(10) => mcf_dfl_wr_inst_n_107,
      sdpo_int(9) => mcf_dfl_wr_inst_n_108,
      sdpo_int(8) => mcf_dfl_wr_inst_n_109,
      sdpo_int(7) => mcf_dfl_wr_inst_n_110,
      sdpo_int(6) => mcf_dfl_wr_inst_n_111,
      sdpo_int(5) => mcf_dfl_wr_inst_n_112,
      sdpo_int(4) => mcf_dfl_wr_inst_n_113,
      sdpo_int(3) => mcf_dfl_wr_inst_n_114,
      sdpo_int(2) => mcf_dfl_wr_inst_n_115,
      sdpo_int(1) => mcf_dfl_wr_inst_n_116,
      sdpo_int(0) => mcf_dfl_wr_inst_n_117,
      storage_data1(0) => \^sdp_rd_addr_in_i\
    );
mcf_dfl_wr_inst: entity work.design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      D(32 downto 0) => D(32 downto 0),
      E(0) => E(0),
      PAYLOAD_S2MM(0) => PAYLOAD_S2MM(0),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      Q_reg_1(0) => Q_reg_1(0),
      S(0) => S(0),
      aclk => aclk,
      \active_ch_dly_reg[1]_6\ => \active_ch_dly_reg[1]_6\,
      \active_ch_dly_reg[4][0]_0\ => mcf_dfl_rd_inst_n_5,
      addr_rollover_r_reg => mcdf_to_awgen_tvalid,
      addr_rollover_r_reg_0(66 downto 0) => addr_rollover_r_reg(66 downto 0),
      areset_d1 => areset_d1,
      \aw_len_i_reg[7]\(0) => \aw_len_i_reg[7]\(0),
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\(0) => sdp_rd_addr_out_i,
      \gfwd_mode.storage_data1_reg[0]_0\ => mcf_dfl_rd_inst_n_0,
      \gfwd_mode.storage_data1_reg[0]_1\(12 downto 0) => rd_pntr_pf(12 downto 0),
      \gfwd_mode.storage_data1_reg[0]_2\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[1]\(0) => \gfwd_mode.storage_data1_reg[1]\(0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_wr_inst_n_5,
      \gin_reg.wr_pntr_pf_dly_reg[13]\ => ram_init_done_i,
      \gin_reg.wr_pntr_pf_dly_reg[13]_0\(0) => \gin_reg.wr_pntr_pf_dly_reg[13]\(0),
      \gstage1.q_dly_reg[31]\ => mcf_dfl_wr_inst_n_2,
      \gstage1.q_dly_reg[31]_0\(31) => mcf_dfl_wr_inst_n_86,
      \gstage1.q_dly_reg[31]_0\(30) => mcf_dfl_wr_inst_n_87,
      \gstage1.q_dly_reg[31]_0\(29) => mcf_dfl_wr_inst_n_88,
      \gstage1.q_dly_reg[31]_0\(28) => mcf_dfl_wr_inst_n_89,
      \gstage1.q_dly_reg[31]_0\(27) => mcf_dfl_wr_inst_n_90,
      \gstage1.q_dly_reg[31]_0\(26) => mcf_dfl_wr_inst_n_91,
      \gstage1.q_dly_reg[31]_0\(25) => mcf_dfl_wr_inst_n_92,
      \gstage1.q_dly_reg[31]_0\(24) => mcf_dfl_wr_inst_n_93,
      \gstage1.q_dly_reg[31]_0\(23) => mcf_dfl_wr_inst_n_94,
      \gstage1.q_dly_reg[31]_0\(22) => mcf_dfl_wr_inst_n_95,
      \gstage1.q_dly_reg[31]_0\(21) => mcf_dfl_wr_inst_n_96,
      \gstage1.q_dly_reg[31]_0\(20) => mcf_dfl_wr_inst_n_97,
      \gstage1.q_dly_reg[31]_0\(19) => mcf_dfl_wr_inst_n_98,
      \gstage1.q_dly_reg[31]_0\(18) => mcf_dfl_wr_inst_n_99,
      \gstage1.q_dly_reg[31]_0\(17) => mcf_dfl_wr_inst_n_100,
      \gstage1.q_dly_reg[31]_0\(16) => mcf_dfl_wr_inst_n_101,
      \gstage1.q_dly_reg[31]_0\(15) => mcf_dfl_wr_inst_n_102,
      \gstage1.q_dly_reg[31]_0\(14) => mcf_dfl_wr_inst_n_103,
      \gstage1.q_dly_reg[31]_0\(13) => mcf_dfl_wr_inst_n_104,
      \gstage1.q_dly_reg[31]_0\(12) => mcf_dfl_wr_inst_n_105,
      \gstage1.q_dly_reg[31]_0\(11) => mcf_dfl_wr_inst_n_106,
      \gstage1.q_dly_reg[31]_0\(10) => mcf_dfl_wr_inst_n_107,
      \gstage1.q_dly_reg[31]_0\(9) => mcf_dfl_wr_inst_n_108,
      \gstage1.q_dly_reg[31]_0\(8) => mcf_dfl_wr_inst_n_109,
      \gstage1.q_dly_reg[31]_0\(7) => mcf_dfl_wr_inst_n_110,
      \gstage1.q_dly_reg[31]_0\(6) => mcf_dfl_wr_inst_n_111,
      \gstage1.q_dly_reg[31]_0\(5) => mcf_dfl_wr_inst_n_112,
      \gstage1.q_dly_reg[31]_0\(4) => mcf_dfl_wr_inst_n_113,
      \gstage1.q_dly_reg[31]_0\(3) => mcf_dfl_wr_inst_n_114,
      \gstage1.q_dly_reg[31]_0\(2) => mcf_dfl_wr_inst_n_115,
      \gstage1.q_dly_reg[31]_0\(1) => mcf_dfl_wr_inst_n_116,
      \gstage1.q_dly_reg[31]_0\(0) => mcf_dfl_wr_inst_n_117,
      mcdf_full(1 downto 0) => mcdf_full(1 downto 0),
      p_0_out => p_0_out,
      \packet_cnt_reg[0]\(0) => \packet_cnt_reg[0]\(0),
      ram_init_done_i_reg => \^rom_rd_addr_i\,
      rom_rd_addr_int => rom_rd_addr_int,
      rom_rd_addr_int_0 => rom_rd_addr_int_0,
      rom_rd_addr_int_1 => rom_rd_addr_int_1,
      sdp_rd_addr_in_i_1 => sdp_rd_addr_in_i_1,
      sdp_rd_addr_in_i_2 => sdp_rd_addr_in_i_2,
      sdpo_int(0) => sdpo_int(0),
      storage_data1(0) => \^sdp_rd_addr_in_i\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\ is
  port (
    active_ch_dly_reg_r_3 : out STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    ENA_I_10 : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    ENB_I_20 : out STD_LOGIC;
    ENB_I_21 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    mctf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    addr_rollover_r_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC;
    ENA_dly_D : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\ : entity is "multi_channel_fifo";
end \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^active_ch_dly_reg[4][0]\ : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_1 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_10 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_11 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_12 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_13 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_14 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_15 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_16 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_17 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_18 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_19 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_2 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_20 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_5 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_6 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_7 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_8 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_9 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_2 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_37 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_38 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_39 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_40 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_41 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_42 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_43 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_44 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_45 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_46 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_47 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_48 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_49 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_50 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_51 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_52 : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  \active_ch_dly_reg[4][0]\ <= \^active_ch_dly_reg[4][0]\;
mcf_dfl_rd_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized2\
     port map (
      ADDRA(0) => ADDRA(0),
      ENB_I => ENB_I,
      ENB_I_11 => ENB_I_11,
      ENB_I_12 => ENB_I_12,
      ENB_I_13 => ENB_I_13,
      ENB_I_14 => ENB_I_14,
      ENB_I_15 => ENB_I_15,
      ENB_I_16 => ENB_I_16,
      ENB_I_17 => ENB_I_17,
      ENB_I_18 => ENB_I_18,
      ENB_I_19 => ENB_I_19,
      ENB_I_20 => ENB_I_20,
      ENB_I_21 => ENB_I_21,
      ENB_dly_D => ENB_dly_D,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcf_dfl_rd_inst_n_1,
      aclk => aclk,
      active_ch_dly_reg_r_3 => \^active_ch_dly_reg[4][0]\,
      areset_d1 => areset_d1,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      \gfwd_mode.storage_data1_reg[0]\ => \^d\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => mcf_dfl_wr_inst_n_2,
      \gfwd_mode.storage_data1_reg[0]_1\(15) => mcf_dfl_wr_inst_n_37,
      \gfwd_mode.storage_data1_reg[0]_1\(14) => mcf_dfl_wr_inst_n_38,
      \gfwd_mode.storage_data1_reg[0]_1\(13) => mcf_dfl_wr_inst_n_39,
      \gfwd_mode.storage_data1_reg[0]_1\(12) => mcf_dfl_wr_inst_n_40,
      \gfwd_mode.storage_data1_reg[0]_1\(11) => mcf_dfl_wr_inst_n_41,
      \gfwd_mode.storage_data1_reg[0]_1\(10) => mcf_dfl_wr_inst_n_42,
      \gfwd_mode.storage_data1_reg[0]_1\(9) => mcf_dfl_wr_inst_n_43,
      \gfwd_mode.storage_data1_reg[0]_1\(8) => mcf_dfl_wr_inst_n_44,
      \gfwd_mode.storage_data1_reg[0]_1\(7) => mcf_dfl_wr_inst_n_45,
      \gfwd_mode.storage_data1_reg[0]_1\(6) => mcf_dfl_wr_inst_n_46,
      \gfwd_mode.storage_data1_reg[0]_1\(5) => mcf_dfl_wr_inst_n_47,
      \gfwd_mode.storage_data1_reg[0]_1\(4) => mcf_dfl_wr_inst_n_48,
      \gfwd_mode.storage_data1_reg[0]_1\(3) => mcf_dfl_wr_inst_n_49,
      \gfwd_mode.storage_data1_reg[0]_1\(2) => mcf_dfl_wr_inst_n_50,
      \gfwd_mode.storage_data1_reg[0]_1\(1) => mcf_dfl_wr_inst_n_51,
      \gfwd_mode.storage_data1_reg[0]_1\(0) => mcf_dfl_wr_inst_n_52,
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]\,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_rd_inst_n_2,
      \gnstage1.q_dly_reg[0][0]\ => bram_rd_en,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      sdpo_int(15) => mcf_dfl_rd_inst_n_5,
      sdpo_int(14) => mcf_dfl_rd_inst_n_6,
      sdpo_int(13) => mcf_dfl_rd_inst_n_7,
      sdpo_int(12) => mcf_dfl_rd_inst_n_8,
      sdpo_int(11) => mcf_dfl_rd_inst_n_9,
      sdpo_int(10) => mcf_dfl_rd_inst_n_10,
      sdpo_int(9) => mcf_dfl_rd_inst_n_11,
      sdpo_int(8) => mcf_dfl_rd_inst_n_12,
      sdpo_int(7) => mcf_dfl_rd_inst_n_13,
      sdpo_int(6) => mcf_dfl_rd_inst_n_14,
      sdpo_int(5) => mcf_dfl_rd_inst_n_15,
      sdpo_int(4) => mcf_dfl_rd_inst_n_16,
      sdpo_int(3) => mcf_dfl_rd_inst_n_17,
      sdpo_int(2) => mcf_dfl_rd_inst_n_18,
      sdpo_int(1) => mcf_dfl_rd_inst_n_19,
      sdpo_int(0) => mcf_dfl_rd_inst_n_20
    );
mcf_dfl_wr_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized1\
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      D(15) => mcf_dfl_rd_inst_n_5,
      D(14) => mcf_dfl_rd_inst_n_6,
      D(13) => mcf_dfl_rd_inst_n_7,
      D(12) => mcf_dfl_rd_inst_n_8,
      D(11) => mcf_dfl_rd_inst_n_9,
      D(10) => mcf_dfl_rd_inst_n_10,
      D(9) => mcf_dfl_rd_inst_n_11,
      D(8) => mcf_dfl_rd_inst_n_12,
      D(7) => mcf_dfl_rd_inst_n_13,
      D(6) => mcf_dfl_rd_inst_n_14,
      D(5) => mcf_dfl_rd_inst_n_15,
      D(4) => mcf_dfl_rd_inst_n_16,
      D(3) => mcf_dfl_rd_inst_n_17,
      D(2) => mcf_dfl_rd_inst_n_18,
      D(1) => mcf_dfl_rd_inst_n_19,
      D(0) => mcf_dfl_rd_inst_n_20,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(29 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(29 downto 0),
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_I_10 => ENA_I_10,
      ENA_I_2 => ENA_I_2,
      ENA_I_3 => ENA_I_3,
      ENA_I_4 => ENA_I_4,
      ENA_I_5 => ENA_I_5,
      ENA_I_6 => ENA_I_6,
      ENA_I_7 => ENA_I_7,
      ENA_I_8 => ENA_I_8,
      ENA_I_9 => ENA_I_9,
      ENA_dly_D => ENA_dly_D,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      S(0) => S(0),
      aclk => aclk,
      \active_ch_dly_reg[4][0]_0\ => \^active_ch_dly_reg[4][0]\,
      \active_ch_dly_reg[4][0]_1\ => mcf_dfl_rd_inst_n_1,
      active_ch_dly_reg_r_3_0 => active_ch_dly_reg_r_3,
      addr_rollover_r_reg(6 downto 0) => addr_rollover_r_reg(6 downto 0),
      areset_d1 => areset_d1,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.storage_data1_reg[0]\ => \^d\(0),
      \gfwd_mode.storage_data1_reg[45]\ => mcf_dfl_rd_inst_n_2,
      \gfwd_mode.storage_data1_reg[45]_0\ => \gfwd_mode.storage_data1_reg[45]\,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_wr_inst_n_2,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(15) => mcf_dfl_wr_inst_n_37,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(14) => mcf_dfl_wr_inst_n_38,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(13) => mcf_dfl_wr_inst_n_39,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(12) => mcf_dfl_wr_inst_n_40,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(11) => mcf_dfl_wr_inst_n_41,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(10) => mcf_dfl_wr_inst_n_42,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(9) => mcf_dfl_wr_inst_n_43,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(8) => mcf_dfl_wr_inst_n_44,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(7) => mcf_dfl_wr_inst_n_45,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(6) => mcf_dfl_wr_inst_n_46,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(5) => mcf_dfl_wr_inst_n_47,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(4) => mcf_dfl_wr_inst_n_48,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(3) => mcf_dfl_wr_inst_n_49,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(2) => mcf_dfl_wr_inst_n_50,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(1) => mcf_dfl_wr_inst_n_51,
      \gin_reg.wr_pntr_pf_dly_reg[15]\(0) => mcf_dfl_wr_inst_n_52,
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      sdpo_int(0) => sdpo_int(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\ is
  port (
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    bram_rd_en : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 27 downto 0 );
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    ENA_I : out STD_LOGIC;
    ENA_I_0 : out STD_LOGIC;
    ENA_I_1 : out STD_LOGIC;
    ENA_I_2 : out STD_LOGIC;
    ENA_I_3 : out STD_LOGIC;
    ENA_I_4 : out STD_LOGIC;
    ENA_I_5 : out STD_LOGIC;
    ENA_I_6 : out STD_LOGIC;
    ENA_I_7 : out STD_LOGIC;
    ENA_I_8 : out STD_LOGIC;
    ENA_I_9 : out STD_LOGIC;
    ENB_I : out STD_LOGIC;
    ENB_I_10 : out STD_LOGIC;
    ENB_I_11 : out STD_LOGIC;
    ENB_I_12 : out STD_LOGIC;
    ENB_I_13 : out STD_LOGIC;
    ENB_I_14 : out STD_LOGIC;
    ENB_I_15 : out STD_LOGIC;
    ENB_I_16 : out STD_LOGIC;
    ENB_I_17 : out STD_LOGIC;
    ENB_I_18 : out STD_LOGIC;
    ENB_I_19 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aclk : in STD_LOGIC;
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mcpf_tvalid : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    argen_to_mcpf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    mcpf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rom_rd_addr_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstart_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ENA_dly_D : in STD_LOGIC;
    ENB_dly_D : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\ : entity is "multi_channel_fifo";
end \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\ is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^gclr.prog_full_i_reg\ : STD_LOGIC;
  signal \^greg_out.qspo_reg[15]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal mcf_dfl_rd_inst_n_10 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_11 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_12 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_13 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_14 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_15 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_16 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_17 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_18 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_19 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_2 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_20 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_21 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_3 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_6 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_7 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_8 : STD_LOGIC;
  signal mcf_dfl_rd_inst_n_9 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_1 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_32 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_33 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_34 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_35 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_36 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_37 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_38 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_39 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_40 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_41 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_42 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_43 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_44 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_45 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_46 : STD_LOGIC;
  signal mcf_dfl_wr_inst_n_47 : STD_LOGIC;
  signal p_0_out : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  \gclr.prog_full_i_reg\ <= \^gclr.prog_full_i_reg\;
  \greg_out.QSPO_reg[15]\(0) <= \^greg_out.qspo_reg[15]\(0);
mcf_dfl_rd_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized4\
     port map (
      ENB_I => ENB_I,
      ENB_I_10 => ENB_I_10,
      ENB_I_11 => ENB_I_11,
      ENB_I_12 => ENB_I_12,
      ENB_I_13 => ENB_I_13,
      ENB_I_14 => ENB_I_14,
      ENB_I_15 => ENB_I_15,
      ENB_I_16 => ENB_I_16,
      ENB_I_17 => ENB_I_17,
      ENB_I_18 => ENB_I_18,
      ENB_I_19 => ENB_I_19,
      ENB_dly_D => ENB_dly_D,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcf_dfl_rd_inst_n_2,
      aclk => aclk,
      active_ch_dly_reg_r_3 => active_ch_dly_reg_r_3,
      areset_d1 => areset_d1,
      argen_to_mcpf_tvalid => argen_to_mcpf_tvalid,
      \gclr.prog_full_i_reg\ => \^gclr.prog_full_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\ => \^d\(0),
      \gfwd_mode.storage_data1_reg[0]_0\(0) => \^greg_out.qspo_reg[15]\(0),
      \gfwd_mode.storage_data1_reg[0]_1\ => mcf_dfl_wr_inst_n_1,
      \gfwd_mode.storage_data1_reg[0]_2\(15) => mcf_dfl_wr_inst_n_32,
      \gfwd_mode.storage_data1_reg[0]_2\(14) => mcf_dfl_wr_inst_n_33,
      \gfwd_mode.storage_data1_reg[0]_2\(13) => mcf_dfl_wr_inst_n_34,
      \gfwd_mode.storage_data1_reg[0]_2\(12) => mcf_dfl_wr_inst_n_35,
      \gfwd_mode.storage_data1_reg[0]_2\(11) => mcf_dfl_wr_inst_n_36,
      \gfwd_mode.storage_data1_reg[0]_2\(10) => mcf_dfl_wr_inst_n_37,
      \gfwd_mode.storage_data1_reg[0]_2\(9) => mcf_dfl_wr_inst_n_38,
      \gfwd_mode.storage_data1_reg[0]_2\(8) => mcf_dfl_wr_inst_n_39,
      \gfwd_mode.storage_data1_reg[0]_2\(7) => mcf_dfl_wr_inst_n_40,
      \gfwd_mode.storage_data1_reg[0]_2\(6) => mcf_dfl_wr_inst_n_41,
      \gfwd_mode.storage_data1_reg[0]_2\(5) => mcf_dfl_wr_inst_n_42,
      \gfwd_mode.storage_data1_reg[0]_2\(4) => mcf_dfl_wr_inst_n_43,
      \gfwd_mode.storage_data1_reg[0]_2\(3) => mcf_dfl_wr_inst_n_44,
      \gfwd_mode.storage_data1_reg[0]_2\(2) => mcf_dfl_wr_inst_n_45,
      \gfwd_mode.storage_data1_reg[0]_2\(1) => mcf_dfl_wr_inst_n_46,
      \gfwd_mode.storage_data1_reg[0]_2\(0) => mcf_dfl_wr_inst_n_47,
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_rd_inst_n_3,
      \gnstage1.q_dly_reg[0][0]\ => bram_rd_en,
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0) => \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16 downto 0),
      p_0_out => p_0_out,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      sdpo_int(15) => mcf_dfl_rd_inst_n_6,
      sdpo_int(14) => mcf_dfl_rd_inst_n_7,
      sdpo_int(13) => mcf_dfl_rd_inst_n_8,
      sdpo_int(12) => mcf_dfl_rd_inst_n_9,
      sdpo_int(11) => mcf_dfl_rd_inst_n_10,
      sdpo_int(10) => mcf_dfl_rd_inst_n_11,
      sdpo_int(9) => mcf_dfl_rd_inst_n_12,
      sdpo_int(8) => mcf_dfl_rd_inst_n_13,
      sdpo_int(7) => mcf_dfl_rd_inst_n_14,
      sdpo_int(6) => mcf_dfl_rd_inst_n_15,
      sdpo_int(5) => mcf_dfl_rd_inst_n_16,
      sdpo_int(4) => mcf_dfl_rd_inst_n_17,
      sdpo_int(3) => mcf_dfl_rd_inst_n_18,
      sdpo_int(2) => mcf_dfl_rd_inst_n_19,
      sdpo_int(1) => mcf_dfl_rd_inst_n_20,
      sdpo_int(0) => mcf_dfl_rd_inst_n_21
    );
mcf_dfl_wr_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_data_flow_logic__parameterized3\
     port map (
      D(15) => mcf_dfl_rd_inst_n_6,
      D(14) => mcf_dfl_rd_inst_n_7,
      D(13) => mcf_dfl_rd_inst_n_8,
      D(12) => mcf_dfl_rd_inst_n_9,
      D(11) => mcf_dfl_rd_inst_n_10,
      D(10) => mcf_dfl_rd_inst_n_11,
      D(9) => mcf_dfl_rd_inst_n_12,
      D(8) => mcf_dfl_rd_inst_n_13,
      D(7) => mcf_dfl_rd_inst_n_14,
      D(6) => mcf_dfl_rd_inst_n_15,
      D(5) => mcf_dfl_rd_inst_n_16,
      D(4) => mcf_dfl_rd_inst_n_17,
      D(3) => mcf_dfl_rd_inst_n_18,
      D(2) => mcf_dfl_rd_inst_n_19,
      D(1) => mcf_dfl_rd_inst_n_20,
      D(0) => mcf_dfl_rd_inst_n_21,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(27 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(27 downto 0),
      E(0) => E(0),
      ENA_I => ENA_I,
      ENA_I_0 => ENA_I_0,
      ENA_I_1 => ENA_I_1,
      ENA_I_2 => ENA_I_2,
      ENA_I_3 => ENA_I_3,
      ENA_I_4 => ENA_I_4,
      ENA_I_5 => ENA_I_5,
      ENA_I_6 => ENA_I_6,
      ENA_I_7 => ENA_I_7,
      ENA_I_8 => ENA_I_8,
      ENA_I_9 => ENA_I_9,
      ENA_dly_D => ENA_dly_D,
      Q(0) => \^greg_out.qspo_reg[15]\(0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      \active_ch_dly_reg[4][0]_0\ => mcf_dfl_rd_inst_n_2,
      active_ch_dly_reg_r_3 => active_ch_dly_reg_r_3,
      areset_d1 => areset_d1,
      awgen_to_mcpf_tvalid => awgen_to_mcpf_tvalid,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \gfwd_mode.storage_data1_reg[0]_0\ => mcf_dfl_rd_inst_n_3,
      \gfwd_mode.storage_data1_reg[0]_1\ => \^d\(0),
      \gin_reg.rd_pntr_roll_over_dly_reg\ => mcf_dfl_wr_inst_n_1,
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      p_0_out => p_0_out,
      \pf_thresh_dly_reg[2][14]\ => \^gclr.prog_full_i_reg\,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      sdpo_int(15) => mcf_dfl_wr_inst_n_32,
      sdpo_int(14) => mcf_dfl_wr_inst_n_33,
      sdpo_int(13) => mcf_dfl_wr_inst_n_34,
      sdpo_int(12) => mcf_dfl_wr_inst_n_35,
      sdpo_int(11) => mcf_dfl_wr_inst_n_36,
      sdpo_int(10) => mcf_dfl_wr_inst_n_37,
      sdpo_int(9) => mcf_dfl_wr_inst_n_38,
      sdpo_int(8) => mcf_dfl_wr_inst_n_39,
      sdpo_int(7) => mcf_dfl_wr_inst_n_40,
      sdpo_int(6) => mcf_dfl_wr_inst_n_41,
      sdpo_int(5) => mcf_dfl_wr_inst_n_42,
      sdpo_int(4) => mcf_dfl_wr_inst_n_43,
      sdpo_int(3) => mcf_dfl_wr_inst_n_44,
      sdpo_int(2) => mcf_dfl_wr_inst_n_45,
      sdpo_int(1) => mcf_dfl_wr_inst_n_46,
      sdpo_int(0) => mcf_dfl_wr_inst_n_47,
      tstart_reg(13 downto 0) => tstart_reg(13 downto 0),
      \wr_rst_reg_reg[15]\(1 downto 0) => Q(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top is
  port (
    counts_matched : out STD_LOGIC;
    \out\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    mem_init_done : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : out STD_LOGIC;
    \goreg_dm.dout_i_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    argen_to_mcpf_tvalid : out STD_LOGIC;
    Q_reg : out STD_LOGIC;
    argen_to_mctf_tvalid : out STD_LOGIC;
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    I147 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    p_19_out : in STD_LOGIC;
    empty_fwft_i_reg : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    prog_full_i : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    sdp_rd_addr_in_i : in STD_LOGIC;
    s_axis_tid_arb_i : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    \gfwd_rev.state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gstage1.q_dly_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    PAYLOAD_FROM_MTF : in STD_LOGIC_VECTOR ( 0 to 0 );
    tid_fifo_dout : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC;
    we_bcnt : in STD_LOGIC;
    we_ar_txn : in STD_LOGIC;
    WR_DATA : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top : entity is "vfifo_ar_top";
end design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top is
  signal \^gpfs.prog_full_i_reg\ : STD_LOGIC;
begin
  \gpfs.prog_full_i_reg\ <= \^gpfs.prog_full_i_reg\;
ar_mpf_inst: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_ar_mpf
     port map (
      PAYLOAD_FROM_MTF(6 downto 1) => \gstage1.q_dly_reg[14]\(5 downto 0),
      PAYLOAD_FROM_MTF(0) => PAYLOAD_FROM_MTF(0),
      Q(0) => Q(0),
      aclk => aclk,
      areset_d1 => areset_d1,
      \gfwd_mode.m_valid_i_reg\ => argen_to_mcpf_tvalid,
      \gfwd_mode.storage_data1_reg[0]\ => \gfwd_mode.storage_data1_reg[0]\,
      \gnstage1.q_dly_reg[1][0]\ => \gnstage1.q_dly_reg[1][0]\,
      \goreg_dm.dout_i_reg[6]\ => \goreg_dm.dout_i_reg[6]\(0),
      \gpfs.prog_full_i_reg\ => \^gpfs.prog_full_i_reg\,
      \out\ => \out\,
      p_19_out => p_19_out,
      prog_full_i => prog_full_i,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i
    );
ar_txn_inst: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_ar_txn
     port map (
      I147(31 downto 0) => I147(31 downto 0),
      PAYLOAD_FROM_MTF(0) => PAYLOAD_FROM_MTF(0),
      Q(0) => Q(0),
      Q_reg => Q_reg,
      WR_DATA(28 downto 0) => WR_DATA(28 downto 0),
      aclk => aclk,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      counts_matched => counts_matched,
      empty_fwft_i_reg => empty_fwft_i_reg,
      \gfwd_rev.state_reg[0]\(0) => \gfwd_rev.state_reg[0]\(0),
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg_0\,
      \gpfs.prog_full_i_reg_0\ => \^gpfs.prog_full_i_reg\,
      \gpr1.dout_i_reg[37]\(28 downto 0) => \gpr1.dout_i_reg[37]\(28 downto 0),
      \gstage1.q_dly_reg[14]\(8 downto 0) => \gstage1.q_dly_reg[14]\(14 downto 6),
      mem_init_done_reg_0 => mem_init_done,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      tid_fifo_dout(0) => tid_fifo_dout(0),
      \vfifo_mm2s_channel_empty[0]\ => \vfifo_mm2s_channel_empty[0]\,
      \vfifo_mm2s_channel_empty[1]\ => \vfifo_mm2s_channel_empty[1]\,
      we_ar_txn => we_ar_txn,
      we_bcnt => we_bcnt
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0\ : entity is "fifo_generator_v13_2_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0\ is
begin
\gconvfifo.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized0\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2\ : entity is "fifo_generator_v13_2_1_synth";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2\ is
begin
\gconvfifo.rf\: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_top__parameterized2\
     port map (
      D(3 downto 0) => D(3 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      Q(11 downto 0) => DOUT(11 downto 0),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      \gfwd_mode.storage_data1_reg[39]\ => \gfwd_mode.storage_data1_reg[39]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => \out\,
      prog_full_i => prog_full_i,
      \tlen_cntr_reg_reg[0]\ => \tlen_cntr_reg_reg[0]\,
      \tlen_cntr_reg_reg[0]_0\ => \tlen_cntr_reg_reg[0]_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\ => \tlen_cntr_reg_reg[4]\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\,
      \tlen_cntr_reg_reg[6]\ => \tlen_cntr_reg_reg[6]\,
      \tlen_cntr_reg_reg[6]_0\ => \tlen_cntr_reg_reg[6]_0\,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_mcf_txn_top is
  port (
    active_ch_dly_reg_r_3 : out STD_LOGIC;
    \active_ch_dly_reg[4][0]\ : out STD_LOGIC;
    sdp_rd_addr_in_i : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    I147 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdpo_int : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gcc0.gc0.count_d1_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    we_ar_txn : out STD_LOGIC;
    p_19_out : out STD_LOGIC;
    WR_DATA : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \gpr1.dout_i_reg[37]\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_rstram_b : in STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[45]\ : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mctf_tvalid : in STD_LOGIC;
    \gfwd_rev.storage_data1_reg[0]\ : in STD_LOGIC;
    argen_to_mctf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    mctf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_i : in STD_LOGIC;
    mem_init_done : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    \gnstage1.q_dly_reg[1][0]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pf_thresh_dly_reg[2][14]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_mcf_txn_top : entity is "mcf_txn_top";
end design_1_axi_vfifo_ctrl_0_0_mcf_txn_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_mcf_txn_top is
  signal ADDRB : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\ : STD_LOGIC;
  signal bram_payload : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal bram_rd_addr : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal bram_rd_en : STD_LOGIC;
  signal mcf_inst_n_54 : STD_LOGIC;
begin
bram_inst: entity work.design_1_axi_vfifo_ctrl_0_0_bram_top
     port map (
      D(14 downto 0) => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\(14 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\,
      ENA_I_0 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\,
      ENA_I_10 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\,
      ENA_I_12 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\,
      ENA_I_14 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\,
      ENA_I_16 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I\,
      ENA_I_18 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I\,
      ENA_I_2 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\,
      ENA_I_20 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I\,
      ENA_I_4 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\,
      ENA_I_6 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\,
      ENA_I_8 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\,
      ENA_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D\,
      ENB_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\,
      ENB_I_1 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\,
      ENB_I_11 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\,
      ENB_I_13 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\,
      ENB_I_15 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\,
      ENB_I_17 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I\,
      ENB_I_19 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I\,
      ENB_I_21 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I\,
      ENB_I_3 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\,
      ENB_I_5 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\,
      ENB_I_7 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\,
      ENB_I_9 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\,
      ENB_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D\,
      Q(29 downto 0) => bram_payload(29 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15) => ADDRB(4),
      \gfwd_mode.storage_data1_reg[16]\(14 downto 0) => bram_rd_addr(15 downto 1),
      ram_rstram_b => ram_rstram_b,
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\gbmg_do.bram_dout_dly_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized2\
     port map (
      D(14 downto 0) => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\(14 downto 0),
      Q(14) => \gpr1.dout_i_reg[37]\(6),
      Q(13 downto 6) => I147(7 downto 0),
      Q(5 downto 0) => \gpr1.dout_i_reg[37]\(5 downto 0),
      WR_DATA(28 downto 0) => WR_DATA(28 downto 0),
      aclk => aclk,
      \gnstage1.q_dly_reg[1][0]\(28 downto 0) => \gnstage1.q_dly_reg[1][0]\(28 downto 0),
      mem_init_done => mem_init_done,
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
mcf_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized0\
     port map (
      ADDRA(0) => ADDRA(0),
      ADDRD(0) => ADDRD(0),
      CO(0) => CO(0),
      D(0) => sdp_rd_addr_in_i,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(29 downto 0) => bram_payload(29 downto 0),
      DI(7 downto 0) => DI(7 downto 0),
      E(0) => E(0),
      ENA_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\,
      ENA_I_0 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\,
      ENA_I_1 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\,
      ENA_I_10 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\,
      ENA_I_2 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\,
      ENA_I_3 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\,
      ENA_I_4 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENA_I\,
      ENA_I_5 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\,
      ENA_I_6 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\,
      ENA_I_7 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENA_I\,
      ENA_I_8 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENA_I\,
      ENA_I_9 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\,
      ENA_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_dly_D\,
      ENB_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\,
      ENB_I_11 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\,
      ENB_I_12 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\,
      ENB_I_13 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\,
      ENB_I_14 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\,
      ENB_I_15 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/ENB_I\,
      ENB_I_16 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\,
      ENB_I_17 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\,
      ENB_I_18 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ENB_I\,
      ENB_I_19 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/ENB_I\,
      ENB_I_20 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\,
      ENB_I_21 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\,
      ENB_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_dly_D\,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      S(0) => S(0),
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => \active_ch_dly_reg[4][0]\,
      active_ch_dly_reg_r_3 => active_ch_dly_reg_r_3,
      addr_rollover_r_reg(6 downto 0) => D(6 downto 0),
      areset_d1 => areset_d1,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[45]\ => \gfwd_mode.storage_data1_reg[45]\,
      \gfwd_rev.storage_data1_reg[0]\ => \gfwd_rev.storage_data1_reg[0]\,
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16) => ADDRB(4),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(15 downto 1) => bram_rd_addr(15 downto 1),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(0) => mcf_inst_n_54,
      \pf_thresh_dly_reg[2][14]\ => \pf_thresh_dly_reg[2][14]\,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      sdpo_int(0) => sdpo_int(0)
    );
tid_dly_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1\
     port map (
      I147(0) => I147(8),
      Q(0) => Q(1),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => mcf_inst_n_54
    );
vld_dly_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_15\
     port map (
      Q(0) => Q(1),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gcc0.gc0.count_d1_reg[3]\ => \gcc0.gc0.count_d1_reg[3]\,
      \gcc0.gc0.count_d1_reg[3]_0\(0) => \gcc0.gc0.count_d1_reg[3]_0\(0),
      mem_init_done => mem_init_done,
      \out\ => \out\,
      p_19_out => p_19_out,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      we_ar_txn => we_ar_txn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\ is
  port (
    \gclr.prog_full_i_reg\ : out STD_LOGIC;
    \greg_out.QSPO_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sdp_rd_addr_in_i : out STD_LOGIC;
    DIN : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    mcpf_to_argen_tvalid : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q_reg : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    active_ch_dly_reg_r_3 : in STD_LOGIC;
    curr_state_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    active_ch_dly_reg_r_2 : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    \gfwd_mode.storage_data1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rom_rd_addr_int : in STD_LOGIC;
    areset_d1 : in STD_LOGIC;
    awgen_to_mcpf_tvalid : in STD_LOGIC;
    \goreg_dm.dout_i_reg[0]\ : in STD_LOGIC;
    argen_to_mcpf_tvalid : in STD_LOGIC;
    ram_init_done_i : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    mcpf_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rom_rd_addr_i : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\ : entity is "mcf_txn_top";
end \design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\ is
  signal ADDRB : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\ : STD_LOGIC;
  signal \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D\ : STD_LOGIC;
  signal bram_payload : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal bram_rd_addr : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal bram_rd_en : STD_LOGIC;
  signal mcf_inst_n_50 : STD_LOGIC;
begin
bram_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_bram_top__parameterized0\
     port map (
      D(12 downto 0) => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\(12 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\,
      ENA_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\,
      ENA_I_0 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\,
      ENA_I_10 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\,
      ENA_I_12 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\,
      ENA_I_14 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\,
      ENA_I_16 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\,
      ENA_I_18 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\,
      ENA_I_2 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I\,
      ENA_I_4 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I\,
      ENA_I_6 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\,
      ENA_I_8 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\,
      ENA_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D\,
      ENB_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\,
      ENB_I_1 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\,
      ENB_I_11 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\,
      ENB_I_13 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\,
      ENB_I_15 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\,
      ENB_I_17 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\,
      ENB_I_19 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\,
      ENB_I_3 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I\,
      ENB_I_5 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I\,
      ENB_I_7 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\,
      ENB_I_9 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\,
      ENB_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D\,
      Q(27 downto 0) => bram_payload(27 downto 0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      \gfwd_mode.storage_data1_reg[16]\(15) => ADDRB(4),
      \gfwd_mode.storage_data1_reg[16]\(14 downto 0) => bram_rd_addr(15 downto 1),
      ram_rstram_b_2 => ram_rstram_b_2,
      \wr_rst_reg_reg[15]\(0) => Q(1)
    );
\gbmg_do.bram_dout_dly_inst\: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized4\
     port map (
      D(12 downto 0) => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/din_2D[31]__0\(12 downto 0),
      DIN(12 downto 0) => DIN(13 downto 1),
      Q(0) => Q(1),
      aclk => aclk
    );
mcf_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo__parameterized1\
     port map (
      D(0) => sdp_rd_addr_in_i,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\(27 downto 0) => bram_payload(27 downto 0),
      E(0) => E(0),
      ENA_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENA_I\,
      ENA_I_0 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENA_I\,
      ENA_I_1 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENA_I\,
      ENA_I_2 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENA_I\,
      ENA_I_3 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENA_I\,
      ENA_I_4 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENA_I\,
      ENA_I_5 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_I\,
      ENA_I_6 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENA_I\,
      ENA_I_7 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENA_I\,
      ENA_I_8 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENA_I\,
      ENA_I_9 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_I\,
      ENA_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENA_dly_D\,
      ENB_I => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/ENB_I\,
      ENB_I_10 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/ENB_I\,
      ENB_I_11 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/ENB_I\,
      ENB_I_12 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/ENB_I\,
      ENB_I_13 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/ENB_I\,
      ENB_I_14 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/ENB_I\,
      ENB_I_15 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENB_I\,
      ENB_I_16 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ENB_I\,
      ENB_I_17 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/ENB_I\,
      ENB_I_18 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/ENB_I\,
      ENB_I_19 => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_I\,
      ENB_dly_D => \blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ENB_dly_D\,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => Q_reg,
      Q_reg_0 => Q_reg_0,
      aclk => aclk,
      active_ch_dly_reg_r_3 => active_ch_dly_reg_r_3,
      areset_d1 => areset_d1,
      argen_to_mcpf_tvalid => argen_to_mcpf_tvalid,
      awgen_to_mcpf_tvalid => awgen_to_mcpf_tvalid,
      bram_rd_en => bram_rd_en,
      \gclr.prog_full_i_reg\ => \gclr.prog_full_i_reg\,
      \gfwd_mode.storage_data1_reg[0]\(0) => \gfwd_mode.storage_data1_reg[0]\(0),
      \goreg_dm.dout_i_reg[0]\ => \goreg_dm.dout_i_reg[0]\,
      \greg_out.QSPO_reg[15]\(0) => \greg_out.QSPO_reg[15]\(0),
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(16) => ADDRB(4),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(15 downto 1) => bram_rd_addr(15 downto 1),
      \no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\(0) => mcf_inst_n_50,
      ram_init_done_i => ram_init_done_i,
      rom_rd_addr_i => rom_rd_addr_i,
      rom_rd_addr_int => rom_rd_addr_int,
      tstart_reg(13 downto 0) => D(13 downto 0)
    );
tid_dly_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_54\
     port map (
      DIN(0) => DIN(0),
      Q(0) => Q(1),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[0]\(0) => mcf_inst_n_50
    );
trans_dly_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized3\
     port map (
      DIN(0) => DIN(14),
      Q(0) => Q(1),
      aclk => aclk,
      active_ch_dly_reg_r_2 => active_ch_dly_reg_r_2,
      curr_state_reg(0) => curr_state_reg(0)
    );
vld_dly_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_delay__parameterized1_55\
     port map (
      Q(0) => Q(1),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      bram_rd_en => bram_rd_en,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1\ : entity is "fifo_generator_v13_2_1";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1\ is
begin
inst_fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized0\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5\ is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    \wr_rst_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5\ : entity is "fifo_generator_v13_2_1";
end \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5\ is
begin
inst_fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1_synth__parameterized2\
     port map (
      D(3 downto 0) => D(3 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      DOUT(11 downto 0) => Q(11 downto 0),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      \gfwd_mode.storage_data1_reg[39]\ => \gfwd_mode.storage_data1_reg[39]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => \out\,
      prog_full_i => prog_full_i,
      \tlen_cntr_reg_reg[0]\ => \tlen_cntr_reg_reg[0]\,
      \tlen_cntr_reg_reg[0]_0\ => \tlen_cntr_reg_reg[0]_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\ => \tlen_cntr_reg_reg[4]\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\,
      \tlen_cntr_reg_reg[6]\ => \tlen_cntr_reg_reg[6]\,
      \tlen_cntr_reg_reg[6]_0\ => \tlen_cntr_reg_reg[6]_0\,
      \wr_rst_reg_reg[15]\(0) => \wr_rst_reg_reg[15]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\ is
  port (
    \out\ : out STD_LOGIC;
    \gpfs.prog_full_i_reg\ : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gfwd_mode.storage_data1_reg[33]\ : in STD_LOGIC_VECTOR ( 32 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wready : in STD_LOGIC;
    m_axi_wvalid_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\ : entity is "fifo_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\ is
begin
fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized1\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[33]\(32 downto 0) => \gfwd_mode.storage_data1_reg[33]\(32 downto 0),
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => \out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\ is
  port (
    \out\ : out STD_LOGIC;
    \gpregsm1.curr_fwft_state_reg[1]\ : out STD_LOGIC;
    DOUT : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \gfwd_mode.storage_data1_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    curr_state_reg : out STD_LOGIC;
    \tlen_cntr_reg_reg[6]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[5]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[4]\ : out STD_LOGIC;
    \tlen_cntr_reg_reg[3]\ : out STD_LOGIC;
    \gfwd_mode.storage_data1_reg[31]\ : out STD_LOGIC;
    prog_full_i : out STD_LOGIC;
    aclk : in STD_LOGIC;
    mm2s_to_tdf_tvalid : in STD_LOGIC;
    mcpf_to_argen_tvalid : in STD_LOGIC;
    curr_state : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]\ : in STD_LOGIC;
    \gfwd_mode.m_valid_i_reg\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[0]_0\ : in STD_LOGIC;
    \tlen_cntr_reg_reg[6]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DIN : in STD_LOGIC_VECTOR ( 14 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\ : entity is "fifo_top";
end \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\;

architecture STRUCTURE of \design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\ is
begin
fifo_gen: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_generator_v13_2_1__parameterized5\
     port map (
      D(3 downto 0) => D(3 downto 0),
      DIN(14 downto 0) => DIN(14 downto 0),
      Q(11 downto 0) => DOUT(11 downto 0),
      WEBWE(0) => WEBWE(0),
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => curr_state_reg,
      \gfwd_mode.m_valid_i_reg\ => \gfwd_mode.m_valid_i_reg\,
      \gfwd_mode.storage_data1_reg[31]\ => \gfwd_mode.storage_data1_reg[31]\,
      \gfwd_mode.storage_data1_reg[39]\ => \gfwd_mode.storage_data1_reg[39]\,
      \gpregsm1.curr_fwft_state_reg[1]\ => \gpregsm1.curr_fwft_state_reg[1]\,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => \out\,
      prog_full_i => prog_full_i,
      \tlen_cntr_reg_reg[0]\ => \tlen_cntr_reg_reg[0]\,
      \tlen_cntr_reg_reg[0]_0\ => \tlen_cntr_reg_reg[0]_0\,
      \tlen_cntr_reg_reg[3]\ => \tlen_cntr_reg_reg[3]\,
      \tlen_cntr_reg_reg[4]\ => \tlen_cntr_reg_reg[4]\,
      \tlen_cntr_reg_reg[5]\ => \tlen_cntr_reg_reg[5]\,
      \tlen_cntr_reg_reg[6]\ => \tlen_cntr_reg_reg[6]\,
      \tlen_cntr_reg_reg[6]_0\ => \tlen_cntr_reg_reg[6]_0\,
      \wr_rst_reg_reg[15]\(0) => Q(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top is
  port (
    DI : out STD_LOGIC_VECTOR ( 40 downto 0 );
    POR_A : out STD_LOGIC;
    I147 : out STD_LOGIC_VECTOR ( 40 downto 0 );
    M_AXI_ARVALID : out STD_LOGIC;
    POR_A_0 : out STD_LOGIC;
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 );
    prog_full_i : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid_i : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid_i : out STD_LOGIC;
    \gcc0.gc0.count_d1_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q_reg : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \active_ch_dly_reg[1]_6\ : out STD_LOGIC;
    Q_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pntrs_eql_dly : out STD_LOGIC;
    \active_ch_dly_reg[2][0]\ : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    prog_full_i_1 : out STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_rstram_b : in STD_LOGIC;
    ram_rstram_b_2 : in STD_LOGIC;
    \active_ch_dly_reg[1][0]\ : in STD_LOGIC;
    \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg\ : in STD_LOGIC;
    \gpfs.prog_full_i_reg_0\ : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    \out\ : in STD_LOGIC;
    ram_full_fb_i_reg : in STD_LOGIC;
    ram_full_fb_i_reg_0 : in STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC;
    mm2s_trans_last_arb : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 39 downto 0 );
    TREADY_S2MM : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top : entity is "axi_vfifo_top";
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top is
  signal \^di\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \^i147\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal \^m_axi_arvalid\ : STD_LOGIC;
  signal \^q_reg\ : STD_LOGIC_VECTOR ( 40 downto 0 );
  signal S_PAYLOAD_DATA : STD_LOGIC_VECTOR ( 30 to 30 );
  signal ar_address_inc : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\ : STD_LOGIC;
  signal \ar_txn_inst/counts_matched\ : STD_LOGIC;
  signal \ar_txn_inst/mem_init_done\ : STD_LOGIC;
  signal \ar_txn_inst/mux4_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ar_txn_inst/we_ar_txn\ : STD_LOGIC;
  signal \ar_txn_inst/we_bcnt\ : STD_LOGIC;
  signal argen_inst_n_1 : STD_LOGIC;
  signal argen_inst_n_6 : STD_LOGIC;
  signal argen_inst_n_9 : STD_LOGIC;
  signal argen_to_mcpf_payload : STD_LOGIC_VECTOR ( 1 to 1 );
  signal argen_to_mcpf_tvalid : STD_LOGIC;
  signal argen_to_mctf_tvalid : STD_LOGIC;
  signal \aw_rslice1/p_0_out\ : STD_LOGIC;
  signal awgen_inst_n_62 : STD_LOGIC;
  signal awgen_inst_n_66 : STD_LOGIC;
  signal awgen_inst_n_68 : STD_LOGIC;
  signal awgen_to_mcpf_payload : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal awgen_to_mcpf_tvalid : STD_LOGIC;
  signal awgen_to_mctf_payload : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal awgen_to_mctf_tvalid : STD_LOGIC;
  signal curr_state : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\ : STD_LOGIC;
  signal garb_n_3 : STD_LOGIC;
  signal \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\ : STD_LOGIC;
  signal gs2mm_n_1 : STD_LOGIC;
  signal gs2mm_n_10 : STD_LOGIC;
  signal gs2mm_n_11 : STD_LOGIC;
  signal gs2mm_n_2 : STD_LOGIC;
  signal gs2mm_n_9 : STD_LOGIC;
  signal mcdf_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mcdf_inst_n_13 : STD_LOGIC;
  signal mcdf_inst_n_16 : STD_LOGIC;
  signal mcdf_inst_n_7 : STD_LOGIC;
  signal mcdf_inst_n_8 : STD_LOGIC;
  signal mcdf_to_awgen_payload : STD_LOGIC_VECTOR ( 66 downto 0 );
  signal mcdf_to_awgen_tvalid : STD_LOGIC;
  signal \mcf_dfl_wr_inst/ram_init_done_i\ : STD_LOGIC;
  signal \mcf_dfl_wr_inst/rom_rd_addr_i\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int\ : STD_LOGIC;
  signal \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1\ : STD_LOGIC;
  signal \mcf_inst/sdp_rd_addr_in_i\ : STD_LOGIC;
  signal \mcf_inst/sdp_rd_addr_in_i_2\ : STD_LOGIC;
  signal \mcf_inst/sdp_rd_addr_out_i\ : STD_LOGIC;
  signal mcpf_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mcpf_inst_n_0 : STD_LOGIC;
  signal mcpf_inst_n_20 : STD_LOGIC;
  signal mcpf_inst_n_21 : STD_LOGIC;
  signal mcpf_inst_n_22 : STD_LOGIC;
  signal mcpf_to_argen_payload : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal mcpf_to_argen_tvalid : STD_LOGIC;
  signal mctf_full : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mctf_inst_n_0 : STD_LOGIC;
  signal mctf_inst_n_1 : STD_LOGIC;
  signal mctf_inst_n_17 : STD_LOGIC;
  signal mctf_inst_n_18 : STD_LOGIC;
  signal mctf_inst_n_21 : STD_LOGIC;
  signal mctf_inst_n_22 : STD_LOGIC;
  signal mctf_inst_n_23 : STD_LOGIC;
  signal mctf_inst_n_24 : STD_LOGIC;
  signal mctf_inst_n_25 : STD_LOGIC;
  signal mctf_inst_n_26 : STD_LOGIC;
  signal mctf_inst_n_27 : STD_LOGIC;
  signal mctf_inst_n_28 : STD_LOGIC;
  signal mctf_inst_n_29 : STD_LOGIC;
  signal mctf_inst_n_30 : STD_LOGIC;
  signal mctf_inst_n_31 : STD_LOGIC;
  signal mctf_inst_n_32 : STD_LOGIC;
  signal mctf_inst_n_33 : STD_LOGIC;
  signal mctf_inst_n_34 : STD_LOGIC;
  signal mctf_inst_n_35 : STD_LOGIC;
  signal mctf_inst_n_36 : STD_LOGIC;
  signal mctf_inst_n_37 : STD_LOGIC;
  signal mctf_inst_n_38 : STD_LOGIC;
  signal mctf_inst_n_39 : STD_LOGIC;
  signal mctf_inst_n_40 : STD_LOGIC;
  signal mctf_inst_n_41 : STD_LOGIC;
  signal mctf_inst_n_42 : STD_LOGIC;
  signal mctf_inst_n_43 : STD_LOGIC;
  signal mctf_inst_n_44 : STD_LOGIC;
  signal mctf_inst_n_45 : STD_LOGIC;
  signal mctf_inst_n_46 : STD_LOGIC;
  signal mctf_inst_n_47 : STD_LOGIC;
  signal mctf_inst_n_48 : STD_LOGIC;
  signal mctf_inst_n_49 : STD_LOGIC;
  signal mctf_to_argen_payload : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal mem_init_done : STD_LOGIC;
  signal mm2s_inst_n_44 : STD_LOGIC;
  signal mm2s_inst_n_45 : STD_LOGIC;
  signal mm2s_inst_n_47 : STD_LOGIC;
  signal mm2s_inst_n_48 : STD_LOGIC;
  signal mm2s_inst_n_50 : STD_LOGIC;
  signal mm2s_inst_n_51 : STD_LOGIC;
  signal mm2s_to_tdf_tvalid : STD_LOGIC;
  signal \^prog_full_i\ : STD_LOGIC;
  signal prog_full_i_3 : STD_LOGIC;
  signal s2mm_to_awgen_payload : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal s2mm_to_mcdf_payload : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal s_axis_payload_wr_out_i : STD_LOGIC_VECTOR ( 40 downto 33 );
  signal s_axis_tid_arb_i : STD_LOGIC;
  signal s_axis_tvalid_arb_i : STD_LOGIC;
  signal sdp_rd_addr_in_i : STD_LOGIC;
  signal tdest_fifo_dout : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal tdest_fifo_inst_n_0 : STD_LOGIC;
  signal tdest_fifo_inst_n_1 : STD_LOGIC;
  signal tdest_fifo_inst_n_14 : STD_LOGIC;
  signal tdest_fifo_inst_n_19 : STD_LOGIC;
  signal tdest_fifo_inst_n_20 : STD_LOGIC;
  signal tdest_fifo_inst_n_21 : STD_LOGIC;
  signal tdest_fifo_inst_n_22 : STD_LOGIC;
  signal tdest_fifo_inst_n_23 : STD_LOGIC;
  signal tid_fifo_dout : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tid_fifo_inst_n_0 : STD_LOGIC;
  signal tid_fifo_inst_n_3 : STD_LOGIC;
  signal tid_fifo_inst_n_5 : STD_LOGIC;
  signal tlast_to_switch : STD_LOGIC;
  signal valid_pkt_r : STD_LOGIC;
  signal \^vfifo_mm2s_channel_empty[0]\ : STD_LOGIC;
  signal \^vfifo_mm2s_channel_empty[1]\ : STD_LOGIC;
  signal \wdata_rslice1/p_0_out\ : STD_LOGIC;
  signal we_mm2s_valid : STD_LOGIC;
begin
  DI(40 downto 0) <= \^di\(40 downto 0);
  I147(40 downto 0) <= \^i147\(40 downto 0);
  M_AXI_ARVALID <= \^m_axi_arvalid\;
  Q_reg(40 downto 0) <= \^q_reg\(40 downto 0);
  prog_full_i <= \^prog_full_i\;
  \vfifo_mm2s_channel_empty[0]\ <= \^vfifo_mm2s_channel_empty[0]\;
  \vfifo_mm2s_channel_empty[1]\ <= \^vfifo_mm2s_channel_empty[1]\;
argen_inst: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_ar_top
     port map (
      I147(31 downto 0) => \^i147\(39 downto 8),
      PAYLOAD_FROM_MTF(0) => \^i147\(40),
      Q(0) => Q(0),
      Q_reg => argen_inst_n_9,
      WR_DATA(28) => mctf_inst_n_21,
      WR_DATA(27) => mctf_inst_n_22,
      WR_DATA(26) => mctf_inst_n_23,
      WR_DATA(25) => mctf_inst_n_24,
      WR_DATA(24) => mctf_inst_n_25,
      WR_DATA(23) => mctf_inst_n_26,
      WR_DATA(22) => mctf_inst_n_27,
      WR_DATA(21) => mctf_inst_n_28,
      WR_DATA(20) => mctf_inst_n_29,
      WR_DATA(19) => mctf_inst_n_30,
      WR_DATA(18) => mctf_inst_n_31,
      WR_DATA(17) => mctf_inst_n_32,
      WR_DATA(16) => mctf_inst_n_33,
      WR_DATA(15) => mctf_inst_n_34,
      WR_DATA(14) => mctf_inst_n_35,
      WR_DATA(13) => mctf_inst_n_36,
      WR_DATA(12) => mctf_inst_n_37,
      WR_DATA(11) => mctf_inst_n_38,
      WR_DATA(10) => mctf_inst_n_39,
      WR_DATA(9) => mctf_inst_n_40,
      WR_DATA(8) => mctf_inst_n_41,
      WR_DATA(7) => mctf_inst_n_42,
      WR_DATA(6) => mctf_inst_n_43,
      WR_DATA(5) => mctf_inst_n_44,
      WR_DATA(4) => mctf_inst_n_45,
      WR_DATA(3) => mctf_inst_n_46,
      WR_DATA(2) => mctf_inst_n_47,
      WR_DATA(1) => mctf_inst_n_48,
      WR_DATA(0) => mctf_inst_n_49,
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      argen_to_mcpf_tvalid => argen_to_mcpf_tvalid,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      counts_matched => \ar_txn_inst/counts_matched\,
      empty_fwft_i_reg => tid_fifo_inst_n_3,
      \gfwd_mode.storage_data1_reg[0]\ => argen_inst_n_6,
      \gfwd_rev.state_reg[0]\(0) => s_axis_tvalid_arb_i,
      \gnstage1.q_dly_reg[1][0]\ => \^m_axi_arvalid\,
      \goreg_dm.dout_i_reg[0]\ => tid_fifo_inst_n_5,
      \goreg_dm.dout_i_reg[6]\(0) => argen_to_mcpf_payload(1),
      \gpfs.prog_full_i_reg\ => \^prog_full_i\,
      \gpfs.prog_full_i_reg_0\ => \gpfs.prog_full_i_reg_0\,
      \gpr1.dout_i_reg[37]\(28 downto 22) => ar_address_inc(29 downto 23),
      \gpr1.dout_i_reg[37]\(21 downto 0) => ar_address_inc(21 downto 0),
      \gstage1.q_dly_reg[14]\(14) => mctf_to_argen_payload(15),
      \gstage1.q_dly_reg[14]\(13 downto 6) => \^i147\(7 downto 0),
      \gstage1.q_dly_reg[14]\(5 downto 0) => mctf_to_argen_payload(6 downto 1),
      mem_init_done => \ar_txn_inst/mem_init_done\,
      \out\ => argen_inst_n_1,
      p_19_out => \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      prog_full_i => prog_full_i_3,
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      sdp_rd_addr_in_i => \mcf_inst/sdp_rd_addr_in_i\,
      tid_fifo_dout(0) => tid_fifo_dout(0),
      \vfifo_mm2s_channel_empty[0]\ => \^vfifo_mm2s_channel_empty[0]\,
      \vfifo_mm2s_channel_empty[1]\ => \^vfifo_mm2s_channel_empty[1]\,
      we_ar_txn => \ar_txn_inst/we_ar_txn\,
      we_bcnt => \ar_txn_inst/we_bcnt\
    );
awgen_inst: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_awgen
     port map (
      ADDRA(0) => \^di\(40),
      D(13 downto 1) => awgen_to_mcpf_payload(13 downto 1),
      D(0) => awgen_to_mctf_payload(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32 downto 0),
      DI(39 downto 0) => \^di\(39 downto 0),
      E(0) => \aw_rslice1/p_0_out\,
      Q(0) => Q(1),
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      awgen_to_mcpf_tvalid => awgen_to_mcpf_tvalid,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gcc0.gc0.count_d1_reg[3]\(0) => E(0),
      \gcc0.gc0.count_d1_reg[5]\(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      \gfwd_mode.m_valid_i_reg\(0) => mcdf_inst_n_13,
      \gfwd_mode.m_valid_i_reg_0\ => gs2mm_n_2,
      \gfwd_mode.m_valid_i_reg_1\(0) => \wdata_rslice1/p_0_out\,
      \gfwd_mode.m_valid_i_reg_2\(0) => valid_pkt_r,
      \gfwd_mode.storage_data1_reg[0]\ => gs2mm_n_9,
      \gfwd_mode.storage_data1_reg[13]\(0) => awgen_inst_n_66,
      \gfwd_mode.storage_data1_reg[15]\(6) => awgen_to_mctf_payload(15),
      \gfwd_mode.storage_data1_reg[15]\(5 downto 1) => awgen_to_mctf_payload(6 downto 2),
      \gfwd_mode.storage_data1_reg[15]\(0) => awgen_inst_n_62,
      \gfwd_mode.storage_data1_reg[5]\ => gs2mm_n_10,
      \gfwd_mode.storage_data1_reg[66]\(65) => mcdf_to_awgen_payload(66),
      \gfwd_mode.storage_data1_reg[66]\(64 downto 0) => mcdf_to_awgen_payload(64 downto 0),
      \gfwd_mode.storage_data1_reg[7]\(5 downto 4) => s2mm_to_awgen_payload(7 downto 6),
      \gfwd_mode.storage_data1_reg[7]\(3 downto 0) => s2mm_to_awgen_payload(4 downto 1),
      \greg_out.QSPO_reg[15]\ => awgen_inst_n_68,
      m_axi_awsize(0) => m_axi_awsize(0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      m_axi_wvalid_i => m_axi_wvalid_i,
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \out\ => \out\,
      ram_full_fb_i_reg => ram_full_fb_i_reg,
      ram_full_fb_i_reg_0 => tid_fifo_inst_n_0
    );
flag_gen_inst: entity work.design_1_axi_vfifo_ctrl_0_0_flag_gen
     port map (
      Q(0) => Q(1),
      Q_reg => mcdf_inst_n_8,
      Q_reg_0 => mcdf_inst_n_7,
      Q_reg_1 => mcpf_inst_n_22,
      Q_reg_2 => mcpf_inst_n_21,
      Q_reg_3 => mctf_inst_n_18,
      Q_reg_4 => mctf_inst_n_17,
      aclk => aclk,
      mcdf_full(1 downto 0) => mcdf_full(1 downto 0),
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0)
    );
garb: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_arbiter
     port map (
      Q(0) => \^q_reg\(36),
      Q_reg => \^vfifo_mm2s_channel_empty[1]\,
      Q_reg_0 => \^vfifo_mm2s_channel_empty[0]\,
      Q_reg_1 => argen_inst_n_9,
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      counts_matched => \ar_txn_inst/counts_matched\,
      \gfwd_mode.storage_data1_reg[0]\ => garb_n_3,
      \gfwd_rev.state_reg[1]\(0) => s_axis_tvalid_arb_i,
      \gpfs.prog_full_i_reg\ => \gpfs.prog_full_i_reg\,
      \gpfs.prog_full_i_reg_0\ => \^prog_full_i\,
      \gpfs.prog_full_i_reg_1\ => \gpfs.prog_full_i_reg_0\,
      mem_init_done => mem_init_done,
      mm2s_trans_last_arb => mm2s_trans_last_arb,
      mux4_out(1 downto 0) => \ar_txn_inst/mux4_out\(1 downto 0),
      s_axis_tid_arb_i => s_axis_tid_arb_i,
      sdp_rd_addr_in_i => \mcf_inst/sdp_rd_addr_in_i_2\,
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      we_mm2s_valid => we_mm2s_valid,
      \wr_rst_reg_reg[1]\(0) => Q(0)
    );
gs2mm: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_s2mm
     port map (
      D(1 downto 0) => awgen_to_mcpf_payload(2 downto 1),
      E(0) => gs2mm_n_1,
      PAYLOAD_S2MM(5 downto 4) => s2mm_to_awgen_payload(7 downto 6),
      PAYLOAD_S2MM(3 downto 0) => s2mm_to_awgen_payload(4 downto 1),
      Q(0) => Q(1),
      TPAYLOAD_S2MM(32 downto 0) => s2mm_to_mcdf_payload(32 downto 0),
      TREADY_S2MM => TREADY_S2MM,
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.m_valid_i_reg\ => gs2mm_n_11,
      \gfwd_mode.storage_data1_reg[33]\ => gs2mm_n_2,
      \gfwd_mode.storage_data1_reg[65]\(0) => mcdf_to_awgen_payload(65),
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \s_axis_tid[0]\(39 downto 0) => D(39 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      \tdest_r_reg[0]\ => gs2mm_n_9,
      \tuser_r_reg[0]\ => gs2mm_n_10
    );
mcdf_inst: entity work.design_1_axi_vfifo_ctrl_0_0_multi_channel_fifo
     port map (
      ADDRA(0) => \^di\(40),
      ADDRD(0) => \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1\,
      CO(0) => \mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      D(32 downto 0) => s2mm_to_mcdf_payload(32 downto 0),
      E(0) => gs2mm_n_1,
      PAYLOAD_S2MM(0) => s2mm_to_awgen_payload(6),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcdf_inst_n_7,
      Q_reg_0 => mcdf_inst_n_8,
      Q_reg_1(0) => Q_reg_0(0),
      S(0) => mcdf_inst_n_16,
      aclk => aclk,
      \active_ch_dly_reg[1]_6\ => \active_ch_dly_reg[1]_6\,
      \active_ch_dly_reg[2][0]\ => \active_ch_dly_reg[2][0]\,
      addr_rollover_r_reg(66 downto 0) => mcdf_to_awgen_payload(66 downto 0),
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      \aw_len_i_reg[7]\(0) => mcdf_inst_n_13,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gfwd_mode.m_valid_i_reg\ => gs2mm_n_11,
      \gfwd_mode.m_valid_i_reg_0\ => mm2s_inst_n_51,
      \gfwd_mode.storage_data1_reg[0]\(0) => \mcf_inst/sdp_rd_addr_out_i\,
      \gfwd_mode.storage_data1_reg[1]\(0) => \wdata_rslice1/p_0_out\,
      \gfwd_mode.storage_data1_reg[36]\ => mm2s_inst_n_50,
      \gin_reg.wr_pntr_pf_dly_reg[13]\(0) => \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int\,
      mcdf_full(1 downto 0) => mcdf_full(1 downto 0),
      mcdf_to_awgen_tvalid => mcdf_to_awgen_tvalid,
      \packet_cnt_reg[0]\(0) => valid_pkt_r,
      pntrs_eql_dly => pntrs_eql_dly,
      ram_init_done_i => \mcf_dfl_wr_inst/ram_init_done_i\,
      rom_rd_addr_i => \mcf_dfl_wr_inst/rom_rd_addr_i\,
      rom_rd_addr_int => \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0\,
      rom_rd_addr_int_0 => \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int\,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i,
      sdp_rd_addr_in_i_1 => \mcf_inst/sdp_rd_addr_in_i_2\,
      sdp_rd_addr_in_i_2 => \mcf_inst/sdp_rd_addr_in_i\,
      sdpo_int(0) => S_PAYLOAD_DATA(30)
    );
mcpf_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_mcf_txn_top__parameterized0\
     port map (
      D(13 downto 1) => awgen_to_mcpf_payload(13 downto 1),
      D(0) => awgen_to_mctf_payload(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => POR_A_0,
      DIN(14 downto 0) => mcpf_to_argen_payload(14 downto 0),
      E(0) => awgen_inst_n_66,
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mcpf_inst_n_21,
      Q_reg_0 => mcpf_inst_n_22,
      WEBWE(0) => mcpf_inst_n_20,
      aclk => aclk,
      active_ch_dly_reg_r_2 => mctf_inst_n_0,
      active_ch_dly_reg_r_3 => mctf_inst_n_1,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      argen_to_mcpf_tvalid => argen_to_mcpf_tvalid,
      awgen_to_mcpf_tvalid => awgen_to_mcpf_tvalid,
      curr_state_reg(0) => argen_to_mcpf_payload(1),
      \gclr.prog_full_i_reg\ => mcpf_inst_n_0,
      \gfwd_mode.storage_data1_reg[0]\(0) => \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int\,
      \goreg_dm.dout_i_reg[0]\ => argen_inst_n_6,
      \greg_out.QSPO_reg[15]\(0) => \mcf_inst/sdp_rd_addr_out_i\,
      mcpf_full(1 downto 0) => mcpf_full(1 downto 0),
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      \out\ => tdest_fifo_inst_n_0,
      ram_init_done_i => \mcf_dfl_wr_inst/ram_init_done_i\,
      ram_rstram_b_2 => ram_rstram_b_2,
      rom_rd_addr_i => \mcf_dfl_wr_inst/rom_rd_addr_i\,
      rom_rd_addr_int => \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int\,
      sdp_rd_addr_in_i => \mcf_inst/sdp_rd_addr_in_i\
    );
mctf_inst: entity work.design_1_axi_vfifo_ctrl_0_0_mcf_txn_top
     port map (
      ADDRA(0) => \^di\(40),
      ADDRD(0) => \mcf_inst/mcf_dfl_wr_inst/rom_rd_addr_int_1\,
      CO(0) => \mcf_inst/mcf_dfl_wr_inst/pntr_rchd_end_addr\,
      D(6) => awgen_to_mctf_payload(15),
      D(5 downto 1) => awgen_to_mctf_payload(6 downto 2),
      D(0) => awgen_inst_n_62,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram\ => POR_A,
      DI(7 downto 0) => \^di\(7 downto 0),
      E(0) => \aw_rslice1/p_0_out\,
      I147(8) => \^i147\(40),
      I147(7 downto 0) => \^i147\(7 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      Q_reg => mctf_inst_n_17,
      Q_reg_0 => mctf_inst_n_18,
      S(0) => mcdf_inst_n_16,
      WR_DATA(28) => mctf_inst_n_21,
      WR_DATA(27) => mctf_inst_n_22,
      WR_DATA(26) => mctf_inst_n_23,
      WR_DATA(25) => mctf_inst_n_24,
      WR_DATA(24) => mctf_inst_n_25,
      WR_DATA(23) => mctf_inst_n_26,
      WR_DATA(22) => mctf_inst_n_27,
      WR_DATA(21) => mctf_inst_n_28,
      WR_DATA(20) => mctf_inst_n_29,
      WR_DATA(19) => mctf_inst_n_30,
      WR_DATA(18) => mctf_inst_n_31,
      WR_DATA(17) => mctf_inst_n_32,
      WR_DATA(16) => mctf_inst_n_33,
      WR_DATA(15) => mctf_inst_n_34,
      WR_DATA(14) => mctf_inst_n_35,
      WR_DATA(13) => mctf_inst_n_36,
      WR_DATA(12) => mctf_inst_n_37,
      WR_DATA(11) => mctf_inst_n_38,
      WR_DATA(10) => mctf_inst_n_39,
      WR_DATA(9) => mctf_inst_n_40,
      WR_DATA(8) => mctf_inst_n_41,
      WR_DATA(7) => mctf_inst_n_42,
      WR_DATA(6) => mctf_inst_n_43,
      WR_DATA(5) => mctf_inst_n_44,
      WR_DATA(4) => mctf_inst_n_45,
      WR_DATA(3) => mctf_inst_n_46,
      WR_DATA(2) => mctf_inst_n_47,
      WR_DATA(1) => mctf_inst_n_48,
      WR_DATA(0) => mctf_inst_n_49,
      aclk => aclk,
      \active_ch_dly_reg[4][0]\ => mctf_inst_n_1,
      active_ch_dly_reg_r_3 => mctf_inst_n_0,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      argen_to_mctf_tvalid => argen_to_mctf_tvalid,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      \gcc0.gc0.count_d1_reg[3]\ => \^m_axi_arvalid\,
      \gcc0.gc0.count_d1_reg[3]_0\(0) => \gcc0.gc0.count_d1_reg[3]\(0),
      \gfwd_mode.storage_data1_reg[45]\ => awgen_inst_n_68,
      \gfwd_rev.storage_data1_reg[0]\ => garb_n_3,
      \gnstage1.q_dly_reg[1][0]\(28 downto 22) => ar_address_inc(29 downto 23),
      \gnstage1.q_dly_reg[1][0]\(21 downto 0) => ar_address_inc(21 downto 0),
      \gpr1.dout_i_reg[37]\(6) => mctf_to_argen_payload(15),
      \gpr1.dout_i_reg[37]\(5 downto 0) => mctf_to_argen_payload(6 downto 1),
      mctf_full(1 downto 0) => mctf_full(1 downto 0),
      mem_init_done => \ar_txn_inst/mem_init_done\,
      \out\ => argen_inst_n_1,
      p_19_out => \ar_mpf_inst/ar_fifo_inst/fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      \pf_thresh_dly_reg[2][14]\ => mcpf_inst_n_0,
      ram_full_fb_i_reg => ram_full_fb_i_reg_0,
      ram_init_done_i => \mcf_dfl_wr_inst/ram_init_done_i\,
      ram_rstram_b => ram_rstram_b,
      rom_rd_addr_i => \mcf_dfl_wr_inst/rom_rd_addr_i\,
      rom_rd_addr_int => \mcf_inst/mcf_dfl_rd_inst/rom_rd_addr_int_0\,
      sdp_rd_addr_in_i => \mcf_inst/sdp_rd_addr_in_i_2\,
      sdpo_int(0) => S_PAYLOAD_DATA(30),
      we_ar_txn => \ar_txn_inst/we_ar_txn\
    );
mm2s_inst: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_mm2s
     port map (
      D(6) => s_axis_payload_wr_out_i(40),
      D(5) => tlast_to_switch,
      D(4 downto 2) => tdest_fifo_dout(2 downto 0),
      D(1) => s_axis_payload_wr_out_i(35),
      D(0) => s_axis_payload_wr_out_i(33),
      Q(0) => Q(1),
      Q_reg(40 downto 0) => \^q_reg\(40 downto 0),
      aclk => aclk,
      areset_d1 => \gno_bkp_on_tready.s2mm_input_rslice/areset_d1\,
      curr_state => curr_state,
      curr_state_reg_0 => mm2s_inst_n_45,
      \gfwd_mode.m_valid_i_reg\ => mm2s_inst_n_51,
      \gfwd_mode.storage_data1_reg[0]\ => mm2s_inst_n_50,
      \gfwd_mode.storage_data1_reg[34]\ => mm2s_inst_n_44,
      \goreg_bm.dout_i_reg[10]\ => tdest_fifo_inst_n_20,
      \goreg_bm.dout_i_reg[12]\(8 downto 1) => tdest_fifo_dout(12 downto 5),
      \goreg_bm.dout_i_reg[12]\(0) => tdest_fifo_dout(3),
      \goreg_bm.dout_i_reg[12]_0\ => tdest_fifo_inst_n_1,
      \goreg_bm.dout_i_reg[6]\ => tdest_fifo_inst_n_14,
      \goreg_bm.dout_i_reg[7]\ => tdest_fifo_inst_n_23,
      \goreg_bm.dout_i_reg[8]\ => tdest_fifo_inst_n_22,
      \goreg_bm.dout_i_reg[9]\ => tdest_fifo_inst_n_19,
      \goreg_bm.dout_i_reg[9]_0\ => tdest_fifo_inst_n_21,
      \gpregsm1.curr_fwft_state_reg[1]\ => mm2s_inst_n_47,
      \gpregsm1.curr_fwft_state_reg[1]_0\ => mm2s_inst_n_48,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      mem_init_done => mem_init_done,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => empty,
      sdp_rd_addr_in_i => sdp_rd_addr_in_i,
      we_mm2s_valid => we_mm2s_valid
    );
tdest_fifo_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized2\
     port map (
      D(3) => s_axis_payload_wr_out_i(40),
      D(2) => tlast_to_switch,
      D(1) => s_axis_payload_wr_out_i(35),
      D(0) => s_axis_payload_wr_out_i(33),
      DIN(14 downto 0) => mcpf_to_argen_payload(14 downto 0),
      DOUT(11 downto 4) => tdest_fifo_dout(12 downto 5),
      DOUT(3 downto 0) => tdest_fifo_dout(3 downto 0),
      Q(0) => Q(1),
      WEBWE(0) => mcpf_inst_n_20,
      aclk => aclk,
      curr_state => curr_state,
      curr_state_reg => tdest_fifo_inst_n_19,
      \gfwd_mode.m_valid_i_reg\ => mm2s_inst_n_45,
      \gfwd_mode.storage_data1_reg[31]\ => empty,
      \gfwd_mode.storage_data1_reg[39]\ => tdest_fifo_inst_n_14,
      \gpregsm1.curr_fwft_state_reg[1]\ => tdest_fifo_inst_n_1,
      mcpf_to_argen_tvalid => mcpf_to_argen_tvalid,
      mm2s_to_tdf_tvalid => mm2s_to_tdf_tvalid,
      \out\ => tdest_fifo_inst_n_0,
      prog_full_i => prog_full_i_3,
      \tlen_cntr_reg_reg[0]\ => mm2s_inst_n_44,
      \tlen_cntr_reg_reg[0]_0\ => mm2s_inst_n_48,
      \tlen_cntr_reg_reg[3]\ => tdest_fifo_inst_n_23,
      \tlen_cntr_reg_reg[4]\ => tdest_fifo_inst_n_22,
      \tlen_cntr_reg_reg[5]\ => tdest_fifo_inst_n_21,
      \tlen_cntr_reg_reg[6]\ => tdest_fifo_inst_n_20,
      \tlen_cntr_reg_reg[6]_0\ => mm2s_inst_n_47
    );
tid_fifo_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized3\
     port map (
      D(1) => awgen_to_mcpf_payload(2),
      D(0) => awgen_to_mctf_payload(0),
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      Q(0) => Q(1),
      Q_reg => tid_fifo_inst_n_3,
      Q_reg_0 => tid_fifo_inst_n_5,
      Q_reg_1 => \^vfifo_mm2s_channel_empty[0]\,
      Q_reg_2 => \^vfifo_mm2s_channel_empty[1]\,
      aclk => aclk,
      awgen_to_mctf_tvalid => awgen_to_mctf_tvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      mem_init_done => \ar_txn_inst/mem_init_done\,
      mux4_out(1 downto 0) => \ar_txn_inst/mux4_out\(1 downto 0),
      \out\ => tid_fifo_inst_n_0,
      prog_full_i_1 => prog_full_i_1,
      tid_fifo_dout(0) => tid_fifo_dout(0),
      we_bcnt => \ar_txn_inst/we_bcnt\
    );
vfifo_idle_gen_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_set_clr_ff_top__parameterized0\
     port map (
      Q(0) => Q(1),
      aclk => aclk,
      \active_ch_dly_reg[1][0]\ => \active_ch_dly_reg[1][0]\,
      \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ => \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\,
      vfifo_idle(1 downto 0) => vfifo_idle(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth is
  port (
    M_AXIS_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    \vfifo_mm2s_channel_empty[1]\ : out STD_LOGIC;
    \vfifo_mm2s_channel_empty[0]\ : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axi_awsize : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tlast : out STD_LOGIC;
    \^m_axis_tid\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rready : out STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 40 downto 0 );
    \m_axi_wdata[31]\ : out STD_LOGIC_VECTOR ( 32 downto 0 );
    \m_axi_arid[0]\ : out STD_LOGIC_VECTOR ( 40 downto 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_wvalid : out STD_LOGIC;
    m_axi_arvalid : out STD_LOGIC;
    aclk : in STD_LOGIC;
    m_axi_bvalid : in STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tready : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tvalid : in STD_LOGIC;
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    aresetn : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth : entity is "axi_vfifo_ctrl_v2_0_17_synth";
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth is
  signal \Q_i_1__0__0_n_0\ : STD_LOGIC;
  signal \Q_i_1__9_n_0\ : STD_LOGIC;
  signal ar_fifo_inst_n_0 : STD_LOGIC;
  signal ar_fifo_inst_n_1 : STD_LOGIC;
  signal ar_fifo_inst_n_2 : STD_LOGIC;
  signal \argen_inst/prog_full_i\ : STD_LOGIC;
  signal aw_fifo_inst_n_0 : STD_LOGIC;
  signal aw_fifo_inst_n_1 : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\ : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0\ : STD_LOGIC;
  signal \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1\ : STD_LOGIC;
  signal gvfifo_top_n_178 : STD_LOGIC;
  signal m_axi_araddr_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axi_arid_i : STD_LOGIC;
  signal m_axi_arlen_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_axi_arvalid_i : STD_LOGIC;
  signal m_axi_awaddr_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axi_awid_i : STD_LOGIC;
  signal m_axi_awlen_i : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_axi_awvalid_i : STD_LOGIC;
  signal m_axi_wdata_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_axi_wlast_i : STD_LOGIC;
  signal m_axi_wvalid_i : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal \mcdf_inst/active_ch_dly_reg[1]_6\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly\ : STD_LOGIC;
  signal \mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A\ : STD_LOGIC;
  signal \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A\ : STD_LOGIC;
  signal \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b\ : STD_LOGIC;
  signal mm2s_to_switch_payload : STD_LOGIC_VECTOR ( 40 to 40 );
  signal mm2s_trans_last_arb : STD_LOGIC;
  signal \tid_fifo_inst/prog_full_i\ : STD_LOGIC;
  signal \^vfifo_idle\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal w_fifo_inst_n_0 : STD_LOGIC;
  signal w_fifo_inst_n_1 : STD_LOGIC;
  signal wr_rst_i : STD_LOGIC_VECTOR ( 15 downto 1 );
begin
  m_axis_tvalid <= \^m_axis_tvalid\;
  vfifo_idle(1 downto 0) <= \^vfifo_idle\(1 downto 0);
\Q_i_1__0__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB0B00"
    )
        port map (
      I0 => \mcdf_inst/active_ch_dly_reg[1]_6\,
      I1 => \mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly\(1),
      I2 => gvfifo_top_n_178,
      I3 => \mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly\,
      I4 => \^vfifo_idle\(0),
      O => \Q_i_1__0__0_n_0\
    );
\Q_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77777000"
    )
        port map (
      I0 => \mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly\(1),
      I1 => \mcdf_inst/active_ch_dly_reg[1]_6\,
      I2 => \mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly\,
      I3 => gvfifo_top_n_178,
      I4 => \^vfifo_idle\(1),
      O => \Q_i_1__9_n_0\
    );
Q_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_axis_tready,
      I1 => mm2s_to_switch_payload(40),
      I2 => \^m_axis_tvalid\,
      O => mm2s_trans_last_arb
    );
ar_fifo_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_top__xdcDup__1\
     port map (
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      I147(40) => m_axi_arid_i,
      I147(39 downto 8) => m_axi_araddr_i(31 downto 0),
      I147(7 downto 0) => m_axi_arlen_i(7 downto 0),
      M_AXI_ARVALID => m_axi_arvalid_i,
      Q(0) => wr_rst_i(15),
      aclk => aclk,
      \gfwd_rev.s_ready_i_reg\ => ar_fifo_inst_n_2,
      \gpfs.prog_full_i_reg\ => ar_fifo_inst_n_1,
      \m_axi_arid[0]\(40 downto 0) => \m_axi_arid[0]\(40 downto 0),
      m_axi_arready => m_axi_arready,
      \^m_axi_arvalid\ => m_axi_arvalid,
      \out\ => ar_fifo_inst_n_0,
      prog_full_i => \argen_inst/prog_full_i\
    );
aw_fifo_inst: entity work.design_1_axi_vfifo_ctrl_0_0_fifo_top
     port map (
      DI(40) => m_axi_awid_i,
      DI(39 downto 8) => m_axi_awaddr_i(31 downto 0),
      DI(7 downto 0) => m_axi_awlen_i(7 downto 0),
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1\,
      Q(0) => wr_rst_i(15),
      TREADY_S2MM => aw_fifo_inst_n_1,
      aclk => aclk,
      \gpfs.prog_full_i_reg\ => w_fifo_inst_n_1,
      \m_axi_awid[0]\(40 downto 0) => Q(40 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awvalid => m_axi_awvalid,
      m_axi_awvalid_i => m_axi_awvalid_i,
      \out\ => aw_fifo_inst_n_0,
      prog_full_i => \tid_fifo_inst/prog_full_i\
    );
gvfifo_top: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_top
     port map (
      D(39) => s_axis_tid(0),
      D(38 downto 35) => s_axis_tkeep(3 downto 0),
      D(34) => s_axis_tuser(0),
      D(33) => s_axis_tlast,
      D(32 downto 1) => s_axis_tdata(31 downto 0),
      D(0) => s_axis_tdest(0),
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram\(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(32) => m_axi_wlast_i,
      \DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0\(31 downto 0) => m_axi_wdata_i(31 downto 0),
      DI(40) => m_axi_awid_i,
      DI(39 downto 8) => m_axi_awaddr_i(31 downto 0),
      DI(7 downto 0) => m_axi_awlen_i(7 downto 0),
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_1\,
      I147(40) => m_axi_arid_i,
      I147(39 downto 8) => m_axi_araddr_i(31 downto 0),
      I147(7 downto 0) => m_axi_arlen_i(7 downto 0),
      M_AXI_ARVALID => m_axi_arvalid_i,
      POR_A => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A\,
      POR_A_0 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A\,
      Q(1) => wr_rst_i(15),
      Q(0) => wr_rst_i(1),
      Q_reg(40) => mm2s_to_switch_payload(40),
      Q_reg(39) => m_axis_tlast,
      Q_reg(38) => \^m_axis_tid\(0),
      Q_reg(37) => m_axis_tuser(0),
      Q_reg(36) => M_AXIS_TID(0),
      Q_reg(35 downto 32) => m_axis_tkeep(3 downto 0),
      Q_reg(31 downto 0) => m_axis_tdata(31 downto 0),
      Q_reg_0(0) => \mcdf_inst/mcf_dfl_wr_inst/active_ch_valid_dly\(1),
      TREADY_S2MM => aw_fifo_inst_n_1,
      aclk => aclk,
      \active_ch_dly_reg[1][0]\ => \Q_i_1__0__0_n_0\,
      \active_ch_dly_reg[1]_6\ => \mcdf_inst/active_ch_dly_reg[1]_6\,
      \active_ch_dly_reg[2][0]\ => gvfifo_top_n_178,
      \gcc0.gc0.count_d1_reg[3]\(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out\,
      \gpfs.prog_full_i_reg\ => ar_fifo_inst_n_2,
      \gpfs.prog_full_i_reg_0\ => ar_fifo_inst_n_1,
      \gptr_mcdf.gch_idle.active_ch_valid_dly_reg[1]\ => \Q_i_1__9_n_0\,
      m_axi_awsize(0) => m_axi_awsize(0),
      m_axi_awvalid_i => m_axi_awvalid_i,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => \^m_axis_tvalid\,
      mm2s_trans_last_arb => mm2s_trans_last_arb,
      \out\ => aw_fifo_inst_n_0,
      pntrs_eql_dly => \mcdf_inst/mcf_dfl_rd_inst/pntrs_eql_dly\,
      prog_full_i => \argen_inst/prog_full_i\,
      prog_full_i_1 => \tid_fifo_inst/prog_full_i\,
      ram_full_fb_i_reg => w_fifo_inst_n_0,
      ram_full_fb_i_reg_0 => ar_fifo_inst_n_0,
      ram_rstram_b => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b\,
      ram_rstram_b_2 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b\,
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid,
      vfifo_idle(1 downto 0) => \^vfifo_idle\(1 downto 0),
      \vfifo_mm2s_channel_empty[0]\ => \vfifo_mm2s_channel_empty[0]\,
      \vfifo_mm2s_channel_empty[1]\ => \vfifo_mm2s_channel_empty[1]\,
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0)
    );
rstblk: entity work.design_1_axi_vfifo_ctrl_0_0_vfifo_reset_blk
     port map (
      POR_A => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/POR_A\,
      POR_A_1 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/POR_A\,
      Q(1) => wr_rst_i(15),
      Q(0) => wr_rst_i(1),
      aclk => aclk,
      aresetn => aresetn,
      ram_rstram_b => \mctf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/ram_rstram_b\,
      ram_rstram_b_0 => \mcpf_inst/bram_inst/blk_mem_gen.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/ram_rstram_b\
    );
w_fifo_inst: entity work.\design_1_axi_vfifo_ctrl_0_0_fifo_top__parameterized0\
     port map (
      E(0) => \fifo_gen/inst_fifo_gen/gconvfifo.rf/grf.rf/p_19_out_0\,
      Q(0) => wr_rst_i(15),
      aclk => aclk,
      \gfwd_mode.storage_data1_reg[33]\(32) => m_axi_wlast_i,
      \gfwd_mode.storage_data1_reg[33]\(31 downto 0) => m_axi_wdata_i(31 downto 0),
      \gpfs.prog_full_i_reg\ => w_fifo_inst_n_1,
      \m_axi_wdata[31]\(32 downto 0) => \m_axi_wdata[31]\(32 downto 0),
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axi_wvalid_i => m_axi_wvalid_i,
      \out\ => w_fifo_inst_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_mm2s_channel_empty : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_mm2s_rresp_err_intr : out STD_LOGIC;
    vfifo_s2mm_bresp_err_intr : out STD_LOGIC;
    vfifo_s2mm_overrun_err_intr : out STD_LOGIC;
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute C_AR_WEIGHT_CH0 : integer;
  attribute C_AR_WEIGHT_CH0 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH1 : integer;
  attribute C_AR_WEIGHT_CH1 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH2 : integer;
  attribute C_AR_WEIGHT_CH2 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH3 : integer;
  attribute C_AR_WEIGHT_CH3 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH4 : integer;
  attribute C_AR_WEIGHT_CH4 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH5 : integer;
  attribute C_AR_WEIGHT_CH5 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH6 : integer;
  attribute C_AR_WEIGHT_CH6 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AR_WEIGHT_CH7 : integer;
  attribute C_AR_WEIGHT_CH7 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 32;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 1;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 32;
  attribute C_AXI_BURST_SIZE : integer;
  attribute C_AXI_BURST_SIZE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 512;
  attribute C_DEASSERT_TREADY : integer;
  attribute C_DEASSERT_TREADY of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 0;
  attribute C_DRAM_BASE_ADDR : string;
  attribute C_DRAM_BASE_ADDR of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is "80000000";
  attribute C_ENABLE_INTERRUPT : integer;
  attribute C_ENABLE_INTERRUPT of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is "zynq";
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 1;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 1;
  attribute C_NUM_CHANNEL : integer;
  attribute C_NUM_CHANNEL of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 2;
  attribute C_NUM_PAGE_CH0 : integer;
  attribute C_NUM_PAGE_CH0 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 4096;
  attribute C_NUM_PAGE_CH1 : integer;
  attribute C_NUM_PAGE_CH1 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH2 : integer;
  attribute C_NUM_PAGE_CH2 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH3 : integer;
  attribute C_NUM_PAGE_CH3 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH4 : integer;
  attribute C_NUM_PAGE_CH4 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH5 : integer;
  attribute C_NUM_PAGE_CH5 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH6 : integer;
  attribute C_NUM_PAGE_CH6 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_NUM_PAGE_CH7 : integer;
  attribute C_NUM_PAGE_CH7 of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 8;
  attribute C_S2MM_TXN_TIMEOUT_VAL : integer;
  attribute C_S2MM_TXN_TIMEOUT_VAL of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 64;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 : entity is "axi_vfifo_ctrl_v2_0_17";
end design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^m_axi_awsize\ : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  m_axi_arburst(1) <= \<const0>\;
  m_axi_arburst(0) <= \<const1>\;
  m_axi_arcache(3) <= \<const0>\;
  m_axi_arcache(2) <= \<const0>\;
  m_axi_arcache(1) <= \<const1>\;
  m_axi_arcache(0) <= \<const1>\;
  m_axi_arlock(0) <= \<const0>\;
  m_axi_arprot(2) <= \<const0>\;
  m_axi_arprot(1) <= \<const0>\;
  m_axi_arprot(0) <= \<const0>\;
  m_axi_arqos(3) <= \<const0>\;
  m_axi_arqos(2) <= \<const0>\;
  m_axi_arqos(1) <= \<const0>\;
  m_axi_arqos(0) <= \<const0>\;
  m_axi_arregion(3) <= \<const0>\;
  m_axi_arregion(2) <= \<const0>\;
  m_axi_arregion(1) <= \<const0>\;
  m_axi_arregion(0) <= \<const0>\;
  m_axi_arsize(2) <= \<const0>\;
  m_axi_arsize(1) <= \<const1>\;
  m_axi_arsize(0) <= \<const0>\;
  m_axi_aruser(0) <= \<const0>\;
  m_axi_awburst(1) <= \<const0>\;
  m_axi_awburst(0) <= \^m_axi_awsize\(1);
  m_axi_awcache(3) <= \<const0>\;
  m_axi_awcache(2) <= \<const0>\;
  m_axi_awcache(1) <= \<const1>\;
  m_axi_awcache(0) <= \<const1>\;
  m_axi_awlock(0) <= \<const0>\;
  m_axi_awprot(2) <= \<const0>\;
  m_axi_awprot(1) <= \<const0>\;
  m_axi_awprot(0) <= \<const0>\;
  m_axi_awqos(3) <= \<const0>\;
  m_axi_awqos(2) <= \<const0>\;
  m_axi_awqos(1) <= \<const0>\;
  m_axi_awqos(0) <= \<const0>\;
  m_axi_awregion(3) <= \<const0>\;
  m_axi_awregion(2) <= \<const0>\;
  m_axi_awregion(1) <= \<const0>\;
  m_axi_awregion(0) <= \<const0>\;
  m_axi_awsize(2) <= \<const0>\;
  m_axi_awsize(1) <= \^m_axi_awsize\(1);
  m_axi_awsize(0) <= \<const0>\;
  m_axi_awuser(0) <= \<const0>\;
  m_axi_wstrb(3) <= \<const1>\;
  m_axi_wstrb(2) <= \<const1>\;
  m_axi_wstrb(1) <= \<const1>\;
  m_axi_wstrb(0) <= \<const1>\;
  m_axi_wuser(0) <= \<const0>\;
  m_axis_tstrb(3) <= \<const1>\;
  m_axis_tstrb(2) <= \<const1>\;
  m_axis_tstrb(1) <= \<const1>\;
  m_axis_tstrb(0) <= \<const1>\;
  vfifo_mm2s_rresp_err_intr <= \<const0>\;
  vfifo_s2mm_bresp_err_intr <= \<const0>\;
  vfifo_s2mm_overrun_err_intr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst_vfifo: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17_synth
     port map (
      M_AXIS_TID(0) => m_axis_tdest(0),
      Q(40) => m_axi_awid(0),
      Q(39 downto 8) => m_axi_awaddr(31 downto 0),
      Q(7 downto 0) => m_axi_awlen(7 downto 0),
      aclk => aclk,
      aresetn => aresetn,
      \m_axi_arid[0]\(40) => m_axi_arid(0),
      \m_axi_arid[0]\(39 downto 8) => m_axi_araddr(31 downto 0),
      \m_axi_arid[0]\(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awready => m_axi_awready,
      m_axi_awsize(0) => \^m_axi_awsize\(1),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bready => m_axi_bready,
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rready => m_axi_rready,
      m_axi_rvalid => m_axi_rvalid,
      \m_axi_wdata[31]\(32 downto 1) => m_axi_wdata(31 downto 0),
      \m_axi_wdata[31]\(0) => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wvalid => m_axi_wvalid,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      \^m_axis_tid\(0) => m_axis_tid(0),
      m_axis_tkeep(3 downto 0) => m_axis_tkeep(3 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tuser(0) => m_axis_tuser(0),
      m_axis_tvalid => m_axis_tvalid,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tdest(0) => s_axis_tdest(0),
      s_axis_tid(0) => s_axis_tid(0),
      s_axis_tkeep(3 downto 0) => s_axis_tkeep(3 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tuser(0) => s_axis_tuser(0),
      s_axis_tvalid => s_axis_tvalid,
      vfifo_idle(1 downto 0) => vfifo_idle(1 downto 0),
      \vfifo_mm2s_channel_empty[0]\ => vfifo_mm2s_channel_empty(0),
      \vfifo_mm2s_channel_empty[1]\ => vfifo_mm2s_channel_empty(1),
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_vfifo_ctrl_0_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axis_tstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tkeep : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axis_tlast : in STD_LOGIC;
    s_axis_tid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tdest : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_tstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tkeep : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_tlast : out STD_LOGIC;
    m_axis_tid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tdest : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awaddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_awlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_awsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_awlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_awqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_awuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_awvalid : out STD_LOGIC;
    m_axi_awready : in STD_LOGIC;
    m_axi_wdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_wstrb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_wlast : out STD_LOGIC;
    m_axi_wuser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_wvalid : out STD_LOGIC;
    m_axi_wready : in STD_LOGIC;
    m_axi_bid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_buser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_bvalid : in STD_LOGIC;
    m_axi_bready : out STD_LOGIC;
    m_axi_arid : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_araddr : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_arlen : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_arsize : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arburst : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_arlock : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arcache : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arprot : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_arqos : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_arregion : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_aruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_arvalid : out STD_LOGIC;
    m_axi_arready : in STD_LOGIC;
    m_axi_rid : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_rresp : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_rlast : in STD_LOGIC;
    m_axi_ruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_rvalid : in STD_LOGIC;
    m_axi_rready : out STD_LOGIC;
    vfifo_mm2s_channel_full : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_s2mm_channel_full : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_mm2s_channel_empty : out STD_LOGIC_VECTOR ( 1 downto 0 );
    vfifo_idle : out STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_axi_vfifo_ctrl_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_axi_vfifo_ctrl_0_0 : entity is "design_1_axi_vfifo_ctrl_0_0,axi_vfifo_ctrl_v2_0_17,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_axi_vfifo_ctrl_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_axi_vfifo_ctrl_0_0 : entity is "axi_vfifo_ctrl_v2_0_17,Vivado 2017.4";
end design_1_axi_vfifo_ctrl_0_0;

architecture STRUCTURE of design_1_axi_vfifo_ctrl_0_0 is
  signal NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_AR_WEIGHT_CH0 : integer;
  attribute C_AR_WEIGHT_CH0 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH1 : integer;
  attribute C_AR_WEIGHT_CH1 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH2 : integer;
  attribute C_AR_WEIGHT_CH2 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH3 : integer;
  attribute C_AR_WEIGHT_CH3 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH4 : integer;
  attribute C_AR_WEIGHT_CH4 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH5 : integer;
  attribute C_AR_WEIGHT_CH5 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH6 : integer;
  attribute C_AR_WEIGHT_CH6 of U0 : label is 8;
  attribute C_AR_WEIGHT_CH7 : integer;
  attribute C_AR_WEIGHT_CH7 of U0 : label is 8;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 32;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_BURST_SIZE : integer;
  attribute C_AXI_BURST_SIZE of U0 : label is 512;
  attribute C_DEASSERT_TREADY : integer;
  attribute C_DEASSERT_TREADY of U0 : label is 0;
  attribute C_DRAM_BASE_ADDR : string;
  attribute C_DRAM_BASE_ADDR of U0 : label is "80000000";
  attribute C_ENABLE_INTERRUPT : integer;
  attribute C_ENABLE_INTERRUPT of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 1;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 1;
  attribute C_NUM_CHANNEL : integer;
  attribute C_NUM_CHANNEL of U0 : label is 2;
  attribute C_NUM_PAGE_CH0 : integer;
  attribute C_NUM_PAGE_CH0 of U0 : label is 4096;
  attribute C_NUM_PAGE_CH1 : integer;
  attribute C_NUM_PAGE_CH1 of U0 : label is 8;
  attribute C_NUM_PAGE_CH2 : integer;
  attribute C_NUM_PAGE_CH2 of U0 : label is 8;
  attribute C_NUM_PAGE_CH3 : integer;
  attribute C_NUM_PAGE_CH3 of U0 : label is 8;
  attribute C_NUM_PAGE_CH4 : integer;
  attribute C_NUM_PAGE_CH4 of U0 : label is 8;
  attribute C_NUM_PAGE_CH5 : integer;
  attribute C_NUM_PAGE_CH5 of U0 : label is 8;
  attribute C_NUM_PAGE_CH6 : integer;
  attribute C_NUM_PAGE_CH6 of U0 : label is 8;
  attribute C_NUM_PAGE_CH7 : integer;
  attribute C_NUM_PAGE_CH7 of U0 : label is 8;
  attribute C_S2MM_TXN_TIMEOUT_VAL : integer;
  attribute C_S2MM_TXN_TIMEOUT_VAL of U0 : label is 64;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute x_interface_info : string;
  attribute x_interface_info of aclk : signal is "xilinx.com:signal:clock:1.0 AXI_CLOCK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of aclk : signal is "XIL_INTERFACENAME AXI_CLOCK, ASSOCIATED_BUSIF M_AXIS:M_AXI:S_AXIS, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0";
  attribute x_interface_info of aresetn : signal is "xilinx.com:signal:reset:1.0 AXI_RESETN RST";
  attribute x_interface_parameter of aresetn : signal is "XIL_INTERFACENAME AXI_RESETN, POLARITY ACTIVE_LOW";
  attribute x_interface_info of m_axi_arready : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREADY";
  attribute x_interface_info of m_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARVALID";
  attribute x_interface_info of m_axi_awready : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREADY";
  attribute x_interface_info of m_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWVALID";
  attribute x_interface_info of m_axi_bready : signal is "xilinx.com:interface:aximm:1.0 M_AXI BREADY";
  attribute x_interface_info of m_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BVALID";
  attribute x_interface_info of m_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI RLAST";
  attribute x_interface_info of m_axi_rready : signal is "xilinx.com:interface:aximm:1.0 M_AXI RREADY";
  attribute x_interface_info of m_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RVALID";
  attribute x_interface_info of m_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 M_AXI WLAST";
  attribute x_interface_info of m_axi_wready : signal is "xilinx.com:interface:aximm:1.0 M_AXI WREADY";
  attribute x_interface_info of m_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 M_AXI WVALID";
  attribute x_interface_info of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute x_interface_info of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute x_interface_info of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute x_interface_parameter of m_axis_tvalid : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef";
  attribute x_interface_info of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS TLAST";
  attribute x_interface_info of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute x_interface_info of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute x_interface_parameter of s_axis_tvalid : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef";
  attribute x_interface_info of m_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARADDR";
  attribute x_interface_info of m_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARBURST";
  attribute x_interface_info of m_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE";
  attribute x_interface_info of m_axi_arid : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARID";
  attribute x_interface_info of m_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLEN";
  attribute x_interface_info of m_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARLOCK";
  attribute x_interface_info of m_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARPROT";
  attribute x_interface_info of m_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARQOS";
  attribute x_interface_info of m_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARREGION";
  attribute x_interface_info of m_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE";
  attribute x_interface_info of m_axi_aruser : signal is "xilinx.com:interface:aximm:1.0 M_AXI ARUSER";
  attribute x_interface_info of m_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWADDR";
  attribute x_interface_info of m_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWBURST";
  attribute x_interface_info of m_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE";
  attribute x_interface_info of m_axi_awid : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWID";
  attribute x_interface_parameter of m_axi_awid : signal is "XIL_INTERFACENAME M_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 1, RUSER_WIDTH 1, BUSER_WIDTH 1, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 256, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of m_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLEN";
  attribute x_interface_info of m_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWLOCK";
  attribute x_interface_info of m_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWPROT";
  attribute x_interface_info of m_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWQOS";
  attribute x_interface_info of m_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWREGION";
  attribute x_interface_info of m_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE";
  attribute x_interface_info of m_axi_awuser : signal is "xilinx.com:interface:aximm:1.0 M_AXI AWUSER";
  attribute x_interface_info of m_axi_bid : signal is "xilinx.com:interface:aximm:1.0 M_AXI BID";
  attribute x_interface_info of m_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI BRESP";
  attribute x_interface_info of m_axi_buser : signal is "xilinx.com:interface:aximm:1.0 M_AXI BUSER";
  attribute x_interface_info of m_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI RDATA";
  attribute x_interface_info of m_axi_rid : signal is "xilinx.com:interface:aximm:1.0 M_AXI RID";
  attribute x_interface_info of m_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 M_AXI RRESP";
  attribute x_interface_info of m_axi_ruser : signal is "xilinx.com:interface:aximm:1.0 M_AXI RUSER";
  attribute x_interface_info of m_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 M_AXI WDATA";
  attribute x_interface_info of m_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 M_AXI WSTRB";
  attribute x_interface_info of m_axi_wuser : signal is "xilinx.com:interface:aximm:1.0 M_AXI WUSER";
  attribute x_interface_info of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute x_interface_info of m_axis_tdest : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDEST";
  attribute x_interface_info of m_axis_tid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TID";
  attribute x_interface_info of m_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 M_AXIS TKEEP";
  attribute x_interface_info of m_axis_tstrb : signal is "xilinx.com:interface:axis:1.0 M_AXIS TSTRB";
  attribute x_interface_info of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
  attribute x_interface_info of s_axis_tdest : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDEST";
  attribute x_interface_info of s_axis_tid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TID";
  attribute x_interface_info of s_axis_tkeep : signal is "xilinx.com:interface:axis:1.0 S_AXIS TKEEP";
  attribute x_interface_info of s_axis_tstrb : signal is "xilinx.com:interface:axis:1.0 S_AXIS TSTRB";
begin
U0: entity work.design_1_axi_vfifo_ctrl_0_0_axi_vfifo_ctrl_v2_0_17
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axi_araddr(31 downto 0) => m_axi_araddr(31 downto 0),
      m_axi_arburst(1 downto 0) => m_axi_arburst(1 downto 0),
      m_axi_arcache(3 downto 0) => m_axi_arcache(3 downto 0),
      m_axi_arid(0) => m_axi_arid(0),
      m_axi_arlen(7 downto 0) => m_axi_arlen(7 downto 0),
      m_axi_arlock(0) => m_axi_arlock(0),
      m_axi_arprot(2 downto 0) => m_axi_arprot(2 downto 0),
      m_axi_arqos(3 downto 0) => m_axi_arqos(3 downto 0),
      m_axi_arready => m_axi_arready,
      m_axi_arregion(3 downto 0) => m_axi_arregion(3 downto 0),
      m_axi_arsize(2 downto 0) => m_axi_arsize(2 downto 0),
      m_axi_aruser(0) => m_axi_aruser(0),
      m_axi_arvalid => m_axi_arvalid,
      m_axi_awaddr(31 downto 0) => m_axi_awaddr(31 downto 0),
      m_axi_awburst(1 downto 0) => m_axi_awburst(1 downto 0),
      m_axi_awcache(3 downto 0) => m_axi_awcache(3 downto 0),
      m_axi_awid(0) => m_axi_awid(0),
      m_axi_awlen(7 downto 0) => m_axi_awlen(7 downto 0),
      m_axi_awlock(0) => m_axi_awlock(0),
      m_axi_awprot(2 downto 0) => m_axi_awprot(2 downto 0),
      m_axi_awqos(3 downto 0) => m_axi_awqos(3 downto 0),
      m_axi_awready => m_axi_awready,
      m_axi_awregion(3 downto 0) => m_axi_awregion(3 downto 0),
      m_axi_awsize(2 downto 0) => m_axi_awsize(2 downto 0),
      m_axi_awuser(0) => m_axi_awuser(0),
      m_axi_awvalid => m_axi_awvalid,
      m_axi_bid(0) => m_axi_bid(0),
      m_axi_bready => m_axi_bready,
      m_axi_bresp(1 downto 0) => m_axi_bresp(1 downto 0),
      m_axi_buser(0) => m_axi_buser(0),
      m_axi_bvalid => m_axi_bvalid,
      m_axi_rdata(31 downto 0) => m_axi_rdata(31 downto 0),
      m_axi_rid(0) => m_axi_rid(0),
      m_axi_rlast => m_axi_rlast,
      m_axi_rready => m_axi_rready,
      m_axi_rresp(1 downto 0) => m_axi_rresp(1 downto 0),
      m_axi_ruser(0) => m_axi_ruser(0),
      m_axi_rvalid => m_axi_rvalid,
      m_axi_wdata(31 downto 0) => m_axi_wdata(31 downto 0),
      m_axi_wlast => m_axi_wlast,
      m_axi_wready => m_axi_wready,
      m_axi_wstrb(3 downto 0) => m_axi_wstrb(3 downto 0),
      m_axi_wuser(0) => m_axi_wuser(0),
      m_axi_wvalid => m_axi_wvalid,
      m_axis_tdata(31 downto 0) => m_axis_tdata(31 downto 0),
      m_axis_tdest(0) => m_axis_tdest(0),
      m_axis_tid(0) => m_axis_tid(0),
      m_axis_tkeep(3 downto 0) => m_axis_tkeep(3 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tstrb(3 downto 0) => m_axis_tstrb(3 downto 0),
      m_axis_tuser(0) => NLW_U0_m_axis_tuser_UNCONNECTED(0),
      m_axis_tvalid => m_axis_tvalid,
      s_axis_tdata(31 downto 0) => s_axis_tdata(31 downto 0),
      s_axis_tdest(0) => s_axis_tdest(0),
      s_axis_tid(0) => s_axis_tid(0),
      s_axis_tkeep(3 downto 0) => s_axis_tkeep(3 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready => s_axis_tready,
      s_axis_tstrb(3 downto 0) => s_axis_tstrb(3 downto 0),
      s_axis_tuser(0) => '1',
      s_axis_tvalid => s_axis_tvalid,
      vfifo_idle(1 downto 0) => vfifo_idle(1 downto 0),
      vfifo_mm2s_channel_empty(1 downto 0) => vfifo_mm2s_channel_empty(1 downto 0),
      vfifo_mm2s_channel_full(1 downto 0) => vfifo_mm2s_channel_full(1 downto 0),
      vfifo_mm2s_rresp_err_intr => NLW_U0_vfifo_mm2s_rresp_err_intr_UNCONNECTED,
      vfifo_s2mm_bresp_err_intr => NLW_U0_vfifo_s2mm_bresp_err_intr_UNCONNECTED,
      vfifo_s2mm_channel_full(1 downto 0) => vfifo_s2mm_channel_full(1 downto 0),
      vfifo_s2mm_overrun_err_intr => NLW_U0_vfifo_s2mm_overrun_err_intr_UNCONNECTED
    );
end STRUCTURE;
