#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x646ffa43cd30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x646ffa43cec0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x646ffa44cbf0 .functor NOT 1, L_0x646ffa470fb0, C4<0>, C4<0>, C4<0>;
L_0x646ffa470d10 .functor XOR 1, L_0x646ffa470bb0, L_0x646ffa470c70, C4<0>, C4<0>;
L_0x646ffa470ea0 .functor XOR 1, L_0x646ffa470d10, L_0x646ffa470dd0, C4<0>, C4<0>;
v0x646ffa46e440_0 .net *"_ivl_10", 0 0, L_0x646ffa470dd0;  1 drivers
v0x646ffa46e540_0 .net *"_ivl_12", 0 0, L_0x646ffa470ea0;  1 drivers
v0x646ffa46e620_0 .net *"_ivl_2", 0 0, L_0x646ffa4703e0;  1 drivers
v0x646ffa46e6e0_0 .net *"_ivl_4", 0 0, L_0x646ffa470bb0;  1 drivers
v0x646ffa46e7c0_0 .net *"_ivl_6", 0 0, L_0x646ffa470c70;  1 drivers
v0x646ffa46e8f0_0 .net *"_ivl_8", 0 0, L_0x646ffa470d10;  1 drivers
v0x646ffa46e9d0_0 .net "a", 0 0, v0x646ffa46c260_0;  1 drivers
v0x646ffa46ea70_0 .net "b", 0 0, v0x646ffa46c300_0;  1 drivers
v0x646ffa46eb10_0 .net "c", 0 0, v0x646ffa46c3a0_0;  1 drivers
v0x646ffa46ebb0_0 .var "clk", 0 0;
v0x646ffa46ec50_0 .net "d", 0 0, v0x646ffa46c4e0_0;  1 drivers
v0x646ffa46ecf0_0 .net "q_dut", 0 0, L_0x646ffa470a50;  1 drivers
v0x646ffa46ed90_0 .net "q_ref", 0 0, L_0x646ffa42cb60;  1 drivers
v0x646ffa46ee30_0 .var/2u "stats1", 159 0;
v0x646ffa46eed0_0 .var/2u "strobe", 0 0;
v0x646ffa46ef70_0 .net "tb_match", 0 0, L_0x646ffa470fb0;  1 drivers
v0x646ffa46f030_0 .net "tb_mismatch", 0 0, L_0x646ffa44cbf0;  1 drivers
v0x646ffa46f200_0 .net "wavedrom_enable", 0 0, v0x646ffa46c5d0_0;  1 drivers
v0x646ffa46f2a0_0 .net "wavedrom_title", 511 0, v0x646ffa46c670_0;  1 drivers
L_0x646ffa4703e0 .concat [ 1 0 0 0], L_0x646ffa42cb60;
L_0x646ffa470bb0 .concat [ 1 0 0 0], L_0x646ffa42cb60;
L_0x646ffa470c70 .concat [ 1 0 0 0], L_0x646ffa470a50;
L_0x646ffa470dd0 .concat [ 1 0 0 0], L_0x646ffa42cb60;
L_0x646ffa470fb0 .cmp/eeq 1, L_0x646ffa4703e0, L_0x646ffa470ea0;
S_0x646ffa4417f0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x646ffa43cec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x646ffa42cb60 .functor OR 1, v0x646ffa46c3a0_0, v0x646ffa46c300_0, C4<0>, C4<0>;
v0x646ffa44cd90_0 .net "a", 0 0, v0x646ffa46c260_0;  alias, 1 drivers
v0x646ffa44ce30_0 .net "b", 0 0, v0x646ffa46c300_0;  alias, 1 drivers
v0x646ffa42ccc0_0 .net "c", 0 0, v0x646ffa46c3a0_0;  alias, 1 drivers
v0x646ffa42cd60_0 .net "d", 0 0, v0x646ffa46c4e0_0;  alias, 1 drivers
v0x646ffa46b8a0_0 .net "q", 0 0, L_0x646ffa42cb60;  alias, 1 drivers
S_0x646ffa46ba50 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x646ffa43cec0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x646ffa46c260_0 .var "a", 0 0;
v0x646ffa46c300_0 .var "b", 0 0;
v0x646ffa46c3a0_0 .var "c", 0 0;
v0x646ffa46c440_0 .net "clk", 0 0, v0x646ffa46ebb0_0;  1 drivers
v0x646ffa46c4e0_0 .var "d", 0 0;
v0x646ffa46c5d0_0 .var "wavedrom_enable", 0 0;
v0x646ffa46c670_0 .var "wavedrom_title", 511 0;
E_0x646ffa43c7e0/0 .event negedge, v0x646ffa46c440_0;
E_0x646ffa43c7e0/1 .event posedge, v0x646ffa46c440_0;
E_0x646ffa43c7e0 .event/or E_0x646ffa43c7e0/0, E_0x646ffa43c7e0/1;
E_0x646ffa43ca30 .event posedge, v0x646ffa46c440_0;
E_0x646ffa425820 .event negedge, v0x646ffa46c440_0;
S_0x646ffa46bd60 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x646ffa46ba50;
 .timescale -12 -12;
v0x646ffa46bf60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x646ffa46c060 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x646ffa46ba50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x646ffa46c7d0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x646ffa43cec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x646ffa442220 .functor NOT 1, v0x646ffa46c300_0, C4<0>, C4<0>, C4<0>;
L_0x646ffa46f470 .functor AND 1, v0x646ffa46c260_0, L_0x646ffa442220, C4<1>, C4<1>;
L_0x646ffa46f5c0 .functor NOT 1, v0x646ffa46c3a0_0, C4<0>, C4<0>, C4<0>;
L_0x646ffa46f630 .functor AND 1, L_0x646ffa46f470, L_0x646ffa46f5c0, C4<1>, C4<1>;
L_0x646ffa46f700 .functor AND 1, L_0x646ffa46f630, v0x646ffa46c4e0_0, C4<1>, C4<1>;
L_0x646ffa46f850 .functor NOT 1, v0x646ffa46c260_0, C4<0>, C4<0>, C4<0>;
L_0x646ffa46f900 .functor AND 1, L_0x646ffa46f850, v0x646ffa46c300_0, C4<1>, C4<1>;
L_0x646ffa46f970 .functor NOT 1, v0x646ffa46c3a0_0, C4<0>, C4<0>, C4<0>;
L_0x646ffa46fa30 .functor AND 1, L_0x646ffa46f900, L_0x646ffa46f970, C4<1>, C4<1>;
L_0x646ffa46fb40 .functor AND 1, L_0x646ffa46fa30, v0x646ffa46c4e0_0, C4<1>, C4<1>;
L_0x646ffa46fc60 .functor OR 1, L_0x646ffa46f700, L_0x646ffa46fb40, C4<0>, C4<0>;
L_0x646ffa46fd20 .functor NOT 1, v0x646ffa46c260_0, C4<0>, C4<0>, C4<0>;
L_0x646ffa46fe00 .functor NOT 1, v0x646ffa46c300_0, C4<0>, C4<0>, C4<0>;
L_0x646ffa46fe70 .functor AND 1, L_0x646ffa46fd20, L_0x646ffa46fe00, C4<1>, C4<1>;
L_0x646ffa46fd90 .functor AND 1, L_0x646ffa46fe70, v0x646ffa46c3a0_0, C4<1>, C4<1>;
L_0x646ffa470050 .functor OR 1, L_0x646ffa46fc60, L_0x646ffa46fd90, C4<0>, C4<0>;
L_0x646ffa4701f0 .functor NOT 1, v0x646ffa46c260_0, C4<0>, C4<0>, C4<0>;
L_0x646ffa470260 .functor NOT 1, v0x646ffa46c300_0, C4<0>, C4<0>, C4<0>;
L_0x646ffa470480 .functor AND 1, L_0x646ffa4701f0, L_0x646ffa470260, C4<1>, C4<1>;
L_0x646ffa470590 .functor NOT 1, v0x646ffa46c3a0_0, C4<0>, C4<0>, C4<0>;
L_0x646ffa4707c0 .functor AND 1, L_0x646ffa470480, L_0x646ffa470590, C4<1>, C4<1>;
L_0x646ffa4708d0 .functor AND 1, L_0x646ffa4707c0, v0x646ffa46c4e0_0, C4<1>, C4<1>;
L_0x646ffa470a50 .functor OR 1, L_0x646ffa470050, L_0x646ffa4708d0, C4<0>, C4<0>;
v0x646ffa46c9b0_0 .net *"_ivl_0", 0 0, L_0x646ffa442220;  1 drivers
v0x646ffa46ca90_0 .net *"_ivl_10", 0 0, L_0x646ffa46f850;  1 drivers
v0x646ffa46cb70_0 .net *"_ivl_12", 0 0, L_0x646ffa46f900;  1 drivers
v0x646ffa46cc60_0 .net *"_ivl_14", 0 0, L_0x646ffa46f970;  1 drivers
v0x646ffa46cd40_0 .net *"_ivl_16", 0 0, L_0x646ffa46fa30;  1 drivers
v0x646ffa46ce70_0 .net *"_ivl_18", 0 0, L_0x646ffa46fb40;  1 drivers
v0x646ffa46cf50_0 .net *"_ivl_2", 0 0, L_0x646ffa46f470;  1 drivers
v0x646ffa46d030_0 .net *"_ivl_20", 0 0, L_0x646ffa46fc60;  1 drivers
v0x646ffa46d110_0 .net *"_ivl_22", 0 0, L_0x646ffa46fd20;  1 drivers
v0x646ffa46d1f0_0 .net *"_ivl_24", 0 0, L_0x646ffa46fe00;  1 drivers
v0x646ffa46d2d0_0 .net *"_ivl_26", 0 0, L_0x646ffa46fe70;  1 drivers
v0x646ffa46d3b0_0 .net *"_ivl_28", 0 0, L_0x646ffa46fd90;  1 drivers
v0x646ffa46d490_0 .net *"_ivl_30", 0 0, L_0x646ffa470050;  1 drivers
v0x646ffa46d570_0 .net *"_ivl_32", 0 0, L_0x646ffa4701f0;  1 drivers
v0x646ffa46d650_0 .net *"_ivl_34", 0 0, L_0x646ffa470260;  1 drivers
v0x646ffa46d730_0 .net *"_ivl_36", 0 0, L_0x646ffa470480;  1 drivers
v0x646ffa46d810_0 .net *"_ivl_38", 0 0, L_0x646ffa470590;  1 drivers
v0x646ffa46d8f0_0 .net *"_ivl_4", 0 0, L_0x646ffa46f5c0;  1 drivers
v0x646ffa46d9d0_0 .net *"_ivl_40", 0 0, L_0x646ffa4707c0;  1 drivers
v0x646ffa46dab0_0 .net *"_ivl_42", 0 0, L_0x646ffa4708d0;  1 drivers
v0x646ffa46db90_0 .net *"_ivl_6", 0 0, L_0x646ffa46f630;  1 drivers
v0x646ffa46dc70_0 .net *"_ivl_8", 0 0, L_0x646ffa46f700;  1 drivers
v0x646ffa46dd50_0 .net "a", 0 0, v0x646ffa46c260_0;  alias, 1 drivers
v0x646ffa46ddf0_0 .net "b", 0 0, v0x646ffa46c300_0;  alias, 1 drivers
v0x646ffa46dee0_0 .net "c", 0 0, v0x646ffa46c3a0_0;  alias, 1 drivers
v0x646ffa46dfd0_0 .net "d", 0 0, v0x646ffa46c4e0_0;  alias, 1 drivers
v0x646ffa46e0c0_0 .net "q", 0 0, L_0x646ffa470a50;  alias, 1 drivers
S_0x646ffa46e220 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x646ffa43cec0;
 .timescale -12 -12;
E_0x646ffa43c580 .event anyedge, v0x646ffa46eed0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x646ffa46eed0_0;
    %nor/r;
    %assign/vec4 v0x646ffa46eed0_0, 0;
    %wait E_0x646ffa43c580;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x646ffa46ba50;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x646ffa46c4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x646ffa46c3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x646ffa46c300_0, 0;
    %assign/vec4 v0x646ffa46c260_0, 0;
    %wait E_0x646ffa425820;
    %wait E_0x646ffa43ca30;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x646ffa46c4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x646ffa46c3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x646ffa46c300_0, 0;
    %assign/vec4 v0x646ffa46c260_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x646ffa43c7e0;
    %load/vec4 v0x646ffa46c260_0;
    %load/vec4 v0x646ffa46c300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x646ffa46c3a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x646ffa46c4e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x646ffa46c4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x646ffa46c3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x646ffa46c300_0, 0;
    %assign/vec4 v0x646ffa46c260_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x646ffa46c060;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x646ffa43c7e0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x646ffa46c4e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x646ffa46c3a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x646ffa46c300_0, 0;
    %assign/vec4 v0x646ffa46c260_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x646ffa43cec0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x646ffa46ebb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x646ffa46eed0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x646ffa43cec0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x646ffa46ebb0_0;
    %inv;
    %store/vec4 v0x646ffa46ebb0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x646ffa43cec0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x646ffa46c440_0, v0x646ffa46f030_0, v0x646ffa46e9d0_0, v0x646ffa46ea70_0, v0x646ffa46eb10_0, v0x646ffa46ec50_0, v0x646ffa46ed90_0, v0x646ffa46ecf0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x646ffa43cec0;
T_7 ;
    %load/vec4 v0x646ffa46ee30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x646ffa46ee30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x646ffa46ee30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x646ffa46ee30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x646ffa46ee30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x646ffa46ee30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x646ffa46ee30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x646ffa43cec0;
T_8 ;
    %wait E_0x646ffa43c7e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x646ffa46ee30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x646ffa46ee30_0, 4, 32;
    %load/vec4 v0x646ffa46ef70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x646ffa46ee30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x646ffa46ee30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x646ffa46ee30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x646ffa46ee30_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x646ffa46ed90_0;
    %load/vec4 v0x646ffa46ed90_0;
    %load/vec4 v0x646ffa46ecf0_0;
    %xor;
    %load/vec4 v0x646ffa46ed90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x646ffa46ee30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x646ffa46ee30_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x646ffa46ee30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x646ffa46ee30_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth1/circuit4/iter0/response5/top_module.sv";
