default:
verilog code
begin
end
generate
default:
some more code
default:
