#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5cba14678060 .scope module, "tb_top_logc" "tb_top_logc" 2 3;
 .timescale -12 -12;
P_0x5cba1464fc40 .param/l "ADDR_WIDTH" 1 2 15, +C4<00000000000000000000000000000101>;
P_0x5cba1464fc80 .param/l "DATA_WIDTH" 1 2 9, +C4<00000000000000000000000000110000>;
P_0x5cba1464fcc0 .param/l "DEPTH" 0 2 7, +C4<00000000000000000000000000011110>;
P_0x5cba1464fd00 .param/l "FRAC_WIDTH" 1 2 10, +C4<00000000000000000000000000010000>;
P_0x5cba1464fd40 .param/l "MIN_THRESHOLD" 1 2 11, +C4<00000000000000000000000000000001>;
P_0x5cba1464fd80 .param/l "NORM_WIDTH" 1 2 12, +C4<000000000000000000000000000010001>;
P_0x5cba1464fdc0 .param/l "SHIFT_WIDTH" 1 2 13, +C4<00000000000000000000000000000110>;
v0x5cba146e9850_0 .var "clk", 0 0;
v0x5cba146e9980_0 .net "comp_frac", 16 0, v0x5cba146e8410_0;  1 drivers
v0x5cba146e9a40_0 .net "comp_int", 5 0, v0x5cba146e6a70_0;  1 drivers
v0x5cba146e9b30_0 .var "data_in", 47 0;
v0x5cba146e9bf0 .array "data_lut", 2 0, 47 0;
v0x5cba146e9ce0_0 .net "data_out", 47 0, L_0x5cba146c8810;  1 drivers
v0x5cba146e9da0_0 .net "fifo_count", 5 0, L_0x5cba146ead60;  1 drivers
v0x5cba146e9e60_0 .net "fifo_out_valid", 0 0, L_0x5cba146eac70;  1 drivers
v0x5cba146e9f50_0 .var "i", 1 0;
v0x5cba146ea0a0_0 .net "pir", 0 0, L_0x5cba146fb3a0;  1 drivers
v0x5cba146ea140_0 .var "reset", 0 0;
S_0x5cba146849e0 .scope module, "fifo_inst" "fifo" 2 31, 3 1 0, S_0x5cba14678060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 48 "data_in";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 1 "rd_en";
    .port_info 5 /OUTPUT 48 "data_out";
    .port_info 6 /OUTPUT 6 "fifo_count";
    .port_info 7 /OUTPUT 1 "out_valid";
P_0x5cba146c7630 .param/l "ADDR_WIDTH" 1 3 16, +C4<00000000000000000000000000000101>;
P_0x5cba146c7670 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000110000>;
P_0x5cba146c76b0 .param/l "DEPTH" 1 3 15, +C4<00000000000000000000000000011110>;
L_0x5cba146c8810 .functor BUFZ 48, L_0x5cba146ea410, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
L_0x5cba146c71a0 .functor XOR 1, L_0x5cba146ea800, L_0x5cba146ea8e0, C4<0>, C4<0>;
L_0x5cba146eab60 .functor AND 1, L_0x5cba146c71a0, L_0x5cba146eaa20, C4<1>, C4<1>;
v0x5cba1469aa30_0 .net *"_ivl_15", 0 0, L_0x5cba146ea800;  1 drivers
v0x5cba1469a8b0_0 .net *"_ivl_17", 0 0, L_0x5cba146ea8e0;  1 drivers
v0x5cba146b18f0_0 .net *"_ivl_18", 0 0, L_0x5cba146c71a0;  1 drivers
v0x5cba146adcc0_0 .net *"_ivl_20", 0 0, L_0x5cba146eaa20;  1 drivers
v0x5cba146ab7a0_0 .net *"_ivl_4", 47 0, L_0x5cba146ea410;  1 drivers
v0x5cba146c89b0_0 .net *"_ivl_6", 5 0, L_0x5cba146ea510;  1 drivers
L_0x74ff64db7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5cba146c7270_0 .net *"_ivl_9", 0 0, L_0x74ff64db7018;  1 drivers
v0x5cba146e46a0_0 .net "clk", 0 0, v0x5cba146e9850_0;  1 drivers
v0x5cba146e4760_0 .net "data_in", 47 0, v0x5cba146e9b30_0;  1 drivers
v0x5cba146e4840_0 .net "data_out", 47 0, L_0x5cba146c8810;  alias, 1 drivers
v0x5cba146e4920_0 .net "empty", 0 0, L_0x5cba146ea6c0;  1 drivers
v0x5cba146e49e0_0 .net "fifo_count", 5 0, L_0x5cba146ead60;  alias, 1 drivers
v0x5cba146e4ac0 .array "fifo_mem", 29 0, 47 0;
v0x5cba146e4b80_0 .net "full", 0 0, L_0x5cba146eab60;  1 drivers
v0x5cba146e4c40_0 .net "out_valid", 0 0, L_0x5cba146eac70;  alias, 1 drivers
v0x5cba146e4d00_0 .net "rd_en", 0 0, L_0x5cba146fb3a0;  alias, 1 drivers
v0x5cba146e4dc0_0 .net "rd_ptr", 4 0, L_0x5cba146ea310;  1 drivers
v0x5cba146e4ea0_0 .var "rd_ptr_ext", 5 0;
v0x5cba146e4f80_0 .net "reset", 0 0, v0x5cba146ea140_0;  1 drivers
L_0x74ff64db7060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5cba146e5040_0 .net "wr_en", 0 0, L_0x74ff64db7060;  1 drivers
v0x5cba146e5100_0 .net "wr_ptr", 4 0, L_0x5cba146ea270;  1 drivers
v0x5cba146e51e0_0 .var "wr_ptr_ext", 5 0;
E_0x5cba14686e50 .event posedge, v0x5cba146e4f80_0, v0x5cba146e46a0_0;
L_0x5cba146ea270 .part v0x5cba146e51e0_0, 0, 5;
L_0x5cba146ea310 .part v0x5cba146e4ea0_0, 0, 5;
L_0x5cba146ea410 .array/port v0x5cba146e4ac0, L_0x5cba146ea510;
L_0x5cba146ea510 .concat [ 5 1 0 0], L_0x5cba146ea310, L_0x74ff64db7018;
L_0x5cba146ea6c0 .cmp/eq 6, v0x5cba146e51e0_0, v0x5cba146e4ea0_0;
L_0x5cba146ea800 .part v0x5cba146e51e0_0, 5, 1;
L_0x5cba146ea8e0 .part v0x5cba146e4ea0_0, 5, 1;
L_0x5cba146eaa20 .cmp/eq 5, L_0x5cba146ea270, L_0x5cba146ea310;
L_0x5cba146eac70 .reduce/nor L_0x5cba146ea6c0;
L_0x5cba146ead60 .arith/sub 6, v0x5cba146e51e0_0, v0x5cba146e4ea0_0;
S_0x5cba14684d90 .scope module, "top_logc_0" "top_logc" 2 48, 4 1 0, S_0x5cba14678060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 48 "data_in";
    .port_info 3 /INPUT 1 "fifo_out_valid";
    .port_info 4 /OUTPUT 1 "log_in_ready";
    .port_info 5 /OUTPUT 6 "comp_int";
    .port_info 6 /OUTPUT 17 "comp_frac";
P_0x5cba146e53e0 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000110000>;
P_0x5cba146e5420 .param/l "FRAC_WIDTH" 0 4 3, +C4<00000000000000000000000000010000>;
P_0x5cba146e5460 .param/l "MIN_THRESHOLD" 0 4 4, +C4<00000000000000000000000000000001>;
P_0x5cba146e54a0 .param/l "NORM_WIDTH" 0 4 5, +C4<000000000000000000000000000010001>;
P_0x5cba146e54e0 .param/l "SHIFT_WIDTH" 0 4 6, +C4<00000000000000000000000000000110>;
L_0x5cba146eae00 .functor BUFZ 1, L_0x5cba146eac70, C4<0>, C4<0>, C4<0>;
L_0x5cba146eb0d0 .functor BUFZ 1, L_0x5cba146fb610, C4<0>, C4<0>, C4<0>;
L_0x5cba146eb140 .functor BUFZ 1, v0x5cba146e6dd0_0, C4<0>, C4<0>, C4<0>;
v0x5cba146e8cf0_0 .net "clk", 0 0, v0x5cba146e9850_0;  alias, 1 drivers
v0x5cba146e8db0_0 .net "comp_frac", 16 0, v0x5cba146e8410_0;  alias, 1 drivers
v0x5cba146e8e70_0 .net "comp_int", 5 0, v0x5cba146e6a70_0;  alias, 1 drivers
v0x5cba146e8f40_0 .net "data_in", 47 0, L_0x5cba146c8810;  alias, 1 drivers
v0x5cba146e8fe0_0 .net "fifo_out_valid", 0 0, L_0x5cba146eac70;  alias, 1 drivers
v0x5cba146e90d0_0 .net "frac_in_ready", 0 0, L_0x5cba146fb610;  1 drivers
v0x5cba146e9170_0 .net "frac_in_valid", 0 0, L_0x5cba146eb140;  1 drivers
L_0x74ff64db70a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5cba146e9240_0 .net "frac_out_ready", 0 0, L_0x74ff64db70a8;  1 drivers
v0x5cba146e9310_0 .net "frac_out_valid", 0 0, v0x5cba146e8690_0;  1 drivers
v0x5cba146e93e0_0 .net "int_data_out", 16 0, v0x5cba146e66a0_0;  1 drivers
v0x5cba146e9480_0 .net "int_in_valid", 0 0, L_0x5cba146eae00;  1 drivers
v0x5cba146e9520_0 .net "int_out_ready", 0 0, L_0x5cba146eb0d0;  1 drivers
v0x5cba146e95f0_0 .net "int_out_valid", 0 0, v0x5cba146e6dd0_0;  1 drivers
v0x5cba146e96c0_0 .net "log_in_ready", 0 0, L_0x5cba146fb3a0;  alias, 1 drivers
v0x5cba146e97b0_0 .net "reset", 0 0, v0x5cba146ea140_0;  alias, 1 drivers
S_0x5cba14677c90 .scope module, "int_calc_0" "int_calc" 4 39, 5 1 0, S_0x5cba14684d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 1 "out_ready";
    .port_info 4 /INPUT 48 "data_in";
    .port_info 5 /OUTPUT 1 "out_valid";
    .port_info 6 /OUTPUT 1 "in_ready";
    .port_info 7 /OUTPUT 6 "int_part";
    .port_info 8 /OUTPUT 17 "data_out";
P_0x5cba146e5820 .param/l "CALC_SHIFT" 1 5 26, +C4<00000000000000000000000000000011>;
P_0x5cba146e5860 .param/l "CALC_ZP" 1 5 26, +C4<00000000000000000000000000000001>;
P_0x5cba146e58a0 .param/l "DATA_WIDTH" 0 5 2, +C4<00000000000000000000000000110000>;
P_0x5cba146e58e0 .param/l "FRAC_WIDTH" 0 5 3, +C4<00000000000000000000000000010000>;
P_0x5cba146e5920 .param/l "IDLE" 1 5 26, +C4<00000000000000000000000000000000>;
P_0x5cba146e5960 .param/l "LOAD_DOUT" 1 5 26, +C4<00000000000000000000000000000100>;
P_0x5cba146e59a0 .param/l "MIN_THRESHOLD" 0 5 4, +C4<00000000000000000000000000000001>;
P_0x5cba146e59e0 .param/l "NORM_WIDTH" 0 5 5, +C4<000000000000000000000000000010001>;
P_0x5cba146e5a20 .param/l "PROCESS" 1 5 26, +C4<00000000000000000000000000000010>;
P_0x5cba146e5a60 .param/l "SEND" 1 5 26, +C4<00000000000000000000000000000101>;
P_0x5cba146e5aa0 .param/l "SHIFT_WIDTH" 0 5 6, +C4<00000000000000000000000000000110>;
v0x5cba146e6210_0 .net *"_ivl_0", 31 0, L_0x5cba146eb250;  1 drivers
L_0x74ff64db70f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cba146e6310_0 .net *"_ivl_3", 28 0, L_0x74ff64db70f0;  1 drivers
L_0x74ff64db7138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cba146e63f0_0 .net/2u *"_ivl_4", 31 0, L_0x74ff64db7138;  1 drivers
v0x5cba146e64e0_0 .net "clk", 0 0, v0x5cba146e9850_0;  alias, 1 drivers
v0x5cba146e65b0_0 .net "data_in", 47 0, L_0x5cba146c8810;  alias, 1 drivers
v0x5cba146e66a0_0 .var "data_out", 16 0;
v0x5cba146e6760_0 .var "found", 0 0;
v0x5cba146e6820_0 .var/i "i", 31 0;
v0x5cba146e6900_0 .net "in_ready", 0 0, L_0x5cba146fb3a0;  alias, 1 drivers
v0x5cba146e69d0_0 .net "in_valid", 0 0, L_0x5cba146eae00;  alias, 1 drivers
v0x5cba146e6a70_0 .var "int_part", 5 0;
v0x5cba146e6b50_0 .var "msb_index", 5 0;
v0x5cba146e6c30_0 .var "next_state", 2 0;
v0x5cba146e6d10_0 .net "out_ready", 0 0, L_0x5cba146eb0d0;  alias, 1 drivers
v0x5cba146e6dd0_0 .var "out_valid", 0 0;
v0x5cba146e6e90_0 .net "reset", 0 0, v0x5cba146ea140_0;  alias, 1 drivers
v0x5cba146e6f60_0 .var "sample_reg", 47 0;
v0x5cba146e7020_0 .var "shift_reg", 47 0;
v0x5cba146e7100_0 .var "state", 2 0;
v0x5cba146e71e0_0 .var "zp_reg", 47 0;
E_0x5cba14688ae0 .event posedge, v0x5cba146e46a0_0;
E_0x5cba146719b0 .event edge, v0x5cba146e7100_0, v0x5cba146e4d00_0, v0x5cba146e69d0_0, v0x5cba146e6d10_0;
L_0x5cba146eb250 .concat [ 3 29 0 0], v0x5cba146e7100_0, L_0x74ff64db70f0;
L_0x5cba146fb3a0 .cmp/eq 32, L_0x5cba146eb250, L_0x74ff64db7138;
S_0x5cba146e73e0 .scope module, "log_frac_calc_0" "log_frac_calc" 4 55, 6 1 0, S_0x5cba14684d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 1 "out_ready";
    .port_info 4 /INPUT 17 "data_in";
    .port_info 5 /OUTPUT 1 "out_valid";
    .port_info 6 /OUTPUT 1 "in_ready";
    .port_info 7 /OUTPUT 17 "log_frac_out";
P_0x5cba146e7590 .param/l "CALC" 1 6 62, +C4<00000000000000000000000000000001>;
P_0x5cba146e75d0 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000110000>;
P_0x5cba146e7610 .param/l "DONE" 1 6 62, +C4<00000000000000000000000000000010>;
P_0x5cba146e7650 .param/l "FRAC_WIDTH" 0 6 3, +C4<00000000000000000000000000010000>;
P_0x5cba146e7690 .param/l "IDLE" 1 6 62, +C4<00000000000000000000000000000000>;
P_0x5cba146e76d0 .param/l "NORM_WIDTH" 0 6 4, +C4<000000000000000000000000000010001>;
v0x5cba146e7b80_0 .net *"_ivl_0", 31 0, L_0x5cba146fb520;  1 drivers
L_0x74ff64db7180 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cba146e7c80_0 .net *"_ivl_3", 29 0, L_0x74ff64db7180;  1 drivers
L_0x74ff64db71c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cba146e7d60_0 .net/2u *"_ivl_4", 31 0, L_0x74ff64db71c8;  1 drivers
v0x5cba146e7e50_0 .net "clk", 0 0, v0x5cba146e9850_0;  alias, 1 drivers
v0x5cba146e7f40 .array "cordic_x_constants", 0 15, 16 0;
v0x5cba146e8050_0 .net "data_in", 16 0, v0x5cba146e66a0_0;  alias, 1 drivers
v0x5cba146e8110_0 .var "i", 5 0;
v0x5cba146e81d0_0 .net "in_ready", 0 0, L_0x5cba146fb610;  alias, 1 drivers
v0x5cba146e8290_0 .net "in_valid", 0 0, L_0x5cba146eb140;  alias, 1 drivers
v0x5cba146e8350 .array "log2_constants", 0 15, 15 0;
v0x5cba146e8410_0 .var "log_frac_out", 16 0;
v0x5cba146e84f0_0 .var "next_state", 1 0;
v0x5cba146e85d0_0 .net "out_ready", 0 0, L_0x74ff64db70a8;  alias, 1 drivers
v0x5cba146e8690_0 .var "out_valid", 0 0;
v0x5cba146e8750_0 .net "reset", 0 0, v0x5cba146ea140_0;  alias, 1 drivers
v0x5cba146e87f0_0 .var "state", 1 0;
v0x5cba146e88d0_0 .var "x_reg", 16 0;
v0x5cba146e8ac0_0 .var "z_reg", 16 0;
E_0x5cba146c9420/0 .event edge, v0x5cba146e87f0_0, v0x5cba146e8290_0, v0x5cba146e81d0_0, v0x5cba146e8110_0;
E_0x5cba146c9420/1 .event edge, v0x5cba146e8690_0, v0x5cba146e85d0_0;
E_0x5cba146c9420 .event/or E_0x5cba146c9420/0, E_0x5cba146c9420/1;
L_0x5cba146fb520 .concat [ 2 30 0 0], v0x5cba146e87f0_0, L_0x74ff64db7180;
L_0x5cba146fb610 .cmp/eq 32, L_0x5cba146fb520, L_0x74ff64db71c8;
    .scope S_0x5cba146849e0;
T_0 ;
    %wait E_0x5cba14686e50;
    %load/vec4 v0x5cba146e4f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5cba146e51e0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5cba146e4ea0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5cba146e5040_0;
    %load/vec4 v0x5cba146e4b80_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5cba146e4760_0;
    %load/vec4 v0x5cba146e5100_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cba146e4ac0, 0, 4;
    %load/vec4 v0x5cba146e51e0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5cba146e51e0_0, 0;
T_0.2 ;
    %load/vec4 v0x5cba146e4d00_0;
    %load/vec4 v0x5cba146e4920_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5cba146e4ea0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5cba146e4ea0_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5cba14677c90;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cba146e6760_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5cba14677c90;
T_2 ;
    %wait E_0x5cba146719b0;
    %load/vec4 v0x5cba146e7100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0x5cba146e6900_0;
    %load/vec4 v0x5cba146e69d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 3;
    %store/vec4 v0x5cba146e6c30_0, 0, 3;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5cba146e6c30_0, 0, 3;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5cba146e6c30_0, 0, 3;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5cba146e6c30_0, 0, 3;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5cba146e6c30_0, 0, 3;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x5cba146e6d10_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %pad/s 3;
    %store/vec4 v0x5cba146e6c30_0, 0, 3;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5cba14677c90;
T_3 ;
    %wait E_0x5cba14688ae0;
    %load/vec4 v0x5cba146e6e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x5cba146e6f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cba146e6dd0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5cba146e7100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cba146e6760_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5cba146e7100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x5cba146e65b0_0;
    %assign/vec4 v0x5cba146e6f60_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x5cba146e6f60_0;
    %cmpi/e 0, 0, 48;
    %flag_mov 8, 4;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 1, 0, 48;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %load/vec4 v0x5cba146e6f60_0;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %assign/vec4 v0x5cba146e71e0_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cba146e6820_0, 0, 32;
T_3.11 ;
    %load/vec4 v0x5cba146e6820_0;
    %cmpi/s 47, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.12, 5;
    %load/vec4 v0x5cba146e71e0_0;
    %load/vec4 v0x5cba146e6820_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %load/vec4 v0x5cba146e6760_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v0x5cba146e6820_0;
    %pad/s 6;
    %assign/vec4 v0x5cba146e6b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cba146e6760_0, 0;
T_3.15 ;
T_3.13 ;
    %load/vec4 v0x5cba146e6820_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cba146e6820_0, 0, 32;
    %jmp T_3.11;
T_3.12 ;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v0x5cba146e71e0_0;
    %load/vec4 v0x5cba146e6b50_0;
    %pad/u 33;
    %subi 16, 0, 33;
    %ix/vec4 4;
    %shiftr 4;
    %assign/vec4 v0x5cba146e7020_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x5cba146e6b50_0;
    %assign/vec4 v0x5cba146e6a70_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x5cba146e7020_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5cba146e66a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cba146e6dd0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cba146e6760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cba146e6dd0_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5cba146e6c30_0;
    %assign/vec4 v0x5cba146e7100_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5cba146e73e0;
T_4 ;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5cba146e8ac0_0, 0, 17;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5cba146e8110_0, 0, 6;
    %end;
    .thread T_4;
    .scope S_0x5cba146e73e0;
T_5 ;
    %pushi/vec4 32768, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e8350, 4, 0;
    %pushi/vec4 38355, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e8350, 4, 0;
    %pushi/vec4 20826, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e8350, 4, 0;
    %pushi/vec4 11377, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e8350, 4, 0;
    %pushi/vec4 5739, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e8350, 4, 0;
    %pushi/vec4 2927, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e8350, 4, 0;
    %pushi/vec4 1472, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e8350, 4, 0;
    %pushi/vec4 744, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e8350, 4, 0;
    %pushi/vec4 373, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e8350, 4, 0;
    %pushi/vec4 186, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e8350, 4, 0;
    %pushi/vec4 93, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e8350, 4, 0;
    %pushi/vec4 47, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e8350, 4, 0;
    %pushi/vec4 24, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e8350, 4, 0;
    %pushi/vec4 12, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e8350, 4, 0;
    %pushi/vec4 6, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e8350, 4, 0;
    %pushi/vec4 3, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e8350, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x5cba146e73e0;
T_6 ;
    %pushi/vec4 98304, 0, 17;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e7f40, 4, 0;
    %pushi/vec4 114688, 0, 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e7f40, 4, 0;
    %pushi/vec4 106496, 0, 17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e7f40, 4, 0;
    %pushi/vec4 102400, 0, 17;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e7f40, 4, 0;
    %pushi/vec4 100352, 0, 17;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e7f40, 4, 0;
    %pushi/vec4 99328, 0, 17;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e7f40, 4, 0;
    %pushi/vec4 98816, 0, 17;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e7f40, 4, 0;
    %pushi/vec4 98560, 0, 17;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e7f40, 4, 0;
    %pushi/vec4 98432, 0, 17;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e7f40, 4, 0;
    %pushi/vec4 98368, 0, 17;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e7f40, 4, 0;
    %pushi/vec4 98336, 0, 17;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e7f40, 4, 0;
    %pushi/vec4 98320, 0, 17;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e7f40, 4, 0;
    %pushi/vec4 98312, 0, 17;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e7f40, 4, 0;
    %pushi/vec4 98308, 0, 17;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e7f40, 4, 0;
    %pushi/vec4 98306, 0, 17;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e7f40, 4, 0;
    %pushi/vec4 98305, 0, 17;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e7f40, 4, 0;
    %end;
    .thread T_6;
    .scope S_0x5cba146e73e0;
T_7 ;
    %wait E_0x5cba146c9420;
    %load/vec4 v0x5cba146e87f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x5cba146e8290_0;
    %load/vec4 v0x5cba146e81d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.4, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.5, 8;
T_7.4 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.5, 8;
 ; End of false expr.
    %blend;
T_7.5;
    %pad/s 2;
    %store/vec4 v0x5cba146e84f0_0, 0, 2;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x5cba146e8110_0;
    %pad/u 32;
    %cmpi/e 16, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.6, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_7.7, 8;
T_7.6 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_7.7, 8;
 ; End of false expr.
    %blend;
T_7.7;
    %pad/s 2;
    %store/vec4 v0x5cba146e84f0_0, 0, 2;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5cba146e8690_0;
    %load/vec4 v0x5cba146e85d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %pad/s 2;
    %store/vec4 v0x5cba146e84f0_0, 0, 2;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5cba146e73e0;
T_8 ;
    %wait E_0x5cba14688ae0;
    %load/vec4 v0x5cba146e8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cba146e87f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cba146e8690_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5cba146e8410_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5cba146e88d0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5cba146e8ac0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5cba146e8110_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5cba146e87f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v0x5cba146e81d0_0;
    %load/vec4 v0x5cba146e8290_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x5cba146e8050_0;
    %assign/vec4 v0x5cba146e88d0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x5cba146e8ac0_0, 0;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v0x5cba146e8110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cba146e8690_0, 0;
T_8.6 ;
    %jmp T_8.5;
T_8.3 ;
    %ix/getv 4, v0x5cba146e8110_0;
    %load/vec4a v0x5cba146e7f40, 4;
    %load/vec4 v0x5cba146e88d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_8.8, 5;
    %load/vec4 v0x5cba146e88d0_0;
    %load/vec4 v0x5cba146e88d0_0;
    %ix/getv 4, v0x5cba146e8110_0;
    %shiftr 4;
    %sub;
    %assign/vec4 v0x5cba146e88d0_0, 0;
    %load/vec4 v0x5cba146e8ac0_0;
    %ix/getv 4, v0x5cba146e8110_0;
    %load/vec4a v0x5cba146e8350, 4;
    %pad/u 17;
    %add;
    %assign/vec4 v0x5cba146e8ac0_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x5cba146e88d0_0;
    %assign/vec4 v0x5cba146e88d0_0, 0;
    %load/vec4 v0x5cba146e8ac0_0;
    %assign/vec4 v0x5cba146e8ac0_0, 0;
T_8.9 ;
    %load/vec4 v0x5cba146e8110_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x5cba146e8110_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5cba146e8ac0_0;
    %assign/vec4 v0x5cba146e8410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5cba146e8690_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %load/vec4 v0x5cba146e84f0_0;
    %assign/vec4 v0x5cba146e87f0_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5cba14678060;
T_9 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5cba146e9f50_0, 0, 2;
    %end;
    .thread T_9;
    .scope S_0x5cba14678060;
T_10 ;
    %pushi/vec4 120362, 0, 48;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e9bf0, 4, 0;
    %pushi/vec4 65536, 0, 48;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e9bf0, 4, 0;
    %pushi/vec4 1, 0, 48;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cba146e9bf0, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x5cba14678060;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cba146e9850_0, 0, 1;
T_11.0 ;
    %delay 5, 0;
    %load/vec4 v0x5cba146e9850_0;
    %inv;
    %store/vec4 v0x5cba146e9850_0, 0, 1;
    %jmp T_11.0;
    %end;
    .thread T_11;
    .scope S_0x5cba14678060;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cba146ea140_0, 0, 1;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5cba146e9b30_0, 0, 48;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cba146ea140_0, 0, 1;
    %pushi/vec4 30, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5cba14688ae0;
    %load/vec4 v0x5cba146e9f50_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x5cba146e9bf0, 4;
    %store/vec4 v0x5cba146e9b30_0, 0, 48;
    %load/vec4 v0x5cba146e9f50_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5cba146e9f50_0, 0;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %delay 1000, 0;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5cba14678060;
T_13 ;
    %vpi_call 2 84 "$dumpfile", "top_logc_tb.vcd" {0 0 0};
    %vpi_call 2 85 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5cba14678060 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "tb/logc/tb_top_logc.v";
    "verilog/logc/fifo.v";
    "verilog/logc/top_logc.v";
    "verilog/logc/int_calc.v";
    "verilog/logc/log_frac_calc.v";
