# harvard-risc-5stage-cpu
A fully pipelined Harvard RISC CPU implementing a 5-stage pipeline (IF, ID, EX, MEM, WB), hazard detection, forwarding, branching logic, and separate instruction/data memories. Designed for educational architecture projects and hardware experimentation in VHDL.
