
---------- Begin Simulation Statistics ----------
simSeconds                                   0.002018                       # Number of seconds simulated (Second)
simTicks                                   2018063000                       # Number of ticks simulated (Tick)
finalTick                                  2018063000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     24.84                       # Real time elapsed on the host (Second)
hostTickRate                                 81231049                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                      5967311                       # Number of instructions simulated (Count)
simOps                                        6535253                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   240195                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     263056                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          4036127                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                         7167919                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      393                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                        7980638                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                  10915                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               633058                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            625879                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 122                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             3893105                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.049942                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.224040                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   1568805     40.30%     40.30% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                    440033     11.30%     51.60% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                    400354     10.28%     61.88% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    395922     10.17%     72.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    478613     12.29%     84.35% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    253053      6.50%     90.85% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    197814      5.08%     95.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     82558      2.12%     98.05% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     75953      1.95%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               3893105                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   23805     12.03%     12.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     12.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                    1216      0.61%     12.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     12.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     12.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     12.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     12.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     12.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     12.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     12.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     12.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     12.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     12.65% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     19      0.01%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     14      0.01%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     12.66% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 157803     79.77%     92.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14972      7.57%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       148952      1.87%      1.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       4232977     53.04%     54.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         7645      0.10%     55.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv          2724      0.03%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     55.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       296061      3.71%     58.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       592539      7.42%     66.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     66.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     66.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       296084      3.71%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     69.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      2035410     25.50%     95.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       368119      4.61%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total        7980638                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.977301                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              197829                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.024789                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 15327079                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                 6052776                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses         5197380                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  4736046                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 1748673                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         1632259                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                     5772129                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     2257386                       # Number of vector alu accesses (Count)
system.cpu.numInsts                           7951756                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       2021452                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     28882                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                 720                       # Number of nop insts executed (Count)
system.cpu.numRefs                            2387984                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                         748699                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       366532                       # Number of stores executed (Count)
system.cpu.numRate                           1.970145                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1528                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          143022                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                     5967311                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                       6535253                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.676373                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.676373                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.478475                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.478475                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                    8925496                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   3817142                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    3410675                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     1956375                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    1953285                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   4755028                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      209                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads         976077                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        374459                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads         9353                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores        13366                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                  889202                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            802011                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             21629                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               460462                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                13765                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  457465                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.993491                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17630                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 46                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6878                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1341                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5537                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          692                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          631254                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             271                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             21372                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      3794396                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.722438                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.621335                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         1900065     50.08%     50.08% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          616364     16.24%     66.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          572593     15.09%     81.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           37840      1.00%     82.41% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4           98504      2.60%     85.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5           45989      1.21%     86.22% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           49238      1.30%     87.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           49271      1.30%     88.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          424532     11.19%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      3794396                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted              5967670                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                6535612                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1191428                       # Number of memory references committed (Count)
system.cpu.commit.loads                        854795                       # Number of loads committed (Count)
system.cpu.commit.amos                            104                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         112                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                     698904                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          1631703                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     5015993                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11039                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       148295      2.27%      2.27% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      4001679     61.23%     63.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         7075      0.11%     63.61% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv         2571      0.04%     63.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     63.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     63.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     63.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     63.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     63.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     63.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     63.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       296011      4.53%     68.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       592423      9.06%     77.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     77.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     77.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       296035      4.53%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.77% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead       854795     13.08%     94.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       336633      5.15%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total      6535612                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        424532                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data         771117                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total            771117                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data        771117                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total           771117                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       470936                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          470936                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       470936                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         470936                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   9551909498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   9551909498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   9551909498                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   9551909498                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1242053                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1242053                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1242053                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1242053                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.379159                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.379159                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.379159                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.379159                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 20282.818680                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 20282.818680                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 20282.818680                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 20282.818680                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1379888                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          520                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs       253758                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets           13                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs       5.437811                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets           40                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       135167                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            135167                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       182218                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        182218                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       182218                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       182218                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       288718                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       288718                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       288718                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       288718                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   4548332203                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   4548332203                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   4548332203                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   4548332203                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.232452                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.232452                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.232452                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.232452                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 15753.545685                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 15753.545685                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 15753.545685                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 15753.545685                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 287700                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       440298                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          440298                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       465211                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        465211                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   9211809500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   9211809500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       905509                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       905509                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.513756                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.513756                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 19801.357878                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 19801.357878                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       178749                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       178749                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       286462                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       286462                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   4415516000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   4415516000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.316355                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.316355                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 15413.967647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 15413.967647                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           98                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              98                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             6                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       252000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       252000                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          104                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          104                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.057692                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.057692                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        42000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        42000                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            6                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       246000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       246000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.057692                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.057692                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        41000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        41000                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       330819                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         330819                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5594                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5594                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    335925090                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    335925090                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       336413                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       336413                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.016628                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.016628                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 60050.963532                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 60050.963532                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3469                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3469                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2125                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2125                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    128772295                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    128772295                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.006317                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.006317                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 60598.727059                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 60598.727059                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2018063000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1005.423059                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1059939                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             288724                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               3.671115                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1005.423059                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.981858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.981858                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          930                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            5257352                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           5257352                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2018063000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   504373                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               2277902                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    693451                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                395532                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  21847                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               427869                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   883                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                7377473                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2990                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles             834387                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                        7022722                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                      889202                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             476436                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3031179                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   45400                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  636                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          4149                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    783954                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  8314                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            3893105                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.983313                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.952605                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  2443087     62.75%     62.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    84889      2.18%     64.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   166730      4.28%     69.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    98236      2.52%     71.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   244286      6.27%     78.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   177336      4.56%     82.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                    54072      1.39%     83.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   175818      4.52%     88.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   448651     11.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              3893105                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.220311                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.739966                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst         781192                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            781192                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        781192                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           781192                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2762                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2762                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2762                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2762                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    183988498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    183988498                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    183988498                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    183988498                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       783954                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        783954                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       783954                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       783954                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.003523                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.003523                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.003523                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.003523                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 66614.228096                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 66614.228096                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 66614.228096                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 66614.228096                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          979                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      65.266667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1893                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1893                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          612                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           612                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          612                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          612                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2150                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2150                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2150                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2150                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    143885500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    143885500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    143885500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    143885500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.002743                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.002743                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.002743                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.002743                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66923.488372                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66923.488372                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66923.488372                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66923.488372                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1893                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       781192                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          781192                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2762                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2762                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    183988498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    183988498                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       783954                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       783954                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.003523                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.003523                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 66614.228096                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 66614.228096                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          612                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          612                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2150                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2150                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    143885500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    143885500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.002743                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.002743                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66923.488372                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66923.488372                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2018063000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           254.043863                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               783341                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2149                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             364.514193                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   254.043863                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.992359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.992359                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           85                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          103                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            3137965                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           3137965                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2018063000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     21847                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     987597                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    75651                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts                7169032                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 3650                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                   976077                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  374459                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   387                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     35961                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    26430                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             82                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           8142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        15737                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                23879                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                  6839976                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                 6829639                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   4355279                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                   6540824                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.692127                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.665861                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       24490                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  121282                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   39                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  82                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  37826                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9281                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 244327                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples             854795                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             30.656471                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            46.957105                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 377708     44.19%     44.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                15790      1.85%     46.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               108614     12.71%     58.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                74625      8.73%     67.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49               188521     22.05%     89.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                37511      4.39%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 7040      0.82%     94.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  391      0.05%     94.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  253      0.03%     94.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  408      0.05%     94.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                749      0.09%     94.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1335      0.16%     95.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2089      0.24%     95.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4333      0.51%     95.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              14269      1.67%     97.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1356      0.16%     97.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1481      0.17%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3758      0.44%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1118      0.13%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2306      0.27%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4329      0.51%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                608      0.07%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                211      0.02%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                136      0.02%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                115      0.01%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                131      0.02%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                254      0.03%     99.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                377      0.04%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                923      0.11%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                293      0.03%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             3763      0.44%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1244                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total               854795                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2018063000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2018063000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2018063000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   2018063000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   2018063000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  21847                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                   644960                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 1373396                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          33987                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                    928725                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                890190                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                7285248                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  3265                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 687772                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 104771                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  33389                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands             8194251                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    15508489                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                  7962114                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  2004742                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps               7443614                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   750637                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     382                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  91                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   1882037                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         10531413                       # The number of ROB reads (Count)
system.cpu.rob.writes                        14433305                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  5967311                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    6535253                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    56                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    449                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                 274790                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    275239                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   449                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                274790                       # number of overall hits (Count)
system.l2.overallHits::total                   275239                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1701                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                13793                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   15494                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1701                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               13793                       # number of overall misses (Count)
system.l2.overallMisses::total                  15494                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       135809000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1131211000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1267020000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      135809000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1131211000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1267020000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2150                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             288583                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                290733                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2150                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            288583                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               290733                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.791163                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.047796                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.053293                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.791163                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.047796                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.053293                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 79840.681952                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 82013.412601                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    81774.880599                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 79840.681952                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 82013.412601                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   81774.880599                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 1633                       # number of writebacks (Count)
system.l2.writebacks::total                      1633                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1701                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            13793                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               15494                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1701                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           13793                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              15494                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    118809000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    993281000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1112090000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    118809000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    993281000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1112090000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.791163                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.047796                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.053293                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.791163                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.047796                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.053293                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 69846.560847                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 72013.412601                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 71775.526010                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 69846.560847                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 72013.412601                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 71775.526010                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          12018                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          165                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            165                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              3                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 3                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          138                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             138                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          141                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           141                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.978723                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.978723                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          138                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          138                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2617500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2617500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.978723                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.978723                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18967.391304                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18967.391304                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             449                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                449                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1701                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1701                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    135809000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    135809000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2150                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2150                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.791163                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.791163                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 79840.681952                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 79840.681952                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1701                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1701                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    118809000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    118809000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.791163                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.791163                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 69846.560847                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 69846.560847                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                654                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   654                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1467                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1467                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    118365500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      118365500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2121                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2121                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.691655                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.691655                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 80685.412406                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 80685.412406                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1467                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1467                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    103695500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    103695500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.691655                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.691655                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 70685.412406                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 70685.412406                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         274136                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            274136                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        12326                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           12326                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1012845500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1012845500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       286462                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        286462                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.043028                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.043028                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 82171.466818                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 82171.466818                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        12326                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        12326                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    889585500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    889585500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.043028                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.043028                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 72171.466818                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 72171.466818                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1892                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1892                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1892                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1892                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       135167                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           135167                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       135167                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       135167                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2018063000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3896.513818                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       580162                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      16117                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                      35.996898                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      89.027605                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       297.239498                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3510.246716                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.021735                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.072568                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.856994                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.951297                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  190                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  330                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 1255                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2321                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    4659845                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   4659845                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2018063000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      1633.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1700.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     13770.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001934718500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds           97                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds           98                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               32379                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1508                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       15493                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       1633                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     15493                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     1633                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     23                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      21.33                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 15493                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 1633                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    9772                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    3692                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1419                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     557                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     89                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    100                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                     99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                     98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples           98                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean     157.857143                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean    105.856128                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    375.371239                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127            66     67.35%     67.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           24     24.49%     91.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            6      6.12%     97.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            1      1.02%     98.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3712-3839            1      1.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total            98                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples           97                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.494845                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.472086                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.891204                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               73     75.26%     75.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                2      2.06%     77.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               20     20.62%     97.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                2      2.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total            97                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                    1472                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  991552                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               104512                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              491338476.54904729                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              51788274.20154871                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    2018038500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     117834.78                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       108800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       881280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       102784                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 53913083.982016414404                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 436695980.254332959652                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 50932007.573599040508                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1700                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        13793                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         1633                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     48840000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    425509250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  40890937250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     28729.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     30849.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  25040377.99                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       108800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       882752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         991552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       108800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       108800                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       104512                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       104512                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1700                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        13793                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           15493                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         1633                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           1633                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       53913084                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      437425393                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         491338477                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     53913084                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      53913084                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     51788274                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         51788274                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     51788274                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      53913084                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     437425393                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        543126751                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                15470                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                1606                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          964                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          868                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1015                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1040                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          891                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          975                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          910                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1005                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1098                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          798                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          860                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1064                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          994                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1075                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          982                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           80                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          221                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          130                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           63                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8           71                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9           38                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          104                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           57                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          123                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           65                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               184286750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              77350000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          474349250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                11912.52                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           30662.52                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               11073                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               1210                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            71.58                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           75.34                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         4788                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   227.929825                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   137.924499                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   277.764513                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2240     46.78%     46.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1333     27.84%     74.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          367      7.66%     82.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          169      3.53%     85.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          134      2.80%     88.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           81      1.69%     90.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           86      1.80%     92.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           28      0.58%     92.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          350      7.31%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         4788                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                990080                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             102784                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              490.609064                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               50.932008                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.23                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                3.83                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.40                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               71.93                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2018063000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        17528700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         9297750                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       54749520                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       4708440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 159191760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    483919740                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    367425120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1096821030                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   543.501878                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    950824000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF     67340000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    999899000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        16693320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         8872710                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       55706280                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       3643560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 159191760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    661968930                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    217488960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1123565520                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   556.754432                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    558965000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF     67340000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1391758000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2018063000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               14026                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          1633                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              9840                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1467                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1467                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          14026                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            138                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        42597                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   42597                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1096064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1096064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              15631                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    15631    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                15631                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2018063000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            37459000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           82483250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          27104                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        11473                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             288611                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       136800                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1893                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           162918                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2121                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2121                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2150                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        286462                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           141                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          141                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6192                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       865148                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 871340                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       258688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     27120000                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                27378688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           12018                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    104512                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            302892                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002347                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.048393                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  302181     99.77%     99.77% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     711      0.23%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              302892                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2018063000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          427293500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3224997                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         432945000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        580467                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       289593                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             710                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          710                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
