head	1.2;
access;
symbols
	OPENBSD_6_2:1.2.0.34
	OPENBSD_6_2_BASE:1.2
	OPENBSD_6_1:1.2.0.32
	OPENBSD_6_1_BASE:1.2
	OPENBSD_6_0:1.2.0.30
	OPENBSD_6_0_BASE:1.2
	OPENBSD_5_9:1.2.0.24
	OPENBSD_5_9_BASE:1.2
	OPENBSD_5_8:1.2.0.26
	OPENBSD_5_8_BASE:1.2
	OPENBSD_5_7:1.2.0.18
	OPENBSD_5_7_BASE:1.2
	OPENBSD_5_6:1.2.0.22
	OPENBSD_5_6_BASE:1.2
	OPENBSD_5_5:1.2.0.20
	OPENBSD_5_5_BASE:1.2
	OPENBSD_5_4:1.2.0.16
	OPENBSD_5_4_BASE:1.2
	OPENBSD_5_3:1.2.0.14
	OPENBSD_5_3_BASE:1.2
	OPENBSD_5_2:1.2.0.10
	OPENBSD_5_2_BASE:1.2
	OPENBSD_5_1_BASE:1.2
	OPENBSD_5_1:1.2.0.12
	OPENBSD_5_0:1.2.0.8
	OPENBSD_5_0_BASE:1.2
	OPENBSD_4_9:1.2.0.6
	OPENBSD_4_9_BASE:1.2
	OPENBSD_4_8:1.2.0.4
	OPENBSD_4_8_BASE:1.2
	OPENBSD_4_7:1.2.0.2
	OPENBSD_4_7_BASE:1.2
	OPENBSD_4_6:1.1.0.22
	OPENBSD_4_6_BASE:1.1
	OPENBSD_4_5:1.1.0.18
	OPENBSD_4_5_BASE:1.1
	OPENBSD_4_4:1.1.0.16
	OPENBSD_4_4_BASE:1.1
	OPENBSD_4_3:1.1.0.14
	OPENBSD_4_3_BASE:1.1
	OPENBSD_4_2:1.1.0.12
	OPENBSD_4_2_BASE:1.1
	OPENBSD_4_1:1.1.0.10
	OPENBSD_4_1_BASE:1.1
	OPENBSD_4_0:1.1.0.8
	OPENBSD_4_0_BASE:1.1
	OPENBSD_3_9:1.1.0.6
	OPENBSD_3_9_BASE:1.1
	OPENBSD_3_8:1.1.0.4
	OPENBSD_3_8_BASE:1.1
	OPENBSD_3_7:1.1.0.2
	OPENBSD_3_7_BASE:1.1;
locks; strict;
comment	@ * @;


1.2
date	2009.08.16.18.21.57;	author jsg;	state Exp;
branches;
next	1.1;

1.1
date	2004.12.29.01.02.31;	author jsg;	state Exp;
branches;
next	;


desc
@@


1.2
log
@remove use of BITS and BIT macros
@
text
@/*	$OpenBSD: sa2400reg.h,v 1.1 2004/12/29 01:02:31 jsg Exp $	*/
/* $NetBSD: sa2400reg.h,v 1.2 2004/12/12 06:37:59 dyoung Exp $ */

/*
 * Copyright (c) 2005 David Young.  All rights reserved.
 *
 * This code was written by David Young.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 * 3. Neither the name of the author nor the names of any co-contributors
 *    may be used to endorse or promote products derived from this software
 *    without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY David Young ``AS IS'' AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO,
 * THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A
 * PARTICULAR PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL David
 * Young BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,
 * EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED
 * TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
 * OF SUCH DAMAGE.
 */

#ifndef _DEV_IC_SA2400REG_H_
#define	_DEV_IC_SA2400REG_H_

/*
 * Serial bus format for Philips SA2400 Single-chip Transceiver.
 */
#define SA2400_TWI_DATA_MASK	0xffffff00
#define SA2400_TWI_WREN		(1<<7)		/* enable write */
#define SA2400_TWI_ADDR_MASK	0x7f

/*
 * Registers for Philips SA2400 Single-chip Transceiver.
 */
#define SA2400_SYNA		0		/* Synthesizer Register A */
#define SA2400_SYNA_FM		(1<<21)		/* fractional modulus select,
						 * 0: /8 (default)
						 * 1: /5
						 */
#define	SA2400_SYNA_NF_MASK	0x1c0000	/* fractional increment value,
						 * 0 to 7, default 4
						 */
#define	SA2400_SYNA_N_MASK	0x3fffc	/* main divider division ratio,
						 * 512 to 65535, default 615
						 */

#define SA2400_SYNB		1		/* Synthesizer Register B */
#define SA2400_SYNB_R_MASK	0x3ff000	/* reference divider ratio,
						 * 4 to 1023, default 11
						 */
#define SA2400_SYNB_L_MASK	0xc00	/* lock detect mode */
#define SA2400_SYNB_L_INACTIVE0	LSHIFT(0, SA2400_SYNB_L_MASK)
#define SA2400_SYNB_L_INACTIVE1	LSHIFT(1, SA2400_SYNB_L_MASK)
#define SA2400_SYNB_L_NORMAL	LSHIFT(2, SA2400_SYNB_L_MASK)
#define SA2400_SYNB_L_INACTIVE2	LSHIFT(3, SA2400_SYNB_L_MASK)

#define	SA2400_SYNB_ON		(1<<9)		/* power on/off,
						 * 0: inverted chip mode control
						 * 1: as defined by chip mode
						 *    (see SA2400_OPMODE)
						 */
#define	SA2400_SYNB_ONE		(1<<8)		/* always 1 */
#define	SA2400_SYNB_FC_MASK	0xff	/* fractional compensation
						 * charge pump current DAC,
						 * 0 to 255, default 80.
						 */

#define SA2400_SYNC		2		/* Synthesizer Register C */
#define SA2400_SYNC_CP_MASK	0xc0	/* charge pump current
						 * setting
						 */
#define SA2400_SYNC_CP_NORMAL_	LSHIFT(0, SA2400_SYNC_CP_MASK)
#define SA2400_SYNC_CP_THIRD_	LSHIFT(1, SA2400_SYNC_CP_MASK)
#define SA2400_SYNC_CP_NORMAL	LSHIFT(2, SA2400_SYNC_CP_MASK) /* recommended */
#define SA2400_SYNC_CP_THIRD	LSHIFT(3, SA2400_SYNC_CP_MASK)

#define SA2400_SYNC_SM_MASK	0x38	/* comparison divider select,
						 * 0 to 4, extra division
						 * ratio is 2**SM.
						 */
#define SA2400_SYNC_ZERO	(1<<2)		/* always 0 */

#define SA2400_SYND		3		/* Synthesizer Register D */
#define SA2400_SYND_ZERO1_MASK	0x3e0000	/* always 0 */
#define SA2400_SYND_TPHPSU	(1<<16)		/* T[phpsu], 1: disable
						 * PHP speedup pump,
						 * overrides SA2400_SYND_TSPU
						 */
#define SA2400_SYND_TPSU	(1<<15)		/* T[spu], 1: speedup on,
						 * 0: speedup off
						 */
#define SA2400_SYND_ZERO2_MASK	0x7ff8	/* always 0 */

#define	SA2400_OPMODE		4		/* Operating mode, filter tuner,
						 * other controls
						 */
#define SA2400_OPMODE_ADC	(1<<19)	/* 1: in Rx mode, RSSI-ADC always on
					 * 0: RSSI-ADC only on during AGC
					 */
#define SA2400_OPMODE_FTERR	(1<<18)	/* read-only filter tuner error:
					 * 1 if tuner out of range
					 */
/* Rx & Tx filter tuning, write tuning value (test mode only) or
 * read tuner setting (in normal mode).
 */
#define SA2400_OPMODE_FILTTUNE_MASK	0x38000

#define SA2400_OPMODE_V2P5	(1<<14)	/* external reference voltage
					 * (pad v2p5) on
					 */
#define SA2400_OPMODE_I1M	(1<<13)	/* external reference current ... */
#define SA2400_OPMODE_I0P3	(1<<12)	/* external reference current ... */
#define SA2400_OPMODE_IN22	(1<<10)	/* xtal input frequency,
					 * 0: 44 MHz
					 * 1: 22 MHz
					 */
#define SA2400_OPMODE_CLK	(1<<9)	/* reference clock output on */
#define SA2400_OPMODE_XO	(1<<8)	/* xtal oscillator on */
#define SA2400_OPMODE_DIGIN	(1<<7)	/* use digital Tx inputs (FIRDAC) */
#define SA2400_OPMODE_RXLV	(1<<6)	/* Rx output common mode voltage,
					 * 0: V[DD]/2
					 * 1: 1.25V
					 */
#define SA2400_OPMODE_VEO       (1<<5)	/* make internal vco
					 * available at vco pads (vcoextout)
					 */
#define SA2400_OPMODE_VEI	(1<<4)	/* use external vco input (vcoextin) */
/* main operating mode */
#define SA2400_OPMODE_MODE_MASK		0xf
#define SA2400_OPMODE_MODE_SLEEP	LSHIFT(0, SA2400_OPMODE_MODE_MASK)
#define SA2400_OPMODE_MODE_TXRX		LSHIFT(1, SA2400_OPMODE_MODE_MASK)
#define SA2400_OPMODE_MODE_WAIT		LSHIFT(2, SA2400_OPMODE_MODE_MASK)
#define SA2400_OPMODE_MODE_RXMGC	LSHIFT(3, SA2400_OPMODE_MODE_MASK)
#define SA2400_OPMODE_MODE_FCALIB	LSHIFT(4, SA2400_OPMODE_MODE_MASK)
#define SA2400_OPMODE_MODE_DCALIB	LSHIFT(5, SA2400_OPMODE_MODE_MASK)
#define SA2400_OPMODE_MODE_FASTTXRXMGC	LSHIFT(6, SA2400_OPMODE_MODE_MASK)
#define SA2400_OPMODE_MODE_RESET	LSHIFT(7, SA2400_OPMODE_MODE_MASK)
#define SA2400_OPMODE_MODE_VCOCALIB	LSHIFT(8, SA2400_OPMODE_MODE_MASK)

#define	SA2400_OPMODE_DEFAULTS						\
	(SA2400_OPMODE_XO | SA2400_OPMODE_RXLV | SA2400_OPMODE_CLK |	\
	 SA2400_OPMODE_I0P3 | LSHIFT(3, SA2400_OPMODE_FILTTUNE_MASK))

#define	SA2400_AGC		5		/* AGC adjustment */
#define SA2400_AGC_TARGETSIGN	(1<<23)		/* fine-tune AGC target:
						 * -7dB to 7dB, sign bit ... */
#define SA2400_AGC_TARGET_MASK	0x700000	/* ... plus 0dB - 7dB */
#define SA2400_AGC_MAXGAIN_MASK	0xf8000	/* maximum AGC gain, 0 to 31,
						 * (yields 54dB to 85dB)
						 */
/* write: settling time after baseband gain switching, units of
 *        182 nanoseconds.
 * read:  output of RSSI/Tx-peak detector's ADC in 5-bit Gray code.
 */
#define SA2400_AGC_BBPDELAY_MASK	0x7c00
#define SA2400_AGC_ADCVAL_MASK		SA2400_AGC_BBPDELAY_MASK

/* write: settling time after LNA gain switching, units of
 *        182 nanoseconds
 * read:  2nd sample of RSSI in AGC cycle
 */
#define SA2400_AGC_LNADELAY_MASK	0x3e0
#define SA2400_AGC_SAMPLE2_MASK		SA2400_AGC_LNADELAY_MASK

/* write: time between turning on Rx and AGCSET, units of
 *        182 nanoseconds
 * read:  1st sample of RSSI in AGC cycle
 */
#define SA2400_AGC_RXONDELAY_MASK	0x1f
#define SA2400_AGC_SAMPLE1_MASK		SA2400_AGC_RXONDELAY_MASK

#define SA2400_MANRX		6	/* Manual receiver control settings */
#define SA2400_MANRX_AHSN	(1<<23)	/* 1: AGC w/ high S/N---switch LNA at
					 *    step 52 (recommended)
					 * 0: switch LNA at step 60
					 */

/* If _RXOSQON, Q offset is
 * (_RXOSQSIGN ? -1 : 1) * (1 + _RXOSQ_MASK) * 8 millivolts,
 * otherwise, Q offset is 0.
 *
 * Ditto I offset.
 */
#define SA2400_MANRX_RXOSQON	(1<<22)		/* Rx Q-channel correction. */
#define SA2400_MANRX_RXOSQSIGN	(1<<21)
#define SA2400_MANRX_RXOSQ_MASK	0x1c0000

#define SA2400_MANRX_RXOSION	(1<<17)		/* Rx I-channel correction. */
#define SA2400_MANRX_RXOSISIGN	(1<<16)
#define SA2400_MANRX_RXOSI_MASK	0xe000
#define SA2400_MANRX_TEN	(1<<12)		/* use 10MHz offset cancellation
						 * cornerpoint for brief period
						 * after each gain change
						 */

/* DC offset cancellation cornerpoint select
 * write: in RXMGC, set the cornerpoint
 * read:  in other modes, read AGC-controlled cornerpoint
 */
#define SA2400_MANRX_CORNERFREQ_MASK	0xc00

/* write: in RXMGC mode, sets receiver gain
 * read:  in other modes, read AGC-controlled gain
 */
#define SA2400_MANRX_RXGAIN_MASK	0x3ff

#define SA2400_TX	7		/* Transmitter settings */
/* Tx offsets
 *
 * write: in test mode, sets the offsets
 * read:  in normal mode, returns automatic settings
 */
#define SA2400_TX_TXOSQON	(1<<19)
#define SA2400_TX_TXOSQSIGN	(1<<18)
#define SA2400_TX_TXOSQ_MASK	0x38000
#define SA2400_TX_TXOSION	(1<<14)
#define SA2400_TX_TXOSISIGN	(1<<13)
#define SA2400_TX_TXOSI_MASK	0x1c00

#define SA2400_TX_RAMP_MASK	0x300	/* Ramp-up delay,
						 * 0: 1us
						 * 1: 2us
						 * 2: 3us
						 * 3: 4us
						 * datasheet says, "ramp-up
						 * time always 1us". huh?
						 */
#define SA2400_TX_HIGAIN_MASK	0xf0	/* Transmitter gain settings
						 * for TXHI output
						 */
#define SA2400_TX_LOGAIN_MASK	0xf	/* Transmitter gain settings
						 * for TXLO output
						 */

#define SA2400_VCO	8			/* VCO settings */
#define SA2400_VCO_ZERO		0x60	/* always zero */
#define SA2400_VCO_VCERR	(1<<4)	/* VCO calibration error flag---no
					 * band with low enough frequency
					 * could be found
					 */
#define SA2400_VCO_VCOBAND_MASK	0xf	/* VCO band,
						 * write: in test mode, sets
						 *        VCO band
						 * read:  in normal mode,
						 *        the result of
						 *        calibration (VCOCAL).
						 *        0 = highest
						 *        frequencies 
						 */
#endif /* _DEV_IC_SA2400REG_H_ */
@


1.1
log
@Driver for Realtek 802.11 devices from NetBSD.
Not yet working.
@
text
@d1 1
a1 1
/*	$OpenBSD$	*/
d41 3
a43 3
#define SA2400_TWI_DATA_MASK	BITS(31,8)
#define SA2400_TWI_WREN		BIT(7)		/* enable write */
#define SA2400_TWI_ADDR_MASK	BITS(6,0)
d49 1
a49 1
#define SA2400_SYNA_FM		BIT(21)		/* fractional modulus select,
d53 1
a53 1
#define	SA2400_SYNA_NF_MASK	BITS(20,18)	/* fractional increment value,
d56 1
a56 1
#define	SA2400_SYNA_N_MASK	BITS(17,2)	/* main divider division ratio,
d61 1
a61 1
#define SA2400_SYNB_R_MASK	BITS(21,12)	/* reference divider ratio,
d64 1
a64 1
#define SA2400_SYNB_L_MASK	BITS(11,10)	/* lock detect mode */
d70 1
a70 1
#define	SA2400_SYNB_ON		BIT(9)		/* power on/off,
d75 2
a76 2
#define	SA2400_SYNB_ONE		BIT(8)		/* always 1 */
#define	SA2400_SYNB_FC_MASK	BITS(7,0)	/* fractional compensation
d82 1
a82 1
#define SA2400_SYNC_CP_MASK	BITS(7,6)	/* charge pump current
d90 1
a90 1
#define SA2400_SYNC_SM_MASK	BITS(5,3)	/* comparison divider select,
d94 1
a94 1
#define SA2400_SYNC_ZERO	BIT(2)		/* always 0 */
d97 2
a98 2
#define SA2400_SYND_ZERO1_MASK	BITS(21,17)	/* always 0 */
#define SA2400_SYND_TPHPSU	BIT(16)		/* T[phpsu], 1: disable
d102 1
a102 1
#define SA2400_SYND_TPSU	BIT(15)		/* T[spu], 1: speedup on,
d105 1
a105 1
#define SA2400_SYND_ZERO2_MASK	BITS(14,3)	/* always 0 */
d110 1
a110 1
#define SA2400_OPMODE_ADC	BIT(19)	/* 1: in Rx mode, RSSI-ADC always on
d113 1
a113 1
#define SA2400_OPMODE_FTERR	BIT(18)	/* read-only filter tuner error:
d119 1
a119 1
#define SA2400_OPMODE_FILTTUNE_MASK	BITS(17,15)
d121 1
a121 1
#define SA2400_OPMODE_V2P5	BIT(14)	/* external reference voltage
d124 3
a126 3
#define SA2400_OPMODE_I1M	BIT(13)	/* external reference current ... */
#define SA2400_OPMODE_I0P3	BIT(12)	/* external reference current ... */
#define SA2400_OPMODE_IN22	BIT(10)	/* xtal input frequency,
d130 4
a133 4
#define SA2400_OPMODE_CLK	BIT(9)	/* reference clock output on */
#define SA2400_OPMODE_XO	BIT(8)	/* xtal oscillator on */
#define SA2400_OPMODE_DIGIN	BIT(7)	/* use digital Tx inputs (FIRDAC) */
#define SA2400_OPMODE_RXLV	BIT(6)	/* Rx output common mode voltage,
d137 1
a137 1
#define SA2400_OPMODE_VEO       BIT(5)	/* make internal vco
d140 1
a140 1
#define SA2400_OPMODE_VEI	BIT(4)	/* use external vco input (vcoextin) */
d142 1
a142 1
#define SA2400_OPMODE_MODE_MASK		BITS(3,0)
d158 1
a158 1
#define SA2400_AGC_TARGETSIGN	BIT(23)		/* fine-tune AGC target:
d160 2
a161 2
#define SA2400_AGC_TARGET_MASK	BITS(22,20)	/* ... plus 0dB - 7dB */
#define SA2400_AGC_MAXGAIN_MASK	BITS(19,15)	/* maximum AGC gain, 0 to 31,
d168 1
a168 1
#define SA2400_AGC_BBPDELAY_MASK	BITS(14,10)
d175 1
a175 1
#define SA2400_AGC_LNADELAY_MASK	BITS(9,5)
d182 1
a182 1
#define SA2400_AGC_RXONDELAY_MASK	BITS(4,0)
d186 1
a186 1
#define SA2400_MANRX_AHSN	BIT(23)	/* 1: AGC w/ high S/N---switch LNA at
d197 8
a204 8
#define SA2400_MANRX_RXOSQON	BIT(22)		/* Rx Q-channel correction. */
#define SA2400_MANRX_RXOSQSIGN	BIT(21)
#define SA2400_MANRX_RXOSQ_MASK	BITS(20,18)

#define SA2400_MANRX_RXOSION	BIT(17)		/* Rx I-channel correction. */
#define SA2400_MANRX_RXOSISIGN	BIT(16)
#define SA2400_MANRX_RXOSI_MASK	BITS(15,13)
#define SA2400_MANRX_TEN	BIT(12)		/* use 10MHz offset cancellation
d213 1
a213 1
#define SA2400_MANRX_CORNERFREQ_MASK	BITS(11,10)
d218 1
a218 1
#define SA2400_MANRX_RXGAIN_MASK	BITS(9,0)
d226 6
a231 6
#define SA2400_TX_TXOSQON	BIT(19)
#define SA2400_TX_TXOSQSIGN	BIT(18)
#define SA2400_TX_TXOSQ_MASK	BITS(17,15)
#define SA2400_TX_TXOSION	BIT(14)
#define SA2400_TX_TXOSISIGN	BIT(13)
#define SA2400_TX_TXOSI_MASK	BITS(12,10)
d233 1
a233 1
#define SA2400_TX_RAMP_MASK	BITS(9,8)	/* Ramp-up delay,
d241 1
a241 1
#define SA2400_TX_HIGAIN_MASK	BITS(7,4)	/* Transmitter gain settings
d244 1
a244 1
#define SA2400_TX_LOGAIN_MASK	BITS(3,0)	/* Transmitter gain settings
d249 2
a250 2
#define SA2400_VCO_ZERO		BITS(6,5)	/* always zero */
#define SA2400_VCO_VCERR	BIT(4)	/* VCO calibration error flag---no
d254 1
a254 1
#define SA2400_VCO_VCOBAND_MASK	BITS(3,0)	/* VCO band,
@

