Log of make all 
Thu Sep  9 16:43:51 2021

INFO: AWSTERIA_REPO is /home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio
INFO: AWSTERIA_INFRA_REPO is /home/nikhil/git_clones/AWSteria_Infra
INFO: FLUTE_REPO is /home/nikhil/git_clones/Flute
INFO: BLUESPEC_HOME is /home/nikhil/git_clones/bsc/inst
mkdir -p build_dir
INFO: Re-compiling Core (CPU, Caches)
bsc -u -elab -sim  -bdir build_dir  -simdir build_dir  -info-dir build_dir  -D RV64 -D ISA_PRIV_M  -D ISA_PRIV_U  -D ISA_PRIV_S -D SV39 -D ISA_I  -D ISA_M  -D ISA_A  -D ISA_C -D ISA_F  -D ISA_D  -D INCLUDE_FDIV  -D INCLUDE_FSQRT -D SHIFT_BARREL -D MULT_SYNTH -D Near_Mem_Caches -D FABRIC64 -D WATCH_TOHOST -D MEM_512b -D INCLUDE_PC_TRACE  -D INCLUDE_GDB_CONTROL  -D CORE_SMALL -D NUM_CORES=1 -D CACHE_LARGE  -D INCLUDE_DDR_B -keep-fires -aggressive-conditions -no-warn-action-shadowing -no-show-timestamps -check-assert -suppress-warnings G0020 +RTS -K128M -RTS  -show-range-conflict  -p :/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache:/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib:/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/RV64G_OOO:/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src:/home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW:/home/nikhil/git_clones/Flute/src_Core/CPU:/home/nikhil/git_clones/Flute/src_Core/ISA:/home/nikhil/git_clones/Flute/src_Core/RegFiles:/home/nikhil/git_clones/Flute/src_Core/Core_v2:/home/nikhil/git_clones/Flute/src_Core/Cache_Config:/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2:/home/nikhil/git_clones/Flute/src_Core/PLIC:/home/nikhil/git_clones/Flute/src_Core/Near_Mem_IO:/home/nikhil/git_clones/Flute/src_Core/Debug_Module:/home/nikhil/git_clones/Flute/src_Core/BSV_Additional_Libs:/home/nikhil/git_clones/Flute/src_Testbench/Fabrics/AXI4:/home/nikhil/git_clones/Flute/src_Testbench/Fabrics/AXI4_Lite:/home/nikhil/git_clones/Flute/src_Testbench/SoC:/home/nikhil/git_clones/AWSteria_Infra/Include_API:/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW:+  /home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Top_HW_Side.bsv
checking package dependencies
Warning: Unknown position: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/SoC_Map.bsv
  Ignoring:
    /home/nikhil/git_clones/Flute/src_Testbench/SoC/SoC_Map.bsv
Warning: Unknown position: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/Boot_ROM.bsv
  Ignoring:
    /home/nikhil/git_clones/Flute/src_Testbench/SoC/Boot_ROM.bsv
Warning: "/home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/Boot_ROM.bsv", line 41, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/fn_read_ROM_RV64.bsvi
  Ignoring:
    /home/nikhil/git_clones/Flute/src_Testbench/SoC/fn_read_ROM_RV64.bsvi
Warning: Unknown position: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/UART_Model.bsv
  Ignoring:
    /home/nikhil/git_clones/Flute/src_Testbench/SoC/UART_Model.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/BSV_Additional_Libs/Cur_Cycle.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/BSV_Additional_Libs/GetPut_Aux.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/BSV_Additional_Libs/Semi_FIFOF.bsv
compiling /home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Bytevec.bsv
code generation for mkBytevec starts
Warning: "/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Bytevec.bsv", line 209, column 9: (G0023)
  The condition for rule `rl_debug_bytevec_C_to_BSV' is always false.
  Removing...
Warning: "/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Bytevec.bsv", line 676, column 9: (G0023)
  The condition for rule `rl_bogus' is always false. Removing...
Warning: "/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Bytevec.bsv", line 165, column 8: (G0010)
  Rule "fo_AXI4_Wr_Addr_i16_a64_u0_deq" was treated as more urgent than
  "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0". Conflicts:
    "fo_AXI4_Wr_Addr_i16_a64_u0_deq" cannot fire before "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0":
      calls to
	rg_credits_AXI4_Wr_Addr_i16_a64_u0.write vs. rg_credits_AXI4_Wr_Addr_i16_a64_u0.read
    "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0" cannot fire before "fo_AXI4_Wr_Addr_i16_a64_u0_deq":
      calls to
	rg_credits_AXI4_Wr_Addr_i16_a64_u0.write vs. rg_credits_AXI4_Wr_Addr_i16_a64_u0.read
Warning: "/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Bytevec.bsv", line 165, column 8: (G0010)
  Rule "fo_AXI4_Wr_Data_d512_u0_deq" was treated as more urgent than
  "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0". Conflicts:
    "fo_AXI4_Wr_Data_d512_u0_deq" cannot fire before "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0":
      calls to
	rg_credits_AXI4_Wr_Data_d512_u0.write vs. rg_credits_AXI4_Wr_Data_d512_u0.read
    "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0" cannot fire before "fo_AXI4_Wr_Data_d512_u0_deq":
      calls to
	rg_credits_AXI4_Wr_Data_d512_u0.write vs. rg_credits_AXI4_Wr_Data_d512_u0.read
Warning: "/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Bytevec.bsv", line 165, column 8: (G0010)
  Rule "fo_AXI4_Rd_Addr_i16_a64_u0_deq" was treated as more urgent than
  "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0". Conflicts:
    "fo_AXI4_Rd_Addr_i16_a64_u0_deq" cannot fire before "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0":
      calls to
	rg_credits_AXI4_Rd_Addr_i16_a64_u0.write vs. rg_credits_AXI4_Rd_Addr_i16_a64_u0.read
    "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0" cannot fire before "fo_AXI4_Rd_Addr_i16_a64_u0_deq":
      calls to
	rg_credits_AXI4_Rd_Addr_i16_a64_u0.write vs. rg_credits_AXI4_Rd_Addr_i16_a64_u0.read
Warning: "/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Bytevec.bsv", line 165, column 8: (G0010)
  Rule "fo_AXI4L_Wr_Addr_a32_u0_deq" was treated as more urgent than
  "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0". Conflicts:
    "fo_AXI4L_Wr_Addr_a32_u0_deq" cannot fire before "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0":
      calls to
	rg_credits_AXI4L_Wr_Addr_a32_u0.write vs. rg_credits_AXI4L_Wr_Addr_a32_u0.read
    "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0" cannot fire before "fo_AXI4L_Wr_Addr_a32_u0_deq":
      calls to
	rg_credits_AXI4L_Wr_Addr_a32_u0.write vs. rg_credits_AXI4L_Wr_Addr_a32_u0.read
Warning: "/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Bytevec.bsv", line 165, column 8: (G0010)
  Rule "fo_AXI4L_Wr_Data_d32_deq" was treated as more urgent than
  "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0". Conflicts:
    "fo_AXI4L_Wr_Data_d32_deq" cannot fire before "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0":
      calls to
	rg_credits_AXI4L_Wr_Data_d32.write vs. rg_credits_AXI4L_Wr_Data_d32.read
    "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0" cannot fire before "fo_AXI4L_Wr_Data_d32_deq":
      calls to
	rg_credits_AXI4L_Wr_Data_d32.write vs. rg_credits_AXI4L_Wr_Data_d32.read
Warning: "/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Bytevec.bsv", line 165, column 8: (G0010)
  Rule "fo_AXI4L_Rd_Addr_a32_u0_deq" was treated as more urgent than
  "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0". Conflicts:
    "fo_AXI4L_Rd_Addr_a32_u0_deq" cannot fire before "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0":
      calls to
	rg_credits_AXI4L_Rd_Addr_a32_u0.write vs. rg_credits_AXI4L_Rd_Addr_a32_u0.read
    "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0" cannot fire before "fo_AXI4L_Rd_Addr_a32_u0_deq":
      calls to
	rg_credits_AXI4L_Rd_Addr_a32_u0.write vs. rg_credits_AXI4L_Rd_Addr_a32_u0.read
Warning: "/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Bytevec.bsv", line 165, column 8: (G0010)
  Rule "rl_C_to_BSV_credits_only" was treated as more urgent than
  "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0". Conflicts:
    "rl_C_to_BSV_credits_only" cannot fire before "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0":
      calls to
	rg_credits_AXI4_Wr_Resp_i16_u0.write vs. rg_credits_AXI4_Wr_Resp_i16_u0.read
    "rl_BSV_to_C_AXI4_Wr_Resp_i16_u0" cannot fire before "rl_C_to_BSV_credits_only":
      calls to
	rg_credits_AXI4_Wr_Resp_i16_u0.write vs. rg_credits_AXI4_Wr_Resp_i16_u0.read
Warning: "/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Bytevec.bsv", line 165, column 8: (G0010)
  Rule "fo_AXI4_Wr_Addr_i16_a64_u0_deq" was treated as more urgent than
  "rl_BSV_to_C_credits_only". Conflicts:
    "fo_AXI4_Wr_Addr_i16_a64_u0_deq" cannot fire before "rl_BSV_to_C_credits_only":
      calls to
	rg_credits_AXI4_Wr_Addr_i16_a64_u0.write vs. rg_credits_AXI4_Wr_Addr_i16_a64_u0.read
    "rl_BSV_to_C_credits_only" cannot fire before "fo_AXI4_Wr_Addr_i16_a64_u0_deq":
      calls to
	rg_credits_AXI4_Wr_Addr_i16_a64_u0.write vs. rg_credits_AXI4_Wr_Addr_i16_a64_u0.read
Warning: "/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Bytevec.bsv", line 165, column 8: (G0010)
  Rule "fo_AXI4_Wr_Data_d512_u0_deq" was treated as more urgent than
  "rl_BSV_to_C_credits_only". Conflicts:
    "fo_AXI4_Wr_Data_d512_u0_deq" cannot fire before "rl_BSV_to_C_credits_only":
      calls to
	rg_credits_AXI4_Wr_Data_d512_u0.write vs. rg_credits_AXI4_Wr_Data_d512_u0.read
    "rl_BSV_to_C_credits_only" cannot fire before "fo_AXI4_Wr_Data_d512_u0_deq":
      calls to
	rg_credits_AXI4_Wr_Data_d512_u0.write vs. rg_credits_AXI4_Wr_Data_d512_u0.read
Warning: "/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Bytevec.bsv", line 165, column 8: (G0010)
  Rule "fo_AXI4_Rd_Addr_i16_a64_u0_deq" was treated as more urgent than
  "rl_BSV_to_C_credits_only". Conflicts:
    "fo_AXI4_Rd_Addr_i16_a64_u0_deq" cannot fire before "rl_BSV_to_C_credits_only":
      calls to
	rg_credits_AXI4_Rd_Addr_i16_a64_u0.write vs. rg_credits_AXI4_Rd_Addr_i16_a64_u0.read
    "rl_BSV_to_C_credits_only" cannot fire before "fo_AXI4_Rd_Addr_i16_a64_u0_deq":
      calls to
	rg_credits_AXI4_Rd_Addr_i16_a64_u0.write vs. rg_credits_AXI4_Rd_Addr_i16_a64_u0.read
Warning: "/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Bytevec.bsv", line 165, column 8: (G0010)
  Rule "fo_AXI4L_Wr_Addr_a32_u0_deq" was treated as more urgent than
  "rl_BSV_to_C_credits_only". Conflicts:
    "fo_AXI4L_Wr_Addr_a32_u0_deq" cannot fire before "rl_BSV_to_C_credits_only":
      calls to
	rg_credits_AXI4L_Wr_Addr_a32_u0.write vs. rg_credits_AXI4L_Wr_Addr_a32_u0.read
    "rl_BSV_to_C_credits_only" cannot fire before "fo_AXI4L_Wr_Addr_a32_u0_deq":
      calls to
	rg_credits_AXI4L_Wr_Addr_a32_u0.write vs. rg_credits_AXI4L_Wr_Addr_a32_u0.read
Warning: "/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Bytevec.bsv", line 165, column 8: (G0010)
  Rule "fo_AXI4L_Wr_Data_d32_deq" was treated as more urgent than
  "rl_BSV_to_C_credits_only". Conflicts:
    "fo_AXI4L_Wr_Data_d32_deq" cannot fire before "rl_BSV_to_C_credits_only":
      calls to
	rg_credits_AXI4L_Wr_Data_d32.write vs. rg_credits_AXI4L_Wr_Data_d32.read
    "rl_BSV_to_C_credits_only" cannot fire before "fo_AXI4L_Wr_Data_d32_deq":
      calls to
	rg_credits_AXI4L_Wr_Data_d32.write vs. rg_credits_AXI4L_Wr_Data_d32.read
Warning: "/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Bytevec.bsv", line 165, column 8: (G0010)
  Rule "fo_AXI4L_Rd_Addr_a32_u0_deq" was treated as more urgent than
  "rl_BSV_to_C_credits_only". Conflicts:
    "fo_AXI4L_Rd_Addr_a32_u0_deq" cannot fire before "rl_BSV_to_C_credits_only":
      calls to
	rg_credits_AXI4L_Rd_Addr_a32_u0.write vs. rg_credits_AXI4L_Rd_Addr_a32_u0.read
    "rl_BSV_to_C_credits_only" cannot fire before "fo_AXI4L_Rd_Addr_a32_u0_deq":
      calls to
	rg_credits_AXI4L_Rd_Addr_a32_u0.write vs. rg_credits_AXI4L_Rd_Addr_a32_u0.read
Elaborated module file created: build_dir/mkBytevec.ba
compiling /home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/C_Imports.bsv
Foreign import file created: build_dir/c_start_timing.ba
Foreign import file created: build_dir/c_end_timing.ba
Foreign import file created: build_dir/c_trygetchar.ba
Foreign import file created: build_dir/c_putchar.ba
Foreign import file created: build_dir/c_host_connect.ba
Foreign import file created: build_dir/c_host_disconnect.ba
Foreign import file created: build_dir/c_host_recv.ba
Foreign import file created: build_dir/c_host_recv2.ba
Foreign import file created: build_dir/c_host_recv_get_byte_j.ba
Foreign import file created: build_dir/c_host_send.ba
Foreign import file created: build_dir/c_host_send_put_byte_j.ba
Foreign import file created: build_dir/c_host_send2.ba
Foreign import file created: build_dir/c_trace_file_open.ba
Foreign import file created: build_dir/c_trace_file_load_byte_in_buffer.ba
Foreign import file created: build_dir/c_trace_file_load_word64_in_buffer.ba
Foreign import file created: build_dir/c_trace_file_write_buffer.ba
Foreign import file created: build_dir/c_trace_file_close.ba
compiling /home/nikhil/git_clones/AWSteria_Infra/Include_API/AWSteria_HW_IFC.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/BSV_Additional_Libs/EdgeFIFOFs.bsv
compiling /home/nikhil/git_clones/Flute/src_Testbench/Fabrics/AXI4/AXI4_Types.bsv
compiling /home/nikhil/git_clones/Flute/src_Testbench/Fabrics/AXI4_Lite/AXI4_Lite_Types.bsv
compiling /home/nikhil/git_clones/Flute/src_Testbench/Fabrics/AXI4/AXI4_Addr_Translator.bsv
compiling /home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/AWS_BSV_Top_Defs.bsv
compiling /home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/AWS_OCL_Adapter.bsv
code generation for mkOCL_Adapter starts
Elaborated module file created: build_dir/mkOCL_Adapter.ba
compiling /home/nikhil/git_clones/Flute/src_Core/ISA/PC_Trace.bsv
compiling /home/nikhil/git_clones/Flute/src_Testbench/SoC/External_Control.bsv
compiling /home/nikhil/git_clones/Flute/src_Testbench/Fabrics/AXI4/AXI4_Deburster.bsv
compiling /home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/DDR_Model.bsv
code generation for mkDDR_A_Model starts
Elaborated module file created: build_dir/mkDDR_A_Model.ba
code generation for mkDDR_B_Model starts
Elaborated module file created: build_dir/mkDDR_B_Model.ba
code generation for mkDDR_C_Model starts
Elaborated module file created: build_dir/mkDDR_C_Model.ba
code generation for mkDDR_D_Model starts
Elaborated module file created: build_dir/mkDDR_D_Model.ba
compiling /home/nikhil/git_clones/Flute/src_Testbench/Fabrics/AXI4/AXI4_Fabric.bsv
compiling /home/nikhil/git_clones/Flute/src_Testbench/Fabrics/AXI4/AXI4_Widener.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Core_v2/Fabric_Defs.bsv
compiling /home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/SoC_Map.bsv
code generation for mkSoC_Map starts
Elaborated module file created: build_dir/mkSoC_Map.ba
compiling /home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/AWS_SoC_Fabric.bsv
code generation for mkAWS_SoC_Fabric starts
Elaborated module file created: build_dir/mkAWS_SoC_Fabric.ba
compiling /home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/Boot_ROM.bsv
Warning: "/home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/Boot_ROM.bsv", line 41, column 1: (S0089)
  Multiple copies of a file were found in the path. Using:
    /home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/fn_read_ROM_RV64.bsvi
  Ignoring:
    /home/nikhil/git_clones/Flute/src_Testbench/SoC/fn_read_ROM_RV64.bsvi
code generation for mkBoot_ROM starts
Elaborated module file created: build_dir/mkBoot_ROM.ba
compiling /home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/UART_Model.bsv
code generation for mkUART starts
Elaborated module file created: build_dir/mkUART.ba
compiling /home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/AWS_Host_Access.bsv
code generation for mkAWS_Host_Access starts
Elaborated module file created: build_dir/mkAWS_Host_Access.ba
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/AXI_Widths.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Core_v2/Fabric_1x3.bsv
code generation for mkFabric_1x3 starts
Warning: "/home/nikhil/git_clones/Flute/src_Testbench/Fabrics/AXI4/AXI4_Fabric.bsv", line 227, column 15: (G0023)
  The condition for rule `fabric_rl_wr_xaction_no_such_slave' is always false.
  Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Testbench/Fabrics/AXI4/AXI4_Fabric.bsv", line 350, column 15: (G0023)
  The condition for rule `fabric_rl_rd_xaction_no_such_slave' is always false.
  Removing...
Elaborated module file created: build_dir/mkFabric_1x3.ba
compiling /home/nikhil/git_clones/Flute/src_Core/PLIC/PLIC.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/PLIC/PLIC_16_2_7.bsv
code generation for mkPLIC_16_2_7 starts
Elaborated module file created: build_dir/mkPLIC_16_2_7.ba
compiling /home/nikhil/git_clones/Flute/src_Core/BSV_Additional_Libs/ByteLane.bsv
compiling /home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/AWS_DDR4_Adapter.bsv
code generation for mkAWS_DDR4_Adapter starts
Warning: "/home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/AWS_DDR4_Adapter.bsv", line 278, column 8: (G0010)
  Rule "rl_miss_clean_req" was treated as more urgent than
  "rl_merge_rd_req". Conflicts:
    "rl_miss_clean_req" cannot fire before "rl_merge_rd_req":
      calls to rg_state.write vs. rg_state.read
    "rl_merge_rd_req" cannot fire before "rl_miss_clean_req":
      calls to
	f_reqs_rv.port1__write vs. f_reqs_rv.port0__read
	f_reqs_rv.port1__read vs. f_reqs_rv.port0__read
Elaborated module file created: build_dir/mkAWS_DDR4_Adapter.ba
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_IO/Near_Mem_IO_AXI4.bsv
code generation for mkNear_Mem_IO_AXI4 starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_IO/Near_Mem_IO_AXI4.bsv", line 99, column 8: (G0010)
  Rule "rl_reset" was treated as more urgent than "rl_soft_reset". Conflicts:
    "rl_reset" cannot fire before "rl_soft_reset":
      calls to f_reset_reqs.deq vs. f_reset_reqs.notEmpty
    "rl_soft_reset" cannot fire before "rl_reset":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_IO/Near_Mem_IO_AXI4.bsv", line 99, column 8: (G0010)
  Rule "rl_compare" was treated as more urgent than
  "rl_process_wr_req". Conflicts:
    "rl_compare" cannot fire before "rl_process_wr_req":
      calls to rg_mtip.write vs. rg_mtip.read
    "rl_process_wr_req" cannot fire before "rl_compare":
      calls to
	crg_time.port1__write vs. crg_time.port0__read
	crg_time.port1__read vs. crg_time.port0__read
	crg_timecmp.port1__write vs. crg_timecmp.port0__read
	crg_timecmp.port1__read vs. crg_timecmp.port0__read
Elaborated module file created: build_dir/mkNear_Mem_IO_AXI4.ba
compiling /home/nikhil/git_clones/Flute/src_Core/Debug_Module/DM_Common.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Debug_Module/DM_CPU_Req_Rsp.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/ISA/ISA_Decls.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Debug_Module/DM_Run_Control.bsv
code generation for mkDM_Run_Control starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/Debug_Module/DM_Run_Control.bsv", line 55, column 8: (G0036)
  Rule "rl_hart0_reset_rsp" will appear to fire before "rl_hart0_run_rsp" when
  both fire in the same clock cycle, affecting:
    calls to rg_hart0_running.write vs. rg_hart0_running.write
Warning: "/home/nikhil/git_clones/Flute/src_Core/Debug_Module/DM_Run_Control.bsv", line 55, column 8: (G0036)
  Rule "rl_hart0_reset_rsp" will appear to fire before "rl_ndm_reset_rsp" when
  both fire in the same clock cycle, affecting:
    calls to rg_hart0_running.write vs. rg_hart0_running.write
Elaborated module file created: build_dir/mkDM_Run_Control.ba
compiling /home/nikhil/git_clones/Flute/src_Core/Debug_Module/DM_Abstract_Commands.bsv
code generation for mkDM_Abstract_Commands starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/Debug_Module/DM_Abstract_Commands.bsv", line 52, column 8: (G0010)
  Rule "write" was treated as more urgent than
  "rl_csr_write_finish". Conflicts:
    "write" cannot fire before "rl_csr_write_finish":
      calls to
	rg_abstractcs_busy.write vs. rg_abstractcs_busy.read
	rg_command_access_reg_write.write vs. rg_command_access_reg_write.read
	rg_command_access_reg_regno.write vs. rg_command_access_reg_regno.read
    "rl_csr_write_finish" cannot fire before "write":
      calls to
	rg_abstractcs_busy.write vs. rg_abstractcs_busy.read
	rg_abstractcs_cmderr.write vs. rg_abstractcs_cmderr.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/Debug_Module/DM_Abstract_Commands.bsv", line 52, column 8: (G0010)
  Rule "write" was treated as more urgent than
  "rl_csr_read_finish". Conflicts:
    "write" cannot fire before "rl_csr_read_finish":
      calls to
	rg_abstractcs_busy.write vs. rg_abstractcs_busy.read
	rg_command_access_reg_write.write vs. rg_command_access_reg_write.read
	rg_command_access_reg_regno.write vs. rg_command_access_reg_regno.read
    "rl_csr_read_finish" cannot fire before "write":
      calls to
	rg_abstractcs_busy.write vs. rg_abstractcs_busy.read
	rg_abstractcs_cmderr.write vs. rg_abstractcs_cmderr.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/Debug_Module/DM_Abstract_Commands.bsv", line 52, column 8: (G0010)
  Rule "write" was treated as more urgent than
  "rl_gpr_write_finish". Conflicts:
    "write" cannot fire before "rl_gpr_write_finish":
      calls to
	rg_abstractcs_busy.write vs. rg_abstractcs_busy.read
	rg_command_access_reg_write.write vs. rg_command_access_reg_write.read
	rg_command_access_reg_regno.write vs. rg_command_access_reg_regno.read
    "rl_gpr_write_finish" cannot fire before "write":
      calls to
	rg_abstractcs_busy.write vs. rg_abstractcs_busy.read
	rg_abstractcs_cmderr.write vs. rg_abstractcs_cmderr.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/Debug_Module/DM_Abstract_Commands.bsv", line 52, column 8: (G0010)
  Rule "write" was treated as more urgent than
  "rl_gpr_read_finish". Conflicts:
    "write" cannot fire before "rl_gpr_read_finish":
      calls to
	rg_abstractcs_busy.write vs. rg_abstractcs_busy.read
	rg_command_access_reg_write.write vs. rg_command_access_reg_write.read
	rg_command_access_reg_regno.write vs. rg_command_access_reg_regno.read
    "rl_gpr_read_finish" cannot fire before "write":
      calls to
	rg_abstractcs_busy.write vs. rg_abstractcs_busy.read
	rg_abstractcs_cmderr.write vs. rg_abstractcs_cmderr.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/Debug_Module/DM_Abstract_Commands.bsv", line 52, column 8: (G0010)
  Rule "write" was treated as more urgent than
  "rl_fpr_write_finish". Conflicts:
    "write" cannot fire before "rl_fpr_write_finish":
      calls to
	rg_abstractcs_busy.write vs. rg_abstractcs_busy.read
	rg_command_access_reg_write.write vs. rg_command_access_reg_write.read
	rg_command_access_reg_regno.write vs. rg_command_access_reg_regno.read
    "rl_fpr_write_finish" cannot fire before "write":
      calls to
	rg_abstractcs_busy.write vs. rg_abstractcs_busy.read
	rg_abstractcs_cmderr.write vs. rg_abstractcs_cmderr.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/Debug_Module/DM_Abstract_Commands.bsv", line 52, column 8: (G0010)
  Rule "write" was treated as more urgent than
  "rl_fpr_read_finish". Conflicts:
    "write" cannot fire before "rl_fpr_read_finish":
      calls to
	rg_abstractcs_busy.write vs. rg_abstractcs_busy.read
	rg_command_access_reg_write.write vs. rg_command_access_reg_write.read
	rg_command_access_reg_regno.write vs. rg_command_access_reg_regno.read
    "rl_fpr_read_finish" cannot fire before "write":
      calls to
	rg_abstractcs_busy.write vs. rg_abstractcs_busy.read
	rg_abstractcs_cmderr.write vs. rg_abstractcs_cmderr.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/Debug_Module/DM_Abstract_Commands.bsv", line 52, column 8: (G0010)
  Rule "write" was treated as more urgent than
  "rl_unknown_write_start". Conflicts:
    "write" cannot fire before "rl_unknown_write_start":
      calls to
	rg_start_reg_access.write vs. rg_start_reg_access.read
	rg_abstractcs_busy.write vs. rg_abstractcs_busy.read
	rg_command_access_reg_write.write vs. rg_command_access_reg_write.read
	rg_command_access_reg_regno.write vs. rg_command_access_reg_regno.read
    "rl_unknown_write_start" cannot fire before "write":
      calls to
	rg_abstractcs_busy.write vs. rg_abstractcs_busy.read
	rg_abstractcs_cmderr.write vs. rg_abstractcs_cmderr.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/Debug_Module/DM_Abstract_Commands.bsv", line 52, column 8: (G0010)
  Rule "write" was treated as more urgent than
  "rl_unknown_read_start". Conflicts:
    "write" cannot fire before "rl_unknown_read_start":
      calls to
	rg_start_reg_access.write vs. rg_start_reg_access.read
	rg_abstractcs_busy.write vs. rg_abstractcs_busy.read
	rg_command_access_reg_write.write vs. rg_command_access_reg_write.read
	rg_command_access_reg_regno.write vs. rg_command_access_reg_regno.read
    "rl_unknown_read_start" cannot fire before "write":
      calls to
	rg_abstractcs_busy.write vs. rg_abstractcs_busy.read
	rg_abstractcs_cmderr.write vs. rg_abstractcs_cmderr.read
Elaborated module file created: build_dir/mkDM_Abstract_Commands.ba
compiling /home/nikhil/git_clones/Flute/src_Core/Debug_Module/DM_System_Bus.bsv
code generation for mkDM_System_Bus starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/Debug_Module/DM_System_Bus.bsv", line 176, column 8: (G0036)
  Rule "reset" will appear to fire before "rl_sb_write_response" when both
  fire in the same clock cycle, affecting:
    calls to rg_sbcs_sberror.write vs. rg_sbcs_sberror.write
Elaborated module file created: build_dir/mkDM_System_Bus.ba
compiling /home/nikhil/git_clones/Flute/src_Core/Debug_Module/Debug_Module.bsv
code generation for mkDebug_Module starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/Debug_Module/Debug_Module.bsv", line 128, column 8: (G0010)
  Rule "dmi_write" was treated as more urgent than "rl_reset". Conflicts:
    "dmi_write" cannot fire before "rl_reset":
      calls to dm_run_control.write vs. dm_run_control.dmactive
    "rl_reset" cannot fire before "dmi_write":
      calls to
	dm_run_control.reset vs. dm_run_control.write
	dm_abstract_commands.reset vs. dm_abstract_commands.write
	dm_system_bus.reset vs. dm_system_bus.write
Elaborated module file created: build_dir/mkDebug_Module.ba
compiling /home/nikhil/git_clones/Flute/src_Core/ISA/TV_Info.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/RegFiles/FPR_RegFile.bsv
code generation for mkFPR_RegFile starts
Elaborated module file created: build_dir/mkFPR_RegFile.ba
compiling /home/nikhil/git_clones/Flute/src_Core/RegFiles/GPR_RegFile.bsv
code generation for mkGPR_RegFile starts
Elaborated module file created: build_dir/mkGPR_RegFile.ba
compiling /home/nikhil/git_clones/Flute/src_Core/CPU/CPU_Globals.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/CPU/CPU_Decode_C.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/CPU/EX_ALU_functions.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Cache_Config/Cache_Decls_RV64_Sv39_8KB_2way.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Cache_Decls.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/MMU_Cache_Common.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Near_Mem_IFC.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Core_v2/Core_IFC.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/CPU/CPU_IFC.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Core_v2/Dma_Server_Mux.bsv
code generation for mkDma_Server_Mux_Fabric starts
Warning: "/home/nikhil/git_clones/Flute/src_Testbench/Fabrics/AXI4/AXI4_Fabric.bsv", line 227, column 15: (G0023)
  The condition for rule `fabric_rl_wr_xaction_no_such_slave' is always false.
  Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Testbench/Fabrics/AXI4/AXI4_Fabric.bsv", line 227, column 15: (G0023)
  The condition for rule `fabric_rl_wr_xaction_no_such_slave_1' is always
  false. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Testbench/Fabrics/AXI4/AXI4_Fabric.bsv", line 350, column 15: (G0023)
  The condition for rule `fabric_rl_rd_xaction_no_such_slave' is always false.
  Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Testbench/Fabrics/AXI4/AXI4_Fabric.bsv", line 350, column 15: (G0023)
  The condition for rule `fabric_rl_rd_xaction_no_such_slave_1' is always
  false. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Core_v2/Dma_Server_Mux.bsv", line 112, column 8: (G0010)
  Rule "fabric_rl_wr_xaction_master_to_slave" was treated as more urgent than
  "fabric_rl_wr_xaction_master_to_slave_1". Conflicts:
    "fabric_rl_wr_xaction_master_to_slave" cannot fire before "fabric_rl_wr_xaction_master_to_slave_1":
      calls to
	fabric_xactors_to_slaves_0_f_wr_addr.enq vs. fabric_xactors_to_slaves_0_f_wr_addr.enq
	fabric_v_f_wr_mis_0.enq vs. fabric_v_f_wr_mis_0.enq
    "fabric_rl_wr_xaction_master_to_slave_1" cannot fire before "fabric_rl_wr_xaction_master_to_slave":
      calls to
	fabric_xactors_to_slaves_0_f_wr_addr.enq vs. fabric_xactors_to_slaves_0_f_wr_addr.enq
	fabric_v_f_wr_mis_0.enq vs. fabric_v_f_wr_mis_0.enq
Warning: "/home/nikhil/git_clones/Flute/src_Core/Core_v2/Dma_Server_Mux.bsv", line 112, column 8: (G0010)
  Rule "fabric_rl_wr_xaction_master_to_slave_data" was treated as more urgent
  than "fabric_rl_wr_xaction_master_to_slave_data_1". Conflicts:
    "fabric_rl_wr_xaction_master_to_slave_data" cannot fire before "fabric_rl_wr_xaction_master_to_slave_data_1":
      calls to
	fabric_xactors_to_slaves_0_f_wr_data.enq vs. fabric_xactors_to_slaves_0_f_wr_data.enq
    "fabric_rl_wr_xaction_master_to_slave_data_1" cannot fire before "fabric_rl_wr_xaction_master_to_slave_data":
      calls to
	fabric_xactors_to_slaves_0_f_wr_data.enq vs. fabric_xactors_to_slaves_0_f_wr_data.enq
Warning: "/home/nikhil/git_clones/Flute/src_Core/Core_v2/Dma_Server_Mux.bsv", line 112, column 8: (G0010)
  Rule "fabric_rl_rd_xaction_master_to_slave" was treated as more urgent than
  "fabric_rl_rd_xaction_master_to_slave_1". Conflicts:
    "fabric_rl_rd_xaction_master_to_slave" cannot fire before "fabric_rl_rd_xaction_master_to_slave_1":
      calls to
	fabric_xactors_to_slaves_0_f_rd_addr.enq vs. fabric_xactors_to_slaves_0_f_rd_addr.enq
	fabric_v_f_rd_mis_0.enq vs. fabric_v_f_rd_mis_0.enq
    "fabric_rl_rd_xaction_master_to_slave_1" cannot fire before "fabric_rl_rd_xaction_master_to_slave":
      calls to
	fabric_xactors_to_slaves_0_f_rd_addr.enq vs. fabric_xactors_to_slaves_0_f_rd_addr.enq
	fabric_v_f_rd_mis_0.enq vs. fabric_v_f_rd_mis_0.enq
Elaborated module file created: build_dir/mkDma_Server_Mux_Fabric.ba
code generation for mkDma_Server_Mux starts
Elaborated module file created: build_dir/mkDma_Server_Mux.ba
compiling /home/nikhil/git_clones/Flute/src_Core/CPU/CPU_Fetch_C.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/CPU/CPU_StageD.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/MMIO_AXI4_Adapter.bsv
code generation for mkMMIO_AXI4_Adapter_2 starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/MMIO_AXI4_Adapter.bsv", line 435, column 8: (G0010)
  Rule "ifc_rl_rd_req" was treated as more urgent than
  "ifc_rl_rd_req_1". Conflicts:
    "ifc_rl_rd_req" cannot fire before "ifc_rl_rd_req_1":
      calls to
	ifc_rg_rd_rsps_pending.write vs. ifc_rg_rd_rsps_pending.read
	ifc_master_xactor_f_rd_addr.enq vs. ifc_master_xactor_f_rd_addr.enq
	ifc_f_rd_rsp_control.enq vs. ifc_f_rd_rsp_control.enq
    "ifc_rl_rd_req_1" cannot fire before "ifc_rl_rd_req":
      calls to
	ifc_rg_rd_rsps_pending.write vs. ifc_rg_rd_rsps_pending.read
	ifc_master_xactor_f_rd_addr.enq vs. ifc_master_xactor_f_rd_addr.enq
	ifc_f_rd_rsp_control.enq vs. ifc_f_rd_rsp_control.enq
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/MMIO_AXI4_Adapter.bsv", line 435, column 8: (G0010)
  Rule "ifc_rl_rd_req_1" was treated as more urgent than
  "ifc_rl_rd_req_2". Conflicts:
    "ifc_rl_rd_req_1" cannot fire before "ifc_rl_rd_req_2":
      calls to
	ifc_rg_rd_rsps_pending.write vs. ifc_rg_rd_rsps_pending.read
	ifc_master_xactor_f_rd_addr.enq vs. ifc_master_xactor_f_rd_addr.enq
	ifc_f_rd_rsp_control.enq vs. ifc_f_rd_rsp_control.enq
    "ifc_rl_rd_req_2" cannot fire before "ifc_rl_rd_req_1":
      calls to
	ifc_rg_rd_rsps_pending.write vs. ifc_rg_rd_rsps_pending.read
	ifc_master_xactor_f_rd_addr.enq vs. ifc_master_xactor_f_rd_addr.enq
	ifc_f_rd_rsp_control.enq vs. ifc_f_rd_rsp_control.enq
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/MMIO_AXI4_Adapter.bsv", line 435, column 8: (G0010)
  Rule "ifc_rl_rd_req_2" was treated as more urgent than
  "ifc_rl_rd_data". Conflicts:
    "ifc_rl_rd_req_2" cannot fire before "ifc_rl_rd_data":
      calls to
	ifc_rg_rd_rsps_pending.write vs. ifc_rg_rd_rsps_pending.read
	ifc_rg_rd_beat.write vs. ifc_rg_rd_beat.read
    "ifc_rl_rd_data" cannot fire before "ifc_rl_rd_req_2":
      calls to ifc_rg_rd_rsps_pending.write vs. ifc_rg_rd_rsps_pending.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/MMIO_AXI4_Adapter.bsv", line 435, column 8: (G0010)
  Rule "ifc_rl_rd_req_2" was treated as more urgent than
  "ifc_rl_wr_req". Conflicts:
    "ifc_rl_rd_req_2" cannot fire before "ifc_rl_wr_req":
      calls to ifc_rg_rd_rsps_pending.write vs. ifc_rg_rd_rsps_pending.read
    "ifc_rl_wr_req" cannot fire before "ifc_rl_rd_req_2":
      calls to ifc_rg_wr_rsps_pending.write vs. ifc_rg_wr_rsps_pending.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/MMIO_AXI4_Adapter.bsv", line 435, column 8: (G0010)
  Rule "ifc_rl_wr_req" was treated as more urgent than
  "ifc_rl_wr_req_1". Conflicts:
    "ifc_rl_wr_req" cannot fire before "ifc_rl_wr_req_1":
      calls to
	ifc_rg_wr_rsps_pending.write vs. ifc_rg_wr_rsps_pending.read
	ifc_master_xactor_f_wr_addr.enq vs. ifc_master_xactor_f_wr_addr.enq
	ifc_rg_awlen.write vs. ifc_rg_awlen.read
	ifc_rg_wr_beat.write vs. ifc_rg_wr_beat.read
    "ifc_rl_wr_req_1" cannot fire before "ifc_rl_wr_req":
      calls to
	ifc_rg_wr_rsps_pending.write vs. ifc_rg_wr_rsps_pending.read
	ifc_master_xactor_f_wr_addr.enq vs. ifc_master_xactor_f_wr_addr.enq
	ifc_rg_awlen.write vs. ifc_rg_awlen.read
	ifc_rg_wr_beat.write vs. ifc_rg_wr_beat.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/MMIO_AXI4_Adapter.bsv", line 435, column 8: (G0010)
  Rule "ifc_rl_wr_req_1" was treated as more urgent than
  "ifc_rl_wr_req_2". Conflicts:
    "ifc_rl_wr_req_1" cannot fire before "ifc_rl_wr_req_2":
      calls to
	ifc_rg_wr_rsps_pending.write vs. ifc_rg_wr_rsps_pending.read
	ifc_master_xactor_f_wr_addr.enq vs. ifc_master_xactor_f_wr_addr.enq
	ifc_rg_awlen.write vs. ifc_rg_awlen.read
	ifc_rg_wr_beat.write vs. ifc_rg_wr_beat.read
    "ifc_rl_wr_req_2" cannot fire before "ifc_rl_wr_req_1":
      calls to
	ifc_rg_wr_rsps_pending.write vs. ifc_rg_wr_rsps_pending.read
	ifc_master_xactor_f_wr_addr.enq vs. ifc_master_xactor_f_wr_addr.enq
	ifc_rg_awlen.write vs. ifc_rg_awlen.read
	ifc_rg_wr_beat.write vs. ifc_rg_wr_beat.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/MMIO_AXI4_Adapter.bsv", line 435, column 8: (G0010)
  Rule "ifc_rl_rd_req_2" was treated as more urgent than
  "ifc_rl_wr_data". Conflicts:
    "ifc_rl_rd_req_2" cannot fire before "ifc_rl_wr_data":
      calls to ifc_v_f_reqs_2.deq vs. ifc_v_f_reqs_2.deq
    "ifc_rl_wr_data" cannot fire before "ifc_rl_rd_req_2":
      calls to
	ifc_v_f_reqs_2.deq vs. ifc_v_f_reqs_2.first
	ifc_v_f_reqs_2.deq vs. ifc_v_f_reqs_2.deq
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/MMIO_AXI4_Adapter.bsv", line 435, column 8: (G0010)
  Rule "ifc_rl_wr_req_2" was treated as more urgent than
  "ifc_rl_wr_rsp". Conflicts:
    "ifc_rl_wr_req_2" cannot fire before "ifc_rl_wr_rsp":
      calls to ifc_rg_wr_rsps_pending.write vs. ifc_rg_wr_rsps_pending.read
    "ifc_rl_wr_rsp" cannot fire before "ifc_rl_wr_req_2":
      calls to ifc_rg_wr_rsps_pending.write vs. ifc_rg_wr_rsps_pending.read
Elaborated module file created: build_dir/mkMMIO_AXI4_Adapter_2.ba
compiling /home/nikhil/git_clones/Flute/src_Core/RegFiles/CSR_MSTATUS.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/RegFiles/CSR_MIP.bsv
code generation for mkCSR_MIP starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/RegFiles/CSR_MIP.bsv", line 70, column 8: (G0036)
  Rule "reset" will appear to fire before "timer_interrupt_req" when both fire
  in the same clock cycle, affecting:
    calls to rg_mtip.write vs. rg_mtip.write
Warning: "/home/nikhil/git_clones/Flute/src_Core/RegFiles/CSR_MIP.bsv", line 70, column 8: (G0036)
  Rule "reset" will appear to fire before "software_interrupt_req" when both
  fire in the same clock cycle, affecting:
    calls to rg_msip.write vs. rg_msip.write
Warning: "/home/nikhil/git_clones/Flute/src_Core/RegFiles/CSR_MIP.bsv", line 70, column 8: (G0036)
  Rule "reset" will appear to fire before "s_external_interrupt_req" when both
  fire in the same clock cycle, affecting:
    calls to rg_seip.write vs. rg_seip.write
Warning: "/home/nikhil/git_clones/Flute/src_Core/RegFiles/CSR_MIP.bsv", line 70, column 8: (G0036)
  Rule "mav_write" will appear to fire before "s_external_interrupt_req" when
  both fire in the same clock cycle, affecting:
    calls to rg_seip.write vs. rg_seip.write
Warning: "/home/nikhil/git_clones/Flute/src_Core/RegFiles/CSR_MIP.bsv", line 70, column 8: (G0036)
  Rule "reset" will appear to fire before "m_external_interrupt_req" when both
  fire in the same clock cycle, affecting:
    calls to rg_meip.write vs. rg_meip.write
Elaborated module file created: build_dir/mkCSR_MIP.ba
compiling /home/nikhil/git_clones/Flute/src_Core/RegFiles/CSR_MIE.bsv
code generation for mkCSR_MIE starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/RegFiles/CSR_MIE.bsv", line 58, column 8: (G0036)
  Rule "reset" will appear to fire before "mav_write" when both fire in the
  same clock cycle, affecting:
    calls to rg_mie.write vs. rg_mie.write
Elaborated module file created: build_dir/mkCSR_MIE.ba
compiling /home/nikhil/git_clones/Flute/src_Core/RegFiles/CSR_RegFile_MSU.bsv
code generation for mkCSR_RegFile starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/RegFiles/CSR_RegFile_MSU.bsv", line 293, column 8: (G0010)
  Rule "mav_csr_write" was treated as more urgent than
  "rl_reset_start". Conflicts:
    "mav_csr_write" cannot fire before "rl_reset_start":
      calls to
	csr_mie.mav_write vs. csr_mie.reset
	rw_minstret.wset vs. rw_minstret.wset
    "rl_reset_start" cannot fire before "mav_csr_write":
      calls to
	csr_mie.reset vs. csr_mie.mav_sie_write
	csr_mip.reset vs. csr_mip.mav_write
	csr_mip.reset vs. csr_mip.mav_sip_write
	rw_minstret.wset vs. rw_minstret.wset
	rg_dcsr.write vs. rg_dcsr.read
	csr_mstatus_rg_mstatus.write vs. csr_mstatus_rg_mstatus.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/RegFiles/CSR_RegFile_MSU.bsv", line 293, column 8: (G0036)
  Rule "write_dpc" will appear to fire before "rl_reset_start" when both fire
  in the same clock cycle, affecting:
    calls to rg_dpc.write vs. rg_dpc.write
Warning: "/home/nikhil/git_clones/Flute/src_Core/RegFiles/CSR_RegFile_MSU.bsv", line 293, column 8: (G0036)
  Rule "nmi_req" will appear to fire before "rl_reset_start" when both fire in
  the same clock cycle, affecting:
    calls to rg_nmi.write vs. rg_nmi.write
Warning: "/home/nikhil/git_clones/Flute/src_Core/RegFiles/CSR_RegFile_MSU.bsv", line 293, column 8: (G0036)
  Rule "write_dpc" will appear to fire before "mav_csr_write" when both fire
  in the same clock cycle, affecting:
    calls to rg_dpc.write vs. rg_dpc.write
Elaborated module file created: build_dir/mkCSR_RegFile.ba
compiling /home/nikhil/git_clones/Flute/src_Core/RegFiles/CSR_RegFile.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/CPU/CPU_Stage1.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/CPU/CPU_Stage3.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/CPU/Branch_Predictor.bsv
code generation for mkBranch_Predictor starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/Branch_Predictor.bsv", line 193, column 8: (G0010)
  Rule "bp_train" was treated as more urgent than "rl_reset". Conflicts:
    "bp_train" cannot fire before "rl_reset":
      calls to
	btb_bramcore2.b_put vs. btb_bramcore2.b_put
	rf_btb_fsms.upd vs. rf_btb_fsms.upd
    "rl_reset" cannot fire before "bp_train":
      calls to
	btb_bramcore2.b_put vs. btb_bramcore2.b_put
	rf_btb_fsms.upd vs. rf_btb_fsms.sub
	rf_btb_fsms.upd vs. rf_btb_fsms.upd
Elaborated module file created: build_dir/mkBranch_Predictor.ba
compiling /home/nikhil/git_clones/Flute/src_Core/CPU/CPU_StageF.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/PTW.bsv
code generation for mkPTW starts
Elaborated module file created: build_dir/mkPTW.ba
compiling /home/nikhil/git_clones/Flute/src_Core/CPU/IntMulDiv.bsv
code generation for mkIntMul_32 starts
Elaborated module file created: build_dir/mkIntMul_32.ba
code generation for mkIntMul_64 starts
Elaborated module file created: build_dir/mkIntMul_64.ba
compiling /home/nikhil/git_clones/Flute/src_Core/CPU/RISCV_MBox.bsv
code generation for mkRISCV_MBox starts
Elaborated module file created: build_dir/mkRISCV_MBox.ba
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/TLB.bsv
code generation for mkTLB starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/TLB.bsv", line 256, column 8: (G0036)
  Rule "ma_insert" will appear to fire before "rl_flush" when both fire in the
  same clock cycle, affecting:
    calls to
      tlb2_valids_0.write vs. tlb2_valids_0.write
      tlb2_valids_1.write vs. tlb2_valids_1.write
      tlb2_valids_2.write vs. tlb2_valids_2.write
      tlb2_valids_3.write vs. tlb2_valids_3.write
      tlb1_valids_0.write vs. tlb1_valids_0.write
      tlb1_valids_1.write vs. tlb1_valids_1.write
      tlb1_valids_2.write vs. tlb1_valids_2.write
      tlb1_valids_3.write vs. tlb1_valids_3.write
      tlb1_valids_4.write vs. tlb1_valids_4.write
      tlb1_valids_5.write vs. tlb1_valids_5.write
      tlb1_valids_6.write vs. tlb1_valids_6.write
      tlb1_valids_7.write vs. tlb1_valids_7.write
      tlb0_valids_0.write vs. tlb0_valids_0.write
      tlb0_valids_1.write vs. tlb0_valids_1.write
      tlb0_valids_2.write vs. tlb0_valids_2.write
      tlb0_valids_3.write vs. tlb0_valids_3.write
      tlb0_valids_4.write vs. tlb0_valids_4.write
      tlb0_valids_5.write vs. tlb0_valids_5.write
      tlb0_valids_6.write vs. tlb0_valids_6.write
      tlb0_valids_7.write vs. tlb0_valids_7.write
      tlb0_valids_8.write vs. tlb0_valids_8.write
      tlb0_valids_9.write vs. tlb0_valids_9.write
      tlb0_valids_10.write vs. tlb0_valids_10.write
      tlb0_valids_11.write vs. tlb0_valids_11.write
      tlb0_valids_12.write vs. tlb0_valids_12.write
      tlb0_valids_13.write vs. tlb0_valids_13.write
      tlb0_valids_14.write vs. tlb0_valids_14.write
      tlb0_valids_15.write vs. tlb0_valids_15.write
Elaborated module file created: build_dir/mkTLB.ba
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Cache.bsv
code generation for mkCache starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Cache.bsv", line 286, column 8: (G0010)
  Rule "ma_request_va" was treated as more urgent than
  "rl_writeback_loop". Conflicts:
    "ma_request_va" cannot fire before "rl_writeback_loop":
      calls to
	ram_cset_cword.a_put vs. ram_cset_cword.a_put
	rg_cset_in_cache.write vs. rg_cset_in_cache.read
    "rl_writeback_loop" cannot fire before "ma_request_va":
      calls to ram_cset_cword.a_put vs. ram_cset_cword.a_put
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Cache.bsv", line 286, column 8: (G0010)
  Rule "ma_request_va" was treated as more urgent than
  "rl_replace". Conflicts:
    "ma_request_va" cannot fire before "rl_replace":
      calls to
	rg_va.write vs. rg_va.read
	ram_cset_cword.a_put vs. ram_cset_cword.a_put
    "rl_replace" cannot fire before "ma_request_va":
      calls to ram_cset_cword.a_put vs. ram_cset_cword.a_put
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Cache.bsv", line 286, column 8: (G0010)
  Rule "ma_request_va" was treated as more urgent than
  "rl_refill_start". Conflicts:
    "ma_request_va" cannot fire before "rl_refill_start":
      calls to
	rg_va.write vs. rg_va.read
	ram_cset_cword.a_put vs. ram_cset_cword.a_put
	rg_cset_in_cache.write vs. rg_cset_in_cache.read
    "rl_refill_start" cannot fire before "ma_request_va":
      calls to ram_cset_cword.a_put vs. ram_cset_cword.a_put
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Cache.bsv", line 286, column 8: (G0010)
  Rule "ma_request_va" was treated as more urgent than
  "rl_refill_loop". Conflicts:
    "ma_request_va" cannot fire before "rl_refill_loop":
      calls to
	rg_va.write vs. rg_va.read
	ram_cset_meta.a_put vs. ram_cset_meta.a_put
	ram_cset_cword.a_put vs. ram_cset_cword.a_put
	rg_cset_in_cache.write vs. rg_cset_in_cache.read
    "rl_refill_loop" cannot fire before "ma_request_va":
      calls to
	ram_cset_meta.a_put vs. ram_cset_meta.a_put
	ram_cset_cword.a_put vs. ram_cset_cword.a_put
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Cache.bsv", line 286, column 8: (G0010)
  Rule "ma_request_va" was treated as more urgent than
  "rl_refill_loop_final". Conflicts:
    "ma_request_va" cannot fire before "rl_refill_loop_final":
      calls to
	rg_va.write vs. rg_va.read
	ram_cset_meta.a_put vs. ram_cset_meta.a_put
	ram_cset_cword.a_put vs. ram_cset_cword.a_put
    "rl_refill_loop_final" cannot fire before "ma_request_va":
      calls to
	ram_cset_meta.a_put vs. ram_cset_meta.a_put
	ram_cset_cword.a_put vs. ram_cset_cword.a_put
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Cache.bsv", line 286, column 8: (G0010)
  Rule "ma_request_va" was treated as more urgent than
  "rl_flush_start". Conflicts:
    "ma_request_va" cannot fire before "rl_flush_start":
      calls to ram_cset_meta.a_put vs. ram_cset_meta.a_put
    "rl_flush_start" cannot fire before "ma_request_va":
      calls to ram_cset_meta.a_put vs. ram_cset_meta.a_put
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Cache.bsv", line 286, column 8: (G0010)
  Rule "ma_request_va" was treated as more urgent than
  "rl_flush_loop". Conflicts:
    "ma_request_va" cannot fire before "rl_flush_loop":
      calls to
	rg_va.write vs. rg_va.read
	ram_cset_meta.a_put vs. ram_cset_meta.a_put
	ram_cset_cword.a_put vs. ram_cset_cword.a_put
	rg_cset_in_cache.write vs. rg_cset_in_cache.read
    "rl_flush_loop" cannot fire before "ma_request_va":
      calls to
	ram_cset_meta.a_put vs. ram_cset_meta.a_put
	ram_cset_cword.a_put vs. ram_cset_cword.a_put
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Cache.bsv", line 286, column 8: (G0010)
  Rule "ma_request_va" was treated as more urgent than
  "rl_flush_loop_writeback_sequel". Conflicts:
    "ma_request_va" cannot fire before "rl_flush_loop_writeback_sequel":
      calls to
	rg_va.write vs. rg_va.read
	ram_cset_meta.a_put vs. ram_cset_meta.a_put
	ram_cset_cword.a_put vs. ram_cset_cword.a_put
	rg_cset_in_cache.write vs. rg_cset_in_cache.read
    "rl_flush_loop_writeback_sequel" cannot fire before "ma_request_va":
      calls to
	ram_cset_meta.a_put vs. ram_cset_meta.a_put
	ram_cset_cword.a_put vs. ram_cset_cword.a_put
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Cache.bsv", line 286, column 8: (G0010)
  Rule "rl_refill_loop" was treated as more urgent than
  "rl_downgrade_req_from_L2_A". Conflicts:
    "rl_refill_loop" cannot fire before "rl_downgrade_req_from_L2_A":
      calls to
	rg_fsm_state.write vs. rg_fsm_state.read
	ram_cset_meta.a_put vs. ram_cset_meta.a_put
	ram_cset_cword.a_put vs. ram_cset_cword.a_put
	rg_cword_in_cline.write vs. rg_cword_in_cline.read
    "rl_downgrade_req_from_L2_A" cannot fire before "rl_refill_loop":
      calls to
	rg_fsm_state.write vs. rg_fsm_state.read
	rg_va.write vs. rg_va.read
	rg_pa.write vs. rg_pa.read
	ram_cset_meta.a_put vs. ram_cset_meta.a_put
	ram_cset_cword.a_put vs. ram_cset_cword.a_put
	rg_cset_in_cache.write vs. rg_cset_in_cache.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Cache.bsv", line 286, column 8: (G0010)
  Rule "rl_flush_start" was treated as more urgent than
  "rl_downgrade_req_from_L2_A". Conflicts:
    "rl_flush_start" cannot fire before "rl_downgrade_req_from_L2_A":
      calls to
	rg_fsm_state.write vs. rg_fsm_state.read
	ram_cset_meta.a_put vs. ram_cset_meta.a_put
	rg_cset_in_cache.write vs. rg_cset_in_cache.read
	rg_way_in_cset.write vs. rg_way_in_cset.read
    "rl_downgrade_req_from_L2_A" cannot fire before "rl_flush_start":
      calls to
	rg_fsm_state.write vs. rg_fsm_state.read
	ram_cset_meta.a_put vs. ram_cset_meta.a_put
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Cache.bsv", line 286, column 8: (G0010)
  Rule "ma_request_va" was treated as more urgent than
  "rl_downgrade_req_from_L2_B". Conflicts:
    "ma_request_va" cannot fire before "rl_downgrade_req_from_L2_B":
      calls to
	ram_cset_cword.a_put vs. ram_cset_cword.a_put
	rg_cset_in_cache.write vs. rg_cset_in_cache.read
    "rl_downgrade_req_from_L2_B" cannot fire before "ma_request_va":
      calls to ram_cset_cword.a_put vs. ram_cset_cword.a_put
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Cache.bsv", line 286, column 8: (G0010)
  Rule "ma_request_va" was treated as more urgent than
  "rl_downgrade_req_from_L2_C". Conflicts:
    "ma_request_va" cannot fire before "rl_downgrade_req_from_L2_C":
      calls to
	ram_cset_meta.a_put vs. ram_cset_meta.a_put
	ram_cset_cword.a_put vs. ram_cset_cword.a_put
    "rl_downgrade_req_from_L2_C" cannot fire before "ma_request_va":
      calls to
	ram_cset_meta.a_put vs. ram_cset_meta.a_put
	ram_cset_cword.a_put vs. ram_cset_cword.a_put
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Cache.bsv", line 286, column 8: (G0010)
  Rule "ma_request_va" was treated as more urgent than
  "rl_initialize". Conflicts:
    "ma_request_va" cannot fire before "rl_initialize":
      calls to
	ram_cset_meta.a_put vs. ram_cset_meta.a_put
	rg_cset_in_cache.write vs. rg_cset_in_cache.read
    "rl_initialize" cannot fire before "ma_request_va":
      calls to ram_cset_meta.a_put vs. ram_cset_meta.a_put
Elaborated module file created: build_dir/mkCache.ba
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/MMIO.bsv
code generation for mkMMIO starts
Elaborated module file created: build_dir/mkMMIO.ba
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/D_MMU_Cache.bsv
code generation for mkD_MMU_Cache starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/D_MMU_Cache.bsv", line 236, column 8: (G0010)
  Rule "rl_CPU_req" was treated as more urgent than "rl_CPU_req_B". Conflicts:
    "rl_CPU_req" cannot fire before "rl_CPU_req_B":
      calls to
	cache.ma_request_va vs. cache.mav_request_pa
	crg_state.port1__read vs. crg_state.port0__write
	crg_state.port1__read vs. crg_state.port0__read
	crg_mmu_cache_req_state.port1__write vs. crg_mmu_cache_req_state.port0__write
	crg_mmu_cache_req_state.port1__write vs. crg_mmu_cache_req_state.port0__read
	crg_mmu_cache_req_state.port1__read vs. crg_mmu_cache_req_state.port0__write
	crg_mmu_cache_req_state.port1__read vs. crg_mmu_cache_req_state.port0__read
	crg_mmu_cache_req.port1__write vs. crg_mmu_cache_req.port0__read
	crg_valid.port1__write vs. crg_valid.port0__write
    "rl_CPU_req_B" cannot fire before "rl_CPU_req":
      calls to cache.mav_request_pa vs. cache.mv_is_idle
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/D_MMU_Cache.bsv", line 236, column 8: (G0010)
  Rule "rl_CPU_req" was treated as more urgent than "rl_ptw_rd_A". Conflicts:
    "rl_CPU_req" cannot fire before "rl_ptw_rd_A":
      calls to
	cache.ma_request_va vs. cache.ma_request_va
	crg_state.port1__read vs. crg_state.port0__write
	crg_state.port1__read vs. crg_state.port0__read
	crg_mmu_cache_req_state.port1__write vs. crg_mmu_cache_req_state.port0__read
	crg_mmu_cache_req_state.port1__read vs. crg_mmu_cache_req_state.port0__read
    "rl_ptw_rd_A" cannot fire before "rl_CPU_req":
      calls to cache.ma_request_va vs. cache.ma_request_va
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/D_MMU_Cache.bsv", line 236, column 8: (G0010)
  Rule "rl_PTW_wait" was treated as more urgent than "rl_ptw_rd_A". Conflicts:
    "rl_PTW_wait" cannot fire before "rl_ptw_rd_A":
      calls to
	crg_state.port0__write vs. crg_state.port0__read
	crg_mmu_cache_req_state.port0__write vs. crg_mmu_cache_req_state.port0__read
    "rl_ptw_rd_A" cannot fire before "rl_PTW_wait":
      calls to crg_state.port0__write vs. crg_state.port0__read
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/D_MMU_Cache.bsv", line 236, column 8: (G0010)
  Rule "rl_cache_flush_start" was treated as more urgent than
  "rl_ptw_rd_A". Conflicts:
    "rl_cache_flush_start" cannot fire before "rl_ptw_rd_A":
      calls to crg_state.port0__write vs. crg_state.port0__read
    "rl_ptw_rd_A" cannot fire before "rl_cache_flush_start":
      calls to crg_state.port0__write vs. crg_state.port0__read
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/D_MMU_Cache.bsv", line 236, column 8: (G0010)
  Rule "rl_CPU_req" was treated as more urgent than "rl_ptw_rd_B". Conflicts:
    "rl_CPU_req" cannot fire before "rl_ptw_rd_B":
      calls to
	cache.ma_request_va vs. cache.mav_request_pa
	crg_state.port1__read vs. crg_state.port0__write
	crg_state.port1__read vs. crg_state.port0__read
    "rl_ptw_rd_B" cannot fire before "rl_CPU_req":
      calls to cache.mav_request_pa vs. cache.mv_is_idle
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/D_MMU_Cache.bsv", line 236, column 8: (G0010)
  Rule "mkConnectionGetPut" was treated as more urgent than
  "mkConnectionGetPut_1". Conflicts:
    "mkConnectionGetPut" cannot fire before "mkConnectionGetPut_1":
      calls to f_pte_writebacks.enq vs. f_pte_writebacks.enq
    "mkConnectionGetPut_1" cannot fire before "mkConnectionGetPut":
      calls to f_pte_writebacks.enq vs. f_pte_writebacks.enq
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/D_MMU_Cache.bsv", line 236, column 8: (G0010)
  Rule "rl_ptw_rd_A" was treated as more urgent than
  "rl_pte_wb_req_A". Conflicts:
    "rl_ptw_rd_A" cannot fire before "rl_pte_wb_req_A":
      calls to
	cache.ma_request_va vs. cache.ma_request_va
	crg_state.port0__write vs. crg_state.port0__read
    "rl_pte_wb_req_A" cannot fire before "rl_ptw_rd_A":
      calls to
	cache.ma_request_va vs. cache.ma_request_va
	crg_state.port0__write vs. crg_state.port0__read
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/D_MMU_Cache.bsv", line 236, column 8: (G0010)
  Rule "rl_CPU_req" was treated as more urgent than
  "rl_pte_wb_req_B". Conflicts:
    "rl_CPU_req" cannot fire before "rl_pte_wb_req_B":
      calls to
	cache.ma_request_va vs. cache.mav_request_pa
	crg_state.port1__read vs. crg_state.port0__write
	crg_state.port1__read vs. crg_state.port0__read
    "rl_pte_wb_req_B" cannot fire before "rl_CPU_req":
      calls to cache.mav_request_pa vs. cache.mv_is_idle
Elaborated module file created: build_dir/mkD_MMU_Cache.ba
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/I_MMU_Cache.bsv
code generation for mkI_MMU_Cache starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/I_MMU_Cache.bsv", line 189, column 8: (G0010)
  Rule "rl_CPU_req" was treated as more urgent than "rl_CPU_req_B". Conflicts:
    "rl_CPU_req" cannot fire before "rl_CPU_req_B":
      calls to
	cache.ma_request_va vs. cache.mav_request_pa
	crg_state.port1__read vs. crg_state.port0__write
	crg_state.port1__read vs. crg_state.port0__read
	crg_mmu_cache_req_state.port1__write vs. crg_mmu_cache_req_state.port0__write
	crg_mmu_cache_req_state.port1__write vs. crg_mmu_cache_req_state.port0__read
	crg_mmu_cache_req_state.port1__read vs. crg_mmu_cache_req_state.port0__write
	crg_mmu_cache_req_state.port1__read vs. crg_mmu_cache_req_state.port0__read
	crg_mmu_cache_req.port1__write vs. crg_mmu_cache_req.port0__read
	crg_valid.port1__write vs. crg_valid.port0__write
    "rl_CPU_req_B" cannot fire before "rl_CPU_req":
      calls to cache.mav_request_pa vs. cache.mv_is_idle
Elaborated module file created: build_dir/mkI_MMU_Cache.ba
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/DMA_Cache.bsv
code generation for mkDMA_Cache starts
Elaborated module file created: build_dir/mkDMA_Cache.ba
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Types.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/MemoryTypes.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/ProcTypes.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Performance.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/BSV_Additional_Libs/CreditCounter.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/CPU/FPU.bsv
code generation for mkFPU starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/FPU.bsv", line 41, column 8: (G0010)
  Rule "work" was treated as more urgent than "fpu_div_s2_stage". Conflicts:
    "work" cannot fire before "fpu_div_s2_stage":
      calls to rg_busy.write vs. rg_busy.read
    "fpu_div_s2_stage" cannot fire before "work":
      calls to
	rg_index.write vs. rg_index.read
	rg_d.write vs. rg_d.read
	rg_q.write vs. rg_q.read
	rg_r.write vs. rg_r.read
	rg_busy.write vs. rg_busy.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/FPU.bsv", line 41, column 8: (G0010)
  Rule "work_1" was treated as more urgent than "fpu_sqr_s2_stage". Conflicts:
    "work_1" cannot fire before "fpu_sqr_s2_stage":
      calls to rg_busy_1.write vs. rg_busy_1.read
    "fpu_sqr_s2_stage" cannot fire before "work_1":
      calls to
	rg_res.write vs. rg_res.read
	rg_s.write vs. rg_s.read
	rg_b.write vs. rg_b.read
	rg_r_1.write vs. rg_r_1.read
	rg_busy_1.write vs. rg_busy_1.read
	rg_index_1.write vs. rg_index_1.read
Elaborated module file created: build_dir/mkFPU.ba
compiling /home/nikhil/git_clones/Flute/src_Core/CPU/FBox_Core.bsv
code generation for mkFBox_Core starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/FBox_Core.bsv", line 134, column 8: (G0036)
  Rule "req" will appear to fire before "rl_reset_begin" when both fire in the
  same clock cycle, affecting:
    calls to
      stateR.write vs. stateR.write
      requestR.write vs. requestR.write
      resultR.write vs. resultR.write
Elaborated module file created: build_dir/mkFBox_Core.ba
compiling /home/nikhil/git_clones/Flute/src_Core/CPU/FBox_Top.bsv
code generation for mkFBox_Top starts
Elaborated module file created: build_dir/mkFBox_Top.ba
compiling /home/nikhil/git_clones/Flute/src_Core/CPU/CPU_Stage2.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Fifos.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/MsgFifo.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/CacheUtils.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/CCTypes.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache_Aux.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/L1_IFC_Adapter.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/LLC_AXI4_Adapter_2.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/CrossBar.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/RWBramCore.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/CCPipe.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/RandomReplace.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/LLPipe.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/MshrDeadlockChecker.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/LLCRqMshr.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/LLCRqMshrSecureModel.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/LatencyTimer.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/LLBank.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv
code generation for mkLastLvCRqMshr starts
Warning: "Prelude.bs", line 1329, column 9: (G0024)
  The function unfolding steps interval has been exceeded when unfolding
  `Prelude.Ord~Prelude.Integer'. The current number of steps is 100000. Next
  warning at 200000 steps. Elaboration terminates at 1000000 steps.
  During elaboration of `rl' at
  "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv",
  line 56, column 11.
  During elaboration of `_element' at "List.bs", line 723, column 4.
  During elaboration of `reqVec' at
  "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/LLCRqMshr.bsv",
  line 224, column 36.
  During elaboration of `m' at
  "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv",
  line 139, column 9.
  During elaboration of `mkLastLvCRqMshr' at
  "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv",
  line 133, column 8.
Warning: "Prelude.bs", line 584, column 27: (G0024)
  The function unfolding steps interval has been exceeded when unfolding
  `Prelude.PrimIndex~Prelude.Integer~32'. The current number of steps is
  200000. Next warning at 300000 steps. Elaboration terminates at 1000000
  steps.
  During elaboration of the interface method `transfer_getRq' at
  "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv",
  line 133, column 8.
  During elaboration of `mkLastLvCRqMshr' at
  "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv",
  line 133, column 8.
Warning: "Prelude.bs", line 421, column 6: (G0024)
  The function unfolding steps interval has been exceeded when unfolding
  `Prelude.Ord~Prelude.Integer'. The current number of steps is 300000. Next
  warning at 400000 steps. Elaboration terminates at 1000000 steps.
  During elaboration of the interface method `mRsDeq_setData' at
  "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv",
  line 133, column 8.
  During elaboration of `mkLastLvCRqMshr' at
  "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv",
  line 133, column 8.
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv", line 133, column 8: (G0022)
  According to the generated schedule, method `stuck_get' is never ready.
Elaborated module file created: build_dir/mkLastLvCRqMshr.ba
code generation for mkLLPipeline starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_0_rdReqQ_enqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_0_rdReqQ_deqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_1_rdReqQ_enqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_1_rdReqQ_deqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_2_rdReqQ_enqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_2_rdReqQ_deqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_3_rdReqQ_enqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_3_rdReqQ_deqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_4_rdReqQ_enqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_4_rdReqQ_deqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_5_rdReqQ_enqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_5_rdReqQ_deqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_6_rdReqQ_enqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_6_rdReqQ_deqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_7_rdReqQ_enqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_7_rdReqQ_deqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_8_rdReqQ_enqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_8_rdReqQ_deqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_9_rdReqQ_enqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_9_rdReqQ_deqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_10_rdReqQ_enqP_canon' has no actions.
  Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_10_rdReqQ_deqP_canon' has no actions.
  Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_11_rdReqQ_enqP_canon' has no actions.
  Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_11_rdReqQ_deqP_canon' has no actions.
  Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_12_rdReqQ_enqP_canon' has no actions.
  Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_12_rdReqQ_deqP_canon' has no actions.
  Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_13_rdReqQ_enqP_canon' has no actions.
  Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_13_rdReqQ_deqP_canon' has no actions.
  Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_14_rdReqQ_enqP_canon' has no actions.
  Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_14_rdReqQ_deqP_canon' has no actions.
  Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_15_rdReqQ_enqP_canon' has no actions.
  Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_infoRam_15_rdReqQ_deqP_canon' has no actions.
  Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_repRam_rdReqQ_enqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_repRam_rdReqQ_deqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_dataRam_rdReqQ_enqP_canon' has no actions. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/procs/lib/Ehr.bsv", line 61, column 8: (G0023)
  The body of rule `m_dataRam_rdReqQ_deqP_canon' has no actions. Removing...
Elaborated module file created: build_dir/mkLLPipeline.ba
code generation for mkLLCache starts
Warning: "Prelude.bs", line 1262, column 0: (G0024)
  The function unfolding steps interval has been exceeded when unfolding
  `areStaticBits'. The current number of steps is 100000. Next warning at
  200000 steps. Elaboration terminates at 1000000 steps.
  During elaboration of the body of rule `sendRsStToDma' at
  "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/coherence/src/LLBank.bsv",
  line 661, column 10.
  During elaboration of `cache' at
  "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv",
  line 301, column 19.
  During elaboration of `mkLLCache' at
  "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv",
  line 288, column 8.
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv", line 288, column 8: (G0010)
  Rule "cache_sendRsLdToDma" was treated as more urgent than
  "cache_sendRsStToDma". Conflicts:
    "cache_sendRsLdToDma" cannot fire before "cache_sendRsStToDma":
      calls to
	cache_cRqMshr.sendRsToDmaC_releaseEntry vs. cache_cRqMshr.sendRsToDmaC_releaseEntry
    "cache_sendRsStToDma" cannot fire before "cache_sendRsLdToDma":
      calls to
	cache_cRqMshr.sendRsToDmaC_releaseEntry vs. cache_cRqMshr.sendRsToDmaC_releaseEntry
Warning: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/LLCache.bsv", line 288, column 8: (G0010)
  Rule "cache_sendRsStToDma" was treated as more urgent than
  "cache_sendRsToC". Conflicts:
    "cache_sendRsStToDma" cannot fire before "cache_sendRsToC":
      calls to
	cache_cRqMshr.sendRsToDmaC_releaseEntry vs. cache_cRqMshr.sendRsToDmaC_releaseEntry
    "cache_sendRsToC" cannot fire before "cache_sendRsStToDma":
      calls to
	cache_cRqMshr.sendRsToDmaC_releaseEntry vs. cache_cRqMshr.sendRsToDmaC_releaseEntry
Elaborated module file created: build_dir/mkLLCache.ba
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/src_LLCache/L1LLConnect.bsv
compiling /home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Near_Mem_Caches.bsv
code generation for mkNear_Mem starts
Compilation message: "/home/nikhil/git_clones/Flute/src_Core/Near_Mem_VM_WB_L1_L2/Near_Mem_Caches.bsv", line 153, column 14: INFO: Near_Mem_Caches: coherent device access with DMA_Cache
Warning: "GetPut.bs", line 333, column 9: (G0023)
  The condition for rule `mkConnectionGetPut' is always false. Removing...
Elaborated module file created: build_dir/mkNear_Mem.ba
compiling /home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv
code generation for mkCPU starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU_Fetch_C.bsv", line 158, column 9: (G0023)
  The condition for rule `imem_rl_debug_conds' is always false. Removing...
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_WFI_resume" was treated as more urgent than
  "rl_reset_from_WFI". Conflicts:
    "rl_WFI_resume" cannot fire before "rl_reset_from_WFI":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_WFI" cannot fire before "rl_WFI_resume":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_stage2_nonpipe" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_stage2_nonpipe" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_stage2_nonpipe":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_stage1_trap" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_stage1_trap" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_stage1_trap":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_trap" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_trap" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_trap":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_stage1_CSRR_W" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_stage1_CSRR_W" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_stage1_CSRR_W":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_stage1_CSRR_W_2" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_stage1_CSRR_W_2" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_stage1_CSRR_W_2":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_stage1_CSRR_S_or_C" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_stage1_CSRR_S_or_C" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_stage1_CSRR_S_or_C":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_stage1_CSRR_S_or_C_2" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_stage1_CSRR_S_or_C_2" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_stage1_CSRR_S_or_C_2":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_stage1_restart_after_csrrx" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_stage1_restart_after_csrrx" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_stage1_restart_after_csrrx":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_stage1_xRET" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_stage1_xRET" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_stage1_xRET":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_stage1_FENCE_I" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_stage1_FENCE_I" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_stage1_FENCE_I":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_finish_FENCE_I" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_finish_FENCE_I" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_finish_FENCE_I":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_stage1_FENCE" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_stage1_FENCE" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_stage1_FENCE":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_finish_FENCE" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_finish_FENCE" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_finish_FENCE":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_stage1_SFENCE_VMA" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_stage1_SFENCE_VMA" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_stage1_SFENCE_VMA":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_finish_SFENCE_VMA" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_finish_SFENCE_VMA" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_finish_SFENCE_VMA":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_stage1_WFI" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_stage1_WFI" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_stage1_WFI":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_reset_from_WFI" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_reset_from_WFI" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_reset_from_WFI":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_trap_fetch" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_trap_fetch" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_trap_fetch":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_trap_BREAK_to_Debug_Mode" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_trap_BREAK_to_Debug_Mode" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_trap_BREAK_to_Debug_Mode":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_BREAK_cache_flush_finish" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_BREAK_cache_flush_finish" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_BREAK_cache_flush_finish":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_stage1_interrupt" was treated as more urgent than
  "rl_reset_from_Debug_Module". Conflicts:
    "rl_stage1_interrupt" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_from_Debug_Module" cannot fire before "rl_stage1_interrupt":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_reset_from_Debug_Module" was treated as more urgent than
  "rl_stage1_stop". Conflicts:
    "rl_reset_from_Debug_Module" cannot fire before "rl_stage1_stop":
      calls to rg_state.write vs. rg_state.read
    "rl_stage1_stop" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_reset_from_Debug_Module" was treated as more urgent than
  "rl_debug_run". Conflicts:
    "rl_reset_from_Debug_Module" cannot fire before "rl_debug_run":
      calls to rg_state.write vs. rg_state.read
    "rl_debug_run" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_trap_BREAK_to_Debug_Mode" was treated as more urgent than
  "rl_debug_run_redundant". Conflicts:
    "rl_trap_BREAK_to_Debug_Mode" cannot fire before "rl_debug_run_redundant":
      calls to
	rg_state.write vs. rg_state.read
	f_run_halt_rsps.enq vs. f_run_halt_rsps.enq
    "rl_debug_run_redundant" cannot fire before "rl_trap_BREAK_to_Debug_Mode":
      calls to f_run_halt_rsps.enq vs. f_run_halt_rsps.enq
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_stage1_stop" was treated as more urgent than
  "rl_debug_halt". Conflicts:
    "rl_stage1_stop" cannot fire before "rl_debug_halt":
      calls to rg_state.write vs. rg_state.read
    "rl_debug_halt" cannot fire before "rl_stage1_stop":
      calls to rg_stop_req.write vs. rg_stop_req.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_BREAK_cache_flush_finish" was treated as more urgent than
  "rl_debug_halt_redundant". Conflicts:
    "rl_BREAK_cache_flush_finish" cannot fire before "rl_debug_halt_redundant":
      calls to
	rg_state.write vs. rg_state.read
	f_run_halt_rsps.enq vs. f_run_halt_rsps.enq
    "rl_debug_halt_redundant" cannot fire before "rl_BREAK_cache_flush_finish":
      calls to f_run_halt_rsps.enq vs. f_run_halt_rsps.enq
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_debug_run" was treated as more urgent than
  "rl_debug_write_csr". Conflicts:
    "rl_debug_run" cannot fire before "rl_debug_write_csr":
      calls to rg_state.write vs. rg_state.read
    "rl_debug_write_csr" cannot fire before "rl_debug_run":
      calls to
	csr_regfile.mav_csr_write vs. csr_regfile.read_mstatus
	csr_regfile.mav_csr_write vs. csr_regfile.read_sstatus
	csr_regfile.mav_csr_write vs. csr_regfile.read_satp
	csr_regfile.mav_csr_write vs. csr_regfile.read_dpc
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0010)
  Rule "rl_reset_from_Debug_Module" was treated as more urgent than
  "rl_reset_complete". Conflicts:
    "rl_reset_from_Debug_Module" cannot fire before "rl_reset_complete":
      calls to rg_state.write vs. rg_state.read
    "rl_reset_complete" cannot fire before "rl_reset_from_Debug_Module":
      calls to rg_state.write vs. rg_state.read
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0036)
  Rule "rl_reset_complete" will appear to fire before "stageF_rl_reset" when
  both fire in the same clock cycle, affecting:
    calls to
      stageF_rg_full.write vs. stageF_rg_full.write
      stageF_rg_epoch.write vs. stageF_rg_epoch.write
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0036)
  Rule "rl_debug_run" will appear to fire before "stageF_rl_reset" when both
  fire in the same clock cycle, affecting:
    calls to
      stageF_rg_full.write vs. stageF_rg_full.write
      stageF_rg_epoch.write vs. stageF_rg_epoch.write
Warning: "/home/nikhil/git_clones/Flute/src_Core/CPU/CPU.bsv", line 124, column 8: (G0036)
  Rule "hart0_put_other_req_put" will appear to fire before "set_verbosity"
  when both fire in the same clock cycle, affecting:
    calls to cfg_verbosity.write vs. cfg_verbosity.write
Elaborated module file created: build_dir/mkCPU.ba
compiling /home/nikhil/git_clones/Flute/src_Core/Core_v2/Core.bsv
code generation for mkCore starts
Warning: "/home/nikhil/git_clones/Flute/src_Core/Core_v2/Core.bsv", line 79, column 8: (G0010)
  Rule "rl_cpu_hart0_reset_from_soc_start" was treated as more urgent than
  "rl_cpu_hart0_reset_from_dm_start". Conflicts:
    "rl_cpu_hart0_reset_from_soc_start" cannot fire before "rl_cpu_hart0_reset_from_dm_start":
      calls to
	cpu.hart0_server_reset_request_put vs. cpu.hart0_server_reset_request_put
	fabric_1x3.reset vs. fabric_1x3.reset
	near_mem_io.server_reset_request_put vs. near_mem_io.server_reset_request_put
	plic.server_reset_request_put vs. plic.server_reset_request_put
	f_reset_requestor.enq vs. f_reset_requestor.enq
    "rl_cpu_hart0_reset_from_dm_start" cannot fire before "rl_cpu_hart0_reset_from_soc_start":
      calls to
	cpu.hart0_server_reset_request_put vs. cpu.hart0_server_reset_request_put
	fabric_1x3.reset vs. fabric_1x3.reset
	near_mem_io.server_reset_request_put vs. near_mem_io.server_reset_request_put
	plic.server_reset_request_put vs. plic.server_reset_request_put
	f_reset_requestor.enq vs. f_reset_requestor.enq
Warning: "/home/nikhil/git_clones/Flute/src_Core/Core_v2/Core.bsv", line 90, column 13: (G0015)
  Instance `cpu' requires the following methods to be always enabled, but the
  conditions for executing the methods could not be proven to be always True:
    software_interrupt_req, timer_interrupt_req
  The behavior of the design will likely be incorrect if the methods are not
  enabled on every clock cycle.
Elaborated module file created: build_dir/mkCore.ba
compiling /home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/AWS_SoC_Top.bsv
code generation for mkAXI4_Deburster_B starts
Elaborated module file created: build_dir/mkAXI4_Deburster_B.ba
code generation for mkAXI4_Deburster_A starts
Elaborated module file created: build_dir/mkAXI4_Deburster_A.ba
code generation for mkAWS_SoC_Top starts
Warning: "/home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/AWS_SoC_Top.bsv", line 160, column 8: (G0010)
  Rule "rl_handle_external_req_read_response" was treated as more urgent than
  "rl_handle_external_req_write". Conflicts:
    "rl_handle_external_req_read_response" cannot fire before "rl_handle_external_req_write":
      calls to core.dm_dmi_read_data vs. core.dm_dmi_write
    "rl_handle_external_req_write" cannot fire before "rl_handle_external_req_read_response":
      calls to core.dm_dmi_write vs. core.dm_dmi_read_data
Warning: "/home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/AWS_SoC_Top.bsv", line 160, column 8: (G0010)
  Rule "rl_handle_external_req_read_response" was treated as more urgent than
  "rl_handle_external_req_err". Conflicts:
    "rl_handle_external_req_read_response" cannot fire before "rl_handle_external_req_err":
      calls to f_external_control_rsps.enq vs. f_external_control_rsps.enq
    "rl_handle_external_req_err" cannot fire before "rl_handle_external_req_read_response":
      calls to f_external_control_rsps.enq vs. f_external_control_rsps.enq
Warning: "/home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/AWS_SoC_Top.bsv", line 171, column 46: (G0015)
  Instance `core' requires the following methods to be always enabled, but the
  conditions for executing the methods could not be proven to be always True:
    core_external_interrupt_sources_1_m_interrupt_req,
    core_external_interrupt_sources_2_m_interrupt_req,
    core_external_interrupt_sources_3_m_interrupt_req,
    core_external_interrupt_sources_4_m_interrupt_req
  The behavior of the design will likely be incorrect if the methods are not
  enabled on every clock cycle.
Elaborated module file created: build_dir/mkAWS_SoC_Top.ba
compiling /home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/AWSteria_HW.bsv
code generation for mkAWSteria_HW starts
Warning: "/home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/AWSteria_HW.bsv", line 90, column 8: (G0010)
  Rule "rl_UART_to_console" was treated as more urgent than
  "rl_UART_timeout". Conflicts:
    "rl_UART_to_console" cannot fire before "rl_UART_timeout":
      calls to ocl_adapter.v_to_host_1_enq vs. ocl_adapter.v_to_host_1_enq
    "rl_UART_timeout" cannot fire before "rl_UART_to_console":
      calls to ocl_adapter.v_to_host_1_enq vs. ocl_adapter.v_to_host_1_enq
Elaborated module file created: build_dir/mkAWSteria_HW.ba
compiling /home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/Top_HW_Side.bsv
code generation for mkTop_HW_Side starts
Elaborated module file created: build_dir/mkTop_HW_Side.ba
All packages are up to date.
Warning: Unknown position: (S0080)
  15 warnings were suppressed.
INFO: Re-compiled  Core (CPU, Caches)
INFO: linking bsc-compiled objects into Bluesim executable
bsc -sim -parallel-sim-link 8  +RTS -K1G -RTS \
	-bdir build_dir  -simdir build_dir  -info-dir build_dir \
	-e mkTop_HW_Side -o ./exe_HW_sim \
	-Xl -v -Xc -O3 -Xc++ -O3  \
	/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/C_Imported_Functions.c
make[1]: Entering directory '/home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/build_Flute_Bluesim'
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkAWS_SoC_Top.o" "build_dir/mkAWS_SoC_Top.cxx"
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkAWSteria_HW.o" "build_dir/mkAWSteria_HW.cxx"
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkTop_HW_Side.o" "build_dir/mkTop_HW_Side.cxx"
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkSoC_Map.o" "build_dir/mkSoC_Map.cxx"
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkCore.o" "build_dir/mkCore.cxx"
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkCPU.o" "build_dir/mkCPU.cxx"
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkFPR_RegFile.o" "build_dir/mkFPR_RegFile.cxx"
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkGPR_RegFile.o" "build_dir/mkGPR_RegFile.cxx"
Bluesim object created: build_dir/mkSoC_Map.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkCSR_RegFile.o" "build_dir/mkCSR_RegFile.cxx"
Bluesim object created: build_dir/mkGPR_RegFile.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkCSR_MIE.o" "build_dir/mkCSR_MIE.cxx"
Bluesim object created: build_dir/mkFPR_RegFile.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkCSR_MIP.o" "build_dir/mkCSR_MIP.cxx"
Bluesim object created: build_dir/mkCSR_MIP.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkNear_Mem.o" "build_dir/mkNear_Mem.cxx"
Bluesim object created: build_dir/mkCSR_MIE.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkI_MMU_Cache.o" "build_dir/mkI_MMU_Cache.cxx"
build_dir/mkI_MMU_Cache.cxx: In member function void MOD_mkI_MMU_Cache::RL_rl_CPU_req():
build_dir/mkI_MMU_Cache.cxx:372:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkI_MMU_Cache.cxx: In member function void MOD_mkI_MMU_Cache::RL_rl_CPU_req_B():
build_dir/mkI_MMU_Cache.cxx:796:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx: In member function void MOD_mkTop_HW_Side::RL_rl_host_recv():
build_dir/mkTop_HW_Side.cxx:734:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:741:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:746:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:751:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:756:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:761:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:766:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:771:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:776:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:781:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:786:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:791:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:796:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:801:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:806:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:811:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:816:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:821:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:826:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:831:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:836:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:841:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:846:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:851:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:856:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:861:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:866:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:871:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:876:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:881:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:886:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:891:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:896:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:901:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:906:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:911:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:916:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:921:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:926:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:931:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:936:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:941:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:946:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:951:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:956:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:961:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:966:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:971:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:976:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:981:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:986:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:991:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:996:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1001:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1006:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1011:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1016:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1021:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1026:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1031:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1036:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1041:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1046:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1051:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1056:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1061:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1066:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1071:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1076:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1081:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1086:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1091:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1096:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1101:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1106:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1111:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1116:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1121:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTop_HW_Side.cxx:1126:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
Bluesim object created: build_dir/mkCSR_RegFile.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkCache.o" "build_dir/mkCache.cxx"
build_dir/mkAWSteria_HW.cxx: In member function void MOD_mkAWSteria_HW::RL_rl_host_to_hw_control():
build_dir/mkAWSteria_HW.cxx:880:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWSteria_HW.cxx:891:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWSteria_HW.cxx:911:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWSteria_HW.cxx:944:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWSteria_HW.cxx:955:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Top.cxx: In member function void MOD_mkAWS_SoC_Top::METH_ma_aws_host_to_hw_interrupt(tUInt32):
build_dir/mkAWS_SoC_Top.cxx:3151:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkCache.cxx: In member function void MOD_mkCache::RL_rl_writeback_loop():
build_dir/mkCache.cxx:750:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkCache.cxx:788:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkCache.cxx: In member function void MOD_mkCache::RL_rl_replace():
build_dir/mkCache.cxx:987:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkCache.cxx: In member function void MOD_mkCache::RL_rl_refill_start():
build_dir/mkCache.cxx:1123:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkCache.cxx: In member function void MOD_mkCache::RL_rl_refill_loop():
build_dir/mkCache.cxx:1534:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkCache.cxx:1636:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkCache.cxx: In member function void MOD_mkCache::RL_rl_refill_loop_final():
build_dir/mkCache.cxx:1687:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkCache.cxx: In member function void MOD_mkCache::RL_rl_flush_start():
build_dir/mkCache.cxx:1726:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkCache.cxx: In member function void MOD_mkCache::RL_rl_flush_loop():
build_dir/mkCache.cxx:2034:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkCache.cxx: In member function void MOD_mkCache::RL_rl_flush_loop_writeback_sequel():
build_dir/mkCache.cxx:2291:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkCache.cxx: In member function void MOD_mkCache::RL_rl_downgrade_req_from_L2_A():
build_dir/mkCache.cxx:2360:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkCache.cxx: In member function void MOD_mkCache::RL_rl_downgrade_req_from_L2_B():
build_dir/mkCache.cxx:2684:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkCache.cxx: In member function void MOD_mkCache::RL_rl_downgrade_req_from_L2_C():
build_dir/mkCache.cxx:2922:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkCache.cxx: In member function void MOD_mkCache::RL_rl_initialize():
build_dir/mkCache.cxx:3014:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkCache.cxx: In member function void MOD_mkCache::METH_ma_request_va(tUInt64):
build_dir/mkCache.cxx:3067:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
Bluesim object created: build_dir/mkI_MMU_Cache.{h,o}
build_dir/mkCache.cxx: In member function tUWide MOD_mkCache::METH_mav_request_pa(tUWide, tUInt64):
build_dir/mkCache.cxx:3893:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkMMIO.o" "build_dir/mkMMIO.cxx"
build_dir/mkMMIO.cxx: In member function void MOD_mkMMIO::RL_rl_read_req():
build_dir/mkMMIO.cxx:150:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkMMIO.cxx: In member function void MOD_mkMMIO::RL_rl_read_rsp():
build_dir/mkMMIO.cxx:372:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkMMIO.cxx: In member function void MOD_mkMMIO::RL_rl_write_req():
build_dir/mkMMIO.cxx:470:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkMMIO.cxx: In member function void MOD_mkMMIO::RL_rl_AMO_SC():
build_dir/mkMMIO.cxx:506:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkMMIO.cxx: In member function void MOD_mkMMIO::METH_req(tUWide):
build_dir/mkMMIO.cxx:569:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkMMIO.cxx: In member function void MOD_mkMMIO::METH_start(tUInt64):
build_dir/mkMMIO.cxx:641:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
Bluesim object created: build_dir/mkMMIO.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkTLB.o" "build_dir/mkTLB.cxx"
build_dir/mkNear_Mem.cxx: In member function void MOD_mkNear_Mem::RL_llc_axi4_adapter_rl_handle_read_rsps():
build_dir/mkNear_Mem.cxx:1230:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkNear_Mem.cxx: In member function void MOD_mkNear_Mem::RL_llc_axi4_adapter_rl_discard_write_rsp():
build_dir/mkNear_Mem.cxx:1462:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkNear_Mem.cxx: In member function void MOD_mkNear_Mem::RL_rl_reset():
build_dir/mkNear_Mem.cxx:3782:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkNear_Mem.cxx: In member function void MOD_mkNear_Mem::RL_rl_reset_complete():
build_dir/mkNear_Mem.cxx:3800:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkTLB.cxx: In member function void MOD_mkTLB::RL_rl_flush():
build_dir/mkTLB.cxx:169:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
Bluesim object created: build_dir/mkTLB.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkD_MMU_Cache.o" "build_dir/mkD_MMU_Cache.cxx"
build_dir/mkD_MMU_Cache.cxx: In member function void MOD_mkD_MMU_Cache::RL_rl_CPU_req():
build_dir/mkD_MMU_Cache.cxx:422:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkD_MMU_Cache.cxx: In member function void MOD_mkD_MMU_Cache::RL_rl_CPU_req_B():
build_dir/mkD_MMU_Cache.cxx:800:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkD_MMU_Cache.cxx: In member function void MOD_mkD_MMU_Cache::RL_rl_ptw_rd_B():
build_dir/mkD_MMU_Cache.cxx:1030:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkD_MMU_Cache.cxx: In member function void MOD_mkD_MMU_Cache::RL_rl_pte_wb_cache_WAIT():
build_dir/mkD_MMU_Cache.cxx:1174:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
Bluesim object created: build_dir/mkD_MMU_Cache.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkPTW.o" "build_dir/mkPTW.cxx"
Bluesim object created: build_dir/mkCore.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkDMA_Cache.o" "build_dir/mkDMA_Cache.cxx"
build_dir/mkPTW.cxx: In member function void MOD_mkPTW::RL_rl_merge_dmem_reqs():
build_dir/mkPTW.cxx:151:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkPTW.cxx: In member function void MOD_mkPTW::RL_rl_merge_imem_reqs():
build_dir/mkPTW.cxx:191:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkPTW.cxx: In member function void MOD_mkPTW::RL_rl_ptw_start():
build_dir/mkPTW.cxx:243:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkPTW.cxx: In member function void MOD_mkPTW::RL_rl_ptw_level_2():
build_dir/mkPTW.cxx:348:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkPTW.cxx: In member function void MOD_mkPTW::RL_rl_ptw_level_1():
build_dir/mkPTW.cxx:479:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkPTW.cxx: In member function void MOD_mkPTW::RL_rl_ptw_level_0():
build_dir/mkPTW.cxx:599:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDMA_Cache.cxx: In member function void MOD_mkDMA_Cache::RL_rl_merge_rd_req():
build_dir/mkDMA_Cache.cxx:1151:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDMA_Cache.cxx: In member function void MOD_mkDMA_Cache::RL_rl_merge_wr_req():
build_dir/mkDMA_Cache.cxx:1338:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDMA_Cache.cxx: In member function void MOD_mkDMA_Cache::RL_rl_upgrade_rsp():
build_dir/mkDMA_Cache.cxx:6030:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
Bluesim object created: build_dir/mkAWSteria_HW.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkLLCache.o" "build_dir/mkLLCache.cxx"
Bluesim object created: build_dir/mkTop_HW_Side.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkLastLvCRqMshr.o" "build_dir/mkLastLvCRqMshr.cxx"
Bluesim object created: build_dir/mkCache.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkLLPipeline.o" "build_dir/mkLLPipeline.cxx"
Bluesim object created: build_dir/mkPTW.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkMMIO_AXI4_Adapter_2.o" "build_dir/mkMMIO_AXI4_Adapter_2.cxx"
build_dir/mkMMIO_AXI4_Adapter_2.cxx: In member function void MOD_mkMMIO_AXI4_Adapter_2::RL_ifc_rl_rd_req():
build_dir/mkMMIO_AXI4_Adapter_2.cxx:379:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkMMIO_AXI4_Adapter_2.cxx: In member function void MOD_mkMMIO_AXI4_Adapter_2::RL_ifc_rl_rd_req_1():
build_dir/mkMMIO_AXI4_Adapter_2.cxx:439:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkMMIO_AXI4_Adapter_2.cxx: In member function void MOD_mkMMIO_AXI4_Adapter_2::RL_ifc_rl_rd_req_2():
build_dir/mkMMIO_AXI4_Adapter_2.cxx:499:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkMMIO_AXI4_Adapter_2.cxx: In member function void MOD_mkMMIO_AXI4_Adapter_2::RL_ifc_rl_rd_data():
build_dir/mkMMIO_AXI4_Adapter_2.cxx:631:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkMMIO_AXI4_Adapter_2.cxx:714:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkMMIO_AXI4_Adapter_2.cxx: In member function void MOD_mkMMIO_AXI4_Adapter_2::RL_ifc_rl_wr_req():
build_dir/mkMMIO_AXI4_Adapter_2.cxx:808:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkMMIO_AXI4_Adapter_2.cxx: In member function void MOD_mkMMIO_AXI4_Adapter_2::RL_ifc_rl_wr_req_1():
build_dir/mkMMIO_AXI4_Adapter_2.cxx:904:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkMMIO_AXI4_Adapter_2.cxx: In member function void MOD_mkMMIO_AXI4_Adapter_2::RL_ifc_rl_wr_req_2():
build_dir/mkMMIO_AXI4_Adapter_2.cxx:1000:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkMMIO_AXI4_Adapter_2.cxx: In member function void MOD_mkMMIO_AXI4_Adapter_2::RL_ifc_rl_wr_data():
build_dir/mkMMIO_AXI4_Adapter_2.cxx:1066:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkMMIO_AXI4_Adapter_2.cxx: In member function void MOD_mkMMIO_AXI4_Adapter_2::RL_ifc_rl_wr_rsp():
build_dir/mkMMIO_AXI4_Adapter_2.cxx:1134:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkMMIO_AXI4_Adapter_2.cxx:1173:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
Bluesim object created: build_dir/mkAWS_SoC_Top.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkRISCV_MBox.o" "build_dir/mkRISCV_MBox.cxx"
Bluesim object created: build_dir/mkRISCV_MBox.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkFBox_Top.o" "build_dir/mkFBox_Top.cxx"
Bluesim object created: build_dir/mkMMIO_AXI4_Adapter_2.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkFBox_Core.o" "build_dir/mkFBox_Core.cxx"
Bluesim object created: build_dir/mkNear_Mem.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkFPU.o" "build_dir/mkFPU.cxx"
Bluesim object created: build_dir/mkFBox_Top.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkBranch_Predictor.o" "build_dir/mkBranch_Predictor.cxx"
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFADD_S():
build_dir/mkFBox_Core.cxx:560:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFSUB_S():
build_dir/mkFBox_Core.cxx:684:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFMUL_S():
build_dir/mkFBox_Core.cxx:808:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFMADD_S():
build_dir/mkFBox_Core.cxx:942:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFMSUB_S():
build_dir/mkFBox_Core.cxx:1076:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFNMADD_S():
build_dir/mkFBox_Core.cxx:1210:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFNMSUB_S():
build_dir/mkFBox_Core.cxx:1344:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFDIV_S():
build_dir/mkFBox_Core.cxx:1468:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFSQRT_S():
build_dir/mkFBox_Core.cxx:1580:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFSGNJ_S():
build_dir/mkFBox_Core.cxx:1617:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFSGNJN_S():
build_dir/mkFBox_Core.cxx:1654:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFSGNJX_S():
build_dir/mkFBox_Core.cxx:1693:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_S_L():
build_dir/mkFBox_Core.cxx:2154:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_S_LU():
build_dir/mkFBox_Core.cxx:2564:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_S_W():
build_dir/mkFBox_Core.cxx:2985:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_S_WU():
build_dir/mkFBox_Core.cxx:3337:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_L_S():
build_dir/mkFBox_Core.cxx:3508:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_LU_S():
build_dir/mkFBox_Core.cxx:3629:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_W_S():
build_dir/mkFBox_Core.cxx:3755:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_WU_S():
build_dir/mkFBox_Core.cxx:3857:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFMIN_S():
build_dir/mkFBox_Core.cxx:3942:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFMAX_S():
build_dir/mkFBox_Core.cxx:4027:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFMV_W_X():
build_dir/mkFBox_Core.cxx:4056:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFMV_X_W():
build_dir/mkFBox_Core.cxx:4085:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFEQ_S():
build_dir/mkFBox_Core.cxx:4165:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFLT_S():
build_dir/mkFBox_Core.cxx:4241:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFLE_S():
build_dir/mkFBox_Core.cxx:4322:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCLASS_S():
build_dir/mkFBox_Core.cxx:4374:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFADD_D():
build_dir/mkFBox_Core.cxx:4481:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFSUB_D():
build_dir/mkFBox_Core.cxx:4588:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFMUL_D():
build_dir/mkFBox_Core.cxx:4695:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFMADD_D():
build_dir/mkFBox_Core.cxx:4808:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFMSUB_D():
build_dir/mkFBox_Core.cxx:4920:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFNMADD_D():
build_dir/mkFBox_Core.cxx:5032:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFNMSUB_D():
build_dir/mkFBox_Core.cxx:5144:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFDIV_D():
build_dir/mkFBox_Core.cxx:5250:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFSQRT_D():
build_dir/mkFBox_Core.cxx:5353:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFSGNJ_D():
build_dir/mkFBox_Core.cxx:5385:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFSGNJN_D():
build_dir/mkFBox_Core.cxx:5418:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFSGNJX_D():
build_dir/mkFBox_Core.cxx:5451:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_D_W():
build_dir/mkFBox_Core.cxx:5868:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_D_WU():
build_dir/mkFBox_Core.cxx:6219:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_W_D():
build_dir/mkFBox_Core.cxx:6389:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_WU_D():
build_dir/mkFBox_Core.cxx:6510:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_D_L():
build_dir/mkFBox_Core.cxx:6957:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_D_LU():
build_dir/mkFBox_Core.cxx:7344:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_L_D():
build_dir/mkFBox_Core.cxx:7526:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_LU_D():
build_dir/mkFBox_Core.cxx:7649:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_S_D():
build_dir/mkFBox_Core.cxx:8916:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCVT_D_S():
build_dir/mkFBox_Core.cxx:9851:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFMIN_D():
build_dir/mkFBox_Core.cxx:9928:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFMAX_D():
build_dir/mkFBox_Core.cxx:10005:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFEQ_D():
build_dir/mkFBox_Core.cxx:10079:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFLT_D():
build_dir/mkFBox_Core.cxx:10151:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFLE_D():
build_dir/mkFBox_Core.cxx:10227:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFMV_D_X():
build_dir/mkFBox_Core.cxx:10252:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFMV_X_D():
build_dir/mkFBox_Core.cxx:10277:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFBox_Core.cxx: In member function void MOD_mkFBox_Core::RL_doFCLASS_D():
build_dir/mkFBox_Core.cxx:10327:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
Bluesim object created: build_dir/mkBranch_Predictor.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkFabric_1x3.o" "build_dir/mkFabric_1x3.cxx"
build_dir/mkFabric_1x3.cxx: In member function void MOD_mkFabric_1x3::RL_fabric_rl_reset():
build_dir/mkFabric_1x3.cxx:822:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx: In member function void MOD_mkFabric_1x3::RL_fabric_rl_wr_xaction_master_to_slave():
build_dir/mkFabric_1x3.cxx:919:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx: In member function void MOD_mkFabric_1x3::RL_fabric_rl_wr_xaction_master_to_slave_1():
build_dir/mkFabric_1x3.cxx:1055:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx: In member function void MOD_mkFabric_1x3::RL_fabric_rl_wr_xaction_master_to_slave_2():
build_dir/mkFabric_1x3.cxx:1190:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx: In member function void MOD_mkFabric_1x3::RL_fabric_rl_wr_xaction_master_to_slave_data():
build_dir/mkFabric_1x3.cxx:1329:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx:1381:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx: In member function void MOD_mkFabric_1x3::RL_fabric_rl_wr_resp_slave_to_master():
build_dir/mkFabric_1x3.cxx:1445:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx: In member function void MOD_mkFabric_1x3::RL_fabric_rl_wr_resp_slave_to_master_1():
build_dir/mkFabric_1x3.cxx:1504:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx: In member function void MOD_mkFabric_1x3::RL_fabric_rl_wr_resp_slave_to_master_2():
build_dir/mkFabric_1x3.cxx:1563:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx: In member function void MOD_mkFabric_1x3::RL_fabric_rl_wr_resp_err_to_master():
build_dir/mkFabric_1x3.cxx:1618:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx: In member function void MOD_mkFabric_1x3::RL_fabric_rl_rd_xaction_master_to_slave():
build_dir/mkFabric_1x3.cxx:1696:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx: In member function void MOD_mkFabric_1x3::RL_fabric_rl_rd_xaction_master_to_slave_1():
build_dir/mkFabric_1x3.cxx:1828:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx: In member function void MOD_mkFabric_1x3::RL_fabric_rl_rd_xaction_master_to_slave_2():
build_dir/mkFabric_1x3.cxx:1961:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx: In member function void MOD_mkFabric_1x3::RL_fabric_rl_rd_resp_slave_to_master():
build_dir/mkFabric_1x3.cxx:2128:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx:2172:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx: In member function void MOD_mkFabric_1x3::RL_fabric_rl_rd_resp_slave_to_master_1():
build_dir/mkFabric_1x3.cxx:2305:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx:2349:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx: In member function void MOD_mkFabric_1x3::RL_fabric_rl_rd_resp_slave_to_master_2():
build_dir/mkFabric_1x3.cxx:2482:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx:2526:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkFabric_1x3.cxx: In member function void MOD_mkFabric_1x3::RL_fabric_rl_rd_resp_err_to_master():
build_dir/mkFabric_1x3.cxx:2622:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
Bluesim object created: build_dir/mkFabric_1x3.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkNear_Mem_IO_AXI4.o" "build_dir/mkNear_Mem_IO_AXI4.cxx"
build_dir/mkNear_Mem_IO_AXI4.cxx: In member function void MOD_mkNear_Mem_IO_AXI4::RL_rl_reset():
build_dir/mkNear_Mem_IO_AXI4.cxx:247:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkNear_Mem_IO_AXI4.cxx: In member function void MOD_mkNear_Mem_IO_AXI4::RL_rl_compare():
build_dir/mkNear_Mem_IO_AXI4.cxx:282:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkNear_Mem_IO_AXI4.cxx: In member function void MOD_mkNear_Mem_IO_AXI4::RL_rl_process_rd_req():
build_dir/mkNear_Mem_IO_AXI4.cxx:400:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkNear_Mem_IO_AXI4.cxx:636:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkNear_Mem_IO_AXI4.cxx: In member function void MOD_mkNear_Mem_IO_AXI4::RL_rl_process_wr_req():
build_dir/mkNear_Mem_IO_AXI4.cxx:952:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkNear_Mem_IO_AXI4.cxx:1339:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkNear_Mem_IO_AXI4.cxx: In member function tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_get_timer_interrupt_req_get():
build_dir/mkNear_Mem_IO_AXI4.cxx:1929:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkNear_Mem_IO_AXI4.cxx: In member function tUInt8 MOD_mkNear_Mem_IO_AXI4::METH_get_sw_interrupt_req_get():
build_dir/mkNear_Mem_IO_AXI4.cxx:1965:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
Bluesim object created: build_dir/mkFPU.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkPLIC_16_2_7.o" "build_dir/mkPLIC_16_2_7.cxx"
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::RL_m_rl_reset():
build_dir/mkPLIC_16_2_7.cxx:517:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::RL_m_rl_process_rd_req():
build_dir/mkPLIC_16_2_7.cxx:7091:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkPLIC_16_2_7.cxx:7378:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkPLIC_16_2_7.cxx:7474:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::RL_m_rl_process_wr_req():
build_dir/mkPLIC_16_2_7.cxx:15753:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkPLIC_16_2_7.cxx:16004:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkPLIC_16_2_7.cxx:16102:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkPLIC_16_2_7.cxx:16122:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkPLIC_16_2_7.cxx:16171:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkPLIC_16_2_7.cxx:16313:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::METH_set_addr_map(tUInt64, tUInt64):
build_dir/mkPLIC_16_2_7.cxx:16819:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkPLIC_16_2_7.cxx:16850:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::METH_v_sources_0_m_interrupt_req(tUInt8):
build_dir/mkPLIC_16_2_7.cxx:17220:8: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
     if (!(PORT_RST_N == (tUInt8)0u))
        ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::METH_v_sources_1_m_interrupt_req(tUInt8):
build_dir/mkPLIC_16_2_7.cxx:17263:8: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
     if (!(PORT_RST_N == (tUInt8)0u))
        ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::METH_v_sources_2_m_interrupt_req(tUInt8):
build_dir/mkPLIC_16_2_7.cxx:17306:8: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
     if (!(PORT_RST_N == (tUInt8)0u))
        ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::METH_v_sources_3_m_interrupt_req(tUInt8):
build_dir/mkPLIC_16_2_7.cxx:17349:8: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
     if (!(PORT_RST_N == (tUInt8)0u))
        ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::METH_v_sources_4_m_interrupt_req(tUInt8):
build_dir/mkPLIC_16_2_7.cxx:17392:8: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
     if (!(PORT_RST_N == (tUInt8)0u))
        ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::METH_v_sources_5_m_interrupt_req(tUInt8):
build_dir/mkPLIC_16_2_7.cxx:17435:8: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
     if (!(PORT_RST_N == (tUInt8)0u))
        ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::METH_v_sources_6_m_interrupt_req(tUInt8):
build_dir/mkPLIC_16_2_7.cxx:17478:8: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
     if (!(PORT_RST_N == (tUInt8)0u))
        ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::METH_v_sources_7_m_interrupt_req(tUInt8):
build_dir/mkPLIC_16_2_7.cxx:17521:8: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
     if (!(PORT_RST_N == (tUInt8)0u))
        ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::METH_v_sources_8_m_interrupt_req(tUInt8):
build_dir/mkPLIC_16_2_7.cxx:17564:8: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
     if (!(PORT_RST_N == (tUInt8)0u))
        ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::METH_v_sources_9_m_interrupt_req(tUInt8):
build_dir/mkPLIC_16_2_7.cxx:17607:8: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
     if (!(PORT_RST_N == (tUInt8)0u))
        ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::METH_v_sources_10_m_interrupt_req(tUInt8):
build_dir/mkPLIC_16_2_7.cxx:17650:8: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
     if (!(PORT_RST_N == (tUInt8)0u))
        ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::METH_v_sources_11_m_interrupt_req(tUInt8):
build_dir/mkPLIC_16_2_7.cxx:17693:8: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
     if (!(PORT_RST_N == (tUInt8)0u))
        ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::METH_v_sources_12_m_interrupt_req(tUInt8):
build_dir/mkPLIC_16_2_7.cxx:17736:8: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
     if (!(PORT_RST_N == (tUInt8)0u))
        ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::METH_v_sources_13_m_interrupt_req(tUInt8):
build_dir/mkPLIC_16_2_7.cxx:17779:8: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
     if (!(PORT_RST_N == (tUInt8)0u))
        ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::METH_v_sources_14_m_interrupt_req(tUInt8):
build_dir/mkPLIC_16_2_7.cxx:17822:8: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
     if (!(PORT_RST_N == (tUInt8)0u))
        ^
build_dir/mkPLIC_16_2_7.cxx: In member function void MOD_mkPLIC_16_2_7::METH_v_sources_15_m_interrupt_req(tUInt8):
build_dir/mkPLIC_16_2_7.cxx:17865:8: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
     if (!(PORT_RST_N == (tUInt8)0u))
        ^
Bluesim object created: build_dir/mkNear_Mem_IO_AXI4.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkDebug_Module.o" "build_dir/mkDebug_Module.cxx"
Bluesim object created: build_dir/mkFBox_Core.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkDM_Run_Control.o" "build_dir/mkDM_Run_Control.cxx"
Bluesim object created: build_dir/mkDebug_Module.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkDM_Abstract_Commands.o" "build_dir/mkDM_Abstract_Commands.cxx"
build_dir/mkDM_Run_Control.cxx: In member function void MOD_mkDM_Run_Control::METH_write(tUInt8, tUInt32):
build_dir/mkDM_Run_Control.cxx:321:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDM_Run_Control.cxx:347:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDM_Run_Control.cxx:390:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDM_Abstract_Commands.cxx: In member function void MOD_mkDM_Abstract_Commands::METH_write(tUInt8, tUInt32):
build_dir/mkDM_Abstract_Commands.cxx:699:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDM_Abstract_Commands.cxx:760:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDM_Abstract_Commands.cxx:805:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
Bluesim object created: build_dir/mkDM_Abstract_Commands.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkDM_System_Bus.o" "build_dir/mkDM_System_Bus.cxx"
Bluesim object created: build_dir/mkDM_Run_Control.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkDma_Server_Mux.o" "build_dir/mkDma_Server_Mux.cxx"
Bluesim object created: build_dir/mkPLIC_16_2_7.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkDma_Server_Mux_Fabric.o" "build_dir/mkDma_Server_Mux_Fabric.cxx"
Bluesim object created: build_dir/mkDM_System_Bus.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkAXI4_Deburster_B.o" "build_dir/mkAXI4_Deburster_B.cxx"
Bluesim object created: build_dir/mkDma_Server_Mux.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkAWS_SoC_Fabric.o" "build_dir/mkAWS_SoC_Fabric.cxx"
build_dir/mkDma_Server_Mux_Fabric.cxx: In member function void MOD_mkDma_Server_Mux_Fabric::RL_fabric_rl_reset():
build_dir/mkDma_Server_Mux_Fabric.cxx:684:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx: In member function void MOD_mkDma_Server_Mux_Fabric::RL_fabric_rl_wr_xaction_master_to_slave():
build_dir/mkDma_Server_Mux_Fabric.cxx:786:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx: In member function void MOD_mkDma_Server_Mux_Fabric::RL_fabric_rl_wr_xaction_master_to_slave_1():
build_dir/mkDma_Server_Mux_Fabric.cxx:932:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAXI4_Deburster_B.cxx: In member function void MOD_mkAXI4_Deburster_B::RL_m_rl_wr_xaction_master_to_slave():
build_dir/mkAXI4_Deburster_B.cxx:607:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx: In member function void MOD_mkDma_Server_Mux_Fabric::RL_fabric_rl_wr_xaction_master_to_slave_data():
build_dir/mkDma_Server_Mux_Fabric.cxx:1067:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx:1119:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx: In member function void MOD_mkDma_Server_Mux_Fabric::RL_fabric_rl_wr_xaction_master_to_slave_data_1():
build_dir/mkDma_Server_Mux_Fabric.cxx:1220:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx:1272:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx: In member function void MOD_mkDma_Server_Mux_Fabric::RL_fabric_rl_wr_resp_slave_to_master():
build_dir/mkDma_Server_Mux_Fabric.cxx:1333:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx: In member function void MOD_mkDma_Server_Mux_Fabric::RL_fabric_rl_wr_resp_slave_to_master_1():
build_dir/mkDma_Server_Mux_Fabric.cxx:1389:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx: In member function void MOD_mkDma_Server_Mux_Fabric::RL_fabric_rl_wr_resp_err_to_master():
build_dir/mkDma_Server_Mux_Fabric.cxx:1444:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx: In member function void MOD_mkDma_Server_Mux_Fabric::RL_fabric_rl_wr_resp_err_to_master_1():
build_dir/mkDma_Server_Mux_Fabric.cxx:1485:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx: In member function void MOD_mkDma_Server_Mux_Fabric::RL_fabric_rl_rd_xaction_master_to_slave():
build_dir/mkDma_Server_Mux_Fabric.cxx:1574:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx: In member function void MOD_mkDma_Server_Mux_Fabric::RL_fabric_rl_rd_xaction_master_to_slave_1():
build_dir/mkDma_Server_Mux_Fabric.cxx:1717:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx: In member function void MOD_mkDma_Server_Mux_Fabric::RL_fabric_rl_rd_resp_slave_to_master():
build_dir/mkDma_Server_Mux_Fabric.cxx:1970:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx:2014:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx: In member function void MOD_mkDma_Server_Mux_Fabric::RL_fabric_rl_rd_resp_slave_to_master_1():
build_dir/mkDma_Server_Mux_Fabric.cxx:2233:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx:2277:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx: In member function void MOD_mkDma_Server_Mux_Fabric::RL_fabric_rl_rd_resp_err_to_master():
build_dir/mkDma_Server_Mux_Fabric.cxx:2473:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDma_Server_Mux_Fabric.cxx: In member function void MOD_mkDma_Server_Mux_Fabric::RL_fabric_rl_rd_resp_err_to_master_1():
build_dir/mkDma_Server_Mux_Fabric.cxx:2659:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_reset():
build_dir/mkAWS_SoC_Fabric.cxx:1007:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_wr_xaction_master_to_slave():
build_dir/mkAWS_SoC_Fabric.cxx:1112:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_wr_xaction_master_to_slave_1():
build_dir/mkAWS_SoC_Fabric.cxx:1248:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_wr_xaction_master_to_slave_2():
build_dir/mkAWS_SoC_Fabric.cxx:1383:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_wr_xaction_master_to_slave_3():
build_dir/mkAWS_SoC_Fabric.cxx:1518:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_wr_xaction_no_such_slave():
build_dir/mkAWS_SoC_Fabric.cxx:1651:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_wr_xaction_master_to_slave_data():
build_dir/mkAWS_SoC_Fabric.cxx:1789:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx:1841:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_wr_resp_slave_to_master():
build_dir/mkAWS_SoC_Fabric.cxx:1905:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_wr_resp_slave_to_master_1():
build_dir/mkAWS_SoC_Fabric.cxx:1964:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_wr_resp_slave_to_master_2():
build_dir/mkAWS_SoC_Fabric.cxx:2023:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_wr_resp_slave_to_master_3():
build_dir/mkAWS_SoC_Fabric.cxx:2082:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_wr_resp_err_to_master():
build_dir/mkAWS_SoC_Fabric.cxx:2137:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_rd_xaction_master_to_slave():
build_dir/mkAWS_SoC_Fabric.cxx:2215:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_rd_xaction_master_to_slave_1():
build_dir/mkAWS_SoC_Fabric.cxx:2347:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_rd_xaction_master_to_slave_2():
build_dir/mkAWS_SoC_Fabric.cxx:2480:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_rd_xaction_master_to_slave_3():
build_dir/mkAWS_SoC_Fabric.cxx:2613:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_rd_xaction_no_such_slave():
build_dir/mkAWS_SoC_Fabric.cxx:2746:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_rd_resp_slave_to_master():
build_dir/mkAWS_SoC_Fabric.cxx:2906:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx:2950:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_rd_resp_slave_to_master_1():
build_dir/mkAWS_SoC_Fabric.cxx:3083:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx:3127:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_rd_resp_slave_to_master_2():
build_dir/mkAWS_SoC_Fabric.cxx:3260:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx:3304:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_rd_resp_slave_to_master_3():
build_dir/mkAWS_SoC_Fabric.cxx:3437:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx:3481:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAWS_SoC_Fabric.cxx: In member function void MOD_mkAWS_SoC_Fabric::RL_fabric_rl_rd_resp_err_to_master():
build_dir/mkAWS_SoC_Fabric.cxx:3579:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
Bluesim object created: build_dir/mkDMA_Cache.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkBoot_ROM.o" "build_dir/mkBoot_ROM.cxx"
Bluesim object created: build_dir/mkLLPipeline.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkAXI4_Deburster_A.o" "build_dir/mkAXI4_Deburster_A.cxx"
build_dir/mkBoot_ROM.cxx: In member function void MOD_mkBoot_ROM::RL_rl_process_rd_req():
build_dir/mkBoot_ROM.cxx:1146:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkBoot_ROM.cxx: In member function void MOD_mkBoot_ROM::RL_rl_process_wr_req():
build_dir/mkBoot_ROM.cxx:1287:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkBoot_ROM.cxx: In member function void MOD_mkBoot_ROM::METH_set_addr_map(tUInt64, tUInt64):
build_dir/mkBoot_ROM.cxx:1411:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkAXI4_Deburster_A.cxx: In member function void MOD_mkAXI4_Deburster_A::RL_m_rl_wr_xaction_master_to_slave():
build_dir/mkAXI4_Deburster_A.cxx:486:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
Bluesim object created: build_dir/mkAXI4_Deburster_B.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkUART.o" "build_dir/mkUART.cxx"
build_dir/mkUART.cxx: In member function void MOD_mkUART::RL_rl_process_rd_req():
build_dir/mkUART.cxx:399:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkUART.cxx:474:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkUART.cxx: In member function void MOD_mkUART::RL_rl_process_wr_req():
build_dir/mkUART.cxx:978:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkUART.cxx:1073:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
Bluesim object created: build_dir/mkDma_Server_Mux_Fabric.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkAWS_Host_Access.o" "build_dir/mkAWS_Host_Access.cxx"
Bluesim object created: build_dir/mkBoot_ROM.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkOCL_Adapter.o" "build_dir/mkOCL_Adapter.cxx"
Bluesim object created: build_dir/mkAXI4_Deburster_A.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkDDR_A_Model.o" "build_dir/mkDDR_A_Model.cxx"
Bluesim object created: build_dir/mkAWS_Host_Access.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkDDR_B_Model.o" "build_dir/mkDDR_B_Model.cxx"
Bluesim object created: build_dir/mkAWS_SoC_Fabric.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/mkBytevec.o" "build_dir/mkBytevec.cxx"
build_dir/mkDDR_A_Model.cxx: In member function void MOD_mkDDR_A_Model::RL_ifc_rl_rd_req():
build_dir/mkDDR_A_Model.cxx:615:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDDR_A_Model.cxx: In member function void MOD_mkDDR_A_Model::RL_ifc_rl_wr_req():
build_dir/mkDDR_A_Model.cxx:4508:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDDR_A_Model.cxx: In member function void MOD_mkDDR_A_Model::RL_deburster_rl_wr_xaction_master_to_slave():
build_dir/mkDDR_A_Model.cxx:4834:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDDR_B_Model.cxx: In member function void MOD_mkDDR_B_Model::RL_ifc_rl_rd_req():
build_dir/mkDDR_B_Model.cxx:617:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
Bluesim object created: build_dir/mkCPU.{h,o}
exec: c++ -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -I"/home/nikhil/git_clones/bsc/inst/lib"/Bluesim -Wno-uninitialized -fpermissive -fPIC -c -o "build_dir/model_mkTop_HW_Side.o" "build_dir/model_mkTop_HW_Side.cxx"
build_dir/mkDDR_B_Model.cxx: In member function void MOD_mkDDR_B_Model::RL_ifc_rl_wr_req():
build_dir/mkDDR_B_Model.cxx:4504:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDDR_B_Model.cxx:4527:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
build_dir/mkDDR_B_Model.cxx: In member function void MOD_mkDDR_B_Model::RL_deburster_rl_wr_xaction_master_to_slave():
build_dir/mkDDR_B_Model.cxx:4833:6: warning: suggest explicit braces to avoid ambiguous else [-Wdangling-else]
   if (!(PORT_RST_N == (tUInt8)0u))
      ^
Bluesim object created: build_dir/mkUART.{h,o}
exec: cc -O3  -Wall -Wno-unused -D_FILE_OFFSET_BITS=64 "-O3" -fpermissive -fPIC -c -o "/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/C_Imported_Functions.o" "/home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/C_Imported_Functions.c"
cc1: warning: command line option -fpermissive is valid for C++/ObjC++ but not for C
User object created: /home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/C_Imported_Functions.o
Bluesim object created: build_dir/mkOCL_Adapter.{h,o}
Bluesim object created: build_dir/mkBytevec.{h,o}
Bluesim object created: build_dir/mkDDR_B_Model.{h,o}
Bluesim object created: build_dir/mkDDR_A_Model.{h,o}
Bluesim object created: build_dir/mkLLCache.{h,o}
Bluesim object created: build_dir/model_mkTop_HW_Side.{h,o}
Bluesim object created: build_dir/mkLastLvCRqMshr.{h,o}
make[1]: Leaving directory '/home/nikhil/git_clones/BESSPIN-CloudGFE/AWSteria_RISCV_Virtio/HW/build_Flute_Bluesim'
Using built-in specs.
COLLECT_GCC=c++
COLLECT_LTO_WRAPPER=/usr/lib/gcc/x86_64-linux-gnu/7/lto-wrapper
OFFLOAD_TARGET_NAMES=nvptx-none
OFFLOAD_TARGET_DEFAULT=1
Target: x86_64-linux-gnu
Configured with: ../src/configure -v --with-pkgversion='Ubuntu 7.5.0-3ubuntu1~18.04' --with-bugurl=file:///usr/share/doc/gcc-7/README.Bugs --enable-languages=c,ada,c++,go,brig,d,fortran,objc,obj-c++ --prefix=/usr --with-gcc-major-version-only --program-suffix=-7 --program-prefix=x86_64-linux-gnu- --enable-shared --enable-linker-build-id --libexecdir=/usr/lib --without-included-gettext --enable-threads=posix --libdir=/usr/lib --enable-nls --enable-bootstrap --enable-clocale=gnu --enable-libstdcxx-debug --enable-libstdcxx-time=yes --with-default-libstdcxx-abi=new --enable-gnu-unique-object --disable-vtable-verify --enable-libmpx --enable-plugin --enable-default-pie --with-system-zlib --with-target-system-zlib --enable-objc-gc=auto --enable-multiarch --disable-werror --with-arch-32=i686 --with-abi=m64 --with-multilib-list=m32,m64,mx32 --enable-multilib --with-tune=generic --enable-offload-targets=nvptx-none --without-cuda-driver --enable-checking=release --build=x86_64-linux-gnu --host=x86_64-linux-gnu --target=x86_64-linux-gnu
Thread model: posix
gcc version 7.5.0 (Ubuntu 7.5.0-3ubuntu1~18.04) 
COMPILER_PATH=/usr/lib/gcc/x86_64-linux-gnu/7/:/usr/lib/gcc/x86_64-linux-gnu/7/:/usr/lib/gcc/x86_64-linux-gnu/:/usr/lib/gcc/x86_64-linux-gnu/7/:/usr/lib/gcc/x86_64-linux-gnu/
LIBRARY_PATH=/usr/lib/gcc/x86_64-linux-gnu/7/:/usr/lib/gcc/x86_64-linux-gnu/7/../../../x86_64-linux-gnu/:/usr/lib/gcc/x86_64-linux-gnu/7/../../../../lib/:/lib/x86_64-linux-gnu/:/lib/../lib/:/usr/lib/x86_64-linux-gnu/:/usr/lib/../lib/:/usr/lib/gcc/x86_64-linux-gnu/7/../../../:/lib/:/usr/lib/
COLLECT_GCC_OPTIONS='-O3' '-Wall' '-Wno-unused' '-D' '_FILE_OFFSET_BITS=64' '-v' '-shared' '-fPIC' '-o' 'exe_HW_sim.so' '-shared-libgcc' '-mtune=generic' '-march=x86-64'
 /usr/lib/gcc/x86_64-linux-gnu/7/collect2 -plugin /usr/lib/gcc/x86_64-linux-gnu/7/liblto_plugin.so -plugin-opt=/usr/lib/gcc/x86_64-linux-gnu/7/lto-wrapper -plugin-opt=-fresolution=/tmp/ccwVtZIE.res -plugin-opt=-pass-through=-lgcc_s -plugin-opt=-pass-through=-lc -plugin-opt=-pass-through=-lgcc_s --build-id --eh-frame-hdr -m elf_x86_64 --hash-style=gnu --as-needed -shared -z relro -o exe_HW_sim.so /usr/lib/gcc/x86_64-linux-gnu/7/../../../x86_64-linux-gnu/crti.o /usr/lib/gcc/x86_64-linux-gnu/7/crtbeginS.o -L/usr/lib/gcc/x86_64-linux-gnu/7 -L/usr/lib/gcc/x86_64-linux-gnu/7/../../../x86_64-linux-gnu -L/usr/lib/gcc/x86_64-linux-gnu/7/../../../../lib -L/lib/x86_64-linux-gnu -L/lib/../lib -L/usr/lib/x86_64-linux-gnu -L/usr/lib/../lib -L/usr/lib/gcc/x86_64-linux-gnu/7/../../.. -Bsymbolic --version-script=/home/nikhil/git_clones/bsc/inst/lib/Bluesim/bs_linux_export_map.txt build_dir/mkTop_HW_Side.o build_dir/mkAWSteria_HW.o build_dir/mkAWS_SoC_Top.o build_dir/mkSoC_Map.o build_dir/mkCore.o build_dir/mkCPU.o build_dir/mkGPR_RegFile.o build_dir/mkFPR_RegFile.o build_dir/mkCSR_RegFile.o build_dir/mkCSR_MIE.o build_dir/mkCSR_MIP.o build_dir/mkNear_Mem.o build_dir/mkI_MMU_Cache.o build_dir/mkCache.o build_dir/mkMMIO.o build_dir/mkTLB.o build_dir/mkD_MMU_Cache.o build_dir/mkPTW.o build_dir/mkDMA_Cache.o build_dir/mkLLCache.o build_dir/mkLastLvCRqMshr.o build_dir/mkLLPipeline.o build_dir/mkMMIO_AXI4_Adapter_2.o build_dir/mkRISCV_MBox.o build_dir/mkFBox_Top.o build_dir/mkFBox_Core.o build_dir/mkFPU.o build_dir/mkBranch_Predictor.o build_dir/mkFabric_1x3.o build_dir/mkNear_Mem_IO_AXI4.o build_dir/mkPLIC_16_2_7.o build_dir/mkDebug_Module.o build_dir/mkDM_Run_Control.o build_dir/mkDM_Abstract_Commands.o build_dir/mkDM_System_Bus.o build_dir/mkDma_Server_Mux.o build_dir/mkDma_Server_Mux_Fabric.o build_dir/mkAXI4_Deburster_B.o build_dir/mkAWS_SoC_Fabric.o build_dir/mkBoot_ROM.o build_dir/mkAXI4_Deburster_A.o build_dir/mkUART.o build_dir/mkAWS_Host_Access.o build_dir/mkOCL_Adapter.o build_dir/mkDDR_A_Model.o build_dir/mkDDR_B_Model.o build_dir/mkBytevec.o /home/nikhil/git_clones/AWSteria_Infra/Platform_Sim/HW/C_Imported_Functions.o build_dir/model_mkTop_HW_Side.o /home/nikhil/git_clones/bsc/inst/lib/Bluesim/libbskernel.a /home/nikhil/git_clones/bsc/inst/lib/Bluesim/libbsprim.a -lstdc++ -lm -lgcc_s -lc -lgcc_s /usr/lib/gcc/x86_64-linux-gnu/7/crtendS.o /usr/lib/gcc/x86_64-linux-gnu/7/../../../x86_64-linux-gnu/crtn.o
COLLECT_GCC_OPTIONS='-O3' '-Wall' '-Wno-unused' '-D' '_FILE_OFFSET_BITS=64' '-v' '-shared' '-fPIC' '-o' 'exe_HW_sim.so' '-shared-libgcc' '-mtune=generic' '-march=x86-64'
Simulation shared library created: exe_HW_sim.so
Simulation executable created: ./exe_HW_sim
INFO: linked bsc-compiled objects into Bluesim executable

Thu Sep  9 16:49:27 2021
----------------
