<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-2931</identifier><datestamp>2013-11-08T04:22:02Z</datestamp><dc:title>Performance analysis of CMOS mode locked class E power amplifier</dc:title><dc:creator>ARORA, P</dc:creator><dc:creator>MUKHERJEE, J</dc:creator><dc:creator>AGARWAL, V</dc:creator><dc:subject>class e</dc:subject><dc:subject>cmos</dc:subject><dc:subject>power amplifier</dc:subject><dc:subject>state space</dc:subject><dc:description>The design of Class E Amplifiers is more difficult than other type of amplifiers as it is imposed by time domain constraints. This paper presents the performance analysis of Mode Locked class E Power Amplifiers using State Space Analysis Algorithm. A technique is introduced which is used to curb the negative effect of parasitic resistance of DC Feed Choke and the Power Amplifier operates at 2.4GHz and simulated with a 0.18 mu m CMOS process at a supply voltage of 2V.</dc:description><dc:publisher>IEEE</dc:publisher><dc:date>2011-10-28T00:01:29Z</dc:date><dc:date>2011-12-15T09:12:50Z</dc:date><dc:date>2011-10-28T00:01:29Z</dc:date><dc:date>2011-12-15T09:12:50Z</dc:date><dc:date>2010</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,905-908</dc:identifier><dc:identifier>978-1-4244-7773-9</dc:identifier><dc:identifier>1548-3746</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/16455</dc:identifier><dc:identifier>http://hdl.handle.net/100/2931</dc:identifier><dc:source>53rd Midwest Symposium on Circuits and Systems (MWSCAS 2010),Seattle, WA,AUG 01-04, 2010</dc:source><dc:language>English</dc:language></oai_dc:dc>