Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Jun 14 09:33:19 2018
| Host         : HOANGPV89-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fft_top_control_sets_placed.rpt
| Design       : fft_top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     9 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             502 |          184 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            6 |
| Yes          | No                    | No                     |               8 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+----------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |                              Set/Reset Signal                              | Slice Load Count | Bel Load Count |
+----------------+---------------+----------------------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |               | rst_IBUF                                                                   |                3 |              8 |
|  clk_IBUF_BUFG | sel           |                                                                            |                3 |              8 |
|  clk_IBUF_BUFG |               | fft_entity/all_instances[6].first_stages_only.tf_rom/output_cos[6]_i_1_n_0 |                3 |              9 |
|  clk_IBUF_BUFG |               |                                                                            |              218 |            742 |
+----------------+---------------+----------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 8      |                     2 |
| 9      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


