{
  "id": "table_0008",
  "grid": [
    [
      "PARAMETER.",
      "STANDARD MODE.MIN",
      "STANDARD MODE.MAX",
      "FAST MODE.MIN",
      "FAST MODE.MAX",
      "HIGH SPEED MODE.MIN",
      "HIGH SPEED MODE.MAX",
      "UNIT.UNIT"
    ],
    [
      "SCL frequency, f SCL",
      "0.1",
      "0.1",
      "0.4",
      "0.4",
      "3.4",
      "3.4",
      "MHz"
    ],
    [
      "Bus free time between STOP and START conditions, t BUF",
      "4.7",
      "",
      "1.3",
      "",
      "",
      "",
      "µs"
    ],
    [
      "Hold time after repeated start, t HDSTA",
      "4",
      "",
      "0.6",
      "",
      "0.16",
      "",
      "µs"
    ],
    [
      "Repeated Start setup time, t SUSTA",
      "4.7",
      "",
      "0.6",
      "",
      "0.16",
      "",
      "µs"
    ],
    [
      "STOP condition setup time, t SUSTO",
      "4",
      "",
      "0.6",
      "",
      "0.16",
      "",
      "µs"
    ],
    [
      "Data hold time, t HDDAT",
      "0",
      "",
      "0",
      "",
      "0",
      "",
      "ns"
    ],
    [
      "Data setup time, t SUDAT",
      "250",
      "",
      "100",
      "",
      "10",
      "",
      "ns"
    ],
    [
      "SCL clock LOW period, t LOW",
      "4700",
      "",
      "1300",
      "",
      "160",
      "",
      "ns"
    ],
    [
      "SCL clock HIGH period, t HIGH",
      "4000",
      "",
      "600",
      "",
      "60",
      "",
      "ns"
    ],
    [
      "Clock/Data fall time, t F",
      "300",
      "300",
      "300",
      "300",
      "160",
      "160",
      "ns"
    ],
    [
      "Clock/Data rise time, t R",
      "1000",
      "1000",
      "",
      "300",
      "",
      "160",
      "ns"
    ],
    [
      "LDAC pulse width LOW time, t 1",
      "40",
      "",
      "10",
      "",
      "1.2",
      "",
      "µs"
    ],
    [
      "SCL falling edge to LDAC falling edge for asynchronous LDAC update, t 2",
      "20",
      "",
      "5",
      "",
      "0.6",
      "",
      "µs"
    ],
    [
      "LDAC falling edge to SCL falling edge for synchronous LDAC update, t 3",
      "360",
      "",
      "90",
      "",
      "10.5",
      "",
      "µs"
    ],
    [
      "CLR pulse width LOW time, t 4",
      "40",
      "",
      "10",
      "",
      "1.2",
      "",
      "µs"
    ]
  ],
  "caption": ""
}