{"Source Block": ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@101:111@HdlIdDef", "  wire    [27:0]      rx_data_s;\n  wire    [ 6:0]      rx_data_locked_s;\n  wire    [ 6:0]      rx_delay_locked_s;\n  wire    [27:0]      tx_data_s;\n  wire                locked_s;\n  wire                alt_lvds_clk;\n  wire                alt_lvds_loaden;\n  wire    [ 7:0]      alt_lvds_phase;\n\n  // pll reset\n\n"], "Clone Blocks": [["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@102:112", "  wire    [ 6:0]      rx_data_locked_s;\n  wire    [ 6:0]      rx_delay_locked_s;\n  wire    [27:0]      tx_data_s;\n  wire                locked_s;\n  wire                alt_lvds_clk;\n  wire                alt_lvds_loaden;\n  wire    [ 7:0]      alt_lvds_phase;\n\n  // pll reset\n\n  always @(negedge up_rstn or posedge up_clk) begin\n"], ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@98:108", "\n  // internal signals\n\n  wire    [27:0]      rx_data_s;\n  wire    [ 6:0]      rx_data_locked_s;\n  wire    [ 6:0]      rx_delay_locked_s;\n  wire    [27:0]      tx_data_s;\n  wire                locked_s;\n  wire                alt_lvds_clk;\n  wire                alt_lvds_loaden;\n  wire    [ 7:0]      alt_lvds_phase;\n"], ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@99:109", "  // internal signals\n\n  wire    [27:0]      rx_data_s;\n  wire    [ 6:0]      rx_data_locked_s;\n  wire    [ 6:0]      rx_delay_locked_s;\n  wire    [27:0]      tx_data_s;\n  wire                locked_s;\n  wire                alt_lvds_clk;\n  wire                alt_lvds_loaden;\n  wire    [ 7:0]      alt_lvds_phase;\n\n"], ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@100:110", "\n  wire    [27:0]      rx_data_s;\n  wire    [ 6:0]      rx_data_locked_s;\n  wire    [ 6:0]      rx_delay_locked_s;\n  wire    [27:0]      tx_data_s;\n  wire                locked_s;\n  wire                alt_lvds_clk;\n  wire                alt_lvds_loaden;\n  wire    [ 7:0]      alt_lvds_phase;\n\n  // pll reset\n"], ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@103:113", "  wire    [ 6:0]      rx_delay_locked_s;\n  wire    [27:0]      tx_data_s;\n  wire                locked_s;\n  wire                alt_lvds_clk;\n  wire                alt_lvds_loaden;\n  wire    [ 7:0]      alt_lvds_phase;\n\n  // pll reset\n\n  always @(negedge up_rstn or posedge up_clk) begin\n    if (up_rstn == 0) begin\n"], ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@97:107", "  reg                 locked_int = 'd0;\n\n  // internal signals\n\n  wire    [27:0]      rx_data_s;\n  wire    [ 6:0]      rx_data_locked_s;\n  wire    [ 6:0]      rx_delay_locked_s;\n  wire    [27:0]      tx_data_s;\n  wire                locked_s;\n  wire                alt_lvds_clk;\n  wire                alt_lvds_loaden;\n"], ["hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@96:106", "  reg                 pll_rst = 1'd1;\n  reg                 locked_int = 'd0;\n\n  // internal signals\n\n  wire    [27:0]      rx_data_s;\n  wire    [ 6:0]      rx_data_locked_s;\n  wire    [ 6:0]      rx_delay_locked_s;\n  wire    [27:0]      tx_data_s;\n  wire                locked_s;\n  wire                alt_lvds_clk;\n"]], "Diff Content": {"Delete": [[106, "  wire                alt_lvds_clk;\n"]], "Add": []}}