Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Nov 01 17:35:52 2017
| Host         : E6HIM2ZJ5N6O1R6 running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file LED_Switch_methodology_drc_routed.rpt -rpx LED_Switch_methodology_drc_routed.rpx
| Design       : LED_Switch
| Device       : xc7z100ffg900-2
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 10
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 10         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on dip_switches[0] relative to clock(s) SYS_CLK_P 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on dip_switches[1] relative to clock(s) SYS_CLK_P 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on dip_switches[2] relative to clock(s) SYS_CLK_P 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on dip_switches[3] relative to clock(s) SYS_CLK_P 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on push_buttons[0] relative to clock(s) SYS_CLK_P 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on push_buttons[1] relative to clock(s) SYS_CLK_P 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to clock(s) SYS_CLK_P 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to clock(s) SYS_CLK_P 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to clock(s) SYS_CLK_P 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to clock(s) SYS_CLK_P 
Related violations: <none>


