<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86PreTileConfig.cpp source code [llvm/llvm/lib/Target/X86/X86PreTileConfig.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86PreTileConfig.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86PreTileConfig.cpp.html'>X86PreTileConfig.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86PreTileConfig.cpp - Tile Register Configure---------------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file Pass to pre-config the shape of AMX register</i></td></tr>
<tr><th id="10">10</th><td><i>/// AMX register need to be configured before use. The shape of AMX register</i></td></tr>
<tr><th id="11">11</th><td><i>/// is encoded in the 1st and 2nd machine operand of AMX pseudo instructions.</i></td></tr>
<tr><th id="12">12</th><td><i>/// The pldtilecfg is to config tile registers. It should dominator all AMX</i></td></tr>
<tr><th id="13">13</th><td><i>/// instructions. The pldtilecfg produce a virtual cfg register and the cfg</i></td></tr>
<tr><th id="14">14</th><td><i>/// register is used by all AMX instructions.</i></td></tr>
<tr><th id="15">15</th><td><i>/// This pass is to find the common dominator of all AMX instructions and</i></td></tr>
<tr><th id="16">16</th><td><i>/// insert the pldtilecfg instruction. Besides the cfg register that pldtilecfg</i></td></tr>
<tr><th id="17">17</th><td><i>/// produces is inserted as the last operand of each AMX instruction. We use</i></td></tr>
<tr><th id="18">18</th><td><i>/// this scheme to model the def-use relationship between AMX config instruction</i></td></tr>
<tr><th id="19">19</th><td><i>/// and other AMX instructions. Below is an example.</i></td></tr>
<tr><th id="20">20</th><td><i>///</i></td></tr>
<tr><th id="21">21</th><td><i>///                        ----B1----</i></td></tr>
<tr><th id="22">22</th><td><i>///                       /           \</i></td></tr>
<tr><th id="23">23</th><td><i>///                      /             \</i></td></tr>
<tr><th id="24">24</th><td><i>///                    B2               B3</i></td></tr>
<tr><th id="25">25</th><td><i>///    %1:tile = PTILELOADDV        %2:tile = PTILELOADDV</i></td></tr>
<tr><th id="26">26</th><td><i>///</i></td></tr>
<tr><th id="27">27</th><td><i>///  is transformed to</i></td></tr>
<tr><th id="28">28</th><td><i>///</i></td></tr>
<tr><th id="29">29</th><td><i>///                            B1</i></td></tr>
<tr><th id="30">30</th><td><i>///                 %25:tilecfg = PLDTILECFG</i></td></tr>
<tr><th id="31">31</th><td><i>///                       /           \</i></td></tr>
<tr><th id="32">32</th><td><i>///                      /             \</i></td></tr>
<tr><th id="33">33</th><td><i>///  %1:tile = PTILELOADDV %25    %2:tile = PTILELOADDV %25</i></td></tr>
<tr><th id="34">34</th><td><i>//</i></td></tr>
<tr><th id="35">35</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="X86.h.html">"X86.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="X86InstrBuilder.h.html">"X86InstrBuilder.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="X86RegisterInfo.h.html">"X86RegisterInfo.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="X86Subtarget.h.html">"X86Subtarget.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="43">43</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="44">44</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="45">45</th><td><u>#include <a href="../../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="46">46</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="47">47</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="48">48</th><td><u>#include <a href="../../../include/llvm/CodeGen/TileShapeInfo.h.html">"llvm/CodeGen/TileShapeInfo.h"</a></u></td></tr>
<tr><th id="49">49</th><td><u>#include <a href="../../../include/llvm/InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "tile-pre-config"</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><b>namespace</b> {</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::X86PreTileConfig" title='(anonymous namespace)::X86PreTileConfig' data-ref="(anonymousnamespace)::X86PreTileConfig" data-ref-filename="(anonymousnamespace)..X86PreTileConfig">X86PreTileConfig</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="58">58</th><td>  <i  data-doc="(anonymousnamespace)::X86PreTileConfig::MF">// context</i></td></tr>
<tr><th id="59">59</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="tu decl field" id="(anonymousnamespace)::X86PreTileConfig::MF" title='(anonymous namespace)::X86PreTileConfig::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::X86PreTileConfig::MF" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..MF">MF</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="60">60</th><td>  <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> *<dfn class="tu decl field" id="(anonymousnamespace)::X86PreTileConfig::ST" title='(anonymous namespace)::X86PreTileConfig::ST' data-type='const llvm::X86Subtarget *' data-ref="(anonymousnamespace)::X86PreTileConfig::ST" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..ST">ST</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="61">61</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::X86PreTileConfig::TRI" title='(anonymous namespace)::X86PreTileConfig::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::X86PreTileConfig::TRI" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..TRI">TRI</dfn>;</td></tr>
<tr><th id="62">62</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::X86PreTileConfig::TII" title='(anonymous namespace)::X86PreTileConfig::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::X86PreTileConfig::TII" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..TII">TII</dfn>;</td></tr>
<tr><th id="63">63</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl field" id="(anonymousnamespace)::X86PreTileConfig::DomTree" title='(anonymous namespace)::X86PreTileConfig::DomTree' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::X86PreTileConfig::DomTree" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..DomTree">DomTree</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::X86PreTileConfig::MRI" title='(anonymous namespace)::X86PreTileConfig::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::X86PreTileConfig::MRI" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu decl fn" href="#_ZN12_GLOBAL__N_116X86PreTileConfig18getTileConfigPointEv" title='(anonymous namespace)::X86PreTileConfig::getTileConfigPoint' data-type='llvm::MachineInstr * (anonymous namespace)::X86PreTileConfig::getTileConfigPoint()' data-ref="_ZN12_GLOBAL__N_116X86PreTileConfig18getTileConfigPointEv" data-ref-filename="_ZN12_GLOBAL__N_116X86PreTileConfig18getTileConfigPointEv">getTileConfigPoint</a>();</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><b>public</b>:</td></tr>
<tr><th id="69">69</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_116X86PreTileConfigC1Ev" title='(anonymous namespace)::X86PreTileConfig::X86PreTileConfig' data-type='void (anonymous namespace)::X86PreTileConfig::X86PreTileConfig()' data-ref="_ZN12_GLOBAL__N_116X86PreTileConfigC1Ev" data-ref-filename="_ZN12_GLOBAL__N_116X86PreTileConfigC1Ev">X86PreTileConfig</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::X86PreTileConfig::ID" title='(anonymous namespace)::X86PreTileConfig::ID' data-use='a' data-ref="(anonymousnamespace)::X86PreTileConfig::ID" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..ID">ID</a>) {}</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116X86PreTileConfig11getPassNameEv">/// Return the pass name.</i></td></tr>
<tr><th id="72">72</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_116X86PreTileConfig11getPassNameEv" title='(anonymous namespace)::X86PreTileConfig::getPassName' data-type='llvm::StringRef (anonymous namespace)::X86PreTileConfig::getPassName() const' data-ref="_ZNK12_GLOBAL__N_116X86PreTileConfig11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_116X86PreTileConfig11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="73">73</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Tile Register Pre-configure"</q>;</td></tr>
<tr><th id="74">74</th><td>  }</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116X86PreTileConfig16getAnalysisUsageERN4llvm13AnalysisUsageE">/// X86PreTileConfig analysis usage.</i></td></tr>
<tr><th id="77">77</th><td>  <em>void</em> <a class="virtual tu decl fn" href="#_ZNK12_GLOBAL__N_116X86PreTileConfig16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::X86PreTileConfig::getAnalysisUsage' data-type='void (anonymous namespace)::X86PreTileConfig::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_116X86PreTileConfig16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_116X86PreTileConfig16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</a>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col1 decl" id="1AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="1AU" data-ref-filename="1AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_116X86PreTileConfig20runOnMachineFunctionERN4llvm15MachineFunctionE">/// Perform register allocation.</i></td></tr>
<tr><th id="80">80</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_116X86PreTileConfig20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86PreTileConfig::runOnMachineFunction' data-type='bool (anonymous namespace)::X86PreTileConfig::runOnMachineFunction(llvm::MachineFunction &amp; mf)' data-ref="_ZN12_GLOBAL__N_116X86PreTileConfig20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_116X86PreTileConfig20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="2mf" data-ref-filename="2mf">mf</dfn>) override;</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::X86PreTileConfig::ID" title='(anonymous namespace)::X86PreTileConfig::ID' data-type='char' data-ref="(anonymousnamespace)::X86PreTileConfig::ID" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..ID">ID</dfn>;</td></tr>
<tr><th id="83">83</th><td>};</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::X86PreTileConfig" title='(anonymous namespace)::X86PreTileConfig' data-ref="(anonymousnamespace)::X86PreTileConfig" data-ref-filename="(anonymousnamespace)..X86PreTileConfig">X86PreTileConfig</a>::<dfn class="tu decl def" id="(anonymousnamespace)::X86PreTileConfig::ID" title='(anonymous namespace)::X86PreTileConfig::ID' data-type='char' data-ref="(anonymousnamespace)::X86PreTileConfig::ID" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#51" title="static void *initializeX86PreTileConfigPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(X86PreTileConfig, <q>"tilepreconfig"</q>,</td></tr>
<tr><th id="90">90</th><td>                      <q>"Tile Register Configure"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="91">91</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="92">92</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;Tile Register Configure&quot;, &quot;tilepreconfig&quot;, &amp;X86PreTileConfig::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;X86PreTileConfig&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeX86PreTileConfigPassFlag; void llvm::initializeX86PreTileConfigPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeX86PreTileConfigPassFlag, initializeX86PreTileConfigPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::X86PreTileConfig" title='(anonymous namespace)::X86PreTileConfig' data-ref="(anonymousnamespace)::X86PreTileConfig" data-ref-filename="(anonymousnamespace)..X86PreTileConfig">X86PreTileConfig</a>, <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"tilepreconfig"</q>,</td></tr>
<tr><th id="93">93</th><td>                    <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Tile Register Configure"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86PreTileConfig" title='(anonymous namespace)::X86PreTileConfig' data-ref="(anonymousnamespace)::X86PreTileConfig" data-ref-filename="(anonymousnamespace)..X86PreTileConfig">X86PreTileConfig</a>::<dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_116X86PreTileConfig16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::X86PreTileConfig::getAnalysisUsage' data-type='void (anonymous namespace)::X86PreTileConfig::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_116X86PreTileConfig16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_116X86PreTileConfig16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col3 decl" id="3AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="3AU" data-ref-filename="3AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="96">96</th><td>  <a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU" data-ref-filename="3AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesAllEv" title='llvm::AnalysisUsage::setPreservesAll' data-ref="_ZN4llvm13AnalysisUsage15setPreservesAllEv" data-ref-filename="_ZN4llvm13AnalysisUsage15setPreservesAllEv">setPreservesAll</a>();</td></tr>
<tr><th id="97">97</th><td>  <a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU" data-ref-filename="3AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="98">98</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col3 ref" href="#3AU" title='AU' data-ref="3AU" data-ref-filename="3AU">AU</a></span>);</td></tr>
<tr><th id="99">99</th><td>}</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="tu decl def fn" id="_ZL13buildConfigMIN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPKNS_15TargetInstrInfoEPNS_19MachineRegisterInfoEPKNS_12X86SubtargetE" title='buildConfigMI' data-type='llvm::Register buildConfigMI(MachineBasicBlock::iterator MI, int FrameIdx, const llvm::TargetInstrInfo * TII, llvm::MachineRegisterInfo * MRI, const llvm::X86Subtarget * ST)' data-ref="_ZL13buildConfigMIN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPKNS_15TargetInstrInfoEPNS_19MachineRegisterInfoEPKNS_12X86SubtargetE" data-ref-filename="_ZL13buildConfigMIN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPKNS_15TargetInstrInfoEPNS_19MachineRegisterInfoEPKNS_12X86SubtargetE">buildConfigMI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="4MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="4MI" data-ref-filename="4MI">MI</dfn>, <em>int</em> <dfn class="local col5 decl" id="5FrameIdx" title='FrameIdx' data-type='int' data-ref="5FrameIdx" data-ref-filename="5FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="102">102</th><td>                              <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="local col6 decl" id="6TII" title='TII' data-type='const llvm::TargetInstrInfo *' data-ref="6TII" data-ref-filename="6TII">TII</dfn>,</td></tr>
<tr><th id="103">103</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col7 decl" id="7MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="7MRI" data-ref-filename="7MRI">MRI</dfn>,</td></tr>
<tr><th id="104">104</th><td>                              <em>const</em> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a> *<dfn class="local col8 decl" id="8ST" title='ST' data-type='const llvm::X86Subtarget *' data-ref="8ST" data-ref-filename="8ST">ST</dfn>) {</td></tr>
<tr><th id="105">105</th><td>  <em>auto</em> *<dfn class="local col9 decl" id="9MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="9MBB" data-ref-filename="9MBB">MBB</dfn> = <a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <i>// FIXME: AMX should assume AVX512 enabled.</i></td></tr>
<tr><th id="108">108</th><td>  <b>if</b> (<a class="local col8 ref" href="#8ST" title='ST' data-ref="8ST" data-ref-filename="8ST">ST</a>-&gt;<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget9hasAVX512Ev" title='llvm::X86Subtarget::hasAVX512' data-ref="_ZNK4llvm12X86Subtarget9hasAVX512Ev" data-ref-filename="_ZNK4llvm12X86Subtarget9hasAVX512Ev">hasAVX512</a>()) {</td></tr>
<tr><th id="109">109</th><td>    <i>// Zero stack slot.</i></td></tr>
<tr><th id="110">110</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="10Zmm" title='Zmm' data-type='llvm::Register' data-ref="10Zmm" data-ref-filename="10Zmm">Zmm</dfn> = <a class="local col7 ref" href="#7MRI" title='MRI' data-ref="7MRI" data-ref-filename="7MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::VR512RegClass" title='llvm::X86::VR512RegClass' data-ref="llvm::X86::VR512RegClass" data-ref-filename="llvm..X86..VR512RegClass">VR512RegClass</a>);</td></tr>
<tr><th id="111">111</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#9MBB" title='MBB' data-ref="9MBB" data-ref-filename="9MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col6 ref" href="#6TII" title='TII' data-ref="6TII" data-ref-filename="6TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VPXORDZrr" title='llvm::X86::VPXORDZrr' data-ref="llvm::X86::VPXORDZrr" data-ref-filename="llvm..X86..VPXORDZrr">VPXORDZrr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#10Zmm" title='Zmm' data-ref="10Zmm" data-ref-filename="10Zmm">Zmm</a>)</td></tr>
<tr><th id="112">112</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#10Zmm" title='Zmm' data-ref="10Zmm" data-ref-filename="10Zmm">Zmm</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="113">113</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#10Zmm" title='Zmm' data-ref="10Zmm" data-ref-filename="10Zmm">Zmm</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="114">114</th><td>    <a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#9MBB" title='MBB' data-ref="9MBB" data-ref-filename="9MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col6 ref" href="#6TII" title='TII' data-ref="6TII" data-ref-filename="6TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::VMOVUPSZmr" title='llvm::X86::VMOVUPSZmr' data-ref="llvm::X86::VMOVUPSZmr" data-ref-filename="llvm..X86..VMOVUPSZmr">VMOVUPSZmr</a>)),</td></tr>
<tr><th id="115">115</th><td>                      <a class="local col5 ref" href="#5FrameIdx" title='FrameIdx' data-ref="5FrameIdx" data-ref-filename="5FrameIdx">FrameIdx</a>)</td></tr>
<tr><th id="116">116</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#10Zmm" title='Zmm' data-ref="10Zmm" data-ref-filename="10Zmm">Zmm</a>);</td></tr>
<tr><th id="117">117</th><td>  }</td></tr>
<tr><th id="118">118</th><td></td></tr>
<tr><th id="119">119</th><td>  <i>// build psuedo ldtilecfg</i></td></tr>
<tr><th id="120">120</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="11VReg" title='VReg' data-type='llvm::Register' data-ref="11VReg" data-ref-filename="11VReg">VReg</dfn> = <a class="local col7 ref" href="#7MRI" title='MRI' data-ref="7MRI" data-ref-filename="7MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">X86::</span><a class="ref" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::TILECFGRegClass" title='llvm::X86::TILECFGRegClass' data-ref="llvm::X86::TILECFGRegClass" data-ref-filename="llvm..X86..TILECFGRegClass">TILECFGRegClass</a>);</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td>  <a class="ref fn" href="X86InstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEii">addFrameReference</a>(</td></tr>
<tr><th id="123">123</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col9 ref" href="#9MBB" title='MBB' data-ref="9MBB" data-ref-filename="9MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#4MI" title='MI' data-ref="4MI" data-ref-filename="4MI">MI</a>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a><a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev">(</a>), <a class="local col6 ref" href="#6TII" title='TII' data-ref="6TII" data-ref-filename="6TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PLDTILECFG" title='llvm::X86::PLDTILECFG' data-ref="llvm::X86::PLDTILECFG" data-ref-filename="llvm..X86..PLDTILECFG">PLDTILECFG</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#11VReg" title='VReg' data-ref="11VReg" data-ref-filename="11VReg">VReg</a>), <a class="local col5 ref" href="#5FrameIdx" title='FrameIdx' data-ref="5FrameIdx" data-ref-filename="5FrameIdx">FrameIdx</a>);</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <b>return</b> <a class="local col1 ref" href="#11VReg" title='VReg' data-ref="11VReg" data-ref-filename="11VReg">VReg</a>;</td></tr>
<tr><th id="126">126</th><td>}</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/TileShapeInfo.h.html#llvm::ShapeT" title='llvm::ShapeT' data-ref="llvm::ShapeT" data-ref-filename="llvm..ShapeT">ShapeT</a> <dfn class="tu decl def fn" id="_ZL8getShapeRKN4llvm12MachineInstrEPNS_19MachineRegisterInfoE" title='getShape' data-type='llvm::ShapeT getShape(const llvm::MachineInstr &amp; MI, llvm::MachineRegisterInfo * MRI)' data-ref="_ZL8getShapeRKN4llvm12MachineInstrEPNS_19MachineRegisterInfoE" data-ref-filename="_ZL8getShapeRKN4llvm12MachineInstrEPNS_19MachineRegisterInfoE">getShape</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="12MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="12MI" data-ref-filename="12MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="13MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="13MRI" data-ref-filename="13MRI">MRI</dfn>) {</td></tr>
<tr><th id="129">129</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="14Opcode" title='Opcode' data-type='unsigned int' data-ref="14Opcode" data-ref-filename="14Opcode">Opcode</dfn> = <a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI" data-ref-filename="12MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="130">130</th><td>  <b>switch</b> (<a class="local col4 ref" href="#14Opcode" title='Opcode' data-ref="14Opcode" data-ref-filename="14Opcode">Opcode</a>) {</td></tr>
<tr><th id="131">131</th><td>  <b>default</b>:</td></tr>
<tr><th id="132">132</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected machine instruction on tile"</q>);</td></tr>
<tr><th id="133">133</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PTILELOADDV" title='llvm::X86::PTILELOADDV' data-ref="llvm::X86::PTILELOADDV" data-ref-filename="llvm..X86..PTILELOADDV">PTILELOADDV</a>:</td></tr>
<tr><th id="134">134</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PTDPBSSDV" title='llvm::X86::PTDPBSSDV' data-ref="llvm::X86::PTDPBSSDV" data-ref-filename="llvm..X86..PTDPBSSDV">PTDPBSSDV</a>:</td></tr>
<tr><th id="135">135</th><td>  <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PTILEZEROV" title='llvm::X86::PTILEZEROV' data-ref="llvm::X86::PTILEZEROV" data-ref-filename="llvm..X86..PTILEZEROV">PTILEZEROV</a>:</td></tr>
<tr><th id="136">136</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="15MO1" title='MO1' data-type='llvm::MachineOperand &amp;' data-ref="15MO1" data-ref-filename="15MO1">MO1</dfn> = <b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;&gt;(<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI" data-ref-filename="12MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="137">137</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="16MO2" title='MO2' data-type='llvm::MachineOperand &amp;' data-ref="16MO2" data-ref-filename="16MO2">MO2</dfn> = <b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;&gt;(<a class="local col2 ref" href="#12MI" title='MI' data-ref="12MI" data-ref-filename="12MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="138">138</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TileShapeInfo.h.html#llvm::ShapeT" title='llvm::ShapeT' data-ref="llvm::ShapeT" data-ref-filename="llvm..ShapeT">ShapeT</a> <dfn class="local col7 decl" id="17Shape" title='Shape' data-type='llvm::ShapeT' data-ref="17Shape" data-ref-filename="17Shape">Shape</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/TileShapeInfo.h.html#_ZN4llvm6ShapeTC1EPNS_14MachineOperandES2_PKNS_19MachineRegisterInfoE" title='llvm::ShapeT::ShapeT' data-ref="_ZN4llvm6ShapeTC1EPNS_14MachineOperandES2_PKNS_19MachineRegisterInfoE" data-ref-filename="_ZN4llvm6ShapeTC1EPNS_14MachineOperandES2_PKNS_19MachineRegisterInfoE">(</a>&amp;<a class="local col5 ref" href="#15MO1" title='MO1' data-ref="15MO1" data-ref-filename="15MO1">MO1</a>, &amp;<a class="local col6 ref" href="#16MO2" title='MO2' data-ref="16MO2" data-ref-filename="16MO2">MO2</a>, <a class="local col3 ref" href="#13MRI" title='MRI' data-ref="13MRI" data-ref-filename="13MRI">MRI</a>);</td></tr>
<tr><th id="139">139</th><td>    <b>return</b> <a class="local col7 ref" href="#17Shape" title='Shape' data-ref="17Shape" data-ref-filename="17Shape">Shape</a>;</td></tr>
<tr><th id="140">140</th><td>  }</td></tr>
<tr><th id="141">141</th><td>}</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::X86PreTileConfig" title='(anonymous namespace)::X86PreTileConfig' data-ref="(anonymousnamespace)::X86PreTileConfig" data-ref-filename="(anonymousnamespace)..X86PreTileConfig">X86PreTileConfig</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_116X86PreTileConfig18getTileConfigPointEv" title='(anonymous namespace)::X86PreTileConfig::getTileConfigPoint' data-type='llvm::MachineInstr * (anonymous namespace)::X86PreTileConfig::getTileConfigPoint()' data-ref="_ZN12_GLOBAL__N_116X86PreTileConfig18getTileConfigPointEv" data-ref-filename="_ZN12_GLOBAL__N_116X86PreTileConfig18getTileConfigPointEv">getTileConfigPoint</dfn>() {</td></tr>
<tr><th id="144">144</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>, <a class="type" href="../../../include/llvm/CodeGen/TileShapeInfo.h.html#llvm::ShapeT" title='llvm::ShapeT' data-ref="llvm::ShapeT" data-ref-filename="llvm..ShapeT">ShapeT</a>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej" data-ref-filename="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col8 decl" id="18PhysShapeInfo" title='PhysShapeInfo' data-type='DenseMap&lt;llvm::Register, llvm::ShapeT&gt;' data-ref="18PhysShapeInfo" data-ref-filename="18PhysShapeInfo">PhysShapeInfo</dfn>;</td></tr>
<tr><th id="145">145</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="19MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="19MBB" data-ref-filename="19MBB">MBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="146">146</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet" data-ref-filename="llvm..DenseSet">DenseSet</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/DenseSet.h.html#268" title='llvm::DenseSet&lt;const llvm::MachineInstr *, llvm::DenseMapInfo&lt;const llvm::MachineInstr *&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIPKNS_12MachineInstrENS_12DenseMapInfoIS3_EEEC1Ev" data-ref-filename="_ZN4llvm8DenseSetIPKNS_12MachineInstrENS_12DenseMapInfoIS3_EEEC1Ev"></a><dfn class="local col0 decl" id="20MIs" title='MIs' data-type='DenseSet&lt;const llvm::MachineInstr *&gt;' data-ref="20MIs" data-ref-filename="20MIs">MIs</dfn>;</td></tr>
<tr><th id="147">147</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="21i" title='i' data-type='unsigned int' data-ref="21i" data-ref-filename="21i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="22e" title='e' data-type='unsigned int' data-ref="22e" data-ref-filename="22e">e</dfn> = <a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::MRI" title='(anonymous namespace)::X86PreTileConfig::MRI' data-use='r' data-ref="(anonymousnamespace)::X86PreTileConfig::MRI" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" title='llvm::MachineRegisterInfo::getNumVirtRegs' data-ref="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo14getNumVirtRegsEv">getNumVirtRegs</a>(); <a class="local col1 ref" href="#21i" title='i' data-ref="21i" data-ref-filename="21i">i</a> != <a class="local col2 ref" href="#22e" title='e' data-ref="22e" data-ref-filename="22e">e</a>; ++<a class="local col1 ref" href="#21i" title='i' data-ref="21i" data-ref-filename="21i">i</a>) {</td></tr>
<tr><th id="148">148</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="23VirtReg" title='VirtReg' data-type='llvm::Register' data-ref="23VirtReg" data-ref-filename="23VirtReg">VirtReg</dfn> = <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register13index2VirtRegEj" title='llvm::Register::index2VirtReg' data-ref="_ZN4llvm8Register13index2VirtRegEj" data-ref-filename="_ZN4llvm8Register13index2VirtRegEj">index2VirtReg</a>(<a class="local col1 ref" href="#21i" title='i' data-ref="21i" data-ref-filename="21i">i</a>);</td></tr>
<tr><th id="149">149</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::MRI" title='(anonymous namespace)::X86PreTileConfig::MRI' data-use='r' data-ref="(anonymousnamespace)::X86PreTileConfig::MRI" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::reg_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15reg_nodbg_emptyENS_8RegisterE">reg_nodbg_empty</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#23VirtReg" title='VirtReg' data-ref="23VirtReg" data-ref-filename="23VirtReg">VirtReg</a>))</td></tr>
<tr><th id="150">150</th><td>      <b>continue</b>;</td></tr>
<tr><th id="151">151</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col4 decl" id="24RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="24RC" data-ref-filename="24RC">RC</dfn> = *<a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::MRI" title='(anonymous namespace)::X86PreTileConfig::MRI' data-use='r' data-ref="(anonymousnamespace)::X86PreTileConfig::MRI" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#23VirtReg" title='VirtReg' data-ref="23VirtReg" data-ref-filename="23VirtReg">VirtReg</a>);</td></tr>
<tr><th id="152">152</th><td>    <b>if</b> (<a class="local col4 ref" href="#24RC" title='RC' data-ref="24RC" data-ref-filename="24RC">RC</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5getIDEv" title='llvm::TargetRegisterClass::getID' data-ref="_ZNK4llvm19TargetRegisterClass5getIDEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5getIDEv">getID</a>() != <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenRegisterInfo.inc.html#llvm::X86::TILERegClassID" title='llvm::X86::TILERegClassID' data-ref="llvm::X86::TILERegClassID" data-ref-filename="llvm..X86..TILERegClassID">TILERegClassID</a>)</td></tr>
<tr><th id="153">153</th><td>      <b>continue</b>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>    <i>// Find the common dominator for all MI that define tile register.</i></td></tr>
<tr><th id="156">156</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="25MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="25MO" data-ref-filename="25MO">MO</dfn> : <a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::MRI" title='(anonymous namespace)::X86PreTileConfig::MRI' data-use='r' data-ref="(anonymousnamespace)::X86PreTileConfig::MRI" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12def_operandsENS_8RegisterE" title='llvm::MachineRegisterInfo::def_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12def_operandsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo12def_operandsENS_8RegisterE">def_operands</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#23VirtReg" title='VirtReg' data-ref="23VirtReg" data-ref-filename="23VirtReg">VirtReg</a>)) {</td></tr>
<tr><th id="157">157</th><td>      <b>if</b> (<a class="local col5 ref" href="#25MO" title='MO' data-ref="25MO" data-ref-filename="25MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>())</td></tr>
<tr><th id="158">158</th><td>        <b>continue</b>;</td></tr>
<tr><th id="159">159</th><td>      <em>const</em> <em>auto</em> *<dfn class="local col6 decl" id="26MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="26MI" data-ref-filename="26MI">MI</dfn> = <a class="local col5 ref" href="#25MO" title='MO' data-ref="25MO" data-ref-filename="25MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv" data-ref-filename="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="160">160</th><td>      <i>// PHI or IMPLICIT_DEF instructiion.</i></td></tr>
<tr><th id="161">161</th><td><i>      // There must be a input tile before PHI instruction.</i></td></tr>
<tr><th id="162">162</th><td>      <b>if</b> (<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI" data-ref-filename="26MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11isTransientEv" title='llvm::MachineInstr::isTransient' data-ref="_ZNK4llvm12MachineInstr11isTransientEv" data-ref-filename="_ZNK4llvm12MachineInstr11isTransientEv">isTransient</a>())</td></tr>
<tr><th id="163">163</th><td>        <b>continue</b>;</td></tr>
<tr><th id="164">164</th><td>      <b>if</b> (!<a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a>)</td></tr>
<tr><th id="165">165</th><td>        <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a> = <b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt;(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI" data-ref-filename="26MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>());</td></tr>
<tr><th id="166">166</th><td>      <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a> = <a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::DomTree" title='(anonymous namespace)::X86PreTileConfig::DomTree' data-use='r' data-ref="(anonymousnamespace)::X86PreTileConfig::DomTree" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..DomTree">DomTree</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_" title='llvm::MachineDominatorTree::findNearestCommonDominator' data-ref="_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_" data-ref-filename="_ZN4llvm20MachineDominatorTree26findNearestCommonDominatorEPNS_17MachineBasicBlockES2_">findNearestCommonDominator</a>(</td></tr>
<tr><th id="167">167</th><td>          <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a>, <b>const_cast</b>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&gt;(<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI" data-ref-filename="26MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()));</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>      <i>// Collect the instructions that define shape.</i></td></tr>
<tr><th id="170">170</th><td>      <a class="type" href="../../../include/llvm/CodeGen/TileShapeInfo.h.html#llvm::ShapeT" title='llvm::ShapeT' data-ref="llvm::ShapeT" data-ref-filename="llvm..ShapeT">ShapeT</a> <dfn class="local col7 decl" id="27Shape" title='Shape' data-type='llvm::ShapeT' data-ref="27Shape" data-ref-filename="27Shape">Shape</dfn> = <a class="tu ref fn" href="#_ZL8getShapeRKN4llvm12MachineInstrEPNS_19MachineRegisterInfoE" title='getShape' data-use='c' data-ref="_ZL8getShapeRKN4llvm12MachineInstrEPNS_19MachineRegisterInfoE" data-ref-filename="_ZL8getShapeRKN4llvm12MachineInstrEPNS_19MachineRegisterInfoE">getShape</a>(*<a class="local col6 ref" href="#26MI" title='MI' data-ref="26MI" data-ref-filename="26MI">MI</a>, <a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::MRI" title='(anonymous namespace)::X86PreTileConfig::MRI' data-use='r' data-ref="(anonymousnamespace)::X86PreTileConfig::MRI" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..MRI">MRI</a>);</td></tr>
<tr><th id="171">171</th><td>      <span class="namespace">std::</span><span class='type' title='std::array' data-ref="std::array" data-ref-filename="std..array">array</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *, <var>2</var>&gt; <dfn class="local col8 decl" id="28ShapeMOs" title='ShapeMOs' data-type='std::array&lt;MachineOperand *, 2&gt;' data-ref="28ShapeMOs" data-ref-filename="28ShapeMOs">ShapeMOs</dfn> = {<a class="local col7 ref" href="#27Shape" title='Shape' data-ref="27Shape" data-ref-filename="27Shape">Shape</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TileShapeInfo.h.html#_ZNK4llvm6ShapeT6getRowEv" title='llvm::ShapeT::getRow' data-ref="_ZNK4llvm6ShapeT6getRowEv" data-ref-filename="_ZNK4llvm6ShapeT6getRowEv">getRow</a>(),</td></tr>
<tr><th id="172">172</th><td>                                                  <a class="local col7 ref" href="#27Shape" title='Shape' data-ref="27Shape" data-ref-filename="27Shape">Shape</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TileShapeInfo.h.html#_ZNK4llvm6ShapeT6getColEv" title='llvm::ShapeT::getCol' data-ref="_ZNK4llvm6ShapeT6getColEv" data-ref-filename="_ZNK4llvm6ShapeT6getColEv">getCol</a>()};</td></tr>
<tr><th id="173">173</th><td>      <b>for</b> (<em>auto</em> *<dfn class="local col9 decl" id="29ShapeMO" title='ShapeMO' data-type='llvm::MachineOperand *' data-ref="29ShapeMO" data-ref-filename="29ShapeMO">ShapeMO</dfn> : <a class="local col8 ref" href="#28ShapeMOs" title='ShapeMOs' data-ref="28ShapeMOs" data-ref-filename="28ShapeMOs">ShapeMOs</a>) {</td></tr>
<tr><th id="174">174</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="30ShapeReg" title='ShapeReg' data-type='llvm::Register' data-ref="30ShapeReg" data-ref-filename="30ShapeReg">ShapeReg</dfn> = <a class="local col9 ref" href="#29ShapeMO" title='ShapeMO' data-ref="29ShapeMO" data-ref-filename="29ShapeMO">ShapeMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="175">175</th><td>        <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="31MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="31MO" data-ref-filename="31MO">MO</dfn> : <a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::MRI" title='(anonymous namespace)::X86PreTileConfig::MRI' data-use='r' data-ref="(anonymousnamespace)::X86PreTileConfig::MRI" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo12def_operandsENS_8RegisterE" title='llvm::MachineRegisterInfo::def_operands' data-ref="_ZNK4llvm19MachineRegisterInfo12def_operandsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo12def_operandsENS_8RegisterE">def_operands</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#30ShapeReg" title='ShapeReg' data-ref="30ShapeReg" data-ref-filename="30ShapeReg">ShapeReg</a>)) {</td></tr>
<tr><th id="176">176</th><td>          <em>const</em> <em>auto</em> *<dfn class="local col2 decl" id="32ShapeMI" title='ShapeMI' data-type='const llvm::MachineInstr *' data-ref="32ShapeMI" data-ref-filename="32ShapeMI">ShapeMI</dfn> = <a class="local col1 ref" href="#31MO" title='MO' data-ref="31MO" data-ref-filename="31MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv" data-ref-filename="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="177">177</th><td>          <a class="local col0 ref" href="#20MIs" title='MIs' data-ref="20MIs" data-ref-filename="20MIs">MIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col2 ref" href="#32ShapeMI" title='ShapeMI' data-ref="32ShapeMI" data-ref-filename="32ShapeMI">ShapeMI</a>);</td></tr>
<tr><th id="178">178</th><td>        }</td></tr>
<tr><th id="179">179</th><td>      }</td></tr>
<tr><th id="180">180</th><td>    }</td></tr>
<tr><th id="181">181</th><td>  }</td></tr>
<tr><th id="182">182</th><td>  <b>if</b> (!<a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a>)</td></tr>
<tr><th id="183">183</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="184">184</th><td>  <i>// This pass is before the pass of eliminating PHI node, so it</i></td></tr>
<tr><th id="185">185</th><td><i>  // is in SSA form.</i></td></tr>
<tr><th id="186">186</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MRI-&gt;isSSA() &amp;&amp; <q>"Not SSA form in pre-tile config"</q>);</td></tr>
<tr><th id="187">187</th><td>  <i>// Shape def should dominate tile config MBB.</i></td></tr>
<tr><th id="188">188</th><td><i>  //    def s           s1    s2</i></td></tr>
<tr><th id="189">189</th><td><i>  //     / \             \   /</i></td></tr>
<tr><th id="190">190</th><td><i>  //    /   \             \ /</i></td></tr>
<tr><th id="191">191</th><td><i>  //  conf               s3=phi(s1,s2)</i></td></tr>
<tr><th id="192">192</th><td><i>  //                       |</i></td></tr>
<tr><th id="193">193</th><td><i>  //                       c</i></td></tr>
<tr><th id="194">194</th><td><i>  //</i></td></tr>
<tr><th id="195">195</th><td>  <b>for</b> (<em>const</em> <em>auto</em> *<dfn class="local col3 decl" id="33MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="33MI" data-ref-filename="33MI">MI</dfn> : <a class="local col0 ref" href="#20MIs" title='MIs' data-ref="20MIs" data-ref-filename="20MIs">MIs</a>) {</td></tr>
<tr><th id="196">196</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="34ShapeMBB" title='ShapeMBB' data-type='const llvm::MachineBasicBlock *' data-ref="34ShapeMBB" data-ref-filename="34ShapeMBB">ShapeMBB</dfn> = <a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI" data-ref-filename="33MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="197">197</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::DomTree" title='(anonymous namespace)::X86PreTileConfig::DomTree' data-use='r' data-ref="(anonymousnamespace)::X86PreTileConfig::DomTree" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..DomTree">DomTree</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(<a class="local col4 ref" href="#34ShapeMBB" title='ShapeMBB' data-ref="34ShapeMBB" data-ref-filename="34ShapeMBB">ShapeMBB</a>, <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a>))</td></tr>
<tr><th id="198">198</th><td>      <b>continue</b>;</td></tr>
<tr><th id="199">199</th><td>    <b>if</b> (<a class="local col3 ref" href="#33MI" title='MI' data-ref="33MI" data-ref-filename="33MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>())</td></tr>
<tr><th id="200">200</th><td>      <b>continue</b>;</td></tr>
<tr><th id="201">201</th><td>    <a class="ref fn" href="../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorERKNS_5TwineEb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorERKNS_5TwineEb" data-ref-filename="_ZN4llvm18report_fatal_errorERKNS_5TwineEb">report_fatal_error</a>(<a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::MF" title='(anonymous namespace)::X86PreTileConfig::MF' data-use='r' data-ref="(anonymousnamespace)::X86PreTileConfig::MF" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv" data-ref-filename="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref fn" href="../../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_9StringRefEPKc" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_9StringRefEPKc" data-ref-filename="_ZN4llvmplERKNS_9StringRefEPKc">+</a> <q>": Failed to config tile register, "</q></td></tr>
<tr><th id="202">202</th><td>                                       <q>"please define the shape earlier"</q>);</td></tr>
<tr><th id="203">203</th><td>  }</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <i>// ldtilecfg should be inserted after the MI that define the shape.</i></td></tr>
<tr><th id="206">206</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_instr_iterator" title='llvm::MachineBasicBlock::reverse_instr_iterator' data-type='Instructions::reverse_iterator' data-ref="llvm::MachineBasicBlock::reverse_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_instr_iterator">reverse_instr_iterator</a> <a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1Ev" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1Ev" data-ref-filename="_ZN4llvm14ilist_iteratorC1Ev"></a><dfn class="local col5 decl" id="35I" title='I' data-type='MachineBasicBlock::reverse_instr_iterator' data-ref="35I" data-ref-filename="35I">I</dfn>, <a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1Ev" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1Ev" data-ref-filename="_ZN4llvm14ilist_iteratorC1Ev"></a><dfn class="local col6 decl" id="36E" title='E' data-type='MachineBasicBlock::reverse_instr_iterator' data-ref="36E" data-ref-filename="36E">E</dfn>;</td></tr>
<tr><th id="207">207</th><td>  <b>for</b> (<a class="local col5 ref" href="#35I" title='I' data-ref="35I" data-ref-filename="35I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, true, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb1ELb0EEaSEOS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb1ELb0EEaSEOS5_">=</a> <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12instr_rbeginEv" title='llvm::MachineBasicBlock::instr_rbegin' data-ref="_ZN4llvm17MachineBasicBlock12instr_rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock12instr_rbeginEv">instr_rbegin</a>(), <a class="local col6 ref" href="#36E" title='E' data-ref="36E" data-ref-filename="36E">E</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, true, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb1ELb0EEaSEOS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb1ELb0EEaSEOS5_">=</a> <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10instr_rendEv" title='llvm::MachineBasicBlock::instr_rend' data-ref="_ZN4llvm17MachineBasicBlock10instr_rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10instr_rendEv">instr_rend</a>(); <a class="local col5 ref" href="#35I" title='I' data-ref="35I" data-ref-filename="35I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col6 ref" href="#36E" title='E' data-ref="36E" data-ref-filename="36E">E</a>; <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#35I" title='I' data-ref="35I" data-ref-filename="35I">I</a>) {</td></tr>
<tr><th id="208">208</th><td>    <em>auto</em> *<dfn class="local col7 decl" id="37MI" title='MI' data-type='llvm::MachineInstr *' data-ref="37MI" data-ref-filename="37MI">MI</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#35I" title='I' data-ref="35I" data-ref-filename="35I">I</a>;</td></tr>
<tr><th id="209">209</th><td>    <b>if</b> (<a class="local col0 ref" href="#20MIs" title='MIs' data-ref="20MIs" data-ref-filename="20MIs">MIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI" data-ref-filename="37MI">MI</a>) &amp;&amp; (!<a class="local col7 ref" href="#37MI" title='MI' data-ref="37MI" data-ref-filename="37MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" title='llvm::MachineInstr::isMoveImmediate' data-ref="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr15isMoveImmediateENS0_9QueryTypeE">isMoveImmediate</a>()))</td></tr>
<tr><th id="210">210</th><td>      <b>break</b>;</td></tr>
<tr><th id="211">211</th><td>  }</td></tr>
<tr><th id="212">212</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col8 decl" id="38MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="38MII" data-ref-filename="38MII">MII</dfn>;</td></tr>
<tr><th id="213">213</th><td>  <b>if</b> (<a class="local col5 ref" href="#35I" title='I' data-ref="35I" data-ref-filename="35I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">==</a> <a class="local col6 ref" href="#36E" title='E' data-ref="36E" data-ref-filename="36E">E</a>)</td></tr>
<tr><th id="214">214</th><td>    <a class="local col8 ref" href="#38MII" title='MII' data-ref="38MII" data-ref-filename="38MII">MII</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col9 ref" href="#19MBB" title='MBB' data-ref="19MBB" data-ref-filename="19MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" data-ref-filename="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>();</td></tr>
<tr><th id="215">215</th><td>  <b>else</b> {</td></tr>
<tr><th id="216">216</th><td>    <a class="local col8 ref" href="#38MII" title='MII' data-ref="38MII" data-ref-filename="38MII">MII</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a>&amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col5 ref" href="#35I" title='I' data-ref="35I" data-ref-filename="35I">I</a>);</td></tr>
<tr><th id="217">217</th><td>    <a class="local col8 ref" href="#38MII" title='MII' data-ref="38MII" data-ref-filename="38MII">MII</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="218">218</th><td>  }</td></tr>
<tr><th id="219">219</th><td>  <b>return</b> &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#38MII" title='MII' data-ref="38MII" data-ref-filename="38MII">MII</a>;</td></tr>
<tr><th id="220">220</th><td>}</td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL13addTileCFGUseRN4llvm15MachineFunctionENS_8RegisterE" title='addTileCFGUse' data-type='void addTileCFGUse(llvm::MachineFunction &amp; MF, llvm::Register CFG)' data-ref="_ZL13addTileCFGUseRN4llvm15MachineFunctionENS_8RegisterE" data-ref-filename="_ZL13addTileCFGUseRN4llvm15MachineFunctionENS_8RegisterE">addTileCFGUse</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="39MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="39MF" data-ref-filename="39MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="40CFG" title='CFG' data-type='llvm::Register' data-ref="40CFG" data-ref-filename="40CFG">CFG</dfn>) {</td></tr>
<tr><th id="223">223</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="41MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="41MBB" data-ref-filename="41MBB">MBB</dfn> : <a class="local col9 ref" href="#39MF" title='MF' data-ref="39MF" data-ref-filename="39MF">MF</a>) {</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>    <i>// Traverse the basic block.</i></td></tr>
<tr><th id="226">226</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="42MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="42MI" data-ref-filename="42MI">MI</dfn> : <a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB" data-ref-filename="41MBB">MBB</a>) {</td></tr>
<tr><th id="227">227</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="43Opcode" title='Opcode' data-type='unsigned int' data-ref="43Opcode" data-ref-filename="43Opcode">Opcode</dfn> = <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI" data-ref-filename="42MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="228">228</th><td>      <b>switch</b> (<a class="local col3 ref" href="#43Opcode" title='Opcode' data-ref="43Opcode" data-ref-filename="43Opcode">Opcode</a>) {</td></tr>
<tr><th id="229">229</th><td>      <b>default</b>:</td></tr>
<tr><th id="230">230</th><td>        <b>break</b>;</td></tr>
<tr><th id="231">231</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PTILELOADDV" title='llvm::X86::PTILELOADDV' data-ref="llvm::X86::PTILELOADDV" data-ref-filename="llvm..X86..PTILELOADDV">PTILELOADDV</a>:</td></tr>
<tr><th id="232">232</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PTILESTOREDV" title='llvm::X86::PTILESTOREDV' data-ref="llvm::X86::PTILESTOREDV" data-ref-filename="llvm..X86..PTILESTOREDV">PTILESTOREDV</a>:</td></tr>
<tr><th id="233">233</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PTDPBSSDV" title='llvm::X86::PTDPBSSDV' data-ref="llvm::X86::PTDPBSSDV" data-ref-filename="llvm..X86..PTDPBSSDV">PTDPBSSDV</a>:</td></tr>
<tr><th id="234">234</th><td>      <b>case</b> <span class="namespace">X86::</span><a class="enum" href="../../../../build/lib/Target/X86/X86GenInstrInfo.inc.html#llvm::X86::PTILEZEROV" title='llvm::X86::PTILEZEROV' data-ref="llvm::X86::PTILEZEROV" data-ref-filename="llvm..X86..PTILEZEROV">PTILEZEROV</a>:</td></tr>
<tr><th id="235">235</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="44NumOperands" title='NumOperands' data-type='unsigned int' data-ref="44NumOperands" data-ref-filename="44NumOperands">NumOperands</dfn> = <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI" data-ref-filename="42MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="236">236</th><td>        <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI" data-ref-filename="42MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col4 ref" href="#44NumOperands" title='NumOperands' data-ref="44NumOperands" data-ref-filename="44NumOperands">NumOperands</a> - <var>1</var>);</td></tr>
<tr><th id="237">237</th><td>        <a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI" data-ref-filename="42MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'><a class="local col9 ref" href="#39MF" title='MF' data-ref="39MF" data-ref-filename="39MF">MF</a></span>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#40CFG" title='CFG' data-ref="40CFG" data-ref-filename="40CFG">CFG</a>, <b>false</b>));</td></tr>
<tr><th id="238">238</th><td>        <b>break</b>;</td></tr>
<tr><th id="239">239</th><td>      }</td></tr>
<tr><th id="240">240</th><td>    }</td></tr>
<tr><th id="241">241</th><td>  }</td></tr>
<tr><th id="242">242</th><td>}</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86PreTileConfig" title='(anonymous namespace)::X86PreTileConfig' data-ref="(anonymousnamespace)::X86PreTileConfig" data-ref-filename="(anonymousnamespace)..X86PreTileConfig">X86PreTileConfig</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_116X86PreTileConfig20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::X86PreTileConfig::runOnMachineFunction' data-type='bool (anonymous namespace)::X86PreTileConfig::runOnMachineFunction(llvm::MachineFunction &amp; mf)' data-ref="_ZN12_GLOBAL__N_116X86PreTileConfig20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_116X86PreTileConfig20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="45mf" title='mf' data-type='llvm::MachineFunction &amp;' data-ref="45mf" data-ref-filename="45mf">mf</dfn>) {</td></tr>
<tr><th id="245">245</th><td>  <a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::MF" title='(anonymous namespace)::X86PreTileConfig::MF' data-use='w' data-ref="(anonymousnamespace)::X86PreTileConfig::MF" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..MF">MF</a> = &amp;<a class="local col5 ref" href="#45mf" title='mf' data-ref="45mf" data-ref-filename="45mf">mf</a>;</td></tr>
<tr><th id="246">246</th><td>  <a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::MRI" title='(anonymous namespace)::X86PreTileConfig::MRI' data-use='w' data-ref="(anonymousnamespace)::X86PreTileConfig::MRI" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..MRI">MRI</a> = &amp;<a class="local col5 ref" href="#45mf" title='mf' data-ref="45mf" data-ref-filename="45mf">mf</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="247">247</th><td>  <a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::ST" title='(anonymous namespace)::X86PreTileConfig::ST' data-use='w' data-ref="(anonymousnamespace)::X86PreTileConfig::ST" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..ST">ST</a> = &amp;<a class="local col5 ref" href="#45mf" title='mf' data-ref="45mf" data-ref-filename="45mf">mf</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" data-ref-filename="llvm..X86Subtarget">X86Subtarget</a>&gt;();</td></tr>
<tr><th id="248">248</th><td>  <a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::TRI" title='(anonymous namespace)::X86PreTileConfig::TRI' data-use='w' data-ref="(anonymousnamespace)::X86PreTileConfig::TRI" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..TRI">TRI</a> = <a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::ST" title='(anonymous namespace)::X86PreTileConfig::ST' data-use='r' data-ref="(anonymousnamespace)::X86PreTileConfig::ST" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..ST">ST</a>-&gt;<a class="virtual ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget15getRegisterInfoEv" title='llvm::X86Subtarget::getRegisterInfo' data-ref="_ZNK4llvm12X86Subtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12X86Subtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="249">249</th><td>  <a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::TII" title='(anonymous namespace)::X86PreTileConfig::TII' data-use='w' data-ref="(anonymousnamespace)::X86PreTileConfig::TII" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..TII">TII</a> = <a class="local col5 ref" href="#45mf" title='mf' data-ref="45mf" data-ref-filename="45mf">mf</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="250">250</th><td>  <a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::DomTree" title='(anonymous namespace)::X86PreTileConfig::DomTree' data-use='w' data-ref="(anonymousnamespace)::X86PreTileConfig::DomTree" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..DomTree">DomTree</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="46MI" title='MI' data-type='llvm::MachineInstr *' data-ref="46MI" data-ref-filename="46MI">MI</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_116X86PreTileConfig18getTileConfigPointEv" title='(anonymous namespace)::X86PreTileConfig::getTileConfigPoint' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86PreTileConfig18getTileConfigPointEv" data-ref-filename="_ZN12_GLOBAL__N_116X86PreTileConfig18getTileConfigPointEv">getTileConfigPoint</a>();</td></tr>
<tr><th id="253">253</th><td>  <b>if</b> (!<a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI" data-ref-filename="46MI">MI</a>)</td></tr>
<tr><th id="254">254</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="255">255</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="47Size" title='Size' data-type='unsigned int' data-ref="47Size" data-ref-filename="47Size">Size</dfn> = <a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::ST" title='(anonymous namespace)::X86PreTileConfig::ST' data-use='r' data-ref="(anonymousnamespace)::X86PreTileConfig::ST" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..ST">ST</a>-&gt;<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget17getTileConfigSizeEv" title='llvm::X86Subtarget::getTileConfigSize' data-ref="_ZNK4llvm12X86Subtarget17getTileConfigSizeEv" data-ref-filename="_ZNK4llvm12X86Subtarget17getTileConfigSizeEv">getTileConfigSize</a>();</td></tr>
<tr><th id="256">256</th><td>  <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col8 decl" id="48Alignment" title='Alignment' data-type='llvm::Align' data-ref="48Alignment" data-ref-filename="48Alignment">Alignment</dfn> = <a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::ST" title='(anonymous namespace)::X86PreTileConfig::ST' data-use='r' data-ref="(anonymousnamespace)::X86PreTileConfig::ST" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..ST">ST</a>-&gt;<a class="ref fn" href="X86Subtarget.h.html#_ZNK4llvm12X86Subtarget22getTileConfigAlignmentEv" title='llvm::X86Subtarget::getTileConfigAlignment' data-ref="_ZNK4llvm12X86Subtarget22getTileConfigAlignmentEv" data-ref-filename="_ZNK4llvm12X86Subtarget22getTileConfigAlignmentEv">getTileConfigAlignment</a>();</td></tr>
<tr><th id="257">257</th><td>  <em>int</em> <dfn class="local col9 decl" id="49SS" title='SS' data-type='int' data-ref="49SS" data-ref-filename="49SS">SS</dfn> = <a class="local col5 ref" href="#45mf" title='mf' data-ref="45mf" data-ref-filename="45mf">mf</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZN4llvm16MachineFrameInfo17CreateStackObjectEmNS_5AlignEbPKNS_10AllocaInstEh" title='llvm::MachineFrameInfo::CreateStackObject' data-ref="_ZN4llvm16MachineFrameInfo17CreateStackObjectEmNS_5AlignEbPKNS_10AllocaInstEh" data-ref-filename="_ZN4llvm16MachineFrameInfo17CreateStackObjectEmNS_5AlignEbPKNS_10AllocaInstEh">CreateStackObject</a>(<a class="local col7 ref" href="#47Size" title='Size' data-ref="47Size" data-ref-filename="47Size">Size</a>, <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col8 ref" href="#48Alignment" title='Alignment' data-ref="48Alignment" data-ref-filename="48Alignment">Alignment</a>, <b>false</b>);</td></tr>
<tr><th id="258">258</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="50CFG" title='CFG' data-type='llvm::Register' data-ref="50CFG" data-ref-filename="50CFG">CFG</dfn> = <a class="tu ref fn" href="#_ZL13buildConfigMIN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPKNS_15TargetInstrInfoEPNS_19MachineRegisterInfoEPKNS_12X86SubtargetE" title='buildConfigMI' data-use='c' data-ref="_ZL13buildConfigMIN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPKNS_15TargetInstrInfoEPNS_19MachineRegisterInfoEPKNS_12X86SubtargetE" data-ref-filename="_ZL13buildConfigMIN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPKNS_15TargetInstrInfoEPNS_19MachineRegisterInfoEPKNS_12X86SubtargetE">buildConfigMI</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col6 ref" href="#46MI" title='MI' data-ref="46MI" data-ref-filename="46MI">MI</a>, <a class="local col9 ref" href="#49SS" title='SS' data-ref="49SS" data-ref-filename="49SS">SS</a>, <a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::TII" title='(anonymous namespace)::X86PreTileConfig::TII' data-use='r' data-ref="(anonymousnamespace)::X86PreTileConfig::TII" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..TII">TII</a>, <a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::MRI" title='(anonymous namespace)::X86PreTileConfig::MRI' data-use='r' data-ref="(anonymousnamespace)::X86PreTileConfig::MRI" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..MRI">MRI</a>, <a class="tu member field" href="#(anonymousnamespace)::X86PreTileConfig::ST" title='(anonymous namespace)::X86PreTileConfig::ST' data-use='r' data-ref="(anonymousnamespace)::X86PreTileConfig::ST" data-ref-filename="(anonymousnamespace)..X86PreTileConfig..ST">ST</a>);</td></tr>
<tr><th id="259">259</th><td>  <a class="tu ref fn" href="#_ZL13addTileCFGUseRN4llvm15MachineFunctionENS_8RegisterE" title='addTileCFGUse' data-use='c' data-ref="_ZL13addTileCFGUseRN4llvm15MachineFunctionENS_8RegisterE" data-ref-filename="_ZL13addTileCFGUseRN4llvm15MachineFunctionENS_8RegisterE">addTileCFGUse</a>(<span class='refarg'><a class="local col5 ref" href="#45mf" title='mf' data-ref="45mf" data-ref-filename="45mf">mf</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#50CFG" title='CFG' data-ref="50CFG" data-ref-filename="50CFG">CFG</a>);</td></tr>
<tr><th id="260">260</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="261">261</th><td>}</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm26createX86PreTileConfigPassEv" title='llvm::createX86PreTileConfigPass' data-ref="_ZN4llvm26createX86PreTileConfigPassEv" data-ref-filename="_ZN4llvm26createX86PreTileConfigPassEv">createX86PreTileConfigPass</dfn>() {</td></tr>
<tr><th id="264">264</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::X86PreTileConfig" title='(anonymous namespace)::X86PreTileConfig' data-ref="(anonymousnamespace)::X86PreTileConfig" data-ref-filename="(anonymousnamespace)..X86PreTileConfig">X86PreTileConfig</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_116X86PreTileConfigC1Ev" title='(anonymous namespace)::X86PreTileConfig::X86PreTileConfig' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86PreTileConfigC1Ev" data-ref-filename="_ZN12_GLOBAL__N_116X86PreTileConfigC1Ev">(</a>);</td></tr>
<tr><th id="265">265</th><td>}</td></tr>
<tr><th id="266">266</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>