// Seed: 4244187996
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_4(
      1 && 1 & 1
  );
  wand id_5;
  wire id_6 = id_5 ? id_6 - 1'b0 : 1;
endmodule
module module_1 (
    output tri   id_0,
    input  logic id_1
);
  assign id_0 = 1;
  always @(id_1)
    if (id_1) #1 #id_3 #1 assign id_0 = id_1;
    else id_0 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_6 = 0;
endmodule
