mkdir: cannot create directory `/scratch/077-hpca4se-bioinf/jlenis/results/MEM-Scalability': File exists
> Benchmarks for BWA 0.7.15: NIST7086_CGTACTAG_L002_R2_001
catwoman
#################################################################
# Warm up - 64 threads - T1
#################################################################
WarmUp.2592596.MEM-Scalability.catwoman.t64
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 2462.524 CPU sec, 49.415 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3049.008 CPU sec, 48.521 real sec
[M::mem_process_seqs] Processed 6336634 reads in 3069.665 CPU sec, 49.044 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1242.806 CPU sec, 19.699 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 205.491 sec; CPU: 9870.786 sec
#################################################################
# Test multi-threading - 8 threads - T2
#################################################################
2592596.MEM-Scalability.catwoman.t8
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 792080 sequences (80000080 bp)...
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.738 CPU sec, 22.725 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.979 CPU sec, 22.713 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.727 CPU sec, 22.679 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.278 CPU sec, 22.760 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 185.277 CPU sec, 22.871 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 187.099 CPU sec, 23.072 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.872 CPU sec, 23.134 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.236 CPU sec, 22.434 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.081 CPU sec, 22.651 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.326 CPU sec, 22.594 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.907 CPU sec, 22.832 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.925 CPU sec, 23.057 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 190.177 CPU sec, 23.497 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.030 CPU sec, 22.705 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.174 CPU sec, 22.521 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 181.292 CPU sec, 22.363 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.090 CPU sec, 22.637 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.442 CPU sec, 22.625 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.991 CPU sec, 22.755 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 187.354 CPU sec, 23.113 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.072 CPU sec, 22.756 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 182.173 CPU sec, 22.459 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 183.904 CPU sec, 22.741 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 186.427 CPU sec, 22.994 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 187.574 CPU sec, 23.233 real sec
[M::process] read 792080 sequences (80000080 bp)...
[M::mem_process_seqs] Processed 792080 reads in 184.680 CPU sec, 22.740 real sec
[M::process] read 148902 sequences (15039102 bp)...
[M::mem_process_seqs] Processed 792080 reads in 187.993 CPU sec, 23.354 real sec
[M::mem_process_seqs] Processed 148902 reads in 39.321 CPU sec, 4.721 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 625.173 sec; CPU: 5030.548 sec

 Performance counter stats for './bwa mem -t 8 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,210,359,530 cache-misses                                                  (20.81%)
S0       16  3,319,676,666,650 cycles                    #    0.000 GHz                      (21.91%)
S0       16  3,285,529,023,521 instructions              #   15.66  insns per cycle        
                                             #    0.07  stalled cycles per insn  (27.54%)
S0       16          2,731,043 cs                                                            (100.00%)
S0       16              2,707 migrations                                                    (100.00%)
S0       16            239,263 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,613,961,509,916 idle-cycles-frontend      #  1722.70% frontend cycles idle     (18.18%)
S0       16  1,878,918,720,551 idle-cycles-backend       #  895.64% backend  cycles idle     (16.35%)
S0       16  1,087,304,472,621 L1-dcache-loads                                               (21.82%)
S0       16     14,735,485,188 L1-dcache-load-misses     #   24.25% of all L1-dcache hits    (27.59%)
S0       16     15,812,530,877 L1-dcache-stores                                              (28.00%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.15%)
S0       16      3,185,920,888 L1-icache-load-misses                                         (28.38%)
S0       16     18,852,409,988 LLC-loads                                                     (11.33%)
S0       16     10,910,675,572 LLC-stores                                                    (11.15%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,065,598,562,167 dTLB-loads                                                    (16.78%)
S0       16      1,155,247,977 dTLB-load-misses          #    1.91% of all dTLB cache hits   (16.67%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    761,021,414,134 iTLB-loads                                                    (16.41%)
S0       16         11,349,795 iTLB-load-misses          #    0.03% of all iTLB cache hits   (10.67%)
S0       16    292,859,216,127 branch-loads                                                  (16.00%)
S0       16     18,728,780,370 branch-load-misses                                            (21.42%)
S1       16      2,631,363,212 cache-misses                                                  (20.99%)
S1       16  3,358,275,643,555 cycles                    #    0.000 GHz                      (21.81%)
S1       16  2,981,034,552,480 instructions              #    0.00  insns per cycle          (27.32%)
S1       16          1,764,926 cs                                                            (100.00%)
S1       16                743 migrations                                                    (100.00%)
S1       16            103,546 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,789,478,811,850 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.75%)
S1       16  2,056,463,520,201 idle-cycles-backend       #    0.00% backend  cycles idle     (16.96%)
S1       16    951,069,428,812 L1-dcache-loads                                               (22.46%)
S1       16     12,284,131,811 L1-dcache-load-misses                                         (27.87%)
S1       16     12,528,251,734 L1-dcache-stores                                              (27.97%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.66%)
S1       16      2,544,353,052 L1-icache-load-misses                                         (26.55%)
S1       16     15,025,968,135 LLC-loads                                                     (11.03%)
S1       16      8,923,168,132 LLC-stores                                                    (10.88%)
S1       16    <not supported> LLC-prefetches          
S1       16    926,507,536,215 dTLB-loads                                                    (16.74%)
S1       16      1,015,535,510 dTLB-load-misses                                              (16.95%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    637,487,744,396 iTLB-loads                                                    (17.13%)
S1       16          7,928,844 iTLB-load-misses                                              (11.30%)
S1       16    239,771,844,104 branch-loads                                                  (16.83%)
S1       16     16,379,190,219 branch-load-misses                                            (22.24%)
S2       16      2,643,278,553 cache-misses                                                  (21.08%)
S2       16  3,359,015,763,853 cycles                    #    0.000 GHz                      (21.70%)
S2       16  2,945,826,586,566 instructions              #    0.00  insns per cycle          (27.67%)
S2       16          1,934,618 cs                                                            (100.00%)
S2       16              1,685 migrations                                                    (100.00%)
S2       16            105,062 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,643,824,834,000 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.03%)
S2       16  1,912,298,726,907 idle-cycles-backend       #    0.00% backend  cycles idle     (17.07%)
S2       16    901,264,713,933 L1-dcache-loads                                               (22.50%)
S2       16     11,666,963,036 L1-dcache-load-misses                                         (28.06%)
S2       16     12,221,170,803 L1-dcache-stores                                              (27.08%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (26.68%)
S2       16      2,620,935,910 L1-icache-load-misses                                         (27.29%)
S2       16     15,018,240,889 LLC-loads                                                     (11.83%)
S2       16      9,170,886,284 LLC-stores                                                    (11.43%)
S2       16    <not supported> LLC-prefetches          
S2       16    975,206,919,575 dTLB-loads                                                    (16.95%)
S2       16      1,074,079,531 dTLB-load-misses                                              (16.36%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    668,093,456,957 iTLB-loads                                                    (16.36%)
S2       16          8,210,182 iTLB-load-misses                                              (11.18%)
S2       16    239,940,627,176 branch-loads                                                  (16.62%)
S2       16     16,490,832,330 branch-load-misses                                            (22.20%)
S3       16      2,539,533,307 cache-misses                                                  (22.44%)
S3       16  3,389,254,189,374 cycles                    #    0.000 GHz                      (20.47%)
S3       16  2,825,701,351,112 instructions              #    0.00  insns per cycle          (27.96%)
S3       16          1,969,185 cs                                                            (100.00%)
S3       16                849 migrations                                                    (100.00%)
S3       16             95,695 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,808,629,240,919 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.17%)
S3       16  2,038,769,705,902 idle-cycles-backend       #    0.00% backend  cycles idle     (16.24%)
S3       16    948,775,191,773 L1-dcache-loads                                               (22.86%)
S3       16     11,749,485,538 L1-dcache-load-misses                                         (26.56%)
S3       16     12,758,179,542 L1-dcache-stores                                              (27.22%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (24.29%)
S3       16      2,622,025,097 L1-icache-load-misses                                         (25.75%)
S3       16     15,100,536,369 LLC-loads                                                     (13.92%)
S3       16      8,494,926,721 LLC-stores                                                    (12.97%)
S3       16    <not supported> LLC-prefetches          
S3       16    904,806,960,736 dTLB-loads                                                    (18.87%)
S3       16      1,031,193,312 dTLB-load-misses                                              (17.64%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    659,305,975,859 iTLB-loads                                                    (16.75%)
S3       16          9,105,901 iTLB-load-misses                                              (11.37%)
S3       16    251,933,031,798 branch-loads                                                  (16.98%)
S3       16     16,756,169,825 branch-load-misses                                            (22.56%)

     625.216145338 seconds time elapsed

#################################################################
# Test multi-threading - 16 threads - T3
#################################################################
2592596.MEM-Scalability.catwoman.t16
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 1584160 sequences (160000160 bp)...
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.214 CPU sec, 24.338 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 380.487 CPU sec, 23.545 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 390.015 CPU sec, 24.090 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 384.787 CPU sec, 23.799 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 382.167 CPU sec, 23.599 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 387.438 CPU sec, 23.990 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 389.011 CPU sec, 24.019 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 378.717 CPU sec, 23.457 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 383.911 CPU sec, 23.712 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 388.202 CPU sec, 24.061 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.899 CPU sec, 23.570 real sec
[M::process] read 1584160 sequences (160000160 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 381.380 CPU sec, 23.576 real sec
[M::process] read 940982 sequences (95039182 bp)...
[M::mem_process_seqs] Processed 1584160 reads in 388.697 CPU sec, 24.063 real sec
[M::mem_process_seqs] Processed 940982 reads in 236.501 CPU sec, 14.631 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 332.516 sec; CPU: 5251.478 sec

 Performance counter stats for './bwa mem -t 16 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,019,964,755 cache-misses                                                  (21.03%)
S0       16  3,643,430,278,051 cycles                    #    0.000 GHz                      (21.55%)
S0       16  2,913,899,275,799 instructions              #   13.27  insns per cycle        
                                             #    0.08  stalled cycles per insn  (27.12%)
S0       16          2,294,009 cs                                                            (100.00%)
S0       16              1,407 migrations                                                    (100.00%)
S0       16            176,829 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  3,507,276,273,931 idle-cycles-frontend      #  1597.26% frontend cycles idle     (16.75%)
S0       16  2,219,762,539,099 idle-cycles-backend       #  1010.91% backend  cycles idle     (16.66%)
S0       16    912,648,232,823 L1-dcache-loads                                               (22.05%)
S0       16     12,306,277,485 L1-dcache-load-misses     #   21.04% of all L1-dcache hits    (27.68%)
S0       16     12,963,522,549 L1-dcache-stores                                              (27.85%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.38%)
S0       16      2,731,778,320 L1-icache-load-misses                                         (28.82%)
S0       16     15,272,769,700 LLC-loads                                                     (11.71%)
S0       16      8,987,659,852 LLC-stores                                                    (11.43%)
S0       16    <not supported> LLC-prefetches          
S0       16    923,535,933,897 dTLB-loads                                                    (17.12%)
S0       16      1,167,924,717 dTLB-load-misses          #    1.91% of all dTLB cache hits   (16.75%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    670,352,019,454 iTLB-loads                                                    (16.41%)
S0       16         28,411,538 iTLB-load-misses          #    0.07% of all iTLB cache hits   (10.53%)
S0       16    266,755,210,235 branch-loads                                                  (15.77%)
S0       16     17,518,680,273 branch-load-misses                                            (20.96%)
S1       16      2,743,398,022 cache-misses                                                  (21.46%)
S1       16  3,388,733,092,897 cycles                    #    0.000 GHz                      (22.00%)
S1       16  3,028,825,386,482 instructions              #    0.00  insns per cycle          (27.81%)
S1       16          1,987,250 cs                                                            (100.00%)
S1       16                476 migrations                                                    (100.00%)
S1       16            111,514 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  3,671,632,717,145 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.28%)
S1       16  1,975,763,583,175 idle-cycles-backend       #    0.00% backend  cycles idle     (17.37%)
S1       16    961,586,628,856 L1-dcache-loads                                               (22.97%)
S1       16     12,559,473,172 L1-dcache-load-misses                                         (28.55%)
S1       16     13,130,354,028 L1-dcache-stores                                              (28.23%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.97%)
S1       16      2,688,497,051 L1-icache-load-misses                                         (27.89%)
S1       16     16,135,198,815 LLC-loads                                                     (11.21%)
S1       16      9,774,536,157 LLC-stores                                                    (11.02%)
S1       16    <not supported> LLC-prefetches          
S1       16  1,017,548,816,634 dTLB-loads                                                    (16.72%)
S1       16      1,222,568,097 dTLB-load-misses                                              (16.71%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    703,134,189,337 iTLB-loads                                                    (16.57%)
S1       16         26,813,022 iTLB-load-misses                                              (10.52%)
S1       16    269,183,222,093 branch-loads                                                  (15.93%)
S1       16     18,296,642,226 branch-load-misses                                            (21.29%)
S2       16      2,791,598,633 cache-misses                                                  (21.47%)
S2       16  3,521,566,366,421 cycles                    #    0.000 GHz                      (20.70%)
S2       16  3,359,002,055,725 instructions              #    0.00  insns per cycle          (26.95%)
S2       16          2,053,093 cs                                                            (100.00%)
S2       16              1,331 migrations                                                    (100.00%)
S2       16            135,137 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  3,685,273,419,937 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.51%)
S2       16  1,805,233,983,672 idle-cycles-backend       #    0.00% backend  cycles idle     (17.40%)
S2       16    990,167,535,546 L1-dcache-loads                                               (23.12%)
S2       16     12,659,596,345 L1-dcache-load-misses                                         (28.98%)
S2       16     13,420,721,308 L1-dcache-stores                                              (29.07%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.55%)
S2       16      2,701,575,280 L1-icache-load-misses                                         (26.06%)
S2       16     17,196,636,375 LLC-loads                                                     (11.39%)
S2       16     10,392,773,043 LLC-stores                                                    (11.52%)
S2       16    <not supported> LLC-prefetches          
S2       16  1,069,539,980,484 dTLB-loads                                                    (17.29%)
S2       16      1,322,132,763 dTLB-load-misses                                              (17.29%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    750,367,926,831 iTLB-loads                                                    (16.11%)
S2       16         26,801,531 iTLB-load-misses                                              (10.67%)
S2       16    278,069,019,408 branch-loads                                                  (16.22%)
S2       16     19,085,607,776 branch-load-misses                                            (21.36%)
S3       16      2,879,375,050 cache-misses                                                  (21.21%)
S3       16  3,499,423,191,519 cycles                    #    0.000 GHz                      (20.82%)
S3       16  2,840,609,835,457 instructions              #    0.00  insns per cycle          (26.97%)
S3       16          2,275,120 cs                                                            (100.00%)
S3       16                927 migrations                                                    (100.00%)
S3       16            286,606 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  3,720,218,913,768 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.22%)
S3       16  2,038,081,555,544 idle-cycles-backend       #    0.00% backend  cycles idle     (17.38%)
S3       16    878,200,134,145 L1-dcache-loads                                               (23.50%)
S3       16     11,915,031,464 L1-dcache-load-misses                                         (28.54%)
S3       16     13,004,353,432 L1-dcache-stores                                              (28.59%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.30%)
S3       16      2,863,687,406 L1-icache-load-misses                                         (27.74%)
S3       16     16,251,148,138 LLC-loads                                                     (11.89%)
S3       16      8,995,146,886 LLC-stores                                                    (12.12%)
S3       16    <not supported> LLC-prefetches          
S3       16    901,152,353,818 dTLB-loads                                                    (17.26%)
S3       16      1,117,126,670 dTLB-load-misses                                              (16.66%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    622,692,314,659 iTLB-loads                                                    (16.42%)
S3       16         27,095,754 iTLB-load-misses                                              (11.25%)
S3       16    243,421,036,122 branch-loads                                                  (16.27%)
S3       16     16,047,941,564 branch-load-misses                                            (21.39%)

     332.593315263 seconds time elapsed

#################################################################
# Test multi-threading - 32 threads - T4 
#################################################################
2592596.MEM-Scalability.catwoman.t32
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 3168318 sequences (320000118 bp)...
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1021.780 CPU sec, 32.353 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1044.388 CPU sec, 32.560 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1046.801 CPU sec, 32.486 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1038.962 CPU sec, 32.326 real sec
[M::process] read 3168318 sequences (320000118 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1049.229 CPU sec, 32.568 real sec
[M::process] read 2525154 sequences (255040554 bp)...
[M::mem_process_seqs] Processed 3168318 reads in 1043.351 CPU sec, 32.493 real sec
[M::mem_process_seqs] Processed 2525154 reads in 858.960 CPU sec, 26.801 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 234.470 sec; CPU: 7116.298 sec

 Performance counter stats for './bwa mem -t 32 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      2,866,066,736 cache-misses                                                  (21.35%)
S0       16  4,742,183,585,289 cycles                    #    0.000 GHz                      (21.85%)
S0       16  2,884,999,868,480 instructions              #    9.81  insns per cycle        
                                             #    0.10  stalled cycles per insn  (27.77%)
S0       16          2,343,294 cs                                                            (100.00%)
S0       16              3,428 migrations                                                    (100.00%)
S0       16            233,900 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  4,374,343,284,649 idle-cycles-frontend      #  1487.99% frontend cycles idle     (17.82%)
S0       16  3,113,740,861,164 idle-cycles-backend       #  1059.18% backend  cycles idle     (17.82%)
S0       16    882,290,836,875 L1-dcache-loads                                               (23.55%)
S0       16     11,676,817,296 L1-dcache-load-misses     #   19.84% of all L1-dcache hits    (28.96%)
S0       16     12,060,549,682 L1-dcache-stores                                              (28.62%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (28.26%)
S0       16      2,779,409,994 L1-icache-load-misses                                         (27.73%)
S0       16     15,788,122,776 LLC-loads                                                     (10.73%)
S0       16      8,825,422,855 LLC-stores                                                    (10.70%)
S0       16    <not supported> LLC-prefetches          
S0       16    941,340,913,008 dTLB-loads                                                    (16.21%)
S0       16      1,502,724,886 dTLB-load-misses          #    2.47% of all dTLB cache hits   (16.19%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    656,339,060,649 iTLB-loads                                                    (16.54%)
S0       16         83,525,532 iTLB-load-misses          #    0.20% of all iTLB cache hits   (11.02%)
S0       16    242,869,487,519 branch-loads                                                  (16.39%)
S0       16     16,768,494,160 branch-load-misses                                            (21.61%)
S1       16      2,890,645,050 cache-misses                                                  (21.19%)
S1       16  4,700,355,811,806 cycles                    #    0.000 GHz                      (21.56%)
S1       16  2,810,835,338,774 instructions              #    0.00  insns per cycle          (27.74%)
S1       16          1,961,194 cs                                                            (100.00%)
S1       16              1,503 migrations                                                    (100.00%)
S1       16            172,995 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  4,414,322,886,753 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.86%)
S1       16  3,005,279,814,721 idle-cycles-backend       #    0.00% backend  cycles idle     (18.14%)
S1       16    837,549,437,254 L1-dcache-loads                                               (23.81%)
S1       16     11,220,124,072 L1-dcache-load-misses                                         (29.04%)
S1       16     11,821,695,146 L1-dcache-stores                                              (28.29%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.05%)
S1       16      2,768,459,276 L1-icache-load-misses                                         (27.58%)
S1       16     14,714,733,675 LLC-loads                                                     (10.99%)
S1       16      8,330,166,570 LLC-stores                                                    (10.99%)
S1       16    <not supported> LLC-prefetches          
S1       16    907,026,374,662 dTLB-loads                                                    (16.26%)
S1       16      1,436,664,791 dTLB-load-misses                                              (16.48%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    656,957,578,912 iTLB-loads                                                    (16.42%)
S1       16         78,346,134 iTLB-load-misses                                              (10.75%)
S1       16    238,802,493,448 branch-loads                                                  (15.96%)
S1       16     16,620,365,607 branch-load-misses                                            (21.26%)
S2       16      3,275,912,839 cache-misses                                                  (21.02%)
S2       16  4,781,712,524,928 cycles                    #    0.000 GHz                      (19.79%)
S2       16  2,992,523,061,079 instructions              #    0.00  insns per cycle          (27.54%)
S2       16          2,521,716 cs                                                            (100.00%)
S2       16              3,071 migrations                                                    (100.00%)
S2       16            336,389 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  4,424,154,177,023 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.97%)
S2       16  3,090,168,157,530 idle-cycles-backend       #    0.00% backend  cycles idle     (17.10%)
S2       16    923,587,544,254 L1-dcache-loads                                               (24.01%)
S2       16     12,765,952,740 L1-dcache-load-misses                                         (26.99%)
S2       16     13,539,021,156 L1-dcache-stores                                              (28.17%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (24.41%)
S2       16      3,236,872,162 L1-icache-load-misses                                         (25.82%)
S2       16     16,490,668,489 LLC-loads                                                     (14.04%)
S2       16      9,558,700,148 LLC-stores                                                    (12.93%)
S2       16    <not supported> LLC-prefetches          
S2       16    958,868,185,309 dTLB-loads                                                    (18.91%)
S2       16      1,477,325,691 dTLB-load-misses                                              (17.92%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    665,778,225,674 iTLB-loads                                                    (16.81%)
S2       16         80,440,834 iTLB-load-misses                                              (11.18%)
S2       16    261,815,905,215 branch-loads                                                  (16.25%)
S2       16     17,132,005,660 branch-load-misses                                            (21.70%)
S3       16      3,344,484,921 cache-misses                                                  (19.67%)
S3       16  4,590,299,745,748 cycles                    #    0.000 GHz                      (21.85%)
S3       16  3,354,905,971,725 instructions              #    0.00  insns per cycle          (28.16%)
S3       16          2,597,304 cs                                                            (100.00%)
S3       16              1,863 migrations                                                    (100.00%)
S3       16            445,682 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  4,495,577,816,774 idle-cycles-frontend      #    0.00% frontend cycles idle     (20.43%)
S3       16  3,028,006,336,956 idle-cycles-backend       #    0.00% backend  cycles idle     (17.02%)
S3       16  1,123,840,960,643 L1-dcache-loads                                               (22.45%)
S3       16     15,071,045,600 L1-dcache-load-misses                                         (26.54%)
S3       16     16,009,841,541 L1-dcache-stores                                              (27.48%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.63%)
S3       16      3,350,943,790 L1-icache-load-misses                                         (26.28%)
S3       16     18,682,339,132 LLC-loads                                                     (12.28%)
S3       16     10,782,164,531 LLC-stores                                                    (11.53%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,085,785,359,643 dTLB-loads                                                    (17.32%)
S3       16      1,730,095,936 dTLB-load-misses                                              (16.76%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    753,964,301,320 iTLB-loads                                                    (16.19%)
S3       16         84,043,494 iTLB-load-misses                                              (11.08%)
S3       16    283,040,796,661 branch-loads                                                  (16.63%)
S3       16     18,993,654,927 branch-load-misses                                            (22.25%)

     234.670440220 seconds time elapsed

#################################################################
# Test multi-threading - 48 threads - T5
#################################################################
2592596.MEM-Scalability.catwoman.t48
[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2205.261 CPU sec, 49.228 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2360.599 CPU sec, 49.012 real sec
[M::process] read 4752476 sequences (480000076 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2321.768 CPU sec, 48.277 real sec
[M::process] read 2525158 sequences (255040958 bp)...
[M::mem_process_seqs] Processed 4752476 reads in 2382.053 CPU sec, 49.186 real sec
[M::mem_process_seqs] Processed 2525158 reads in 1273.965 CPU sec, 26.444 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 237.475 sec; CPU: 10559.441 sec

 Performance counter stats for './bwa mem -t 48 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,319,743,701 cache-misses                                                  (21.18%)
S0       16  6,511,463,422,551 cycles                    #    0.000 GHz                      (21.51%)
S0       16  3,439,339,201,288 instructions              #    8.11  insns per cycle        
                                             #    0.06  stalled cycles per insn  (27.79%)
S0       16          2,851,179 cs                                                            (100.00%)
S0       16              3,120 migrations                                                    (100.00%)
S0       16            688,180 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16  2,947,765,643,640 idle-cycles-frontend      #  695.00% frontend cycles idle     (18.26%)
S0       16  2,881,990,400,599 idle-cycles-backend       #  679.49% backend  cycles idle     (17.03%)
S0       16  1,074,090,606,184 L1-dcache-loads                                               (22.91%)
S0       16     14,442,553,866 L1-dcache-load-misses     #   24.38% of all L1-dcache hits    (27.45%)
S0       16     15,445,159,480 L1-dcache-stores                                              (28.06%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.04%)
S0       16      3,277,825,055 L1-icache-load-misses                                         (26.98%)
S0       16     19,851,432,492 LLC-loads                                                     (11.63%)
S0       16     11,309,655,637 LLC-stores                                                    (10.86%)
S0       16    <not supported> LLC-prefetches          
S0       16  1,133,923,597,902 dTLB-loads                                                    (16.65%)
S0       16      2,552,119,706 dTLB-load-misses          #    4.08% of all dTLB cache hits   (17.07%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    772,195,931,394 iTLB-loads                                                    (16.86%)
S0       16        166,733,656 iTLB-load-misses          #    0.38% of all iTLB cache hits   (11.27%)
S0       16    291,211,942,255 branch-loads                                                  (16.58%)
S0       16     20,192,521,085 branch-load-misses                                            (21.82%)
S1       16      3,748,308,783 cache-misses                                                  (21.94%)
S1       16  7,128,882,264,152 cycles                    #    0.000 GHz                      (22.37%)
S1       16  3,039,859,870,898 instructions              #    0.00  insns per cycle          (27.92%)
S1       16          3,475,834 cs                                                            (100.00%)
S1       16              2,403 migrations                                                    (100.00%)
S1       16            587,456 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16  2,133,389,920,616 idle-cycles-frontend      #    0.00% frontend cycles idle     (16.83%)
S1       16  3,093,754,174,194 idle-cycles-backend       #    0.00% backend  cycles idle     (16.88%)
S1       16    972,678,299,876 L1-dcache-loads                                               (22.54%)
S1       16     13,445,053,692 L1-dcache-load-misses                                         (28.47%)
S1       16     14,274,413,618 L1-dcache-stores                                              (28.38%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (28.16%)
S1       16      3,698,486,780 L1-icache-load-misses                                         (28.07%)
S1       16     18,093,960,767 LLC-loads                                                     (11.24%)
S1       16      9,934,507,757 LLC-stores                                                    (11.08%)
S1       16    <not supported> LLC-prefetches          
S1       16    992,436,547,848 dTLB-loads                                                    (16.65%)
S1       16      2,448,937,624 dTLB-load-misses                                              (16.58%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    708,263,035,625 iTLB-loads                                                    (16.38%)
S1       16        179,573,132 iTLB-load-misses                                              (10.47%)
S1       16    270,931,357,909 branch-loads                                                  (16.00%)
S1       16     18,261,726,525 branch-load-misses                                            (21.40%)
S2       16      2,938,578,148 cache-misses                                                  (21.70%)
S2       16  6,754,216,727,474 cycles                    #    0.000 GHz                      (22.02%)
S2       16  2,601,729,702,064 instructions              #    0.00  insns per cycle          (28.45%)
S2       16          2,391,277 cs                                                            (100.00%)
S2       16              3,292 migrations                                                    (100.00%)
S2       16            197,962 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16  2,666,569,539,629 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.30%)
S2       16  3,140,388,708,515 idle-cycles-backend       #    0.00% backend  cycles idle     (17.16%)
S2       16    817,424,625,033 L1-dcache-loads                                               (23.70%)
S2       16     11,043,012,241 L1-dcache-load-misses                                         (29.09%)
S2       16     11,626,185,305 L1-dcache-stores                                              (28.80%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (27.32%)
S2       16      2,878,601,962 L1-icache-load-misses                                         (27.80%)
S2       16     15,209,755,558 LLC-loads                                                     (11.56%)
S2       16      8,616,078,665 LLC-stores                                                    (11.36%)
S2       16    <not supported> LLC-prefetches          
S2       16    904,522,672,067 dTLB-loads                                                    (16.40%)
S2       16      2,273,831,927 dTLB-load-misses                                              (16.30%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    627,717,687,820 iTLB-loads                                                    (15.54%)
S2       16        158,320,191 iTLB-load-misses                                              (10.95%)
S2       16    225,376,191,789 branch-loads                                                  (16.25%)
S2       16     15,759,479,936 branch-load-misses                                            (21.73%)
S3       16      3,047,722,351 cache-misses                                                  (22.08%)
S3       16  6,750,285,792,708 cycles                    #    0.000 GHz                      (22.07%)
S3       16  2,940,540,147,098 instructions              #    0.00  insns per cycle          (27.82%)
S3       16          2,487,984 cs                                                            (100.00%)
S3       16              2,452 migrations                                                    (100.00%)
S3       16            235,344 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16  2,546,030,422,727 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.17%)
S3       16  3,041,492,368,417 idle-cycles-backend       #    0.00% backend  cycles idle     (17.06%)
S3       16    927,047,520,867 L1-dcache-loads                                               (22.81%)
S3       16     12,497,094,263 L1-dcache-load-misses                                         (28.23%)
S3       16     12,951,412,761 L1-dcache-stores                                              (28.29%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (27.59%)
S3       16      3,018,979,825 L1-icache-load-misses                                         (27.48%)
S3       16     16,723,671,229 LLC-loads                                                     (11.60%)
S3       16      9,534,751,481 LLC-stores                                                    (11.73%)
S3       16    <not supported> LLC-prefetches          
S3       16    971,489,850,431 dTLB-loads                                                    (16.87%)
S3       16      2,410,262,952 dTLB-load-misses                                              (16.10%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    687,551,405,447 iTLB-loads                                                    (16.15%)
S3       16        163,159,482 iTLB-load-misses                                              (10.98%)
S3       16    251,597,179,922 branch-loads                                                  (16.38%)
S3       16     17,594,657,757 branch-load-misses                                            (21.57%)

     237.739023934 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################

[M::bwa_idx_load_from_disk] read 0 ALT contigs
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3228.435 CPU sec, 64.214 real sec
[M::process] read 6336634 sequences (640000034 bp)...
[M::process] read 6336634 sequences (640000034 bp)...
[M::mem_process_seqs] Processed 6336634 reads in 3844.446 CPU sec, 61.380 real sec
[M::mem_process_seqs] Processed 6336634 reads in 3862.651 CPU sec, 61.795 real sec
[M::process] read 2525160 sequences (255041160 bp)...
[M::mem_process_seqs] Processed 2525160 reads in 1557.379 CPU sec, 24.599 real sec
[main] Version: 0.7.15-r1140
[main] CMD: ./bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq
[main] Real time: 246.120 sec; CPU: 12540.444 sec

 Performance counter stats for './bwa mem -t 64 /tmp/data/indexes/HG_index_BWA_default/hsapiens_v37.fa /tmp/data/datasets/NIST7086_CGTACTAG_L002_R2_001.fastq':

S0       16      3,042,316,394 cache-misses                                                  (20.02%)
S0       16  8,174,958,559,744 cycles                    #    0.000 GHz                      (21.68%)
S0       16  2,800,848,767,234 instructions              #    5.58  insns per cycle        
                                             #    0.06  stalled cycles per insn  (27.78%)
S0       16          2,840,179 cs                                                            (100.00%)
S0       16             27,163 migrations                                                    (100.00%)
S0       16            322,936 faults                                                      
S0       16    <not supported> bus-cycles              
S0       16    880,777,858,605 idle-cycles-frontend      #  175.47% frontend cycles idle     (19.29%)
S0       16  2,868,791,436,678 idle-cycles-backend       #  571.51% backend  cycles idle     (16.97%)
S0       16    864,086,335,324 L1-dcache-loads                                               (23.49%)
S0       16     11,588,651,213 L1-dcache-load-misses     #   19.73% of all L1-dcache hits    (28.99%)
S0       16     12,110,867,595 L1-dcache-stores                                              (28.85%)
S0       16    <not supported> L1-dcache-store-misses  
S0       16                  0 L1-dcache-prefetch-misses                                     (27.50%)
S0       16      2,948,532,652 L1-icache-load-misses                                         (27.76%)
S0       16     15,768,060,599 LLC-loads                                                     (11.59%)
S0       16      8,850,898,065 LLC-stores                                                    (11.54%)
S0       16    <not supported> LLC-prefetches          
S0       16    916,289,044,158 dTLB-loads                                                    (17.03%)
S0       16      2,456,374,338 dTLB-load-misses          #    3.92% of all dTLB cache hits   (16.94%)
S0       16    <not supported> dTLB-stores             
S0       16    <not supported> dTLB-store-misses       
S0       16    649,254,432,237 iTLB-loads                                                    (15.90%)
S0       16        188,354,173 iTLB-load-misses          #    0.43% of all iTLB cache hits   (10.84%)
S0       16    239,360,012,062 branch-loads                                                  (16.17%)
S0       16     16,970,445,581 branch-load-misses                                            (21.53%)
S1       16      3,146,713,055 cache-misses                                                  (22.35%)
S1       16  8,000,044,577,139 cycles                    #    0.000 GHz                      (22.73%)
S1       16  2,464,735,189,683 instructions              #    0.00  insns per cycle          (28.59%)
S1       16          2,563,378 cs                                                            (100.00%)
S1       16             27,930 migrations                                                    (100.00%)
S1       16            432,794 faults                                                      
S1       16    <not supported> bus-cycles              
S1       16    903,418,288,817 idle-cycles-frontend      #    0.00% frontend cycles idle     (17.48%)
S1       16  3,050,551,192,608 idle-cycles-backend       #    0.00% backend  cycles idle     (17.18%)
S1       16    799,363,812,582 L1-dcache-loads                                               (22.76%)
S1       16     11,308,817,107 L1-dcache-load-misses                                         (28.42%)
S1       16     12,252,421,372 L1-dcache-stores                                              (28.00%)
S1       16    <not supported> L1-dcache-store-misses  
S1       16                  0 L1-dcache-prefetch-misses                                     (27.63%)
S1       16      3,238,110,865 L1-icache-load-misses                                         (27.42%)
S1       16     16,027,939,287 LLC-loads                                                     (10.88%)
S1       16      8,585,367,205 LLC-stores                                                    (10.81%)
S1       16    <not supported> LLC-prefetches          
S1       16    849,207,386,439 dTLB-loads                                                    (16.30%)
S1       16      2,304,790,509 dTLB-load-misses                                              (16.34%)
S1       16    <not supported> dTLB-stores             
S1       16    <not supported> dTLB-store-misses       
S1       16    599,996,761,364 iTLB-loads                                                    (16.26%)
S1       16        188,305,039 iTLB-load-misses                                              (10.92%)
S1       16    225,757,586,097 branch-loads                                                  (16.29%)
S1       16     15,103,321,545 branch-load-misses                                            (21.78%)
S2       16      3,277,443,704 cache-misses                                                  (20.52%)
S2       16  8,052,027,149,474 cycles                    #    0.000 GHz                      (21.14%)
S2       16  2,782,006,563,140 instructions              #    0.00  insns per cycle          (27.76%)
S2       16          2,903,484 cs                                                            (100.00%)
S2       16             31,097 migrations                                                    (100.00%)
S2       16            313,548 faults                                                      
S2       16    <not supported> bus-cycles              
S2       16    952,026,379,333 idle-cycles-frontend      #    0.00% frontend cycles idle     (19.57%)
S2       16  2,899,383,607,325 idle-cycles-backend       #    0.00% backend  cycles idle     (16.80%)
S2       16    864,853,512,636 L1-dcache-loads                                               (23.80%)
S2       16     12,047,237,592 L1-dcache-load-misses                                         (27.31%)
S2       16     12,608,632,430 L1-dcache-stores                                              (27.99%)
S2       16    <not supported> L1-dcache-store-misses  
S2       16                  0 L1-dcache-prefetch-misses                                     (25.47%)
S2       16      3,096,083,662 L1-icache-load-misses                                         (26.50%)
S2       16     16,159,888,286 LLC-loads                                                     (13.25%)
S2       16      8,999,361,031 LLC-stores                                                    (13.30%)
S2       16    <not supported> LLC-prefetches          
S2       16    919,404,175,146 dTLB-loads                                                    (18.28%)
S2       16      2,494,367,694 dTLB-load-misses                                              (16.75%)
S2       16    <not supported> dTLB-stores             
S2       16    <not supported> dTLB-store-misses       
S2       16    662,676,085,418 iTLB-loads                                                    (15.91%)
S2       16        189,508,240 iTLB-load-misses                                              (10.79%)
S2       16    238,861,469,870 branch-loads                                                  (16.21%)
S2       16     16,995,326,508 branch-load-misses                                            (21.44%)
S3       16      3,875,499,058 cache-misses                                                  (21.92%)
S3       16  7,898,741,191,791 cycles                    #    0.000 GHz                      (21.75%)
S3       16  3,883,299,924,783 instructions              #    0.00  insns per cycle          (28.29%)
S3       16          3,403,513 cs                                                            (100.00%)
S3       16             36,425 migrations                                                    (100.00%)
S3       16          1,363,642 faults                                                      
S3       16    <not supported> bus-cycles              
S3       16    984,033,440,538 idle-cycles-frontend      #    0.00% frontend cycles idle     (18.19%)
S3       16  2,408,154,634,801 idle-cycles-backend       #    0.00% backend  cycles idle     (17.36%)
S3       16  1,231,071,544,331 L1-dcache-loads                                               (23.15%)
S3       16     16,842,555,694 L1-dcache-load-misses                                         (27.83%)
S3       16     18,214,329,472 L1-dcache-stores                                              (28.16%)
S3       16    <not supported> L1-dcache-store-misses  
S3       16                  0 L1-dcache-prefetch-misses                                     (26.94%)
S3       16      3,833,504,254 L1-icache-load-misses                                         (27.14%)
S3       16     22,685,584,289 LLC-loads                                                     (12.04%)
S3       16     13,063,281,177 LLC-stores                                                    (10.83%)
S3       16    <not supported> LLC-prefetches          
S3       16  1,320,701,458,280 dTLB-loads                                                    (16.38%)
S3       16      3,291,802,048 dTLB-load-misses                                              (16.34%)
S3       16    <not supported> dTLB-stores             
S3       16    <not supported> dTLB-store-misses       
S3       16    918,294,719,121 iTLB-loads                                                    (16.18%)
S3       16        220,357,340 iTLB-load-misses                                              (11.00%)
S3       16    341,407,346,769 branch-loads                                                  (16.29%)
S3       16     23,432,949,176 branch-load-misses                                            (21.75%)

     246.380027749 seconds time elapsed

#################################################################
# Test multi-threading - 64 threads - T6
#################################################################
