<stg><name>generic_round<float></name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:0 %x_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %x

]]></Node>
<StgValue><ssdm name="x_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:1 %data_1 = bitcast i32 %x_read

]]></Node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:3 %xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="xs_exp"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:4 %icmp_ln167 = icmp_ult  i8 %xs_exp, i8 126

]]></Node>
<StgValue><ssdm name="icmp_ln167"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry_ifconv:6 %icmp_ln170 = icmp_ugt  i8 %xs_exp, i8 150

]]></Node>
<StgValue><ssdm name="icmp_ln170"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:7 %index = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %data_1, i32 23, i32 27

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="5">
<![CDATA[
entry_ifconv:8 %zext_ln179 = zext i5 %index

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:9 %mask_table_addr = getelementptr i23 %mask_table, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="mask_table_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="23" op_0_bw="5">
<![CDATA[
entry_ifconv:10 %mask = load i5 %mask_table_addr

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:11 %one_half_table_addr = getelementptr i24 %one_half_table, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="one_half_table_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="24" op_0_bw="5">
<![CDATA[
entry_ifconv:12 %one_half = load i5 %one_half_table_addr

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="6" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:2 %xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_1, i32 31

]]></Node>
<StgValue><ssdm name="xs_sign"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="1" op_2_bw="31">
<![CDATA[
entry_ifconv:5 %t = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %xs_sign, i31 0

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="23" op_0_bw="5">
<![CDATA[
entry_ifconv:10 %mask = load i5 %mask_table_addr

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="24" op_0_bw="5">
<![CDATA[
entry_ifconv:12 %one_half = load i5 %one_half_table_addr

]]></Node>
<StgValue><ssdm name="one_half"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="24">
<![CDATA[
entry_ifconv:13 %zext_ln175 = zext i24 %one_half

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry_ifconv:14 %data = add i32 %zext_ln175, i32 %data_1

]]></Node>
<StgValue><ssdm name="data"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="23" op_0_bw="32">
<![CDATA[
entry_ifconv:15 %trunc_ln301 = trunc i32 %data

]]></Node>
<StgValue><ssdm name="trunc_ln301"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:16 %xor_ln184 = xor i23 %mask, i23 8388607

]]></Node>
<StgValue><ssdm name="xor_ln184"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry_ifconv:17 %xs_sig = and i23 %trunc_ln301, i23 %xor_ln184

]]></Node>
<StgValue><ssdm name="xs_sig"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:18 %tmp = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %data, i32 23, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln167" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="9" op_2_bw="23">
<![CDATA[
entry_ifconv:19 %t_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i9.i23, i9 %tmp, i23 %xs_sig

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:20 %select_ln167 = select i1 %icmp_ln167, i32 %t, i32 %t_2

]]></Node>
<StgValue><ssdm name="select_ln167"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:21 %bitcast_ln167 = bitcast i32 %select_ln167

]]></Node>
<StgValue><ssdm name="bitcast_ln167"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:22 %xor_ln167 = xor i1 %icmp_ln167, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln167"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:23 %and_ln170 = and i1 %icmp_ln170, i1 %xor_ln167

]]></Node>
<StgValue><ssdm name="and_ln170"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry_ifconv:24 %select_ln170 = select i1 %and_ln170, i32 %x_read, i32 %bitcast_ln167

]]></Node>
<StgValue><ssdm name="select_ln170"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32">
<![CDATA[
entry_ifconv:25 %ret_ln187 = ret i32 %select_ln170

]]></Node>
<StgValue><ssdm name="ret_ln187"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
