strict digraph "" {
	node [label="\N"];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc5e01ae190>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"26:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc5e01aeb10>",
		fillcolor=firebrick,
		label="26:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc5e01aeb10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"23:IF" -> "26:NS"	[cond="['in']",
		label="!(in)",
		lineno=23];
	"24:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc5e01aecd0>",
		fillcolor=firebrick,
		label="24:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc5e01aecd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"23:IF" -> "24:NS"	[cond="['in']",
		label=in,
		lineno=23];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fc5e01af3d0>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fc5e01af210>",
		fillcolor=linen,
		label="21:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"20:BL" -> "21:CS"	[cond="[]",
		lineno=None];
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fc5e01aeed0>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"31:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc5e01aef10>",
		fillcolor=firebrick,
		label="31:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc5e01aef10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"28:IF" -> "31:NS"	[cond="['in']",
		label="!(in)",
		lineno=28];
	"29:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc5e01af090>",
		fillcolor=firebrick,
		label="29:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fc5e01af090>]",
		style=filled,
		typ=NonblockingSubstitution];
	"28:IF" -> "29:NS"	[cond="['in']",
		label=in,
		lineno=28];
	"27:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fc5e01af310>",
		fillcolor=lightcyan,
		label="27:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"27:CA" -> "28:IF"	[cond="[]",
		lineno=None];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fc5e01aee50>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"22:CA" -> "23:IF"	[cond="[]",
		lineno=None];
	"19:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fc5e01af410>",
		clk_sens=False,
		fillcolor=gold,
		label="19:AL",
		sens="['in', 'present_state']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"19:AL" -> "20:BL"	[cond="[]",
		lineno=None];
	"Leaf_19:AL"	[def_var="['next_state']",
		label="Leaf_19:AL"];
	"31:NS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"26:NS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"29:NS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"24:NS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"21:CS" -> "27:CA"	[cond="['present_state']",
		label=present_state,
		lineno=21];
	"21:CS" -> "22:CA"	[cond="['present_state']",
		label=present_state,
		lineno=21];
}
