Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.2.0.3.0

Sat Sep 13 21:21:26 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt lab3_sj_impl_1.twr lab3_sj_impl_1.udb -gui -msgset C:/Users/sojayaweera/E155/lab3_sj/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 20.8333 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 87.1069%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 1 endpoints;  Total Negative Slack: 7.504 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 4 Start Points         |           Type           
-------------------------------------------------------------------
iActive__i0/Q                           |          No required time
iActive__i1/Q                           |          No required time
iActive__i3/Q                           |          No required time
iActive__i2/Q                           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         4
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{clocker/counter_57__i27/SR   clocker/counter_57__i28/SR}                           
                                        |           No arrival time
{clocker/counter_57__i25/SR   clocker/counter_57__i26/SR}                           
                                        |           No arrival time
{clocker/counter_57__i23/SR   clocker/counter_57__i24/SR}                           
                                        |           No arrival time
{clocker/counter_57__i21/SR   clocker/counter_57__i22/SR}                           
                                        |           No arrival time
clocker/counter_57__i31/SR              |           No arrival time
{clocker/counter_57__i29/SR   clocker/counter_57__i30/SR}                           
                                        |           No arrival time
{clocker/counter_57__i19/SR   clocker/counter_57__i20/SR}                           
                                        |           No arrival time
{clocker/counter_57__i17/SR   clocker/counter_57__i18/SR}                           
                                        |           No arrival time
{clocker/counter_57__i15/SR   clocker/counter_57__i16/SR}                           
                                        |           No arrival time
{clocker/counter_57__i13/SR   clocker/counter_57__i14/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        28
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
colunstable[0]                          |                     input
colunstable[1]                          |                     input
colunstable[2]                          |                     input
colunstable[3]                          |                     input
reset                                   |                     input
segout[0]                               |                    output
segout[1]                               |                    output
segout[2]                               |                    output
segout[3]                               |                    output
segout[4]                               |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        18
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 20.8333 [get_pins {clocker/hf_osc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          28.336 ns |         35.291 MHz 
clocker/hf_osc.osc_inst/CLKHF (MPW)     |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
accepting_c/SP                           |   -7.504 ns 
{i1__i3/SP   i1__i2/SP}                  |    0.638 ns 
{i0__i1/SP   i0__i0/SP}                  |    0.638 ns 
{i1__i0/SP   i1__i1/SP}                  |    0.638 ns 
{i0__i3/SP   i0__i2/SP}                  |    0.638 ns 
{countstart_res1__i26/SP   countstart_res1__i25/SP}              
                                         |    3.070 ns 
{countstart_res1__i28/SP   countstart_res1__i27/SP}              
                                         |    3.070 ns 
{countstart_res1__i30/SP   countstart_res1__i29/SP}              
                                         |    3.070 ns 
{countstart_res1__i32/SP   countstart_res1__i31/SP}              
                                         |    3.070 ns 
{countstart_res1__i1/SP   countstart_res1__i2/SP}              
                                         |    3.070 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           1 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : clocker/counter_57__i0/Q  (SLICE_R17C11A)
Path End         : accepting_c/SP  (SLICE_R13C14D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 31
Delay Ratio      : 61.5% (route), 38.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : -7.503 ns  (Failed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY               5.499                  5.499  45      
clocker/counter_57__i0/CK                                    CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
clocker/counter_57__i0/CK->clocker/counter_57__i0/Q
                                          SLICE_R17C11A      CLK_TO_Q1_DELAY         1.388                  6.887  3       
clocker/counter[0]                                           NET DELAY               2.948                  9.835  3       
sub_3_inv_0_i1_1_lut/A->sub_3_inv_0_i1_1_lut/Z
                                          SLICE_R14C15A      D1_TO_F1_DELAY          0.449                 10.284  1       
n1[0]                                                        NET DELAY               3.027                 13.311  1       
add_105_2/C0->add_105_2/CO0               SLICE_R15C13A      C0_TO_COUT0_DELAY       0.343                 13.654  2       
n1991                                                        NET DELAY               0.000                 13.654  2       
add_105_2/CI1->add_105_2/CO1              SLICE_R15C13A      CIN1_TO_COUT1_DELAY     0.277                 13.931  2       
n823                                                         NET DELAY               0.000                 13.931  2       
add_105_4/CI0->add_105_4/CO0              SLICE_R15C13B      CIN0_TO_COUT0_DELAY     0.277                 14.208  2       
n1994                                                        NET DELAY               0.000                 14.208  2       
add_105_4/CI1->add_105_4/CO1              SLICE_R15C13B      CIN1_TO_COUT1_DELAY     0.277                 14.485  2       
n825                                                         NET DELAY               0.000                 14.485  2       
add_105_6/CI0->add_105_6/CO0              SLICE_R15C13C      CIN0_TO_COUT0_DELAY     0.277                 14.762  2       
n1997                                                        NET DELAY               0.000                 14.762  2       
add_105_6/CI1->add_105_6/CO1              SLICE_R15C13C      CIN1_TO_COUT1_DELAY     0.277                 15.039  2       
n827                                                         NET DELAY               0.000                 15.039  2       
add_105_8/CI0->add_105_8/CO0              SLICE_R15C13D      CIN0_TO_COUT0_DELAY     0.277                 15.316  2       
n2000                                                        NET DELAY               0.000                 15.316  2       
add_105_8/CI1->add_105_8/CO1              SLICE_R15C13D      CIN1_TO_COUT1_DELAY     0.277                 15.593  2       
n829                                                         NET DELAY               0.555                 16.148  2       
add_105_10/CI0->add_105_10/CO0            SLICE_R15C14A      CIN0_TO_COUT0_DELAY     0.277                 16.425  2       
n2003                                                        NET DELAY               0.000                 16.425  2       
add_105_10/CI1->add_105_10/CO1            SLICE_R15C14A      CIN1_TO_COUT1_DELAY     0.277                 16.702  2       
n831                                                         NET DELAY               0.000                 16.702  2       
add_105_12/CI0->add_105_12/CO0            SLICE_R15C14B      CIN0_TO_COUT0_DELAY     0.277                 16.979  2       
n2006                                                        NET DELAY               0.000                 16.979  2       
add_105_12/CI1->add_105_12/CO1            SLICE_R15C14B      CIN1_TO_COUT1_DELAY     0.277                 17.256  2       
n833                                                         NET DELAY               0.000                 17.256  2       
add_105_14/CI0->add_105_14/CO0            SLICE_R15C14C      CIN0_TO_COUT0_DELAY     0.277                 17.533  2       
n2009                                                        NET DELAY               0.000                 17.533  2       
add_105_14/CI1->add_105_14/CO1            SLICE_R15C14C      CIN1_TO_COUT1_DELAY     0.277                 17.810  2       
n835                                                         NET DELAY               0.000                 17.810  2       
add_105_16/CI0->add_105_16/CO0            SLICE_R15C14D      CIN0_TO_COUT0_DELAY     0.277                 18.087  2       
n2012                                                        NET DELAY               0.000                 18.087  2       
add_105_16/CI1->add_105_16/CO1            SLICE_R15C14D      CIN1_TO_COUT1_DELAY     0.277                 18.364  2       
n837                                                         NET DELAY               0.555                 18.919  2       
add_105_18/CI0->add_105_18/CO0            SLICE_R15C15A      CIN0_TO_COUT0_DELAY     0.277                 19.196  2       
n2015                                                        NET DELAY               0.000                 19.196  2       
add_105_18/CI1->add_105_18/CO1            SLICE_R15C15A      CIN1_TO_COUT1_DELAY     0.277                 19.473  2       
n839                                                         NET DELAY               0.000                 19.473  2       
add_105_20/CI0->add_105_20/CO0            SLICE_R15C15B      CIN0_TO_COUT0_DELAY     0.277                 19.750  2       
n2018                                                        NET DELAY               0.000                 19.750  2       
add_105_20/CI1->add_105_20/CO1            SLICE_R15C15B      CIN1_TO_COUT1_DELAY     0.277                 20.027  2       
n841                                                         NET DELAY               0.000                 20.027  2       
add_105_22/CI0->add_105_22/CO0            SLICE_R15C15C      CIN0_TO_COUT0_DELAY     0.277                 20.304  2       
n2021                                                        NET DELAY               0.000                 20.304  2       
add_105_22/CI1->add_105_22/CO1            SLICE_R15C15C      CIN1_TO_COUT1_DELAY     0.277                 20.581  2       
n843                                                         NET DELAY               0.000                 20.581  2       
add_105_24/CI0->add_105_24/CO0            SLICE_R15C15D      CIN0_TO_COUT0_DELAY     0.277                 20.858  2       
n2024                                                        NET DELAY               0.000                 20.858  2       
add_105_24/CI1->add_105_24/CO1            SLICE_R15C15D      CIN1_TO_COUT1_DELAY     0.277                 21.135  2       
n845                                                         NET DELAY               1.216                 22.351  2       
add_105_26/D0->add_105_26/S0              SLICE_R15C16A      D0_TO_F0_DELAY          0.449                 22.800  1       
timepassed_N_84[25]                                          NET DELAY               2.168                 24.968  1       
i4_2_lut/B->i4_2_lut/Z                    SLICE_R14C15C      D1_TO_F1_DELAY          0.449                 25.417  1       
n20                                                          NET DELAY               2.168                 27.585  1       
i10_4_lut/B->i10_4_lut/Z                  SLICE_R14C14C      D1_TO_F1_DELAY          0.449                 28.034  1       
n26_adj_95                                                   NET DELAY               2.168                 30.202  1       
i15_4_lut/C->i15_4_lut/Z                  SLICE_R14C15B      D0_TO_F0_DELAY          0.476                 30.678  1       
timepassed                                                   NET DELAY               0.304                 30.982  1       
i2_4_lut_4_lut/B->i2_4_lut_4_lut/Z        SLICE_R14C15B      C1_TO_F1_DELAY          0.449                 31.431  1       
n598                                                         NET DELAY               2.207                 33.638  1       
accepting_c/SP                                               ENDPOINT                0.000                 33.638  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY               5.499                 26.332  45      
accepting_c/CK                                               CLOCK PIN               0.000                 26.332  1       
                                                             Uncertainty          -(0.000)                 26.332  
                                                             Setup time           -(0.198)                 26.134  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              26.134  
Arrival Time                                                                                            -(33.637)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Failed)                                                                                       -7.503  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i18/Q  (SLICE_R17C13B)
Path End         : {i1__i3/SP   i1__i2/SP}  (SLICE_R15C9C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 81.7% (route), 18.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 0.638 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i18/CK->clocker/counter_57__i18/Q
                                          SLICE_R17C13B      CLK_TO_Q1_DELAY     1.388                  6.887  18      
keypad/sel_c_18                                              NET DELAY           3.727                 10.614  18      
keypad/i367_2_lut/B->keypad/i367_2_lut/Z  SLICE_R14C8A       C1_TO_F1_DELAY      0.449                 11.063  3       
keypad/row_c_3                                               NET DELAY           2.485                 13.548  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R14C8D       B1_TO_F1_DELAY      0.449                 13.997  1       
keypad/n67                                                   NET DELAY           2.551                 16.548  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R14C9C       A0_TO_F0_DELAY      0.476                 17.024  2       
keypad/num[3]                                                NET DELAY           0.304                 17.328  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R14C9C       C1_TO_F1_DELAY      0.449                 17.777  4       
keypad/pressed                                               NET DELAY           3.357                 21.134  4       
i330_2_lut_3_lut/B->i330_2_lut_3_lut/Z    SLICE_R13C14D      D0_TO_F0_DELAY      0.449                 21.583  4       
n613                                                         NET DELAY           3.913                 25.496  4       
{i1__i3/SP   i1__i2/SP}                                      ENDPOINT            0.000                 25.496  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(25.495)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    0.638  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i18/Q  (SLICE_R17C13B)
Path End         : {i0__i1/SP   i0__i0/SP}  (SLICE_R15C8D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 81.7% (route), 18.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 0.638 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i18/CK->clocker/counter_57__i18/Q
                                          SLICE_R17C13B      CLK_TO_Q1_DELAY     1.388                  6.887  18      
keypad/sel_c_18                                              NET DELAY           3.727                 10.614  18      
keypad/i367_2_lut/B->keypad/i367_2_lut/Z  SLICE_R14C8A       C1_TO_F1_DELAY      0.449                 11.063  3       
keypad/row_c_3                                               NET DELAY           2.485                 13.548  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R14C8D       B1_TO_F1_DELAY      0.449                 13.997  1       
keypad/n67                                                   NET DELAY           2.551                 16.548  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R14C9C       A0_TO_F0_DELAY      0.476                 17.024  2       
keypad/num[3]                                                NET DELAY           0.304                 17.328  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R14C9C       C1_TO_F1_DELAY      0.449                 17.777  4       
keypad/pressed                                               NET DELAY           3.357                 21.134  4       
i330_2_lut_3_lut/B->i330_2_lut_3_lut/Z    SLICE_R13C14D      D0_TO_F0_DELAY      0.449                 21.583  4       
n613                                                         NET DELAY           3.913                 25.496  4       
{i0__i1/SP   i0__i0/SP}                                      ENDPOINT            0.000                 25.496  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{i0__i1/CK   i0__i0/CK}                                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(25.495)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    0.638  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i18/Q  (SLICE_R17C13B)
Path End         : {i1__i0/SP   i1__i1/SP}  (SLICE_R15C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 81.7% (route), 18.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 0.638 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i18/CK->clocker/counter_57__i18/Q
                                          SLICE_R17C13B      CLK_TO_Q1_DELAY     1.388                  6.887  18      
keypad/sel_c_18                                              NET DELAY           3.727                 10.614  18      
keypad/i367_2_lut/B->keypad/i367_2_lut/Z  SLICE_R14C8A       C1_TO_F1_DELAY      0.449                 11.063  3       
keypad/row_c_3                                               NET DELAY           2.485                 13.548  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R14C8D       B1_TO_F1_DELAY      0.449                 13.997  1       
keypad/n67                                                   NET DELAY           2.551                 16.548  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R14C9C       A0_TO_F0_DELAY      0.476                 17.024  2       
keypad/num[3]                                                NET DELAY           0.304                 17.328  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R14C9C       C1_TO_F1_DELAY      0.449                 17.777  4       
keypad/pressed                                               NET DELAY           3.357                 21.134  4       
i330_2_lut_3_lut/B->i330_2_lut_3_lut/Z    SLICE_R13C14D      D0_TO_F0_DELAY      0.449                 21.583  4       
n613                                                         NET DELAY           3.913                 25.496  4       
{i1__i0/SP   i1__i1/SP}                                      ENDPOINT            0.000                 25.496  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(25.495)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    0.638  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i18/Q  (SLICE_R17C13B)
Path End         : {i0__i3/SP   i0__i2/SP}  (SLICE_R15C9D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 81.7% (route), 18.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 0.638 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i18/CK->clocker/counter_57__i18/Q
                                          SLICE_R17C13B      CLK_TO_Q1_DELAY     1.388                  6.887  18      
keypad/sel_c_18                                              NET DELAY           3.727                 10.614  18      
keypad/i367_2_lut/B->keypad/i367_2_lut/Z  SLICE_R14C8A       C1_TO_F1_DELAY      0.449                 11.063  3       
keypad/row_c_3                                               NET DELAY           2.485                 13.548  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R14C8D       B1_TO_F1_DELAY      0.449                 13.997  1       
keypad/n67                                                   NET DELAY           2.551                 16.548  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R14C9C       A0_TO_F0_DELAY      0.476                 17.024  2       
keypad/num[3]                                                NET DELAY           0.304                 17.328  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R14C9C       C1_TO_F1_DELAY      0.449                 17.777  4       
keypad/pressed                                               NET DELAY           3.357                 21.134  4       
i330_2_lut_3_lut/B->i330_2_lut_3_lut/Z    SLICE_R13C14D      D0_TO_F0_DELAY      0.449                 21.583  4       
n613                                                         NET DELAY           3.913                 25.496  4       
{i0__i3/SP   i0__i2/SP}                                      ENDPOINT            0.000                 25.496  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(25.495)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    0.638  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i18/Q  (SLICE_R17C13B)
Path End         : {countstart_res1__i26/SP   countstart_res1__i25/SP}  (SLICE_R16C16A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.070 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i18/CK->clocker/counter_57__i18/Q
                                          SLICE_R17C13B      CLK_TO_Q1_DELAY     1.388                  6.887  18      
keypad/sel_c_18                                              NET DELAY           3.727                 10.614  18      
keypad/i367_2_lut/B->keypad/i367_2_lut/Z  SLICE_R14C8A       C1_TO_F1_DELAY      0.449                 11.063  3       
keypad/row_c_3                                               NET DELAY           2.485                 13.548  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R14C8D       B1_TO_F1_DELAY      0.449                 13.997  1       
keypad/n67                                                   NET DELAY           2.551                 16.548  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R14C9C       A0_TO_F0_DELAY      0.476                 17.024  2       
keypad/num[3]                                                NET DELAY           0.304                 17.328  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R14C9C       C1_TO_F1_DELAY      0.476                 17.804  4       
keypad/pressed                                               NET DELAY           0.304                 18.108  4       
i40_2_lut_3_lut/B->i40_2_lut_3_lut/Z      SLICE_R14C9D       C0_TO_F0_DELAY      0.449                 18.557  16      
n301                                                         NET DELAY           4.507                 23.064  16      
{countstart_res1__i26/SP   countstart_res1__i25/SP}
                                                             ENDPOINT            0.000                 23.064  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{countstart_res1__i26/CK   countstart_res1__i25/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(23.063)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.070  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i18/Q  (SLICE_R17C13B)
Path End         : {countstart_res1__i28/SP   countstart_res1__i27/SP}  (SLICE_R16C16C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.070 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i18/CK->clocker/counter_57__i18/Q
                                          SLICE_R17C13B      CLK_TO_Q1_DELAY     1.388                  6.887  18      
keypad/sel_c_18                                              NET DELAY           3.727                 10.614  18      
keypad/i367_2_lut/B->keypad/i367_2_lut/Z  SLICE_R14C8A       C1_TO_F1_DELAY      0.449                 11.063  3       
keypad/row_c_3                                               NET DELAY           2.485                 13.548  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R14C8D       B1_TO_F1_DELAY      0.449                 13.997  1       
keypad/n67                                                   NET DELAY           2.551                 16.548  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R14C9C       A0_TO_F0_DELAY      0.476                 17.024  2       
keypad/num[3]                                                NET DELAY           0.304                 17.328  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R14C9C       C1_TO_F1_DELAY      0.476                 17.804  4       
keypad/pressed                                               NET DELAY           0.304                 18.108  4       
i40_2_lut_3_lut/B->i40_2_lut_3_lut/Z      SLICE_R14C9D       C0_TO_F0_DELAY      0.449                 18.557  16      
n301                                                         NET DELAY           4.507                 23.064  16      
{countstart_res1__i28/SP   countstart_res1__i27/SP}
                                                             ENDPOINT            0.000                 23.064  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{countstart_res1__i28/CK   countstart_res1__i27/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(23.063)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.070  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i18/Q  (SLICE_R17C13B)
Path End         : {countstart_res1__i30/SP   countstart_res1__i29/SP}  (SLICE_R17C16C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.070 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i18/CK->clocker/counter_57__i18/Q
                                          SLICE_R17C13B      CLK_TO_Q1_DELAY     1.388                  6.887  18      
keypad/sel_c_18                                              NET DELAY           3.727                 10.614  18      
keypad/i367_2_lut/B->keypad/i367_2_lut/Z  SLICE_R14C8A       C1_TO_F1_DELAY      0.449                 11.063  3       
keypad/row_c_3                                               NET DELAY           2.485                 13.548  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R14C8D       B1_TO_F1_DELAY      0.449                 13.997  1       
keypad/n67                                                   NET DELAY           2.551                 16.548  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R14C9C       A0_TO_F0_DELAY      0.476                 17.024  2       
keypad/num[3]                                                NET DELAY           0.304                 17.328  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R14C9C       C1_TO_F1_DELAY      0.476                 17.804  4       
keypad/pressed                                               NET DELAY           0.304                 18.108  4       
i40_2_lut_3_lut/B->i40_2_lut_3_lut/Z      SLICE_R14C9D       C0_TO_F0_DELAY      0.449                 18.557  16      
n301                                                         NET DELAY           4.507                 23.064  16      
{countstart_res1__i30/SP   countstart_res1__i29/SP}
                                                             ENDPOINT            0.000                 23.064  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{countstart_res1__i30/CK   countstart_res1__i29/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(23.063)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.070  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i18/Q  (SLICE_R17C13B)
Path End         : {countstart_res1__i32/SP   countstart_res1__i31/SP}  (SLICE_R17C16D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.070 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i18/CK->clocker/counter_57__i18/Q
                                          SLICE_R17C13B      CLK_TO_Q1_DELAY     1.388                  6.887  18      
keypad/sel_c_18                                              NET DELAY           3.727                 10.614  18      
keypad/i367_2_lut/B->keypad/i367_2_lut/Z  SLICE_R14C8A       C1_TO_F1_DELAY      0.449                 11.063  3       
keypad/row_c_3                                               NET DELAY           2.485                 13.548  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R14C8D       B1_TO_F1_DELAY      0.449                 13.997  1       
keypad/n67                                                   NET DELAY           2.551                 16.548  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R14C9C       A0_TO_F0_DELAY      0.476                 17.024  2       
keypad/num[3]                                                NET DELAY           0.304                 17.328  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R14C9C       C1_TO_F1_DELAY      0.476                 17.804  4       
keypad/pressed                                               NET DELAY           0.304                 18.108  4       
i40_2_lut_3_lut/B->i40_2_lut_3_lut/Z      SLICE_R14C9D       C0_TO_F0_DELAY      0.449                 18.557  16      
n301                                                         NET DELAY           4.507                 23.064  16      
{countstart_res1__i32/SP   countstart_res1__i31/SP}
                                                             ENDPOINT            0.000                 23.064  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{countstart_res1__i32/CK   countstart_res1__i31/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(23.063)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.070  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i18/Q  (SLICE_R17C13B)
Path End         : {countstart_res1__i1/SP   countstart_res1__i2/SP}  (SLICE_R14C13B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 6
Delay Ratio      : 79.0% (route), 21.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 20.833 ns 
Path Slack       : 3.070 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  45      
colsyncer/int_osc                                            NET DELAY           5.499                  5.499  45      
{clocker/counter_57__i17/CK   clocker/counter_57__i18/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
clocker/counter_57__i18/CK->clocker/counter_57__i18/Q
                                          SLICE_R17C13B      CLK_TO_Q1_DELAY     1.388                  6.887  18      
keypad/sel_c_18                                              NET DELAY           3.727                 10.614  18      
keypad/i367_2_lut/B->keypad/i367_2_lut/Z  SLICE_R14C8A       C1_TO_F1_DELAY      0.449                 11.063  3       
keypad/row_c_3                                               NET DELAY           2.485                 13.548  3       
keypad/i101_4_lut/C->keypad/i101_4_lut/Z  SLICE_R14C8D       B1_TO_F1_DELAY      0.449                 13.997  1       
keypad/n67                                                   NET DELAY           2.551                 16.548  1       
keypad/num_3__I_0_4_lut/D->keypad/num_3__I_0_4_lut/Z
                                          SLICE_R14C9C       A0_TO_F0_DELAY      0.476                 17.024  2       
keypad/num[3]                                                NET DELAY           0.304                 17.328  2       
keypad/i3_4_lut/B->keypad/i3_4_lut/Z      SLICE_R14C9C       C1_TO_F1_DELAY      0.476                 17.804  4       
keypad/pressed                                               NET DELAY           0.304                 18.108  4       
i40_2_lut_3_lut/B->i40_2_lut_3_lut/Z      SLICE_R14C9D       C0_TO_F0_DELAY      0.449                 18.557  16      
n301                                                         NET DELAY           4.507                 23.064  16      
{countstart_res1__i1/SP   countstart_res1__i2/SP}
                                                             ENDPOINT            0.000                 23.064  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 20.833  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 20.833  45      
colsyncer/int_osc                                            NET DELAY           5.499                 26.332  45      
{countstart_res1__i1/CK   countstart_res1__i2/CK}
                                                             CLOCK PIN           0.000                 26.332  1       
                                                             Uncertainty      -(0.000)                 26.332  
                                                             Setup time       -(0.198)                 26.134  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          26.134  
Arrival Time                                                                                        -(23.063)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                    3.070  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
accepting_c/D                            |    1.743 ns 
iActive__i3/D                            |    1.743 ns 
countstart_res1__i16/D                   |    1.743 ns 
countstart_res1__i24/D                   |    1.743 ns 
countstart_res1__i32/D                   |    1.743 ns 
iActive__i0/D                            |    1.743 ns 
i1__i3/D                                 |    1.743 ns 
i1__i2/D                                 |    1.743 ns 
i1__i0/D                                 |    1.743 ns 
i1__i1/D                                 |    1.743 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : accepting_c/Q  (SLICE_R13C14D)
Path End         : accepting_c/D  (SLICE_R13C14D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
accepting_c/CK                                               CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
accepting_c/CK->accepting_c/Q             SLICE_R13C14D      CLK_TO_Q1_DELAY  0.779                  3.863  4       
accepting                                                    NET DELAY        0.712                  4.575  4       
i1061_2_lut/A->i1061_2_lut/Z              SLICE_R13C14D      D1_TO_F1_DELAY   0.252                  4.827  1       
n108                                                         NET DELAY        0.000                  4.827  1       
accepting_c/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
accepting_c/CK                                               CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i3/Q  (SLICE_R15C9C)
Path End         : iActive__i3/D  (SLICE_R16C8B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i3/CK->i1__i3/Q                       SLICE_R15C9C       CLK_TO_Q0_DELAY  0.779                  3.863  1       
i1[3]                                                        NET DELAY        0.712                  4.575  1       
mux_7_i4_3_lut/A->mux_7_i4_3_lut/Z        SLICE_R16C8B       D0_TO_F0_DELAY   0.252                  4.827  1       
n91[3]                                                       NET DELAY        0.000                  4.827  1       
iActive__i3/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{iActive__i3/CK   iActive__i2/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i15/Q  (SLICE_R17C13A)
Path End         : countstart_res1__i16/D  (SLICE_R16C14C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_57__i15/CK   clocker/counter_57__i16/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_57__i15/CK->clocker/counter_57__i15/Q
                                          SLICE_R17C13A      CLK_TO_Q0_DELAY  0.779                  3.863  3       
clocker/counter[15]                                          NET DELAY        0.712                  4.575  3       
SLICE_59/D0->SLICE_59/F0                  SLICE_R16C14C      D0_TO_F0_DELAY   0.252                  4.827  1       
counter[15].sig_021.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_res1__i16/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i16/CK   countstart_res1__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i23/Q  (SLICE_R17C14A)
Path End         : countstart_res1__i24/D  (SLICE_R16C15B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{clocker/counter_57__i23/CK   clocker/counter_57__i24/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_57__i23/CK->clocker/counter_57__i23/Q
                                          SLICE_R17C14A      CLK_TO_Q0_DELAY  0.779                  3.863  3       
clocker/counter[23]                                          NET DELAY        0.712                  4.575  3       
SLICE_51/D0->SLICE_51/F0                  SLICE_R16C15B      D0_TO_F0_DELAY   0.252                  4.827  1       
counter[23].sig_013.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_res1__i24/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i24/CK   countstart_res1__i23/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : clocker/counter_57__i31/Q  (SLICE_R17C15A)
Path End         : countstart_res1__i32/D  (SLICE_R17C16D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
clocker/counter_57__i31/CK                                   CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker/counter_57__i31/CK->clocker/counter_57__i31/Q
                                          SLICE_R17C15A      CLK_TO_Q0_DELAY  0.779                  3.863  3       
clocker/counter[31]                                          NET DELAY        0.712                  4.575  3       
SLICE_43/D0->SLICE_43/F0                  SLICE_R17C16D      D0_TO_F0_DELAY   0.252                  4.827  1       
counter[31].sig_005.FeedThruLUT                              NET DELAY        0.000                  4.827  1       
countstart_res1__i32/D                                       ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{countstart_res1__i32/CK   countstart_res1__i31/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i1__i0/Q  (SLICE_R15C8A)
Path End         : iActive__i0/D  (SLICE_R16C8C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i1__i0/CK->i1__i0/Q                       SLICE_R15C8A       CLK_TO_Q0_DELAY  0.779                  3.863  1       
i1[0]                                                        NET DELAY        0.712                  4.575  1       
mux_7_i1_3_lut/A->mux_7_i1_3_lut/Z        SLICE_R16C8C       D0_TO_F0_DELAY   0.252                  4.827  1       
n91[0]                                                       NET DELAY        0.000                  4.827  1       
iActive__i0/D                                                ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{iActive__i0/CK   iActive__i1/CK}                            CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i3/Q  (SLICE_R15C9D)
Path End         : i1__i3/D  (SLICE_R15C9C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i3/CK->i0__i3/Q                       SLICE_R15C9D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[3]                                                        NET DELAY        0.712                  4.575  2       
SLICE_37/D0->SLICE_37/F0                  SLICE_R15C9C       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[3].sig_001.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i3/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i2/Q  (SLICE_R15C9D)
Path End         : i1__i2/D  (SLICE_R15C9C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i3/CK   i0__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i2/CK->i0__i2/Q                       SLICE_R15C9D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[2]                                                        NET DELAY        0.712                  4.575  2       
SLICE_37/D1->SLICE_37/F1                  SLICE_R15C9C       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[2].sig_003.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i2/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i3/CK   i1__i2/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i0/Q  (SLICE_R15C8D)
Path End         : i1__i0/D  (SLICE_R15C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i1/CK   i0__i0/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i0/CK->i0__i0/Q                       SLICE_R15C8D       CLK_TO_Q1_DELAY  0.779                  3.863  2       
i0[0]                                                        NET DELAY        0.712                  4.575  2       
SLICE_34/D0->SLICE_34/F0                  SLICE_R15C8A       D0_TO_F0_DELAY   0.252                  4.827  1       
i0[0].sig_000.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i0/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : i0__i1/Q  (SLICE_R15C8D)
Path End         : i1__i1/D  (SLICE_R15C8A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.743 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i0__i1/CK   i0__i0/CK}                                      CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
i0__i1/CK->i0__i1/Q                       SLICE_R15C8D       CLK_TO_Q0_DELAY  0.779                  3.863  2       
i0[1]                                                        NET DELAY        0.712                  4.575  2       
SLICE_34/D1->SLICE_34/F1                  SLICE_R15C8A       D1_TO_F1_DELAY   0.252                  4.827  1       
i0[1].sig_004.FeedThruLUT                                    NET DELAY        0.000                  4.827  1       
i1__i1/D                                                     ENDPOINT         0.000                  4.827  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
clocker.hf_osc.osc_inst/CLKHF             HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  46      
colsyncer/int_osc                                            NET DELAY        3.084                  3.084  46      
{i1__i0/CK   i1__i1/CK}                                      CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.827  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.743  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



