// Seed: 4057357146
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    output supply1 id_2,
    output supply1 id_3,
    output wire id_4,
    output wor id_5,
    output logic id_6,
    input supply1 id_7
);
  wire id_9;
  always deassign id_0;
  module_0(
      id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9
  );
  always_ff @(id_7 or 1'b0 or id_1) begin
    if (1'b0) begin
      id_6 <= 1;
    end
  end
  wire id_10;
  xnor (id_5, id_7, id_1, id_9);
endmodule
