# compile vhdl design source files
vhdl xil_defaultlib  "../../../nor_or.srcs/sources_1/new/NOR_OR.vhd"
vhdl xil_defaultlib  "../../../nor_or.srcs/sim_1/new/nor_or_gate_flow.vhd"

# Do not sort compile order
nosort
