
GPIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000009e4  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000b90  08000b98  00001b98  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000b90  08000b90  00001b98  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000b90  08000b90  00001b98  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000b90  08000b98  00001b98  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000b90  08000b90  00001b90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000b94  08000b94  00001b94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001b98  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00001b98  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00001b98  2**0
                  CONTENTS, READONLY
 13 .debug_info   00000a87  00000000  00000000  00001bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000002db  00000000  00000000  0000264f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000c8  00000000  00000000  00002930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000008d  00000000  00000000  000029f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002197  00000000  00000000  00002a85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000117d  00000000  00000000  00004c1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00008a64  00000000  00000000  00005d99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0000e7fd  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000288  00000000  00000000  0000e840  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  0000eac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000000 	.word	0x20000000
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08000b78 	.word	0x08000b78

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000004 	.word	0x20000004
 80001e8:	08000b78 	.word	0x08000b78

080001ec <delay>:

#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

void delay(){
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0

	for(uint32_t i = 0; i < 500000/2 ; i++);
 80001f2:	2300      	movs	r3, #0
 80001f4:	607b      	str	r3, [r7, #4]
 80001f6:	e002      	b.n	80001fe <delay+0x12>
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	3301      	adds	r3, #1
 80001fc:	607b      	str	r3, [r7, #4]
 80001fe:	687b      	ldr	r3, [r7, #4]
 8000200:	4a04      	ldr	r2, [pc, #16]	@ (8000214 <delay+0x28>)
 8000202:	4293      	cmp	r3, r2
 8000204:	d9f8      	bls.n	80001f8 <delay+0xc>
}
 8000206:	bf00      	nop
 8000208:	bf00      	nop
 800020a:	370c      	adds	r7, #12
 800020c:	46bd      	mov	sp, r7
 800020e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000212:	4770      	bx	lr
 8000214:	0003d08f 	.word	0x0003d08f

08000218 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void){
 8000218:	b580      	push	{r7, lr}
 800021a:	af00      	add	r7, sp, #0
	delay();
 800021c:	f7ff ffe6 	bl	80001ec <delay>
	GPIO_IRQHandling(GPIO_PIN_NO_9);
 8000220:	2009      	movs	r0, #9
 8000222:	f000 fc5d 	bl	8000ae0 <GPIO_IRQHandling>
	GPIO_ToggleOutputPin(GPIOB, GPIO_PIN_NO_14);
 8000226:	210e      	movs	r1, #14
 8000228:	4802      	ldr	r0, [pc, #8]	@ (8000234 <EXTI9_5_IRQHandler+0x1c>)
 800022a:	f000 fb8c 	bl	8000946 <GPIO_ToggleOutputPin>
}
 800022e:	bf00      	nop
 8000230:	bd80      	pop	{r7, pc}
 8000232:	bf00      	nop
 8000234:	40020400 	.word	0x40020400

08000238 <main>:

int main(void)
{
 8000238:	b580      	push	{r7, lr}
 800023a:	b086      	sub	sp, #24
 800023c:	af00      	add	r7, sp, #0
	GPIO_Handle_t GpioLed, GpioBtn;
	memset(&GpioLed, 0, sizeof(GPIO_Handle_t));
 800023e:	f107 030c 	add.w	r3, r7, #12
 8000242:	220c      	movs	r2, #12
 8000244:	2100      	movs	r1, #0
 8000246:	4618      	mov	r0, r3
 8000248:	f000 fc6a 	bl	8000b20 <memset>
	memset(&GpioBtn, 0, sizeof(GPIO_Handle_t));
 800024c:	463b      	mov	r3, r7
 800024e:	220c      	movs	r2, #12
 8000250:	2100      	movs	r1, #0
 8000252:	4618      	mov	r0, r3
 8000254:	f000 fc64 	bl	8000b20 <memset>

	// LED CONFIGURATION
	GpioLed.pGPIOx = GPIOB;
 8000258:	4b1a      	ldr	r3, [pc, #104]	@ (80002c4 <main+0x8c>)
 800025a:	60fb      	str	r3, [r7, #12]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 800025c:	2301      	movs	r3, #1
 800025e:	747b      	strb	r3, [r7, #17]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_14;
 8000260:	230e      	movs	r3, #14
 8000262:	743b      	strb	r3, [r7, #16]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OP_SPEED_FAST;
 8000264:	2302      	movs	r3, #2
 8000266:	74bb      	strb	r3, [r7, #18]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000268:	2300      	movs	r3, #0
 800026a:	753b      	strb	r3, [r7, #20]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PU;
 800026c:	2301      	movs	r3, #1
 800026e:	74fb      	strb	r3, [r7, #19]

	GPIO_PeriClockControl(GPIOB, ENABLE);
 8000270:	2101      	movs	r1, #1
 8000272:	4814      	ldr	r0, [pc, #80]	@ (80002c4 <main+0x8c>)
 8000274:	f000 f854 	bl	8000320 <GPIO_PeriClockControl>
	GPIO_Init(&GpioLed);
 8000278:	f107 030c 	add.w	r3, r7, #12
 800027c:	4618      	mov	r0, r3
 800027e:	f000 f967 	bl	8000550 <GPIO_Init>

	// BUTTON CONFIGURATIONS
	GpioBtn.pGPIOx = GPIOC;
 8000282:	4b11      	ldr	r3, [pc, #68]	@ (80002c8 <main+0x90>)
 8000284:	603b      	str	r3, [r7, #0]
	GpioBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 8000286:	2304      	movs	r3, #4
 8000288:	717b      	strb	r3, [r7, #5]
	GpioBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_9;
 800028a:	2309      	movs	r3, #9
 800028c:	713b      	strb	r3, [r7, #4]
	GpioBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OP_SPEED_FAST;
 800028e:	2302      	movs	r3, #2
 8000290:	71bb      	strb	r3, [r7, #6]
	GpioBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 8000292:	2300      	movs	r3, #0
 8000294:	71fb      	strb	r3, [r7, #7]

	GPIO_PeriClockControl(GPIOC, ENABLE);
 8000296:	2101      	movs	r1, #1
 8000298:	480b      	ldr	r0, [pc, #44]	@ (80002c8 <main+0x90>)
 800029a:	f000 f841 	bl	8000320 <GPIO_PeriClockControl>
	GPIO_Init(&GpioBtn);
 800029e:	463b      	mov	r3, r7
 80002a0:	4618      	mov	r0, r3
 80002a2:	f000 f955 	bl	8000550 <GPIO_Init>

	GPIO_WritePin(GPIOB , GPIO_PIN_NO_14, GPIO_PIN_RESET);
 80002a6:	2200      	movs	r2, #0
 80002a8:	210e      	movs	r1, #14
 80002aa:	4806      	ldr	r0, [pc, #24]	@ (80002c4 <main+0x8c>)
 80002ac:	f000 fb26 	bl	80008fc <GPIO_WritePin>
	// IRQ CONFIGURATION
	GPIO_IRQPriorityConfig( IRQ_NO_EXTI9_5 , NVIC_IRQ_PRI1);
 80002b0:	2101      	movs	r1, #1
 80002b2:	2017      	movs	r0, #23
 80002b4:	f000 fbd4 	bl	8000a60 <GPIO_IRQPriorityConfig>
	GPIO_IRQInterruptConfig( IRQ_NO_EXTI9_5 ,ENABLE);
 80002b8:	2101      	movs	r1, #1
 80002ba:	2017      	movs	r0, #23
 80002bc:	f000 fb58 	bl	8000970 <GPIO_IRQInterruptConfig>

    /* Loop forever */
	while(1){
 80002c0:	bf00      	nop
 80002c2:	e7fd      	b.n	80002c0 <main+0x88>
 80002c4:	40020400 	.word	0x40020400
 80002c8:	40020800 	.word	0x40020800

080002cc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002cc:	480d      	ldr	r0, [pc, #52]	@ (8000304 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002ce:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002d0:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002d4:	480c      	ldr	r0, [pc, #48]	@ (8000308 <LoopForever+0x6>)
  ldr r1, =_edata
 80002d6:	490d      	ldr	r1, [pc, #52]	@ (800030c <LoopForever+0xa>)
  ldr r2, =_sidata
 80002d8:	4a0d      	ldr	r2, [pc, #52]	@ (8000310 <LoopForever+0xe>)
  movs r3, #0
 80002da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002dc:	e002      	b.n	80002e4 <LoopCopyDataInit>

080002de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002e2:	3304      	adds	r3, #4

080002e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80002e8:	d3f9      	bcc.n	80002de <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80002ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000314 <LoopForever+0x12>)
  ldr r4, =_ebss
 80002ec:	4c0a      	ldr	r4, [pc, #40]	@ (8000318 <LoopForever+0x16>)
  movs r3, #0
 80002ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80002f0:	e001      	b.n	80002f6 <LoopFillZerobss>

080002f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80002f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80002f4:	3204      	adds	r2, #4

080002f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80002f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002f8:	d3fb      	bcc.n	80002f2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002fa:	f000 fc19 	bl	8000b30 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002fe:	f7ff ff9b 	bl	8000238 <main>

08000302 <LoopForever>:

LoopForever:
  b LoopForever
 8000302:	e7fe      	b.n	8000302 <LoopForever>
  ldr   r0, =_estack
 8000304:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8000308:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800030c:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000310:	08000b98 	.word	0x08000b98
  ldr r2, =_sbss
 8000314:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000318:	2000001c 	.word	0x2000001c

0800031c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800031c:	e7fe      	b.n	800031c <ADC_IRQHandler>
	...

08000320 <GPIO_PeriClockControl>:


/*
 *  Peripheral Clock Setup
 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t ENOrDi){
 8000320:	b480      	push	{r7}
 8000322:	b083      	sub	sp, #12
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
 8000328:	460b      	mov	r3, r1
 800032a:	70fb      	strb	r3, [r7, #3]

	if(ENOrDi == ENABLE){
 800032c:	78fb      	ldrb	r3, [r7, #3]
 800032e:	2b01      	cmp	r3, #1
 8000330:	d178      	bne.n	8000424 <GPIO_PeriClockControl+0x104>
		if(pGPIOx == GPIOA){
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	4a7a      	ldr	r2, [pc, #488]	@ (8000520 <GPIO_PeriClockControl+0x200>)
 8000336:	4293      	cmp	r3, r2
 8000338:	d106      	bne.n	8000348 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 800033a:	4b7a      	ldr	r3, [pc, #488]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 800033c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800033e:	4a79      	ldr	r2, [pc, #484]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 8000340:	f043 0301 	orr.w	r3, r3, #1
 8000344:	6313      	str	r3, [r2, #48]	@ 0x30
		}else if(pGPIOx == GPIOK){
			GPIOK_PCLK_DI();
		}
	}

}
 8000346:	e0e5      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOB){
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	4a77      	ldr	r2, [pc, #476]	@ (8000528 <GPIO_PeriClockControl+0x208>)
 800034c:	4293      	cmp	r3, r2
 800034e:	d106      	bne.n	800035e <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000350:	4b74      	ldr	r3, [pc, #464]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 8000352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000354:	4a73      	ldr	r2, [pc, #460]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 8000356:	f043 0302 	orr.w	r3, r3, #2
 800035a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800035c:	e0da      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOC){
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	4a72      	ldr	r2, [pc, #456]	@ (800052c <GPIO_PeriClockControl+0x20c>)
 8000362:	4293      	cmp	r3, r2
 8000364:	d106      	bne.n	8000374 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000366:	4b6f      	ldr	r3, [pc, #444]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 8000368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800036a:	4a6e      	ldr	r2, [pc, #440]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 800036c:	f043 0304 	orr.w	r3, r3, #4
 8000370:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000372:	e0cf      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOD){
 8000374:	687b      	ldr	r3, [r7, #4]
 8000376:	4a6e      	ldr	r2, [pc, #440]	@ (8000530 <GPIO_PeriClockControl+0x210>)
 8000378:	4293      	cmp	r3, r2
 800037a:	d106      	bne.n	800038a <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 800037c:	4b69      	ldr	r3, [pc, #420]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 800037e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000380:	4a68      	ldr	r2, [pc, #416]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 8000382:	f043 0308 	orr.w	r3, r3, #8
 8000386:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000388:	e0c4      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOE){
 800038a:	687b      	ldr	r3, [r7, #4]
 800038c:	4a69      	ldr	r2, [pc, #420]	@ (8000534 <GPIO_PeriClockControl+0x214>)
 800038e:	4293      	cmp	r3, r2
 8000390:	d106      	bne.n	80003a0 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000392:	4b64      	ldr	r3, [pc, #400]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 8000394:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000396:	4a63      	ldr	r2, [pc, #396]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 8000398:	f043 0310 	orr.w	r3, r3, #16
 800039c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800039e:	e0b9      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOF){
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	4a65      	ldr	r2, [pc, #404]	@ (8000538 <GPIO_PeriClockControl+0x218>)
 80003a4:	4293      	cmp	r3, r2
 80003a6:	d106      	bne.n	80003b6 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 80003a8:	4b5e      	ldr	r3, [pc, #376]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 80003aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003ac:	4a5d      	ldr	r2, [pc, #372]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 80003ae:	f043 0320 	orr.w	r3, r3, #32
 80003b2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003b4:	e0ae      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOG){
 80003b6:	687b      	ldr	r3, [r7, #4]
 80003b8:	4a60      	ldr	r2, [pc, #384]	@ (800053c <GPIO_PeriClockControl+0x21c>)
 80003ba:	4293      	cmp	r3, r2
 80003bc:	d106      	bne.n	80003cc <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80003be:	4b59      	ldr	r3, [pc, #356]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 80003c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003c2:	4a58      	ldr	r2, [pc, #352]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 80003c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80003c8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003ca:	e0a3      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOH){
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	4a5c      	ldr	r2, [pc, #368]	@ (8000540 <GPIO_PeriClockControl+0x220>)
 80003d0:	4293      	cmp	r3, r2
 80003d2:	d106      	bne.n	80003e2 <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 80003d4:	4b53      	ldr	r3, [pc, #332]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 80003d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003d8:	4a52      	ldr	r2, [pc, #328]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 80003da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80003de:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003e0:	e098      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOI){
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	4a57      	ldr	r2, [pc, #348]	@ (8000544 <GPIO_PeriClockControl+0x224>)
 80003e6:	4293      	cmp	r3, r2
 80003e8:	d106      	bne.n	80003f8 <GPIO_PeriClockControl+0xd8>
			GPIOI_PCLK_EN();
 80003ea:	4b4e      	ldr	r3, [pc, #312]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 80003ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003ee:	4a4d      	ldr	r2, [pc, #308]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 80003f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80003f4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003f6:	e08d      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOJ){
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	4a53      	ldr	r2, [pc, #332]	@ (8000548 <GPIO_PeriClockControl+0x228>)
 80003fc:	4293      	cmp	r3, r2
 80003fe:	d106      	bne.n	800040e <GPIO_PeriClockControl+0xee>
			GPIOJ_PCLK_EN();
 8000400:	4b48      	ldr	r3, [pc, #288]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 8000402:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000404:	4a47      	ldr	r2, [pc, #284]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 8000406:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800040a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800040c:	e082      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOK){
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	4a4e      	ldr	r2, [pc, #312]	@ (800054c <GPIO_PeriClockControl+0x22c>)
 8000412:	4293      	cmp	r3, r2
 8000414:	d17e      	bne.n	8000514 <GPIO_PeriClockControl+0x1f4>
			GPIOK_PCLK_EN();
 8000416:	4b43      	ldr	r3, [pc, #268]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 8000418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800041a:	4a42      	ldr	r2, [pc, #264]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 800041c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000420:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000422:	e077      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		if(pGPIOx == GPIOA){
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	4a3e      	ldr	r2, [pc, #248]	@ (8000520 <GPIO_PeriClockControl+0x200>)
 8000428:	4293      	cmp	r3, r2
 800042a:	d106      	bne.n	800043a <GPIO_PeriClockControl+0x11a>
			GPIOA_PCLK_DI();
 800042c:	4b3d      	ldr	r3, [pc, #244]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 800042e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000430:	4a3c      	ldr	r2, [pc, #240]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 8000432:	f023 0301 	bic.w	r3, r3, #1
 8000436:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000438:	e06c      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOB){
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	4a3a      	ldr	r2, [pc, #232]	@ (8000528 <GPIO_PeriClockControl+0x208>)
 800043e:	4293      	cmp	r3, r2
 8000440:	d106      	bne.n	8000450 <GPIO_PeriClockControl+0x130>
			GPIOB_PCLK_DI();
 8000442:	4b38      	ldr	r3, [pc, #224]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 8000444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000446:	4a37      	ldr	r2, [pc, #220]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 8000448:	f023 0302 	bic.w	r3, r3, #2
 800044c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800044e:	e061      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOC){
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	4a36      	ldr	r2, [pc, #216]	@ (800052c <GPIO_PeriClockControl+0x20c>)
 8000454:	4293      	cmp	r3, r2
 8000456:	d106      	bne.n	8000466 <GPIO_PeriClockControl+0x146>
			GPIOC_PCLK_DI();
 8000458:	4b32      	ldr	r3, [pc, #200]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 800045a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800045c:	4a31      	ldr	r2, [pc, #196]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 800045e:	f023 0304 	bic.w	r3, r3, #4
 8000462:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000464:	e056      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOD){
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	4a31      	ldr	r2, [pc, #196]	@ (8000530 <GPIO_PeriClockControl+0x210>)
 800046a:	4293      	cmp	r3, r2
 800046c:	d106      	bne.n	800047c <GPIO_PeriClockControl+0x15c>
			GPIOD_PCLK_DI();
 800046e:	4b2d      	ldr	r3, [pc, #180]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 8000470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000472:	4a2c      	ldr	r2, [pc, #176]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 8000474:	f023 0308 	bic.w	r3, r3, #8
 8000478:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800047a:	e04b      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOE){
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	4a2d      	ldr	r2, [pc, #180]	@ (8000534 <GPIO_PeriClockControl+0x214>)
 8000480:	4293      	cmp	r3, r2
 8000482:	d106      	bne.n	8000492 <GPIO_PeriClockControl+0x172>
			GPIOE_PCLK_DI();
 8000484:	4b27      	ldr	r3, [pc, #156]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 8000486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000488:	4a26      	ldr	r2, [pc, #152]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 800048a:	f023 0310 	bic.w	r3, r3, #16
 800048e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000490:	e040      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOF){
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	4a28      	ldr	r2, [pc, #160]	@ (8000538 <GPIO_PeriClockControl+0x218>)
 8000496:	4293      	cmp	r3, r2
 8000498:	d106      	bne.n	80004a8 <GPIO_PeriClockControl+0x188>
			GPIOF_PCLK_DI();
 800049a:	4b22      	ldr	r3, [pc, #136]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 800049c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800049e:	4a21      	ldr	r2, [pc, #132]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 80004a0:	f023 0320 	bic.w	r3, r3, #32
 80004a4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004a6:	e035      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOG){
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	4a24      	ldr	r2, [pc, #144]	@ (800053c <GPIO_PeriClockControl+0x21c>)
 80004ac:	4293      	cmp	r3, r2
 80004ae:	d106      	bne.n	80004be <GPIO_PeriClockControl+0x19e>
			GPIOG_PCLK_DI();
 80004b0:	4b1c      	ldr	r3, [pc, #112]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 80004b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004b4:	4a1b      	ldr	r2, [pc, #108]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 80004b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80004ba:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004bc:	e02a      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOH){
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	4a1f      	ldr	r2, [pc, #124]	@ (8000540 <GPIO_PeriClockControl+0x220>)
 80004c2:	4293      	cmp	r3, r2
 80004c4:	d106      	bne.n	80004d4 <GPIO_PeriClockControl+0x1b4>
			GPIOH_PCLK_DI();
 80004c6:	4b17      	ldr	r3, [pc, #92]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 80004c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004ca:	4a16      	ldr	r2, [pc, #88]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 80004cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80004d0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004d2:	e01f      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOI){
 80004d4:	687b      	ldr	r3, [r7, #4]
 80004d6:	4a1b      	ldr	r2, [pc, #108]	@ (8000544 <GPIO_PeriClockControl+0x224>)
 80004d8:	4293      	cmp	r3, r2
 80004da:	d106      	bne.n	80004ea <GPIO_PeriClockControl+0x1ca>
			GPIOI_PCLK_DI();
 80004dc:	4b11      	ldr	r3, [pc, #68]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 80004de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004e0:	4a10      	ldr	r2, [pc, #64]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 80004e2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80004e6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004e8:	e014      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOJ){
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	4a16      	ldr	r2, [pc, #88]	@ (8000548 <GPIO_PeriClockControl+0x228>)
 80004ee:	4293      	cmp	r3, r2
 80004f0:	d106      	bne.n	8000500 <GPIO_PeriClockControl+0x1e0>
			GPIOJ_PCLK_DI();
 80004f2:	4b0c      	ldr	r3, [pc, #48]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 80004f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004f6:	4a0b      	ldr	r2, [pc, #44]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 80004f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80004fc:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004fe:	e009      	b.n	8000514 <GPIO_PeriClockControl+0x1f4>
		}else if(pGPIOx == GPIOK){
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	4a12      	ldr	r2, [pc, #72]	@ (800054c <GPIO_PeriClockControl+0x22c>)
 8000504:	4293      	cmp	r3, r2
 8000506:	d105      	bne.n	8000514 <GPIO_PeriClockControl+0x1f4>
			GPIOK_PCLK_DI();
 8000508:	4b06      	ldr	r3, [pc, #24]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 800050a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800050c:	4a05      	ldr	r2, [pc, #20]	@ (8000524 <GPIO_PeriClockControl+0x204>)
 800050e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000512:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000514:	bf00      	nop
 8000516:	370c      	adds	r7, #12
 8000518:	46bd      	mov	sp, r7
 800051a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051e:	4770      	bx	lr
 8000520:	40020000 	.word	0x40020000
 8000524:	40023800 	.word	0x40023800
 8000528:	40020400 	.word	0x40020400
 800052c:	40020800 	.word	0x40020800
 8000530:	40020c00 	.word	0x40020c00
 8000534:	40021000 	.word	0x40021000
 8000538:	40021400 	.word	0x40021400
 800053c:	40021800 	.word	0x40021800
 8000540:	40021c00 	.word	0x40021c00
 8000544:	40022000 	.word	0x40022000
 8000548:	40022400 	.word	0x40022400
 800054c:	40022800 	.word	0x40022800

08000550 <GPIO_Init>:

/*
 *  Init and De-init
 */
void GPIO_Init(GPIO_Handle_t *pGPIOHandle){
 8000550:	b480      	push	{r7}
 8000552:	b087      	sub	sp, #28
 8000554:	af00      	add	r7, sp, #0
 8000556:	6078      	str	r0, [r7, #4]
	uint32_t tmp = 0;
 8000558:	2300      	movs	r3, #0
 800055a:	617b      	str	r3, [r7, #20]
	// Configuring mode of the gpio pin
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG){
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	795b      	ldrb	r3, [r3, #5]
 8000560:	2b03      	cmp	r3, #3
 8000562:	d820      	bhi.n	80005a6 <GPIO_Init+0x56>

		tmp = pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2*pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	795b      	ldrb	r3, [r3, #5]
 8000568:	461a      	mov	r2, r3
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	791b      	ldrb	r3, [r3, #4]
 800056e:	005b      	lsls	r3, r3, #1
 8000570:	fa02 f303 	lsl.w	r3, r2, r3
 8000574:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber ));
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	681a      	ldr	r2, [r3, #0]
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	791b      	ldrb	r3, [r3, #4]
 8000580:	005b      	lsls	r3, r3, #1
 8000582:	2103      	movs	r1, #3
 8000584:	fa01 f303 	lsl.w	r3, r1, r3
 8000588:	43db      	mvns	r3, r3
 800058a:	4619      	mov	r1, r3
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	400a      	ands	r2, r1
 8000592:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= tmp;
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	6819      	ldr	r1, [r3, #0]
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	697a      	ldr	r2, [r7, #20]
 80005a0:	430a      	orrs	r2, r1
 80005a2:	601a      	str	r2, [r3, #0]
 80005a4:	e111      	b.n	80007ca <GPIO_Init+0x27a>

	}else{

		// configuring pin as input for input
		pGPIOHandle->pGPIOx->MODER &= ~(0x3 << (2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber));
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	681a      	ldr	r2, [r3, #0]
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	791b      	ldrb	r3, [r3, #4]
 80005b0:	005b      	lsls	r3, r3, #1
 80005b2:	2103      	movs	r1, #3
 80005b4:	fa01 f303 	lsl.w	r3, r1, r3
 80005b8:	43db      	mvns	r3, r3
 80005ba:	4619      	mov	r1, r3
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	400a      	ands	r2, r1
 80005c2:	601a      	str	r2, [r3, #0]

		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT){
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	795b      	ldrb	r3, [r3, #5]
 80005c8:	2b04      	cmp	r3, #4
 80005ca:	d117      	bne.n	80005fc <GPIO_Init+0xac>

			// configure the FISR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005cc:	4b54      	ldr	r3, [pc, #336]	@ (8000720 <GPIO_Init+0x1d0>)
 80005ce:	68db      	ldr	r3, [r3, #12]
 80005d0:	687a      	ldr	r2, [r7, #4]
 80005d2:	7912      	ldrb	r2, [r2, #4]
 80005d4:	4611      	mov	r1, r2
 80005d6:	2201      	movs	r2, #1
 80005d8:	408a      	lsls	r2, r1
 80005da:	4611      	mov	r1, r2
 80005dc:	4a50      	ldr	r2, [pc, #320]	@ (8000720 <GPIO_Init+0x1d0>)
 80005de:	430b      	orrs	r3, r1
 80005e0:	60d3      	str	r3, [r2, #12]
			// clear the corresponding RTSR bit
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005e2:	4b4f      	ldr	r3, [pc, #316]	@ (8000720 <GPIO_Init+0x1d0>)
 80005e4:	689b      	ldr	r3, [r3, #8]
 80005e6:	687a      	ldr	r2, [r7, #4]
 80005e8:	7912      	ldrb	r2, [r2, #4]
 80005ea:	4611      	mov	r1, r2
 80005ec:	2201      	movs	r2, #1
 80005ee:	408a      	lsls	r2, r1
 80005f0:	43d2      	mvns	r2, r2
 80005f2:	4611      	mov	r1, r2
 80005f4:	4a4a      	ldr	r2, [pc, #296]	@ (8000720 <GPIO_Init+0x1d0>)
 80005f6:	400b      	ands	r3, r1
 80005f8:	6093      	str	r3, [r2, #8]
 80005fa:	e035      	b.n	8000668 <GPIO_Init+0x118>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT){
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	795b      	ldrb	r3, [r3, #5]
 8000600:	2b05      	cmp	r3, #5
 8000602:	d117      	bne.n	8000634 <GPIO_Init+0xe4>

			// configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000604:	4b46      	ldr	r3, [pc, #280]	@ (8000720 <GPIO_Init+0x1d0>)
 8000606:	689b      	ldr	r3, [r3, #8]
 8000608:	687a      	ldr	r2, [r7, #4]
 800060a:	7912      	ldrb	r2, [r2, #4]
 800060c:	4611      	mov	r1, r2
 800060e:	2201      	movs	r2, #1
 8000610:	408a      	lsls	r2, r1
 8000612:	4611      	mov	r1, r2
 8000614:	4a42      	ldr	r2, [pc, #264]	@ (8000720 <GPIO_Init+0x1d0>)
 8000616:	430b      	orrs	r3, r1
 8000618:	6093      	str	r3, [r2, #8]
			// clear the corresponding FTSR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800061a:	4b41      	ldr	r3, [pc, #260]	@ (8000720 <GPIO_Init+0x1d0>)
 800061c:	68db      	ldr	r3, [r3, #12]
 800061e:	687a      	ldr	r2, [r7, #4]
 8000620:	7912      	ldrb	r2, [r2, #4]
 8000622:	4611      	mov	r1, r2
 8000624:	2201      	movs	r2, #1
 8000626:	408a      	lsls	r2, r1
 8000628:	43d2      	mvns	r2, r2
 800062a:	4611      	mov	r1, r2
 800062c:	4a3c      	ldr	r2, [pc, #240]	@ (8000720 <GPIO_Init+0x1d0>)
 800062e:	400b      	ands	r3, r1
 8000630:	60d3      	str	r3, [r2, #12]
 8000632:	e019      	b.n	8000668 <GPIO_Init+0x118>

		}else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT){
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	795b      	ldrb	r3, [r3, #5]
 8000638:	2b06      	cmp	r3, #6
 800063a:	d115      	bne.n	8000668 <GPIO_Init+0x118>
			// cofigure both FTSR and RTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800063c:	4b38      	ldr	r3, [pc, #224]	@ (8000720 <GPIO_Init+0x1d0>)
 800063e:	68db      	ldr	r3, [r3, #12]
 8000640:	687a      	ldr	r2, [r7, #4]
 8000642:	7912      	ldrb	r2, [r2, #4]
 8000644:	4611      	mov	r1, r2
 8000646:	2201      	movs	r2, #1
 8000648:	408a      	lsls	r2, r1
 800064a:	4611      	mov	r1, r2
 800064c:	4a34      	ldr	r2, [pc, #208]	@ (8000720 <GPIO_Init+0x1d0>)
 800064e:	430b      	orrs	r3, r1
 8000650:	60d3      	str	r3, [r2, #12]

			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000652:	4b33      	ldr	r3, [pc, #204]	@ (8000720 <GPIO_Init+0x1d0>)
 8000654:	689b      	ldr	r3, [r3, #8]
 8000656:	687a      	ldr	r2, [r7, #4]
 8000658:	7912      	ldrb	r2, [r2, #4]
 800065a:	4611      	mov	r1, r2
 800065c:	2201      	movs	r2, #1
 800065e:	408a      	lsls	r2, r1
 8000660:	4611      	mov	r1, r2
 8000662:	4a2f      	ldr	r2, [pc, #188]	@ (8000720 <GPIO_Init+0x1d0>)
 8000664:	430b      	orrs	r3, r1
 8000666:	6093      	str	r3, [r2, #8]

		}
		// enable syscfg peripheral
		SYSCFG_PCLK_EN();
 8000668:	4b2e      	ldr	r3, [pc, #184]	@ (8000724 <GPIO_Init+0x1d4>)
 800066a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800066c:	4a2d      	ldr	r2, [pc, #180]	@ (8000724 <GPIO_Init+0x1d4>)
 800066e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000672:	6453      	str	r3, [r2, #68]	@ 0x44
		// configure GPIO port selection in SYSCFG_EXTICR
		uint8_t tmp1, tmp2;

		tmp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	791b      	ldrb	r3, [r3, #4]
 8000678:	089b      	lsrs	r3, r3, #2
 800067a:	74fb      	strb	r3, [r7, #19]
		tmp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	791b      	ldrb	r3, [r3, #4]
 8000680:	f003 0303 	and.w	r3, r3, #3
 8000684:	74bb      	strb	r3, [r7, #18]

		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);          // getting the code for port corresponding to address
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	4a27      	ldr	r2, [pc, #156]	@ (8000728 <GPIO_Init+0x1d8>)
 800068c:	4293      	cmp	r3, r2
 800068e:	d061      	beq.n	8000754 <GPIO_Init+0x204>
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	4a25      	ldr	r2, [pc, #148]	@ (800072c <GPIO_Init+0x1dc>)
 8000696:	4293      	cmp	r3, r2
 8000698:	d040      	beq.n	800071c <GPIO_Init+0x1cc>
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	4a24      	ldr	r2, [pc, #144]	@ (8000730 <GPIO_Init+0x1e0>)
 80006a0:	4293      	cmp	r3, r2
 80006a2:	d039      	beq.n	8000718 <GPIO_Init+0x1c8>
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4a22      	ldr	r2, [pc, #136]	@ (8000734 <GPIO_Init+0x1e4>)
 80006aa:	4293      	cmp	r3, r2
 80006ac:	d032      	beq.n	8000714 <GPIO_Init+0x1c4>
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a21      	ldr	r2, [pc, #132]	@ (8000738 <GPIO_Init+0x1e8>)
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d02b      	beq.n	8000710 <GPIO_Init+0x1c0>
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a1f      	ldr	r2, [pc, #124]	@ (800073c <GPIO_Init+0x1ec>)
 80006be:	4293      	cmp	r3, r2
 80006c0:	d024      	beq.n	800070c <GPIO_Init+0x1bc>
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	4a1e      	ldr	r2, [pc, #120]	@ (8000740 <GPIO_Init+0x1f0>)
 80006c8:	4293      	cmp	r3, r2
 80006ca:	d01d      	beq.n	8000708 <GPIO_Init+0x1b8>
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4a1c      	ldr	r2, [pc, #112]	@ (8000744 <GPIO_Init+0x1f4>)
 80006d2:	4293      	cmp	r3, r2
 80006d4:	d016      	beq.n	8000704 <GPIO_Init+0x1b4>
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	4a1b      	ldr	r2, [pc, #108]	@ (8000748 <GPIO_Init+0x1f8>)
 80006dc:	4293      	cmp	r3, r2
 80006de:	d00f      	beq.n	8000700 <GPIO_Init+0x1b0>
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a19      	ldr	r2, [pc, #100]	@ (800074c <GPIO_Init+0x1fc>)
 80006e6:	4293      	cmp	r3, r2
 80006e8:	d008      	beq.n	80006fc <GPIO_Init+0x1ac>
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4a18      	ldr	r2, [pc, #96]	@ (8000750 <GPIO_Init+0x200>)
 80006f0:	4293      	cmp	r3, r2
 80006f2:	d101      	bne.n	80006f8 <GPIO_Init+0x1a8>
 80006f4:	230a      	movs	r3, #10
 80006f6:	e02e      	b.n	8000756 <GPIO_Init+0x206>
 80006f8:	2300      	movs	r3, #0
 80006fa:	e02c      	b.n	8000756 <GPIO_Init+0x206>
 80006fc:	2309      	movs	r3, #9
 80006fe:	e02a      	b.n	8000756 <GPIO_Init+0x206>
 8000700:	2308      	movs	r3, #8
 8000702:	e028      	b.n	8000756 <GPIO_Init+0x206>
 8000704:	2307      	movs	r3, #7
 8000706:	e026      	b.n	8000756 <GPIO_Init+0x206>
 8000708:	2306      	movs	r3, #6
 800070a:	e024      	b.n	8000756 <GPIO_Init+0x206>
 800070c:	2305      	movs	r3, #5
 800070e:	e022      	b.n	8000756 <GPIO_Init+0x206>
 8000710:	2304      	movs	r3, #4
 8000712:	e020      	b.n	8000756 <GPIO_Init+0x206>
 8000714:	2303      	movs	r3, #3
 8000716:	e01e      	b.n	8000756 <GPIO_Init+0x206>
 8000718:	2302      	movs	r3, #2
 800071a:	e01c      	b.n	8000756 <GPIO_Init+0x206>
 800071c:	2301      	movs	r3, #1
 800071e:	e01a      	b.n	8000756 <GPIO_Init+0x206>
 8000720:	40013c00 	.word	0x40013c00
 8000724:	40023800 	.word	0x40023800
 8000728:	40020000 	.word	0x40020000
 800072c:	40020400 	.word	0x40020400
 8000730:	40020800 	.word	0x40020800
 8000734:	40020c00 	.word	0x40020c00
 8000738:	40021000 	.word	0x40021000
 800073c:	40021400 	.word	0x40021400
 8000740:	40021800 	.word	0x40021800
 8000744:	40021c00 	.word	0x40021c00
 8000748:	40022000 	.word	0x40022000
 800074c:	40022400 	.word	0x40022400
 8000750:	40022800 	.word	0x40022800
 8000754:	2300      	movs	r3, #0
 8000756:	747b      	strb	r3, [r7, #17]

		SYSCFG->EXTICR[tmp1] &= ~(0b1111 << (tmp2 * 4));
 8000758:	4a66      	ldr	r2, [pc, #408]	@ (80008f4 <GPIO_Init+0x3a4>)
 800075a:	7cfb      	ldrb	r3, [r7, #19]
 800075c:	3302      	adds	r3, #2
 800075e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000762:	7cbb      	ldrb	r3, [r7, #18]
 8000764:	009b      	lsls	r3, r3, #2
 8000766:	210f      	movs	r1, #15
 8000768:	fa01 f303 	lsl.w	r3, r1, r3
 800076c:	43db      	mvns	r3, r3
 800076e:	4618      	mov	r0, r3
 8000770:	4960      	ldr	r1, [pc, #384]	@ (80008f4 <GPIO_Init+0x3a4>)
 8000772:	7cfb      	ldrb	r3, [r7, #19]
 8000774:	4002      	ands	r2, r0
 8000776:	3302      	adds	r3, #2
 8000778:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		SYSCFG->EXTICR[tmp1] |= ( portcode << (tmp2 * 4));
 800077c:	4a5d      	ldr	r2, [pc, #372]	@ (80008f4 <GPIO_Init+0x3a4>)
 800077e:	7cfb      	ldrb	r3, [r7, #19]
 8000780:	3302      	adds	r3, #2
 8000782:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000786:	7c79      	ldrb	r1, [r7, #17]
 8000788:	7cbb      	ldrb	r3, [r7, #18]
 800078a:	009b      	lsls	r3, r3, #2
 800078c:	fa01 f303 	lsl.w	r3, r1, r3
 8000790:	4618      	mov	r0, r3
 8000792:	4958      	ldr	r1, [pc, #352]	@ (80008f4 <GPIO_Init+0x3a4>)
 8000794:	7cfb      	ldrb	r3, [r7, #19]
 8000796:	4302      	orrs	r2, r0
 8000798:	3302      	adds	r3, #2
 800079a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		// clearing EXTI line before enabling interrupt
		EXTI->PR |= (1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 800079e:	4b56      	ldr	r3, [pc, #344]	@ (80008f8 <GPIO_Init+0x3a8>)
 80007a0:	695b      	ldr	r3, [r3, #20]
 80007a2:	687a      	ldr	r2, [r7, #4]
 80007a4:	7912      	ldrb	r2, [r2, #4]
 80007a6:	4611      	mov	r1, r2
 80007a8:	2201      	movs	r2, #1
 80007aa:	408a      	lsls	r2, r1
 80007ac:	4611      	mov	r1, r2
 80007ae:	4a52      	ldr	r2, [pc, #328]	@ (80008f8 <GPIO_Init+0x3a8>)
 80007b0:	430b      	orrs	r3, r1
 80007b2:	6153      	str	r3, [r2, #20]
		// enable the exti interrupt delivery using IMR (Interrupt mask register)
		EXTI->IMR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007b4:	4b50      	ldr	r3, [pc, #320]	@ (80008f8 <GPIO_Init+0x3a8>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	687a      	ldr	r2, [r7, #4]
 80007ba:	7912      	ldrb	r2, [r2, #4]
 80007bc:	4611      	mov	r1, r2
 80007be:	2201      	movs	r2, #1
 80007c0:	408a      	lsls	r2, r1
 80007c2:	4611      	mov	r1, r2
 80007c4:	4a4c      	ldr	r2, [pc, #304]	@ (80008f8 <GPIO_Init+0x3a8>)
 80007c6:	430b      	orrs	r3, r1
 80007c8:	6013      	str	r3, [r2, #0]
	}

	tmp = 0;
 80007ca:	2300      	movs	r3, #0
 80007cc:	617b      	str	r3, [r7, #20]

	// configuring speed of the pin
	tmp = pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80007ce:	687b      	ldr	r3, [r7, #4]
 80007d0:	799b      	ldrb	r3, [r3, #6]
 80007d2:	461a      	mov	r2, r3
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	791b      	ldrb	r3, [r3, #4]
 80007d8:	005b      	lsls	r3, r3, #1
 80007da:	fa02 f303 	lsl.w	r3, r2, r3
 80007de:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber ));
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	689a      	ldr	r2, [r3, #8]
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	791b      	ldrb	r3, [r3, #4]
 80007ea:	005b      	lsls	r3, r3, #1
 80007ec:	2103      	movs	r1, #3
 80007ee:	fa01 f303 	lsl.w	r3, r1, r3
 80007f2:	43db      	mvns	r3, r3
 80007f4:	4619      	mov	r1, r3
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	400a      	ands	r2, r1
 80007fc:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= tmp;
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	6899      	ldr	r1, [r3, #8]
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	697a      	ldr	r2, [r7, #20]
 800080a:	430a      	orrs	r2, r1
 800080c:	609a      	str	r2, [r3, #8]

	tmp = 0;
 800080e:	2300      	movs	r3, #0
 8000810:	617b      	str	r3, [r7, #20]

	// configuring the pull up pull down settings
	tmp = pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	79db      	ldrb	r3, [r3, #7]
 8000816:	461a      	mov	r2, r3
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	791b      	ldrb	r3, [r3, #4]
 800081c:	005b      	lsls	r3, r3, #1
 800081e:	fa02 f303 	lsl.w	r3, r2, r3
 8000822:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber ));
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	68da      	ldr	r2, [r3, #12]
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	791b      	ldrb	r3, [r3, #4]
 800082e:	005b      	lsls	r3, r3, #1
 8000830:	2103      	movs	r1, #3
 8000832:	fa01 f303 	lsl.w	r3, r1, r3
 8000836:	43db      	mvns	r3, r3
 8000838:	4619      	mov	r1, r3
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	400a      	ands	r2, r1
 8000840:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= tmp;
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	68d9      	ldr	r1, [r3, #12]
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	697a      	ldr	r2, [r7, #20]
 800084e:	430a      	orrs	r2, r1
 8000850:	60da      	str	r2, [r3, #12]

	tmp = 0;
 8000852:	2300      	movs	r3, #0
 8000854:	617b      	str	r3, [r7, #20]

	// configuring output type of the pin
	tmp = pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType << (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000856:	687b      	ldr	r3, [r7, #4]
 8000858:	7a1b      	ldrb	r3, [r3, #8]
 800085a:	461a      	mov	r2, r3
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	791b      	ldrb	r3, [r3, #4]
 8000860:	fa02 f303 	lsl.w	r3, r2, r3
 8000864:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER |= tmp;
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	6859      	ldr	r1, [r3, #4]
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	697a      	ldr	r2, [r7, #20]
 8000872:	430a      	orrs	r2, r1
 8000874:	605a      	str	r2, [r3, #4]

	tmp = 0;
 8000876:	2300      	movs	r3, #0
 8000878:	617b      	str	r3, [r7, #20]

	// configuring the alt function
	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALT){
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	795b      	ldrb	r3, [r3, #5]
 800087e:	2b02      	cmp	r3, #2
 8000880:	d132      	bne.n	80008e8 <GPIO_Init+0x398>
		uint32_t tmp1, tmp2;

		tmp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	791b      	ldrb	r3, [r3, #4]
 8000886:	08db      	lsrs	r3, r3, #3
 8000888:	b2db      	uxtb	r3, r3
 800088a:	60fb      	str	r3, [r7, #12]
		tmp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	791b      	ldrb	r3, [r3, #4]
 8000890:	f003 0307 	and.w	r3, r3, #7
 8000894:	60bb      	str	r3, [r7, #8]

		pGPIOHandle->pGPIOx->AFR[tmp1] &= ~( 0xf << ( 4 * tmp2 ));
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	681b      	ldr	r3, [r3, #0]
 800089a:	68fa      	ldr	r2, [r7, #12]
 800089c:	3208      	adds	r2, #8
 800089e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80008a2:	68bb      	ldr	r3, [r7, #8]
 80008a4:	009b      	lsls	r3, r3, #2
 80008a6:	210f      	movs	r1, #15
 80008a8:	fa01 f303 	lsl.w	r3, r1, r3
 80008ac:	43db      	mvns	r3, r3
 80008ae:	4619      	mov	r1, r3
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	4011      	ands	r1, r2
 80008b6:	68fa      	ldr	r2, [r7, #12]
 80008b8:	3208      	adds	r2, #8
 80008ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[tmp1] |= pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << (4 * tmp2);
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	68fa      	ldr	r2, [r7, #12]
 80008c4:	3208      	adds	r2, #8
 80008c6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	7a5b      	ldrb	r3, [r3, #9]
 80008ce:	4619      	mov	r1, r3
 80008d0:	68bb      	ldr	r3, [r7, #8]
 80008d2:	009b      	lsls	r3, r3, #2
 80008d4:	fa01 f303 	lsl.w	r3, r1, r3
 80008d8:	4619      	mov	r1, r3
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	4311      	orrs	r1, r2
 80008e0:	68fa      	ldr	r2, [r7, #12]
 80008e2:	3208      	adds	r2, #8
 80008e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}else{

	}
}
 80008e8:	bf00      	nop
 80008ea:	371c      	adds	r7, #28
 80008ec:	46bd      	mov	sp, r7
 80008ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f2:	4770      	bx	lr
 80008f4:	40013800 	.word	0x40013800
 80008f8:	40013c00 	.word	0x40013c00

080008fc <GPIO_WritePin>:
	return value;

}


void GPIO_WritePin(GPIO_RegDef_t *pGPIOx, uint8_t PinNum, uint8_t value){
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	460b      	mov	r3, r1
 8000906:	70fb      	strb	r3, [r7, #3]
 8000908:	4613      	mov	r3, r2
 800090a:	70bb      	strb	r3, [r7, #2]

	if(value == GPIO_PIN_SET){
 800090c:	78bb      	ldrb	r3, [r7, #2]
 800090e:	2b01      	cmp	r3, #1
 8000910:	d109      	bne.n	8000926 <GPIO_WritePin+0x2a>

		pGPIOx->ODR |= ( 1 << PinNum);
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	695b      	ldr	r3, [r3, #20]
 8000916:	78fa      	ldrb	r2, [r7, #3]
 8000918:	2101      	movs	r1, #1
 800091a:	fa01 f202 	lsl.w	r2, r1, r2
 800091e:	431a      	orrs	r2, r3
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	615a      	str	r2, [r3, #20]
	}else{

		pGPIOx->ODR &= ~( 1 << PinNum);

	}
}
 8000924:	e009      	b.n	800093a <GPIO_WritePin+0x3e>
		pGPIOx->ODR &= ~( 1 << PinNum);
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	695b      	ldr	r3, [r3, #20]
 800092a:	78fa      	ldrb	r2, [r7, #3]
 800092c:	2101      	movs	r1, #1
 800092e:	fa01 f202 	lsl.w	r2, r1, r2
 8000932:	43d2      	mvns	r2, r2
 8000934:	401a      	ands	r2, r3
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	615a      	str	r2, [r3, #20]
}
 800093a:	bf00      	nop
 800093c:	370c      	adds	r7, #12
 800093e:	46bd      	mov	sp, r7
 8000940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000944:	4770      	bx	lr

08000946 <GPIO_ToggleOutputPin>:

}



void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNum){
 8000946:	b480      	push	{r7}
 8000948:	b083      	sub	sp, #12
 800094a:	af00      	add	r7, sp, #0
 800094c:	6078      	str	r0, [r7, #4]
 800094e:	460b      	mov	r3, r1
 8000950:	70fb      	strb	r3, [r7, #3]

	pGPIOx->ODR ^= ( 1 << PinNum );
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	695b      	ldr	r3, [r3, #20]
 8000956:	78fa      	ldrb	r2, [r7, #3]
 8000958:	2101      	movs	r1, #1
 800095a:	fa01 f202 	lsl.w	r2, r1, r2
 800095e:	405a      	eors	r2, r3
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	615a      	str	r2, [r3, #20]

}
 8000964:	bf00      	nop
 8000966:	370c      	adds	r7, #12
 8000968:	46bd      	mov	sp, r7
 800096a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096e:	4770      	bx	lr

08000970 <GPIO_IRQInterruptConfig>:

/*
 * GPIO interrupt handling
 */
void GPIO_IRQInterruptConfig(uint8_t IRQNum, uint8_t ENOrDI){
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	4603      	mov	r3, r0
 8000978:	460a      	mov	r2, r1
 800097a:	71fb      	strb	r3, [r7, #7]
 800097c:	4613      	mov	r3, r2
 800097e:	71bb      	strb	r3, [r7, #6]
	if( ENOrDI == ENABLE ){
 8000980:	79bb      	ldrb	r3, [r7, #6]
 8000982:	2b01      	cmp	r3, #1
 8000984:	d12d      	bne.n	80009e2 <GPIO_IRQInterruptConfig+0x72>

		if(IRQNum <= 31){
 8000986:	79fb      	ldrb	r3, [r7, #7]
 8000988:	2b1f      	cmp	r3, #31
 800098a:	d80a      	bhi.n	80009a2 <GPIO_IRQInterruptConfig+0x32>

			*NVIC_ISER0 |= ( 1 << IRQNum);
 800098c:	4b2e      	ldr	r3, [pc, #184]	@ (8000a48 <GPIO_IRQInterruptConfig+0xd8>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	79fa      	ldrb	r2, [r7, #7]
 8000992:	2101      	movs	r1, #1
 8000994:	fa01 f202 	lsl.w	r2, r1, r2
 8000998:	4611      	mov	r1, r2
 800099a:	4a2b      	ldr	r2, [pc, #172]	@ (8000a48 <GPIO_IRQInterruptConfig+0xd8>)
 800099c:	430b      	orrs	r3, r1
 800099e:	6013      	str	r3, [r2, #0]

			*NVIC_ICER2 |= ( 1 << (IRQNum % 32));

		}
	}
}
 80009a0:	e04c      	b.n	8000a3c <GPIO_IRQInterruptConfig+0xcc>
		}else if(IRQNum <= 63){
 80009a2:	79fb      	ldrb	r3, [r7, #7]
 80009a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80009a6:	d80c      	bhi.n	80009c2 <GPIO_IRQInterruptConfig+0x52>
			*NVIC_ISER1 |= ( 1 << (IRQNum % 32));
 80009a8:	4b28      	ldr	r3, [pc, #160]	@ (8000a4c <GPIO_IRQInterruptConfig+0xdc>)
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	79fa      	ldrb	r2, [r7, #7]
 80009ae:	f002 021f 	and.w	r2, r2, #31
 80009b2:	2101      	movs	r1, #1
 80009b4:	fa01 f202 	lsl.w	r2, r1, r2
 80009b8:	4611      	mov	r1, r2
 80009ba:	4a24      	ldr	r2, [pc, #144]	@ (8000a4c <GPIO_IRQInterruptConfig+0xdc>)
 80009bc:	430b      	orrs	r3, r1
 80009be:	6013      	str	r3, [r2, #0]
}
 80009c0:	e03c      	b.n	8000a3c <GPIO_IRQInterruptConfig+0xcc>
		}else if(IRQNum <= 95){
 80009c2:	79fb      	ldrb	r3, [r7, #7]
 80009c4:	2b5f      	cmp	r3, #95	@ 0x5f
 80009c6:	d839      	bhi.n	8000a3c <GPIO_IRQInterruptConfig+0xcc>
			*NVIC_ISER2 |= ( 1 << (IRQNum % 32));
 80009c8:	4b21      	ldr	r3, [pc, #132]	@ (8000a50 <GPIO_IRQInterruptConfig+0xe0>)
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	79fa      	ldrb	r2, [r7, #7]
 80009ce:	f002 021f 	and.w	r2, r2, #31
 80009d2:	2101      	movs	r1, #1
 80009d4:	fa01 f202 	lsl.w	r2, r1, r2
 80009d8:	4611      	mov	r1, r2
 80009da:	4a1d      	ldr	r2, [pc, #116]	@ (8000a50 <GPIO_IRQInterruptConfig+0xe0>)
 80009dc:	430b      	orrs	r3, r1
 80009de:	6013      	str	r3, [r2, #0]
}
 80009e0:	e02c      	b.n	8000a3c <GPIO_IRQInterruptConfig+0xcc>
		if(IRQNum <= 31){
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	2b1f      	cmp	r3, #31
 80009e6:	d80a      	bhi.n	80009fe <GPIO_IRQInterruptConfig+0x8e>
			*NVIC_ICER0 |= ( 1 << IRQNum);
 80009e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a54 <GPIO_IRQInterruptConfig+0xe4>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	79fa      	ldrb	r2, [r7, #7]
 80009ee:	2101      	movs	r1, #1
 80009f0:	fa01 f202 	lsl.w	r2, r1, r2
 80009f4:	4611      	mov	r1, r2
 80009f6:	4a17      	ldr	r2, [pc, #92]	@ (8000a54 <GPIO_IRQInterruptConfig+0xe4>)
 80009f8:	430b      	orrs	r3, r1
 80009fa:	6013      	str	r3, [r2, #0]
}
 80009fc:	e01e      	b.n	8000a3c <GPIO_IRQInterruptConfig+0xcc>
		}else if(IRQNum <= 63){
 80009fe:	79fb      	ldrb	r3, [r7, #7]
 8000a00:	2b3f      	cmp	r3, #63	@ 0x3f
 8000a02:	d80c      	bhi.n	8000a1e <GPIO_IRQInterruptConfig+0xae>
			*NVIC_ICER1 |= ( 1 << (IRQNum % 32));
 8000a04:	4b14      	ldr	r3, [pc, #80]	@ (8000a58 <GPIO_IRQInterruptConfig+0xe8>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	79fa      	ldrb	r2, [r7, #7]
 8000a0a:	f002 021f 	and.w	r2, r2, #31
 8000a0e:	2101      	movs	r1, #1
 8000a10:	fa01 f202 	lsl.w	r2, r1, r2
 8000a14:	4611      	mov	r1, r2
 8000a16:	4a10      	ldr	r2, [pc, #64]	@ (8000a58 <GPIO_IRQInterruptConfig+0xe8>)
 8000a18:	430b      	orrs	r3, r1
 8000a1a:	6013      	str	r3, [r2, #0]
}
 8000a1c:	e00e      	b.n	8000a3c <GPIO_IRQInterruptConfig+0xcc>
		}else if(IRQNum <= 95){
 8000a1e:	79fb      	ldrb	r3, [r7, #7]
 8000a20:	2b5f      	cmp	r3, #95	@ 0x5f
 8000a22:	d80b      	bhi.n	8000a3c <GPIO_IRQInterruptConfig+0xcc>
			*NVIC_ICER2 |= ( 1 << (IRQNum % 32));
 8000a24:	4b0d      	ldr	r3, [pc, #52]	@ (8000a5c <GPIO_IRQInterruptConfig+0xec>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	79fa      	ldrb	r2, [r7, #7]
 8000a2a:	f002 021f 	and.w	r2, r2, #31
 8000a2e:	2101      	movs	r1, #1
 8000a30:	fa01 f202 	lsl.w	r2, r1, r2
 8000a34:	4611      	mov	r1, r2
 8000a36:	4a09      	ldr	r2, [pc, #36]	@ (8000a5c <GPIO_IRQInterruptConfig+0xec>)
 8000a38:	430b      	orrs	r3, r1
 8000a3a:	6013      	str	r3, [r2, #0]
}
 8000a3c:	bf00      	nop
 8000a3e:	370c      	adds	r7, #12
 8000a40:	46bd      	mov	sp, r7
 8000a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a46:	4770      	bx	lr
 8000a48:	e000e100 	.word	0xe000e100
 8000a4c:	e000e104 	.word	0xe000e104
 8000a50:	e000e108 	.word	0xe000e108
 8000a54:	e000e180 	.word	0xe000e180
 8000a58:	e000e184 	.word	0xe000e184
 8000a5c:	e000e188 	.word	0xe000e188

08000a60 <GPIO_IRQPriorityConfig>:


void GPIO_IRQPriorityConfig(uint8_t IRQNum, uint32_t IRQPriority){
 8000a60:	b480      	push	{r7}
 8000a62:	b085      	sub	sp, #20
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	4603      	mov	r3, r0
 8000a68:	6039      	str	r1, [r7, #0]
 8000a6a:	71fb      	strb	r3, [r7, #7]
	// finding the ipr number
	uint8_t iprx = IRQNum / 4;
 8000a6c:	79fb      	ldrb	r3, [r7, #7]
 8000a6e:	089b      	lsrs	r3, r3, #2
 8000a70:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNum % 4;
 8000a72:	79fb      	ldrb	r3, [r7, #7]
 8000a74:	f003 0303 	and.w	r3, r3, #3
 8000a78:	73bb      	strb	r3, [r7, #14]

	uint8_t shift = (8 * iprx_section) + (8 - _NVIC_PRIO_BITS);
 8000a7a:	7bbb      	ldrb	r3, [r7, #14]
 8000a7c:	00db      	lsls	r3, r3, #3
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	3304      	adds	r3, #4
 8000a82:	737b      	strb	r3, [r7, #13]

	NVIC_PR_BASE_ADDR[iprx] &= ~(0xFF << (8 * iprx_section));   // clear old priority
 8000a84:	7bfb      	ldrb	r3, [r7, #15]
 8000a86:	009b      	lsls	r3, r3, #2
 8000a88:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8000a8c:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000a90:	681a      	ldr	r2, [r3, #0]
 8000a92:	7bbb      	ldrb	r3, [r7, #14]
 8000a94:	00db      	lsls	r3, r3, #3
 8000a96:	21ff      	movs	r1, #255	@ 0xff
 8000a98:	fa01 f303 	lsl.w	r3, r1, r3
 8000a9c:	43db      	mvns	r3, r3
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	7bfb      	ldrb	r3, [r7, #15]
 8000aa2:	009b      	lsls	r3, r3, #2
 8000aa4:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8000aa8:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000aac:	400a      	ands	r2, r1
 8000aae:	601a      	str	r2, [r3, #0]

	NVIC_PR_BASE_ADDR[iprx] |= (IRQPriority << shift);          // set new priority
 8000ab0:	7bfb      	ldrb	r3, [r7, #15]
 8000ab2:	009b      	lsls	r3, r3, #2
 8000ab4:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8000ab8:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000abc:	6819      	ldr	r1, [r3, #0]
 8000abe:	7b7b      	ldrb	r3, [r7, #13]
 8000ac0:	683a      	ldr	r2, [r7, #0]
 8000ac2:	409a      	lsls	r2, r3
 8000ac4:	7bfb      	ldrb	r3, [r7, #15]
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8000acc:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000ad0:	430a      	orrs	r2, r1
 8000ad2:	601a      	str	r2, [r3, #0]
}
 8000ad4:	bf00      	nop
 8000ad6:	3714      	adds	r7, #20
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr

08000ae0 <GPIO_IRQHandling>:

void GPIO_IRQHandling(uint8_t PinNum){
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	71fb      	strb	r3, [r7, #7]
	// clear the pending bit
	if(EXTI->PR & ( 1 << PinNum)){
 8000aea:	4b0c      	ldr	r3, [pc, #48]	@ (8000b1c <GPIO_IRQHandling+0x3c>)
 8000aec:	695b      	ldr	r3, [r3, #20]
 8000aee:	79fa      	ldrb	r2, [r7, #7]
 8000af0:	2101      	movs	r1, #1
 8000af2:	fa01 f202 	lsl.w	r2, r1, r2
 8000af6:	4013      	ands	r3, r2
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d009      	beq.n	8000b10 <GPIO_IRQHandling+0x30>

		// clear
		EXTI->PR |= (1 << PinNum);
 8000afc:	4b07      	ldr	r3, [pc, #28]	@ (8000b1c <GPIO_IRQHandling+0x3c>)
 8000afe:	695b      	ldr	r3, [r3, #20]
 8000b00:	79fa      	ldrb	r2, [r7, #7]
 8000b02:	2101      	movs	r1, #1
 8000b04:	fa01 f202 	lsl.w	r2, r1, r2
 8000b08:	4611      	mov	r1, r2
 8000b0a:	4a04      	ldr	r2, [pc, #16]	@ (8000b1c <GPIO_IRQHandling+0x3c>)
 8000b0c:	430b      	orrs	r3, r1
 8000b0e:	6153      	str	r3, [r2, #20]
	}


}
 8000b10:	bf00      	nop
 8000b12:	370c      	adds	r7, #12
 8000b14:	46bd      	mov	sp, r7
 8000b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1a:	4770      	bx	lr
 8000b1c:	40013c00 	.word	0x40013c00

08000b20 <memset>:
 8000b20:	4402      	add	r2, r0
 8000b22:	4603      	mov	r3, r0
 8000b24:	4293      	cmp	r3, r2
 8000b26:	d100      	bne.n	8000b2a <memset+0xa>
 8000b28:	4770      	bx	lr
 8000b2a:	f803 1b01 	strb.w	r1, [r3], #1
 8000b2e:	e7f9      	b.n	8000b24 <memset+0x4>

08000b30 <__libc_init_array>:
 8000b30:	b570      	push	{r4, r5, r6, lr}
 8000b32:	4d0d      	ldr	r5, [pc, #52]	@ (8000b68 <__libc_init_array+0x38>)
 8000b34:	4c0d      	ldr	r4, [pc, #52]	@ (8000b6c <__libc_init_array+0x3c>)
 8000b36:	1b64      	subs	r4, r4, r5
 8000b38:	10a4      	asrs	r4, r4, #2
 8000b3a:	2600      	movs	r6, #0
 8000b3c:	42a6      	cmp	r6, r4
 8000b3e:	d109      	bne.n	8000b54 <__libc_init_array+0x24>
 8000b40:	4d0b      	ldr	r5, [pc, #44]	@ (8000b70 <__libc_init_array+0x40>)
 8000b42:	4c0c      	ldr	r4, [pc, #48]	@ (8000b74 <__libc_init_array+0x44>)
 8000b44:	f000 f818 	bl	8000b78 <_init>
 8000b48:	1b64      	subs	r4, r4, r5
 8000b4a:	10a4      	asrs	r4, r4, #2
 8000b4c:	2600      	movs	r6, #0
 8000b4e:	42a6      	cmp	r6, r4
 8000b50:	d105      	bne.n	8000b5e <__libc_init_array+0x2e>
 8000b52:	bd70      	pop	{r4, r5, r6, pc}
 8000b54:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b58:	4798      	blx	r3
 8000b5a:	3601      	adds	r6, #1
 8000b5c:	e7ee      	b.n	8000b3c <__libc_init_array+0xc>
 8000b5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8000b62:	4798      	blx	r3
 8000b64:	3601      	adds	r6, #1
 8000b66:	e7f2      	b.n	8000b4e <__libc_init_array+0x1e>
 8000b68:	08000b90 	.word	0x08000b90
 8000b6c:	08000b90 	.word	0x08000b90
 8000b70:	08000b90 	.word	0x08000b90
 8000b74:	08000b94 	.word	0x08000b94

08000b78 <_init>:
 8000b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b7a:	bf00      	nop
 8000b7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b7e:	bc08      	pop	{r3}
 8000b80:	469e      	mov	lr, r3
 8000b82:	4770      	bx	lr

08000b84 <_fini>:
 8000b84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b86:	bf00      	nop
 8000b88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000b8a:	bc08      	pop	{r3}
 8000b8c:	469e      	mov	lr, r3
 8000b8e:	4770      	bx	lr
