Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr 22 13:55:48 2022
| Host         : Daniel-DellLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       43          
HPDR-1     Warning           Port pin direction inconsistency  1           
TIMING-18  Warning           Missing input or output delay     3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (602)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (435)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (602)
--------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: clk_prescaler/cnt_reg[10]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk_prescaler/cnt_reg[11]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk_prescaler/cnt_reg[12]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk_prescaler/cnt_reg[13]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk_prescaler/cnt_reg[14]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk_prescaler/cnt_reg[15]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk_prescaler/cnt_reg[2]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk_prescaler/cnt_reg[3]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk_prescaler/cnt_reg[4]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk_prescaler/cnt_reg[5]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk_prescaler/cnt_reg[6]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk_prescaler/cnt_reg[7]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk_prescaler/cnt_reg[8]/Q (HIGH)

 There are 43 register/latch pins with no clock driven by root clock pin: clk_prescaler/cnt_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (435)
--------------------------------------------------
 There are 435 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.542        0.000                      0                   95        0.199        0.000                      0                   95        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.542        0.000                      0                   95        0.199        0.000                      0                   95        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 clk_prescaler/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_counter/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 0.924ns (15.753%)  route 4.941ns (84.247%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.235    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_prescaler/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  clk_prescaler/cnt_reg[11]/Q
                         net (fo=2, routed)           0.672     6.363    clk_prescaler/cnt_reg[11]
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.487 r  clk_prescaler/xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.663     7.150    clk_prescaler/xpm_memory_base_inst_i_3_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  clk_prescaler/xpm_memory_base_inst_i_1/O
                         net (fo=1, routed)           0.573     7.847    clk_prescaler/ena_read
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.943 r  clk_prescaler/ena_read_BUFG_inst/O
                         net (fo=62, routed)          2.292    10.235    addr_counter/ena_read
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124    10.359 r  addr_counter/cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.741    11.100    addr_counter/cnt[0]_i_1__0_n_0
    SLICE_X33Y106        FDRE                                         r  addr_counter/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.926    addr_counter/clk_IBUF_BUFG
    SLICE_X33Y106        FDRE                                         r  addr_counter/cnt_reg[10]/C
                         clock pessimism              0.180    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X33Y106        FDRE (Setup_fdre_C_R)       -0.429    14.642    addr_counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 clk_prescaler/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_counter/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 0.924ns (15.753%)  route 4.941ns (84.247%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.235    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_prescaler/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  clk_prescaler/cnt_reg[11]/Q
                         net (fo=2, routed)           0.672     6.363    clk_prescaler/cnt_reg[11]
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.487 r  clk_prescaler/xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.663     7.150    clk_prescaler/xpm_memory_base_inst_i_3_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  clk_prescaler/xpm_memory_base_inst_i_1/O
                         net (fo=1, routed)           0.573     7.847    clk_prescaler/ena_read
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.943 r  clk_prescaler/ena_read_BUFG_inst/O
                         net (fo=62, routed)          2.292    10.235    addr_counter/ena_read
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124    10.359 r  addr_counter/cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.741    11.100    addr_counter/cnt[0]_i_1__0_n_0
    SLICE_X33Y106        FDRE                                         r  addr_counter/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.926    addr_counter/clk_IBUF_BUFG
    SLICE_X33Y106        FDRE                                         r  addr_counter/cnt_reg[11]/C
                         clock pessimism              0.180    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X33Y106        FDRE (Setup_fdre_C_R)       -0.429    14.642    addr_counter/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 clk_prescaler/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_counter/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 0.924ns (15.753%)  route 4.941ns (84.247%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.235    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_prescaler/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  clk_prescaler/cnt_reg[11]/Q
                         net (fo=2, routed)           0.672     6.363    clk_prescaler/cnt_reg[11]
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.487 r  clk_prescaler/xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.663     7.150    clk_prescaler/xpm_memory_base_inst_i_3_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  clk_prescaler/xpm_memory_base_inst_i_1/O
                         net (fo=1, routed)           0.573     7.847    clk_prescaler/ena_read
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.943 r  clk_prescaler/ena_read_BUFG_inst/O
                         net (fo=62, routed)          2.292    10.235    addr_counter/ena_read
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124    10.359 r  addr_counter/cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.741    11.100    addr_counter/cnt[0]_i_1__0_n_0
    SLICE_X33Y106        FDRE                                         r  addr_counter/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.926    addr_counter/clk_IBUF_BUFG
    SLICE_X33Y106        FDRE                                         r  addr_counter/cnt_reg[8]/C
                         clock pessimism              0.180    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X33Y106        FDRE (Setup_fdre_C_R)       -0.429    14.642    addr_counter/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 clk_prescaler/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_counter/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.865ns  (logic 0.924ns (15.753%)  route 4.941ns (84.247%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.235    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_prescaler/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  clk_prescaler/cnt_reg[11]/Q
                         net (fo=2, routed)           0.672     6.363    clk_prescaler/cnt_reg[11]
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.487 r  clk_prescaler/xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.663     7.150    clk_prescaler/xpm_memory_base_inst_i_3_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  clk_prescaler/xpm_memory_base_inst_i_1/O
                         net (fo=1, routed)           0.573     7.847    clk_prescaler/ena_read
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.943 r  clk_prescaler/ena_read_BUFG_inst/O
                         net (fo=62, routed)          2.292    10.235    addr_counter/ena_read
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124    10.359 r  addr_counter/cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.741    11.100    addr_counter/cnt[0]_i_1__0_n_0
    SLICE_X33Y106        FDRE                                         r  addr_counter/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.926    addr_counter/clk_IBUF_BUFG
    SLICE_X33Y106        FDRE                                         r  addr_counter/cnt_reg[9]/C
                         clock pessimism              0.180    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X33Y106        FDRE (Setup_fdre_C_R)       -0.429    14.642    addr_counter/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 clk_prescaler/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_counter/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 0.924ns (15.767%)  route 4.936ns (84.233%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.235    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_prescaler/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  clk_prescaler/cnt_reg[11]/Q
                         net (fo=2, routed)           0.672     6.363    clk_prescaler/cnt_reg[11]
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.487 r  clk_prescaler/xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.663     7.150    clk_prescaler/xpm_memory_base_inst_i_3_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  clk_prescaler/xpm_memory_base_inst_i_1/O
                         net (fo=1, routed)           0.573     7.847    clk_prescaler/ena_read
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.943 r  clk_prescaler/ena_read_BUFG_inst/O
                         net (fo=62, routed)          2.292    10.235    addr_counter/ena_read
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124    10.359 r  addr_counter/cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.736    11.095    addr_counter/cnt[0]_i_1__0_n_0
    SLICE_X33Y107        FDRE                                         r  addr_counter/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.503    14.925    addr_counter/clk_IBUF_BUFG
    SLICE_X33Y107        FDRE                                         r  addr_counter/cnt_reg[12]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X33Y107        FDRE (Setup_fdre_C_R)       -0.429    14.641    addr_counter/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 clk_prescaler/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_counter/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 0.924ns (15.767%)  route 4.936ns (84.233%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.235    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_prescaler/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  clk_prescaler/cnt_reg[11]/Q
                         net (fo=2, routed)           0.672     6.363    clk_prescaler/cnt_reg[11]
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.487 r  clk_prescaler/xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.663     7.150    clk_prescaler/xpm_memory_base_inst_i_3_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  clk_prescaler/xpm_memory_base_inst_i_1/O
                         net (fo=1, routed)           0.573     7.847    clk_prescaler/ena_read
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.943 r  clk_prescaler/ena_read_BUFG_inst/O
                         net (fo=62, routed)          2.292    10.235    addr_counter/ena_read
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124    10.359 r  addr_counter/cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.736    11.095    addr_counter/cnt[0]_i_1__0_n_0
    SLICE_X33Y107        FDRE                                         r  addr_counter/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.503    14.925    addr_counter/clk_IBUF_BUFG
    SLICE_X33Y107        FDRE                                         r  addr_counter/cnt_reg[13]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X33Y107        FDRE (Setup_fdre_C_R)       -0.429    14.641    addr_counter/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 clk_prescaler/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_counter/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 0.924ns (15.767%)  route 4.936ns (84.233%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.235    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_prescaler/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  clk_prescaler/cnt_reg[11]/Q
                         net (fo=2, routed)           0.672     6.363    clk_prescaler/cnt_reg[11]
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.487 r  clk_prescaler/xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.663     7.150    clk_prescaler/xpm_memory_base_inst_i_3_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  clk_prescaler/xpm_memory_base_inst_i_1/O
                         net (fo=1, routed)           0.573     7.847    clk_prescaler/ena_read
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.943 r  clk_prescaler/ena_read_BUFG_inst/O
                         net (fo=62, routed)          2.292    10.235    addr_counter/ena_read
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124    10.359 r  addr_counter/cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.736    11.095    addr_counter/cnt[0]_i_1__0_n_0
    SLICE_X33Y107        FDRE                                         r  addr_counter/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.503    14.925    addr_counter/clk_IBUF_BUFG
    SLICE_X33Y107        FDRE                                         r  addr_counter/cnt_reg[14]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X33Y107        FDRE (Setup_fdre_C_R)       -0.429    14.641    addr_counter/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.546ns  (required time - arrival time)
  Source:                 clk_prescaler/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_counter/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 0.924ns (15.767%)  route 4.936ns (84.233%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.235    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_prescaler/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  clk_prescaler/cnt_reg[11]/Q
                         net (fo=2, routed)           0.672     6.363    clk_prescaler/cnt_reg[11]
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.487 r  clk_prescaler/xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.663     7.150    clk_prescaler/xpm_memory_base_inst_i_3_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  clk_prescaler/xpm_memory_base_inst_i_1/O
                         net (fo=1, routed)           0.573     7.847    clk_prescaler/ena_read
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.943 r  clk_prescaler/ena_read_BUFG_inst/O
                         net (fo=62, routed)          2.292    10.235    addr_counter/ena_read
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124    10.359 r  addr_counter/cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.736    11.095    addr_counter/cnt[0]_i_1__0_n_0
    SLICE_X33Y107        FDRE                                         r  addr_counter/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.503    14.925    addr_counter/clk_IBUF_BUFG
    SLICE_X33Y107        FDRE                                         r  addr_counter/cnt_reg[15]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X33Y107        FDRE (Setup_fdre_C_R)       -0.429    14.641    addr_counter/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.095    
  -------------------------------------------------------------------
                         slack                                  3.546    

Slack (MET) :             3.599ns  (required time - arrival time)
  Source:                 clk_prescaler/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_counter/cnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 0.924ns (15.911%)  route 4.883ns (84.089%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.925ns = ( 14.925 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.235    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_prescaler/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  clk_prescaler/cnt_reg[11]/Q
                         net (fo=2, routed)           0.672     6.363    clk_prescaler/cnt_reg[11]
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.487 r  clk_prescaler/xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.663     7.150    clk_prescaler/xpm_memory_base_inst_i_3_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  clk_prescaler/xpm_memory_base_inst_i_1/O
                         net (fo=1, routed)           0.573     7.847    clk_prescaler/ena_read
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.943 r  clk_prescaler/ena_read_BUFG_inst/O
                         net (fo=62, routed)          2.292    10.235    addr_counter/ena_read
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124    10.359 r  addr_counter/cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.683    11.042    addr_counter/cnt[0]_i_1__0_n_0
    SLICE_X33Y108        FDRE                                         r  addr_counter/cnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.503    14.925    addr_counter/clk_IBUF_BUFG
    SLICE_X33Y108        FDRE                                         r  addr_counter/cnt_reg[16]/C
                         clock pessimism              0.180    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X33Y108        FDRE (Setup_fdre_C_R)       -0.429    14.641    addr_counter/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.641    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                  3.599    

Slack (MET) :             3.680ns  (required time - arrival time)
  Source:                 clk_prescaler/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            addr_counter/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.924ns (16.134%)  route 4.803ns (83.866%))
  Logic Levels:           4  (BUFG=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.632     5.235    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_prescaler/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  clk_prescaler/cnt_reg[11]/Q
                         net (fo=2, routed)           0.672     6.363    clk_prescaler/cnt_reg[11]
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.487 r  clk_prescaler/xpm_memory_base_inst_i_3/O
                         net (fo=1, routed)           0.663     7.150    clk_prescaler/xpm_memory_base_inst_i_3_n_0
    SLICE_X50Y97         LUT6 (Prop_lut6_I2_O)        0.124     7.274 r  clk_prescaler/xpm_memory_base_inst_i_1/O
                         net (fo=1, routed)           0.573     7.847    clk_prescaler/ena_read
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.943 r  clk_prescaler/ena_read_BUFG_inst/O
                         net (fo=62, routed)          2.292    10.235    addr_counter/ena_read
    SLICE_X32Y104        LUT6 (Prop_lut6_I1_O)        0.124    10.359 r  addr_counter/cnt[0]_i_1__0/O
                         net (fo=17, routed)          0.602    10.962    addr_counter/cnt[0]_i_1__0_n_0
    SLICE_X33Y105        FDRE                                         r  addr_counter/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.504    14.926    addr_counter/clk_IBUF_BUFG
    SLICE_X33Y105        FDRE                                         r  addr_counter/cnt_reg[4]/C
                         clock pessimism              0.180    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X33Y105        FDRE (Setup_fdre_C_R)       -0.429    14.642    addr_counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  3.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 pwm_inst/prescaler_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_inst/pwm_en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.908%)  route 0.094ns (31.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.560     1.479    pwm_inst/clk_IBUF_BUFG
    SLICE_X60Y106        FDRE                                         r  pwm_inst/prescaler_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y106        FDRE (Prop_fdre_C_Q)         0.164     1.643 f  pwm_inst/prescaler_cnt_reg[0]/Q
                         net (fo=3, routed)           0.094     1.738    pwm_inst/prescaler_cnt[0]
    SLICE_X61Y106        LUT2 (Prop_lut2_I1_O)        0.045     1.783 r  pwm_inst/pwm_en_i_1/O
                         net (fo=1, routed)           0.000     1.783    pwm_inst/pwm_en_i_1_n_0
    SLICE_X61Y106        FDRE                                         r  pwm_inst/pwm_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.831     1.996    pwm_inst/clk_IBUF_BUFG
    SLICE_X61Y106        FDRE                                         r  pwm_inst/pwm_en_reg/C
                         clock pessimism             -0.503     1.492    
    SLICE_X61Y106        FDRE (Hold_fdre_C_D)         0.091     1.583    pwm_inst/pwm_en_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 pwm_inst/pwm_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_inst/pwm_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.478    pwm_inst/clk_IBUF_BUFG
    SLICE_X61Y108        FDRE                                         r  pwm_inst/pwm_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pwm_inst/pwm_cnt_reg[7]/Q
                         net (fo=3, routed)           0.122     1.741    pwm_inst/pwm_cnt_reg[7]
    SLICE_X61Y108        LUT5 (Prop_lut5_I3_O)        0.045     1.786 r  pwm_inst/pwm_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.786    pwm_inst/pwm_cnt[7]_i_1_n_0
    SLICE_X61Y108        FDRE                                         r  pwm_inst/pwm_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.830     1.995    pwm_inst/clk_IBUF_BUFG
    SLICE_X61Y108        FDRE                                         r  pwm_inst/pwm_cnt_reg[7]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X61Y108        FDRE (Hold_fdre_C_D)         0.092     1.570    pwm_inst/pwm_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 pwm_inst/pwm_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_inst/pwm_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.536%)  route 0.082ns (26.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.478    pwm_inst/clk_IBUF_BUFG
    SLICE_X61Y107        FDRE                                         r  pwm_inst/pwm_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y107        FDRE (Prop_fdre_C_Q)         0.128     1.606 r  pwm_inst/pwm_cnt_reg[3]/Q
                         net (fo=7, routed)           0.082     1.688    pwm_inst/pwm_cnt_reg[3]
    SLICE_X61Y107        LUT6 (Prop_lut6_I1_O)        0.099     1.787 r  pwm_inst/pwm_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.787    pwm_inst/pwm_cnt[6]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  pwm_inst/pwm_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.830     1.995    pwm_inst/clk_IBUF_BUFG
    SLICE_X61Y107        FDRE                                         r  pwm_inst/pwm_cnt_reg[6]/C
                         clock pessimism             -0.516     1.478    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.092     1.570    pwm_inst/pwm_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 pwm_inst/pwm_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_inst/pwm_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.189ns (50.054%)  route 0.189ns (49.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.559     1.478    pwm_inst/clk_IBUF_BUFG
    SLICE_X61Y108        FDRE                                         r  pwm_inst/pwm_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y108        FDRE (Prop_fdre_C_Q)         0.141     1.619 r  pwm_inst/pwm_cnt_reg[0]/Q
                         net (fo=9, routed)           0.189     1.808    pwm_inst/pwm_cnt_reg[0]
    SLICE_X61Y107        LUT5 (Prop_lut5_I3_O)        0.048     1.856 r  pwm_inst/pwm_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.856    pwm_inst/pwm_cnt[3]_i_1_n_0
    SLICE_X61Y107        FDRE                                         r  pwm_inst/pwm_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.830     1.995    pwm_inst/clk_IBUF_BUFG
    SLICE_X61Y107        FDRE                                         r  pwm_inst/pwm_cnt_reg[3]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X61Y107        FDRE (Hold_fdre_C_D)         0.107     1.601    pwm_inst/pwm_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_prescaler/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_prescaler/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.565     1.484    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_prescaler/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_prescaler/cnt_reg[11]/Q
                         net (fo=2, routed)           0.117     1.743    clk_prescaler/cnt_reg[11]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  clk_prescaler/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    clk_prescaler/cnt_reg[8]_i_1_n_4
    SLICE_X51Y96         FDRE                                         r  clk_prescaler/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.835     2.000    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  clk_prescaler/cnt_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    clk_prescaler/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_prescaler/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_prescaler/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.565     1.484    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  clk_prescaler/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_prescaler/cnt_reg[7]/Q
                         net (fo=2, routed)           0.117     1.743    clk_prescaler/cnt_reg[7]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.851 r  clk_prescaler/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.851    clk_prescaler/cnt_reg[4]_i_1_n_4
    SLICE_X51Y95         FDRE                                         r  clk_prescaler/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.835     2.000    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  clk_prescaler/cnt_reg[7]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    clk_prescaler/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_prescaler/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_prescaler/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.566     1.485    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  clk_prescaler/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clk_prescaler/cnt_reg[15]/Q
                         net (fo=2, routed)           0.117     1.744    clk_prescaler/cnt_reg[15]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.852 r  clk_prescaler/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.852    clk_prescaler/cnt_reg[12]_i_1_n_4
    SLICE_X51Y97         FDRE                                         r  clk_prescaler/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.836     2.001    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  clk_prescaler/cnt_reg[15]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_prescaler/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_prescaler/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_prescaler/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.565     1.484    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  clk_prescaler/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_prescaler/cnt_reg[3]/Q
                         net (fo=2, routed)           0.120     1.746    clk_prescaler/cnt_reg[3]
    SLICE_X51Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.854 r  clk_prescaler/cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.854    clk_prescaler/cnt_reg[0]_i_2_n_4
    SLICE_X51Y94         FDRE                                         r  clk_prescaler/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.835     2.000    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y94         FDRE                                         r  clk_prescaler/cnt_reg[3]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y94         FDRE (Hold_fdre_C_D)         0.105     1.589    clk_prescaler/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_prescaler/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_prescaler/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.565     1.484    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  clk_prescaler/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_prescaler/cnt_reg[4]/Q
                         net (fo=2, routed)           0.114     1.739    clk_prescaler/cnt_reg[4]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.854 r  clk_prescaler/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.854    clk_prescaler/cnt_reg[4]_i_1_n_7
    SLICE_X51Y95         FDRE                                         r  clk_prescaler/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.835     2.000    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  clk_prescaler/cnt_reg[4]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    clk_prescaler/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_prescaler/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_prescaler/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.566     1.485    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  clk_prescaler/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  clk_prescaler/cnt_reg[12]/Q
                         net (fo=2, routed)           0.114     1.740    clk_prescaler/cnt_reg[12]
    SLICE_X51Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.855 r  clk_prescaler/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.855    clk_prescaler/cnt_reg[12]_i_1_n_7
    SLICE_X51Y97         FDRE                                         r  clk_prescaler/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.836     2.001    clk_prescaler/clk_IBUF_BUFG
    SLICE_X51Y97         FDRE                                         r  clk_prescaler/cnt_reg[12]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     1.590    clk_prescaler/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y104   addr_counter/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y106   addr_counter/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y106   addr_counter/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y107   addr_counter/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y107   addr_counter/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y107   addr_counter/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y107   addr_counter/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y108   addr_counter/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y104   addr_counter/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y104   addr_counter/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y104   addr_counter/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y106   addr_counter/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y106   addr_counter/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y106   addr_counter/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y106   addr_counter/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y107   addr_counter/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y107   addr_counter/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y107   addr_counter/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y107   addr_counter/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y104   addr_counter/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y104   addr_counter/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y106   addr_counter/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y106   addr_counter/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y106   addr_counter/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y106   addr_counter/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y107   addr_counter/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y107   addr_counter/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y107   addr_counter/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y107   addr_counter/cnt_reg[13]/C



