# UART_Controller_with_FIFO_Buffer_Function_Based_on_AXI_Lite

1. In order to use the AXI Lite we need to package the IP using Vivado.
2. Once the IP is created we need to connect the IP with AXI master.
3. The IP uses AXI Lite so if the SoC design uses AXI Master we need to make the use if AXI Interconnnect Bridge.

# Design Overview

![AXI Lite UART Concept Design](https://github.com/DevanshuGajjar/UART_Controller_with_FIFO_Buffer_Function_Based_on_AXI_Lite/blob/main/Images/AXI_LITE_UART_IP.jpg)