// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "08/18/2024 20:55:22"

// 
// Device: Altera EP2C70F896I8 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module register_32bit (
	\OUTPUT ,
	LOAD,
	WRITE_EN,
	CLOCK,
	IN_MEM,
	IN_SELECT,
	IN_C,
	IN_LOAD,
	OUT_EN,
	OUTPUT_MEM,
	OUT_MEM_EN);
output 	[31:0] \OUTPUT ;
input 	LOAD;
input 	WRITE_EN;
input 	CLOCK;
input 	[31:0] IN_MEM;
input 	IN_SELECT;
input 	[31:0] IN_C;
input 	[31:0] IN_LOAD;
input 	OUT_EN;
output 	[31:0] OUTPUT_MEM;
input 	OUT_MEM_EN;

// Design Ports Information
// OUTPUT[31]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[30]	=>  Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[29]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[28]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[27]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[26]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[25]	=>  Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[24]	=>  Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[23]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[22]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[21]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[20]	=>  Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[19]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[18]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[17]	=>  Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[16]	=>  Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[15]	=>  Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[14]	=>  Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[13]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[12]	=>  Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[11]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[10]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[9]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[8]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[7]	=>  Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[6]	=>  Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[5]	=>  Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[4]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[3]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[2]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[1]	=>  Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT[0]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[31]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[30]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[29]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[28]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[27]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[26]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[25]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[24]	=>  Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[23]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[22]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[21]	=>  Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[20]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[19]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[18]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[17]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[16]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[15]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[14]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[13]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[12]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[11]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[10]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[9]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[8]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[7]	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[6]	=>  Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[5]	=>  Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[4]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[3]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[2]	=>  Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[1]	=>  Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUTPUT_MEM[0]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LOAD	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// WRITE_EN	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[31]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[30]	=>  Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[29]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[28]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[27]	=>  Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[26]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[25]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[24]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[23]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[22]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[21]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[20]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[19]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[18]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[17]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[16]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[15]	=>  Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[14]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[13]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[12]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[11]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[10]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[9]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[8]	=>  Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[7]	=>  Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[6]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[5]	=>  Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[4]	=>  Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[3]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[2]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[1]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_MEM[0]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_SELECT	=>  Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[31]	=>  Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[30]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[29]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[28]	=>  Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[27]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[26]	=>  Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[25]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[24]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[23]	=>  Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[22]	=>  Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[21]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[20]	=>  Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[19]	=>  Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[18]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[17]	=>  Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[16]	=>  Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[15]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[14]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[13]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[12]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[11]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[10]	=>  Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[9]	=>  Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[8]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[7]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[6]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[5]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[4]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[3]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[2]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[1]	=>  Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_C[0]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[31]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[30]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[29]	=>  Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[28]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[27]	=>  Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[26]	=>  Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[25]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[24]	=>  Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[23]	=>  Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[22]	=>  Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[21]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[20]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[19]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[18]	=>  Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[17]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[16]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[15]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[14]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[13]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[12]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[11]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[10]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[9]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[8]	=>  Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[7]	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[6]	=>  Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[5]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[4]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[3]	=>  Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[2]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[1]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IN_LOAD[0]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OUT_EN	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// OUT_MEM_EN	=>  Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \OUT_EN~combout ;
wire \OUT_MEM_EN~combout ;


// Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OUT_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OUT_EN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_EN));
// synopsys translate_off
defparam \OUT_EN~I .input_async_reset = "none";
defparam \OUT_EN~I .input_power_up = "low";
defparam \OUT_EN~I .input_register_mode = "none";
defparam \OUT_EN~I .input_sync_reset = "none";
defparam \OUT_EN~I .oe_async_reset = "none";
defparam \OUT_EN~I .oe_power_up = "low";
defparam \OUT_EN~I .oe_register_mode = "none";
defparam \OUT_EN~I .oe_sync_reset = "none";
defparam \OUT_EN~I .operation_mode = "input";
defparam \OUT_EN~I .output_async_reset = "none";
defparam \OUT_EN~I .output_power_up = "low";
defparam \OUT_EN~I .output_register_mode = "none";
defparam \OUT_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \OUT_MEM_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\OUT_MEM_EN~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT_MEM_EN));
// synopsys translate_off
defparam \OUT_MEM_EN~I .input_async_reset = "none";
defparam \OUT_MEM_EN~I .input_power_up = "low";
defparam \OUT_MEM_EN~I .input_register_mode = "none";
defparam \OUT_MEM_EN~I .input_sync_reset = "none";
defparam \OUT_MEM_EN~I .oe_async_reset = "none";
defparam \OUT_MEM_EN~I .oe_power_up = "low";
defparam \OUT_MEM_EN~I .oe_register_mode = "none";
defparam \OUT_MEM_EN~I .oe_sync_reset = "none";
defparam \OUT_MEM_EN~I .operation_mode = "input";
defparam \OUT_MEM_EN~I .output_async_reset = "none";
defparam \OUT_MEM_EN~I .output_power_up = "low";
defparam \OUT_MEM_EN~I .output_register_mode = "none";
defparam \OUT_MEM_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[31]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [31]));
// synopsys translate_off
defparam \OUTPUT[31]~I .input_async_reset = "none";
defparam \OUTPUT[31]~I .input_power_up = "low";
defparam \OUTPUT[31]~I .input_register_mode = "none";
defparam \OUTPUT[31]~I .input_sync_reset = "none";
defparam \OUTPUT[31]~I .oe_async_reset = "none";
defparam \OUTPUT[31]~I .oe_power_up = "low";
defparam \OUTPUT[31]~I .oe_register_mode = "none";
defparam \OUTPUT[31]~I .oe_sync_reset = "none";
defparam \OUTPUT[31]~I .open_drain_output = "true";
defparam \OUTPUT[31]~I .operation_mode = "output";
defparam \OUTPUT[31]~I .output_async_reset = "none";
defparam \OUTPUT[31]~I .output_power_up = "low";
defparam \OUTPUT[31]~I .output_register_mode = "none";
defparam \OUTPUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[30]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [30]));
// synopsys translate_off
defparam \OUTPUT[30]~I .input_async_reset = "none";
defparam \OUTPUT[30]~I .input_power_up = "low";
defparam \OUTPUT[30]~I .input_register_mode = "none";
defparam \OUTPUT[30]~I .input_sync_reset = "none";
defparam \OUTPUT[30]~I .oe_async_reset = "none";
defparam \OUTPUT[30]~I .oe_power_up = "low";
defparam \OUTPUT[30]~I .oe_register_mode = "none";
defparam \OUTPUT[30]~I .oe_sync_reset = "none";
defparam \OUTPUT[30]~I .open_drain_output = "true";
defparam \OUTPUT[30]~I .operation_mode = "output";
defparam \OUTPUT[30]~I .output_async_reset = "none";
defparam \OUTPUT[30]~I .output_power_up = "low";
defparam \OUTPUT[30]~I .output_register_mode = "none";
defparam \OUTPUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[29]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [29]));
// synopsys translate_off
defparam \OUTPUT[29]~I .input_async_reset = "none";
defparam \OUTPUT[29]~I .input_power_up = "low";
defparam \OUTPUT[29]~I .input_register_mode = "none";
defparam \OUTPUT[29]~I .input_sync_reset = "none";
defparam \OUTPUT[29]~I .oe_async_reset = "none";
defparam \OUTPUT[29]~I .oe_power_up = "low";
defparam \OUTPUT[29]~I .oe_register_mode = "none";
defparam \OUTPUT[29]~I .oe_sync_reset = "none";
defparam \OUTPUT[29]~I .open_drain_output = "true";
defparam \OUTPUT[29]~I .operation_mode = "output";
defparam \OUTPUT[29]~I .output_async_reset = "none";
defparam \OUTPUT[29]~I .output_power_up = "low";
defparam \OUTPUT[29]~I .output_register_mode = "none";
defparam \OUTPUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[28]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [28]));
// synopsys translate_off
defparam \OUTPUT[28]~I .input_async_reset = "none";
defparam \OUTPUT[28]~I .input_power_up = "low";
defparam \OUTPUT[28]~I .input_register_mode = "none";
defparam \OUTPUT[28]~I .input_sync_reset = "none";
defparam \OUTPUT[28]~I .oe_async_reset = "none";
defparam \OUTPUT[28]~I .oe_power_up = "low";
defparam \OUTPUT[28]~I .oe_register_mode = "none";
defparam \OUTPUT[28]~I .oe_sync_reset = "none";
defparam \OUTPUT[28]~I .open_drain_output = "true";
defparam \OUTPUT[28]~I .operation_mode = "output";
defparam \OUTPUT[28]~I .output_async_reset = "none";
defparam \OUTPUT[28]~I .output_power_up = "low";
defparam \OUTPUT[28]~I .output_register_mode = "none";
defparam \OUTPUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[27]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [27]));
// synopsys translate_off
defparam \OUTPUT[27]~I .input_async_reset = "none";
defparam \OUTPUT[27]~I .input_power_up = "low";
defparam \OUTPUT[27]~I .input_register_mode = "none";
defparam \OUTPUT[27]~I .input_sync_reset = "none";
defparam \OUTPUT[27]~I .oe_async_reset = "none";
defparam \OUTPUT[27]~I .oe_power_up = "low";
defparam \OUTPUT[27]~I .oe_register_mode = "none";
defparam \OUTPUT[27]~I .oe_sync_reset = "none";
defparam \OUTPUT[27]~I .open_drain_output = "true";
defparam \OUTPUT[27]~I .operation_mode = "output";
defparam \OUTPUT[27]~I .output_async_reset = "none";
defparam \OUTPUT[27]~I .output_power_up = "low";
defparam \OUTPUT[27]~I .output_register_mode = "none";
defparam \OUTPUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[26]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [26]));
// synopsys translate_off
defparam \OUTPUT[26]~I .input_async_reset = "none";
defparam \OUTPUT[26]~I .input_power_up = "low";
defparam \OUTPUT[26]~I .input_register_mode = "none";
defparam \OUTPUT[26]~I .input_sync_reset = "none";
defparam \OUTPUT[26]~I .oe_async_reset = "none";
defparam \OUTPUT[26]~I .oe_power_up = "low";
defparam \OUTPUT[26]~I .oe_register_mode = "none";
defparam \OUTPUT[26]~I .oe_sync_reset = "none";
defparam \OUTPUT[26]~I .open_drain_output = "true";
defparam \OUTPUT[26]~I .operation_mode = "output";
defparam \OUTPUT[26]~I .output_async_reset = "none";
defparam \OUTPUT[26]~I .output_power_up = "low";
defparam \OUTPUT[26]~I .output_register_mode = "none";
defparam \OUTPUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[25]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [25]));
// synopsys translate_off
defparam \OUTPUT[25]~I .input_async_reset = "none";
defparam \OUTPUT[25]~I .input_power_up = "low";
defparam \OUTPUT[25]~I .input_register_mode = "none";
defparam \OUTPUT[25]~I .input_sync_reset = "none";
defparam \OUTPUT[25]~I .oe_async_reset = "none";
defparam \OUTPUT[25]~I .oe_power_up = "low";
defparam \OUTPUT[25]~I .oe_register_mode = "none";
defparam \OUTPUT[25]~I .oe_sync_reset = "none";
defparam \OUTPUT[25]~I .open_drain_output = "true";
defparam \OUTPUT[25]~I .operation_mode = "output";
defparam \OUTPUT[25]~I .output_async_reset = "none";
defparam \OUTPUT[25]~I .output_power_up = "low";
defparam \OUTPUT[25]~I .output_register_mode = "none";
defparam \OUTPUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[24]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [24]));
// synopsys translate_off
defparam \OUTPUT[24]~I .input_async_reset = "none";
defparam \OUTPUT[24]~I .input_power_up = "low";
defparam \OUTPUT[24]~I .input_register_mode = "none";
defparam \OUTPUT[24]~I .input_sync_reset = "none";
defparam \OUTPUT[24]~I .oe_async_reset = "none";
defparam \OUTPUT[24]~I .oe_power_up = "low";
defparam \OUTPUT[24]~I .oe_register_mode = "none";
defparam \OUTPUT[24]~I .oe_sync_reset = "none";
defparam \OUTPUT[24]~I .open_drain_output = "true";
defparam \OUTPUT[24]~I .operation_mode = "output";
defparam \OUTPUT[24]~I .output_async_reset = "none";
defparam \OUTPUT[24]~I .output_power_up = "low";
defparam \OUTPUT[24]~I .output_register_mode = "none";
defparam \OUTPUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[23]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [23]));
// synopsys translate_off
defparam \OUTPUT[23]~I .input_async_reset = "none";
defparam \OUTPUT[23]~I .input_power_up = "low";
defparam \OUTPUT[23]~I .input_register_mode = "none";
defparam \OUTPUT[23]~I .input_sync_reset = "none";
defparam \OUTPUT[23]~I .oe_async_reset = "none";
defparam \OUTPUT[23]~I .oe_power_up = "low";
defparam \OUTPUT[23]~I .oe_register_mode = "none";
defparam \OUTPUT[23]~I .oe_sync_reset = "none";
defparam \OUTPUT[23]~I .open_drain_output = "true";
defparam \OUTPUT[23]~I .operation_mode = "output";
defparam \OUTPUT[23]~I .output_async_reset = "none";
defparam \OUTPUT[23]~I .output_power_up = "low";
defparam \OUTPUT[23]~I .output_register_mode = "none";
defparam \OUTPUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[22]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [22]));
// synopsys translate_off
defparam \OUTPUT[22]~I .input_async_reset = "none";
defparam \OUTPUT[22]~I .input_power_up = "low";
defparam \OUTPUT[22]~I .input_register_mode = "none";
defparam \OUTPUT[22]~I .input_sync_reset = "none";
defparam \OUTPUT[22]~I .oe_async_reset = "none";
defparam \OUTPUT[22]~I .oe_power_up = "low";
defparam \OUTPUT[22]~I .oe_register_mode = "none";
defparam \OUTPUT[22]~I .oe_sync_reset = "none";
defparam \OUTPUT[22]~I .open_drain_output = "true";
defparam \OUTPUT[22]~I .operation_mode = "output";
defparam \OUTPUT[22]~I .output_async_reset = "none";
defparam \OUTPUT[22]~I .output_power_up = "low";
defparam \OUTPUT[22]~I .output_register_mode = "none";
defparam \OUTPUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[21]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [21]));
// synopsys translate_off
defparam \OUTPUT[21]~I .input_async_reset = "none";
defparam \OUTPUT[21]~I .input_power_up = "low";
defparam \OUTPUT[21]~I .input_register_mode = "none";
defparam \OUTPUT[21]~I .input_sync_reset = "none";
defparam \OUTPUT[21]~I .oe_async_reset = "none";
defparam \OUTPUT[21]~I .oe_power_up = "low";
defparam \OUTPUT[21]~I .oe_register_mode = "none";
defparam \OUTPUT[21]~I .oe_sync_reset = "none";
defparam \OUTPUT[21]~I .open_drain_output = "true";
defparam \OUTPUT[21]~I .operation_mode = "output";
defparam \OUTPUT[21]~I .output_async_reset = "none";
defparam \OUTPUT[21]~I .output_power_up = "low";
defparam \OUTPUT[21]~I .output_register_mode = "none";
defparam \OUTPUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[20]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [20]));
// synopsys translate_off
defparam \OUTPUT[20]~I .input_async_reset = "none";
defparam \OUTPUT[20]~I .input_power_up = "low";
defparam \OUTPUT[20]~I .input_register_mode = "none";
defparam \OUTPUT[20]~I .input_sync_reset = "none";
defparam \OUTPUT[20]~I .oe_async_reset = "none";
defparam \OUTPUT[20]~I .oe_power_up = "low";
defparam \OUTPUT[20]~I .oe_register_mode = "none";
defparam \OUTPUT[20]~I .oe_sync_reset = "none";
defparam \OUTPUT[20]~I .open_drain_output = "true";
defparam \OUTPUT[20]~I .operation_mode = "output";
defparam \OUTPUT[20]~I .output_async_reset = "none";
defparam \OUTPUT[20]~I .output_power_up = "low";
defparam \OUTPUT[20]~I .output_register_mode = "none";
defparam \OUTPUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[19]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [19]));
// synopsys translate_off
defparam \OUTPUT[19]~I .input_async_reset = "none";
defparam \OUTPUT[19]~I .input_power_up = "low";
defparam \OUTPUT[19]~I .input_register_mode = "none";
defparam \OUTPUT[19]~I .input_sync_reset = "none";
defparam \OUTPUT[19]~I .oe_async_reset = "none";
defparam \OUTPUT[19]~I .oe_power_up = "low";
defparam \OUTPUT[19]~I .oe_register_mode = "none";
defparam \OUTPUT[19]~I .oe_sync_reset = "none";
defparam \OUTPUT[19]~I .open_drain_output = "true";
defparam \OUTPUT[19]~I .operation_mode = "output";
defparam \OUTPUT[19]~I .output_async_reset = "none";
defparam \OUTPUT[19]~I .output_power_up = "low";
defparam \OUTPUT[19]~I .output_register_mode = "none";
defparam \OUTPUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[18]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [18]));
// synopsys translate_off
defparam \OUTPUT[18]~I .input_async_reset = "none";
defparam \OUTPUT[18]~I .input_power_up = "low";
defparam \OUTPUT[18]~I .input_register_mode = "none";
defparam \OUTPUT[18]~I .input_sync_reset = "none";
defparam \OUTPUT[18]~I .oe_async_reset = "none";
defparam \OUTPUT[18]~I .oe_power_up = "low";
defparam \OUTPUT[18]~I .oe_register_mode = "none";
defparam \OUTPUT[18]~I .oe_sync_reset = "none";
defparam \OUTPUT[18]~I .open_drain_output = "true";
defparam \OUTPUT[18]~I .operation_mode = "output";
defparam \OUTPUT[18]~I .output_async_reset = "none";
defparam \OUTPUT[18]~I .output_power_up = "low";
defparam \OUTPUT[18]~I .output_register_mode = "none";
defparam \OUTPUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[17]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [17]));
// synopsys translate_off
defparam \OUTPUT[17]~I .input_async_reset = "none";
defparam \OUTPUT[17]~I .input_power_up = "low";
defparam \OUTPUT[17]~I .input_register_mode = "none";
defparam \OUTPUT[17]~I .input_sync_reset = "none";
defparam \OUTPUT[17]~I .oe_async_reset = "none";
defparam \OUTPUT[17]~I .oe_power_up = "low";
defparam \OUTPUT[17]~I .oe_register_mode = "none";
defparam \OUTPUT[17]~I .oe_sync_reset = "none";
defparam \OUTPUT[17]~I .open_drain_output = "true";
defparam \OUTPUT[17]~I .operation_mode = "output";
defparam \OUTPUT[17]~I .output_async_reset = "none";
defparam \OUTPUT[17]~I .output_power_up = "low";
defparam \OUTPUT[17]~I .output_register_mode = "none";
defparam \OUTPUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[16]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [16]));
// synopsys translate_off
defparam \OUTPUT[16]~I .input_async_reset = "none";
defparam \OUTPUT[16]~I .input_power_up = "low";
defparam \OUTPUT[16]~I .input_register_mode = "none";
defparam \OUTPUT[16]~I .input_sync_reset = "none";
defparam \OUTPUT[16]~I .oe_async_reset = "none";
defparam \OUTPUT[16]~I .oe_power_up = "low";
defparam \OUTPUT[16]~I .oe_register_mode = "none";
defparam \OUTPUT[16]~I .oe_sync_reset = "none";
defparam \OUTPUT[16]~I .open_drain_output = "true";
defparam \OUTPUT[16]~I .operation_mode = "output";
defparam \OUTPUT[16]~I .output_async_reset = "none";
defparam \OUTPUT[16]~I .output_power_up = "low";
defparam \OUTPUT[16]~I .output_register_mode = "none";
defparam \OUTPUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[15]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [15]));
// synopsys translate_off
defparam \OUTPUT[15]~I .input_async_reset = "none";
defparam \OUTPUT[15]~I .input_power_up = "low";
defparam \OUTPUT[15]~I .input_register_mode = "none";
defparam \OUTPUT[15]~I .input_sync_reset = "none";
defparam \OUTPUT[15]~I .oe_async_reset = "none";
defparam \OUTPUT[15]~I .oe_power_up = "low";
defparam \OUTPUT[15]~I .oe_register_mode = "none";
defparam \OUTPUT[15]~I .oe_sync_reset = "none";
defparam \OUTPUT[15]~I .open_drain_output = "true";
defparam \OUTPUT[15]~I .operation_mode = "output";
defparam \OUTPUT[15]~I .output_async_reset = "none";
defparam \OUTPUT[15]~I .output_power_up = "low";
defparam \OUTPUT[15]~I .output_register_mode = "none";
defparam \OUTPUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[14]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [14]));
// synopsys translate_off
defparam \OUTPUT[14]~I .input_async_reset = "none";
defparam \OUTPUT[14]~I .input_power_up = "low";
defparam \OUTPUT[14]~I .input_register_mode = "none";
defparam \OUTPUT[14]~I .input_sync_reset = "none";
defparam \OUTPUT[14]~I .oe_async_reset = "none";
defparam \OUTPUT[14]~I .oe_power_up = "low";
defparam \OUTPUT[14]~I .oe_register_mode = "none";
defparam \OUTPUT[14]~I .oe_sync_reset = "none";
defparam \OUTPUT[14]~I .open_drain_output = "true";
defparam \OUTPUT[14]~I .operation_mode = "output";
defparam \OUTPUT[14]~I .output_async_reset = "none";
defparam \OUTPUT[14]~I .output_power_up = "low";
defparam \OUTPUT[14]~I .output_register_mode = "none";
defparam \OUTPUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[13]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [13]));
// synopsys translate_off
defparam \OUTPUT[13]~I .input_async_reset = "none";
defparam \OUTPUT[13]~I .input_power_up = "low";
defparam \OUTPUT[13]~I .input_register_mode = "none";
defparam \OUTPUT[13]~I .input_sync_reset = "none";
defparam \OUTPUT[13]~I .oe_async_reset = "none";
defparam \OUTPUT[13]~I .oe_power_up = "low";
defparam \OUTPUT[13]~I .oe_register_mode = "none";
defparam \OUTPUT[13]~I .oe_sync_reset = "none";
defparam \OUTPUT[13]~I .open_drain_output = "true";
defparam \OUTPUT[13]~I .operation_mode = "output";
defparam \OUTPUT[13]~I .output_async_reset = "none";
defparam \OUTPUT[13]~I .output_power_up = "low";
defparam \OUTPUT[13]~I .output_register_mode = "none";
defparam \OUTPUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[12]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [12]));
// synopsys translate_off
defparam \OUTPUT[12]~I .input_async_reset = "none";
defparam \OUTPUT[12]~I .input_power_up = "low";
defparam \OUTPUT[12]~I .input_register_mode = "none";
defparam \OUTPUT[12]~I .input_sync_reset = "none";
defparam \OUTPUT[12]~I .oe_async_reset = "none";
defparam \OUTPUT[12]~I .oe_power_up = "low";
defparam \OUTPUT[12]~I .oe_register_mode = "none";
defparam \OUTPUT[12]~I .oe_sync_reset = "none";
defparam \OUTPUT[12]~I .open_drain_output = "true";
defparam \OUTPUT[12]~I .operation_mode = "output";
defparam \OUTPUT[12]~I .output_async_reset = "none";
defparam \OUTPUT[12]~I .output_power_up = "low";
defparam \OUTPUT[12]~I .output_register_mode = "none";
defparam \OUTPUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[11]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [11]));
// synopsys translate_off
defparam \OUTPUT[11]~I .input_async_reset = "none";
defparam \OUTPUT[11]~I .input_power_up = "low";
defparam \OUTPUT[11]~I .input_register_mode = "none";
defparam \OUTPUT[11]~I .input_sync_reset = "none";
defparam \OUTPUT[11]~I .oe_async_reset = "none";
defparam \OUTPUT[11]~I .oe_power_up = "low";
defparam \OUTPUT[11]~I .oe_register_mode = "none";
defparam \OUTPUT[11]~I .oe_sync_reset = "none";
defparam \OUTPUT[11]~I .open_drain_output = "true";
defparam \OUTPUT[11]~I .operation_mode = "output";
defparam \OUTPUT[11]~I .output_async_reset = "none";
defparam \OUTPUT[11]~I .output_power_up = "low";
defparam \OUTPUT[11]~I .output_register_mode = "none";
defparam \OUTPUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[10]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [10]));
// synopsys translate_off
defparam \OUTPUT[10]~I .input_async_reset = "none";
defparam \OUTPUT[10]~I .input_power_up = "low";
defparam \OUTPUT[10]~I .input_register_mode = "none";
defparam \OUTPUT[10]~I .input_sync_reset = "none";
defparam \OUTPUT[10]~I .oe_async_reset = "none";
defparam \OUTPUT[10]~I .oe_power_up = "low";
defparam \OUTPUT[10]~I .oe_register_mode = "none";
defparam \OUTPUT[10]~I .oe_sync_reset = "none";
defparam \OUTPUT[10]~I .open_drain_output = "true";
defparam \OUTPUT[10]~I .operation_mode = "output";
defparam \OUTPUT[10]~I .output_async_reset = "none";
defparam \OUTPUT[10]~I .output_power_up = "low";
defparam \OUTPUT[10]~I .output_register_mode = "none";
defparam \OUTPUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[9]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [9]));
// synopsys translate_off
defparam \OUTPUT[9]~I .input_async_reset = "none";
defparam \OUTPUT[9]~I .input_power_up = "low";
defparam \OUTPUT[9]~I .input_register_mode = "none";
defparam \OUTPUT[9]~I .input_sync_reset = "none";
defparam \OUTPUT[9]~I .oe_async_reset = "none";
defparam \OUTPUT[9]~I .oe_power_up = "low";
defparam \OUTPUT[9]~I .oe_register_mode = "none";
defparam \OUTPUT[9]~I .oe_sync_reset = "none";
defparam \OUTPUT[9]~I .open_drain_output = "true";
defparam \OUTPUT[9]~I .operation_mode = "output";
defparam \OUTPUT[9]~I .output_async_reset = "none";
defparam \OUTPUT[9]~I .output_power_up = "low";
defparam \OUTPUT[9]~I .output_register_mode = "none";
defparam \OUTPUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[8]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [8]));
// synopsys translate_off
defparam \OUTPUT[8]~I .input_async_reset = "none";
defparam \OUTPUT[8]~I .input_power_up = "low";
defparam \OUTPUT[8]~I .input_register_mode = "none";
defparam \OUTPUT[8]~I .input_sync_reset = "none";
defparam \OUTPUT[8]~I .oe_async_reset = "none";
defparam \OUTPUT[8]~I .oe_power_up = "low";
defparam \OUTPUT[8]~I .oe_register_mode = "none";
defparam \OUTPUT[8]~I .oe_sync_reset = "none";
defparam \OUTPUT[8]~I .open_drain_output = "true";
defparam \OUTPUT[8]~I .operation_mode = "output";
defparam \OUTPUT[8]~I .output_async_reset = "none";
defparam \OUTPUT[8]~I .output_power_up = "low";
defparam \OUTPUT[8]~I .output_register_mode = "none";
defparam \OUTPUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[7]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [7]));
// synopsys translate_off
defparam \OUTPUT[7]~I .input_async_reset = "none";
defparam \OUTPUT[7]~I .input_power_up = "low";
defparam \OUTPUT[7]~I .input_register_mode = "none";
defparam \OUTPUT[7]~I .input_sync_reset = "none";
defparam \OUTPUT[7]~I .oe_async_reset = "none";
defparam \OUTPUT[7]~I .oe_power_up = "low";
defparam \OUTPUT[7]~I .oe_register_mode = "none";
defparam \OUTPUT[7]~I .oe_sync_reset = "none";
defparam \OUTPUT[7]~I .open_drain_output = "true";
defparam \OUTPUT[7]~I .operation_mode = "output";
defparam \OUTPUT[7]~I .output_async_reset = "none";
defparam \OUTPUT[7]~I .output_power_up = "low";
defparam \OUTPUT[7]~I .output_register_mode = "none";
defparam \OUTPUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[6]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [6]));
// synopsys translate_off
defparam \OUTPUT[6]~I .input_async_reset = "none";
defparam \OUTPUT[6]~I .input_power_up = "low";
defparam \OUTPUT[6]~I .input_register_mode = "none";
defparam \OUTPUT[6]~I .input_sync_reset = "none";
defparam \OUTPUT[6]~I .oe_async_reset = "none";
defparam \OUTPUT[6]~I .oe_power_up = "low";
defparam \OUTPUT[6]~I .oe_register_mode = "none";
defparam \OUTPUT[6]~I .oe_sync_reset = "none";
defparam \OUTPUT[6]~I .open_drain_output = "true";
defparam \OUTPUT[6]~I .operation_mode = "output";
defparam \OUTPUT[6]~I .output_async_reset = "none";
defparam \OUTPUT[6]~I .output_power_up = "low";
defparam \OUTPUT[6]~I .output_register_mode = "none";
defparam \OUTPUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[5]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [5]));
// synopsys translate_off
defparam \OUTPUT[5]~I .input_async_reset = "none";
defparam \OUTPUT[5]~I .input_power_up = "low";
defparam \OUTPUT[5]~I .input_register_mode = "none";
defparam \OUTPUT[5]~I .input_sync_reset = "none";
defparam \OUTPUT[5]~I .oe_async_reset = "none";
defparam \OUTPUT[5]~I .oe_power_up = "low";
defparam \OUTPUT[5]~I .oe_register_mode = "none";
defparam \OUTPUT[5]~I .oe_sync_reset = "none";
defparam \OUTPUT[5]~I .open_drain_output = "true";
defparam \OUTPUT[5]~I .operation_mode = "output";
defparam \OUTPUT[5]~I .output_async_reset = "none";
defparam \OUTPUT[5]~I .output_power_up = "low";
defparam \OUTPUT[5]~I .output_register_mode = "none";
defparam \OUTPUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[4]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [4]));
// synopsys translate_off
defparam \OUTPUT[4]~I .input_async_reset = "none";
defparam \OUTPUT[4]~I .input_power_up = "low";
defparam \OUTPUT[4]~I .input_register_mode = "none";
defparam \OUTPUT[4]~I .input_sync_reset = "none";
defparam \OUTPUT[4]~I .oe_async_reset = "none";
defparam \OUTPUT[4]~I .oe_power_up = "low";
defparam \OUTPUT[4]~I .oe_register_mode = "none";
defparam \OUTPUT[4]~I .oe_sync_reset = "none";
defparam \OUTPUT[4]~I .open_drain_output = "true";
defparam \OUTPUT[4]~I .operation_mode = "output";
defparam \OUTPUT[4]~I .output_async_reset = "none";
defparam \OUTPUT[4]~I .output_power_up = "low";
defparam \OUTPUT[4]~I .output_register_mode = "none";
defparam \OUTPUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[3]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [3]));
// synopsys translate_off
defparam \OUTPUT[3]~I .input_async_reset = "none";
defparam \OUTPUT[3]~I .input_power_up = "low";
defparam \OUTPUT[3]~I .input_register_mode = "none";
defparam \OUTPUT[3]~I .input_sync_reset = "none";
defparam \OUTPUT[3]~I .oe_async_reset = "none";
defparam \OUTPUT[3]~I .oe_power_up = "low";
defparam \OUTPUT[3]~I .oe_register_mode = "none";
defparam \OUTPUT[3]~I .oe_sync_reset = "none";
defparam \OUTPUT[3]~I .open_drain_output = "true";
defparam \OUTPUT[3]~I .operation_mode = "output";
defparam \OUTPUT[3]~I .output_async_reset = "none";
defparam \OUTPUT[3]~I .output_power_up = "low";
defparam \OUTPUT[3]~I .output_register_mode = "none";
defparam \OUTPUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[2]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [2]));
// synopsys translate_off
defparam \OUTPUT[2]~I .input_async_reset = "none";
defparam \OUTPUT[2]~I .input_power_up = "low";
defparam \OUTPUT[2]~I .input_register_mode = "none";
defparam \OUTPUT[2]~I .input_sync_reset = "none";
defparam \OUTPUT[2]~I .oe_async_reset = "none";
defparam \OUTPUT[2]~I .oe_power_up = "low";
defparam \OUTPUT[2]~I .oe_register_mode = "none";
defparam \OUTPUT[2]~I .oe_sync_reset = "none";
defparam \OUTPUT[2]~I .open_drain_output = "true";
defparam \OUTPUT[2]~I .operation_mode = "output";
defparam \OUTPUT[2]~I .output_async_reset = "none";
defparam \OUTPUT[2]~I .output_power_up = "low";
defparam \OUTPUT[2]~I .output_register_mode = "none";
defparam \OUTPUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[1]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [1]));
// synopsys translate_off
defparam \OUTPUT[1]~I .input_async_reset = "none";
defparam \OUTPUT[1]~I .input_power_up = "low";
defparam \OUTPUT[1]~I .input_register_mode = "none";
defparam \OUTPUT[1]~I .input_sync_reset = "none";
defparam \OUTPUT[1]~I .oe_async_reset = "none";
defparam \OUTPUT[1]~I .oe_power_up = "low";
defparam \OUTPUT[1]~I .oe_register_mode = "none";
defparam \OUTPUT[1]~I .oe_sync_reset = "none";
defparam \OUTPUT[1]~I .open_drain_output = "true";
defparam \OUTPUT[1]~I .operation_mode = "output";
defparam \OUTPUT[1]~I .output_async_reset = "none";
defparam \OUTPUT[1]~I .output_power_up = "low";
defparam \OUTPUT[1]~I .output_register_mode = "none";
defparam \OUTPUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT[0]~I (
	.datain(!\OUT_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(\OUTPUT [0]));
// synopsys translate_off
defparam \OUTPUT[0]~I .input_async_reset = "none";
defparam \OUTPUT[0]~I .input_power_up = "low";
defparam \OUTPUT[0]~I .input_register_mode = "none";
defparam \OUTPUT[0]~I .input_sync_reset = "none";
defparam \OUTPUT[0]~I .oe_async_reset = "none";
defparam \OUTPUT[0]~I .oe_power_up = "low";
defparam \OUTPUT[0]~I .oe_register_mode = "none";
defparam \OUTPUT[0]~I .oe_sync_reset = "none";
defparam \OUTPUT[0]~I .open_drain_output = "true";
defparam \OUTPUT[0]~I .operation_mode = "output";
defparam \OUTPUT[0]~I .output_async_reset = "none";
defparam \OUTPUT[0]~I .output_power_up = "low";
defparam \OUTPUT[0]~I .output_register_mode = "none";
defparam \OUTPUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[31]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[31]));
// synopsys translate_off
defparam \OUTPUT_MEM[31]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[31]~I .input_power_up = "low";
defparam \OUTPUT_MEM[31]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[31]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[31]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[31]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[31]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[31]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[31]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[31]~I .operation_mode = "output";
defparam \OUTPUT_MEM[31]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[31]~I .output_power_up = "low";
defparam \OUTPUT_MEM[31]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[30]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[30]));
// synopsys translate_off
defparam \OUTPUT_MEM[30]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[30]~I .input_power_up = "low";
defparam \OUTPUT_MEM[30]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[30]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[30]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[30]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[30]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[30]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[30]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[30]~I .operation_mode = "output";
defparam \OUTPUT_MEM[30]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[30]~I .output_power_up = "low";
defparam \OUTPUT_MEM[30]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[29]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[29]));
// synopsys translate_off
defparam \OUTPUT_MEM[29]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[29]~I .input_power_up = "low";
defparam \OUTPUT_MEM[29]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[29]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[29]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[29]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[29]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[29]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[29]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[29]~I .operation_mode = "output";
defparam \OUTPUT_MEM[29]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[29]~I .output_power_up = "low";
defparam \OUTPUT_MEM[29]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[28]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[28]));
// synopsys translate_off
defparam \OUTPUT_MEM[28]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[28]~I .input_power_up = "low";
defparam \OUTPUT_MEM[28]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[28]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[28]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[28]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[28]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[28]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[28]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[28]~I .operation_mode = "output";
defparam \OUTPUT_MEM[28]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[28]~I .output_power_up = "low";
defparam \OUTPUT_MEM[28]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[27]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[27]));
// synopsys translate_off
defparam \OUTPUT_MEM[27]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[27]~I .input_power_up = "low";
defparam \OUTPUT_MEM[27]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[27]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[27]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[27]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[27]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[27]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[27]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[27]~I .operation_mode = "output";
defparam \OUTPUT_MEM[27]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[27]~I .output_power_up = "low";
defparam \OUTPUT_MEM[27]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[26]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[26]));
// synopsys translate_off
defparam \OUTPUT_MEM[26]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[26]~I .input_power_up = "low";
defparam \OUTPUT_MEM[26]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[26]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[26]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[26]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[26]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[26]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[26]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[26]~I .operation_mode = "output";
defparam \OUTPUT_MEM[26]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[26]~I .output_power_up = "low";
defparam \OUTPUT_MEM[26]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[25]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[25]));
// synopsys translate_off
defparam \OUTPUT_MEM[25]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[25]~I .input_power_up = "low";
defparam \OUTPUT_MEM[25]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[25]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[25]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[25]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[25]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[25]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[25]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[25]~I .operation_mode = "output";
defparam \OUTPUT_MEM[25]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[25]~I .output_power_up = "low";
defparam \OUTPUT_MEM[25]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[24]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[24]));
// synopsys translate_off
defparam \OUTPUT_MEM[24]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[24]~I .input_power_up = "low";
defparam \OUTPUT_MEM[24]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[24]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[24]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[24]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[24]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[24]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[24]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[24]~I .operation_mode = "output";
defparam \OUTPUT_MEM[24]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[24]~I .output_power_up = "low";
defparam \OUTPUT_MEM[24]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[23]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[23]));
// synopsys translate_off
defparam \OUTPUT_MEM[23]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[23]~I .input_power_up = "low";
defparam \OUTPUT_MEM[23]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[23]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[23]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[23]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[23]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[23]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[23]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[23]~I .operation_mode = "output";
defparam \OUTPUT_MEM[23]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[23]~I .output_power_up = "low";
defparam \OUTPUT_MEM[23]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[22]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[22]));
// synopsys translate_off
defparam \OUTPUT_MEM[22]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[22]~I .input_power_up = "low";
defparam \OUTPUT_MEM[22]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[22]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[22]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[22]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[22]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[22]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[22]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[22]~I .operation_mode = "output";
defparam \OUTPUT_MEM[22]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[22]~I .output_power_up = "low";
defparam \OUTPUT_MEM[22]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[21]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[21]));
// synopsys translate_off
defparam \OUTPUT_MEM[21]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[21]~I .input_power_up = "low";
defparam \OUTPUT_MEM[21]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[21]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[21]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[21]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[21]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[21]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[21]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[21]~I .operation_mode = "output";
defparam \OUTPUT_MEM[21]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[21]~I .output_power_up = "low";
defparam \OUTPUT_MEM[21]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[20]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[20]));
// synopsys translate_off
defparam \OUTPUT_MEM[20]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[20]~I .input_power_up = "low";
defparam \OUTPUT_MEM[20]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[20]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[20]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[20]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[20]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[20]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[20]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[20]~I .operation_mode = "output";
defparam \OUTPUT_MEM[20]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[20]~I .output_power_up = "low";
defparam \OUTPUT_MEM[20]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[19]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[19]));
// synopsys translate_off
defparam \OUTPUT_MEM[19]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[19]~I .input_power_up = "low";
defparam \OUTPUT_MEM[19]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[19]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[19]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[19]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[19]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[19]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[19]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[19]~I .operation_mode = "output";
defparam \OUTPUT_MEM[19]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[19]~I .output_power_up = "low";
defparam \OUTPUT_MEM[19]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[18]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[18]));
// synopsys translate_off
defparam \OUTPUT_MEM[18]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[18]~I .input_power_up = "low";
defparam \OUTPUT_MEM[18]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[18]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[18]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[18]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[18]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[18]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[18]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[18]~I .operation_mode = "output";
defparam \OUTPUT_MEM[18]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[18]~I .output_power_up = "low";
defparam \OUTPUT_MEM[18]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[17]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[17]));
// synopsys translate_off
defparam \OUTPUT_MEM[17]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[17]~I .input_power_up = "low";
defparam \OUTPUT_MEM[17]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[17]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[17]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[17]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[17]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[17]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[17]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[17]~I .operation_mode = "output";
defparam \OUTPUT_MEM[17]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[17]~I .output_power_up = "low";
defparam \OUTPUT_MEM[17]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[16]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[16]));
// synopsys translate_off
defparam \OUTPUT_MEM[16]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[16]~I .input_power_up = "low";
defparam \OUTPUT_MEM[16]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[16]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[16]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[16]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[16]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[16]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[16]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[16]~I .operation_mode = "output";
defparam \OUTPUT_MEM[16]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[16]~I .output_power_up = "low";
defparam \OUTPUT_MEM[16]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[15]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[15]));
// synopsys translate_off
defparam \OUTPUT_MEM[15]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[15]~I .input_power_up = "low";
defparam \OUTPUT_MEM[15]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[15]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[15]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[15]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[15]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[15]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[15]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[15]~I .operation_mode = "output";
defparam \OUTPUT_MEM[15]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[15]~I .output_power_up = "low";
defparam \OUTPUT_MEM[15]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[14]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[14]));
// synopsys translate_off
defparam \OUTPUT_MEM[14]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[14]~I .input_power_up = "low";
defparam \OUTPUT_MEM[14]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[14]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[14]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[14]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[14]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[14]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[14]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[14]~I .operation_mode = "output";
defparam \OUTPUT_MEM[14]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[14]~I .output_power_up = "low";
defparam \OUTPUT_MEM[14]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[13]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[13]));
// synopsys translate_off
defparam \OUTPUT_MEM[13]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[13]~I .input_power_up = "low";
defparam \OUTPUT_MEM[13]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[13]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[13]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[13]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[13]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[13]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[13]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[13]~I .operation_mode = "output";
defparam \OUTPUT_MEM[13]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[13]~I .output_power_up = "low";
defparam \OUTPUT_MEM[13]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[12]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[12]));
// synopsys translate_off
defparam \OUTPUT_MEM[12]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[12]~I .input_power_up = "low";
defparam \OUTPUT_MEM[12]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[12]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[12]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[12]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[12]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[12]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[12]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[12]~I .operation_mode = "output";
defparam \OUTPUT_MEM[12]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[12]~I .output_power_up = "low";
defparam \OUTPUT_MEM[12]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[11]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[11]));
// synopsys translate_off
defparam \OUTPUT_MEM[11]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[11]~I .input_power_up = "low";
defparam \OUTPUT_MEM[11]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[11]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[11]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[11]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[11]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[11]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[11]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[11]~I .operation_mode = "output";
defparam \OUTPUT_MEM[11]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[11]~I .output_power_up = "low";
defparam \OUTPUT_MEM[11]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[10]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[10]));
// synopsys translate_off
defparam \OUTPUT_MEM[10]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[10]~I .input_power_up = "low";
defparam \OUTPUT_MEM[10]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[10]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[10]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[10]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[10]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[10]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[10]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[10]~I .operation_mode = "output";
defparam \OUTPUT_MEM[10]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[10]~I .output_power_up = "low";
defparam \OUTPUT_MEM[10]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[9]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[9]));
// synopsys translate_off
defparam \OUTPUT_MEM[9]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[9]~I .input_power_up = "low";
defparam \OUTPUT_MEM[9]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[9]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[9]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[9]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[9]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[9]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[9]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[9]~I .operation_mode = "output";
defparam \OUTPUT_MEM[9]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[9]~I .output_power_up = "low";
defparam \OUTPUT_MEM[9]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[8]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[8]));
// synopsys translate_off
defparam \OUTPUT_MEM[8]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[8]~I .input_power_up = "low";
defparam \OUTPUT_MEM[8]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[8]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[8]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[8]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[8]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[8]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[8]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[8]~I .operation_mode = "output";
defparam \OUTPUT_MEM[8]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[8]~I .output_power_up = "low";
defparam \OUTPUT_MEM[8]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[7]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[7]));
// synopsys translate_off
defparam \OUTPUT_MEM[7]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[7]~I .input_power_up = "low";
defparam \OUTPUT_MEM[7]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[7]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[7]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[7]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[7]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[7]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[7]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[7]~I .operation_mode = "output";
defparam \OUTPUT_MEM[7]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[7]~I .output_power_up = "low";
defparam \OUTPUT_MEM[7]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[6]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[6]));
// synopsys translate_off
defparam \OUTPUT_MEM[6]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[6]~I .input_power_up = "low";
defparam \OUTPUT_MEM[6]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[6]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[6]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[6]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[6]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[6]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[6]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[6]~I .operation_mode = "output";
defparam \OUTPUT_MEM[6]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[6]~I .output_power_up = "low";
defparam \OUTPUT_MEM[6]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[5]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[5]));
// synopsys translate_off
defparam \OUTPUT_MEM[5]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[5]~I .input_power_up = "low";
defparam \OUTPUT_MEM[5]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[5]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[5]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[5]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[5]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[5]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[5]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[5]~I .operation_mode = "output";
defparam \OUTPUT_MEM[5]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[5]~I .output_power_up = "low";
defparam \OUTPUT_MEM[5]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[4]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[4]));
// synopsys translate_off
defparam \OUTPUT_MEM[4]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[4]~I .input_power_up = "low";
defparam \OUTPUT_MEM[4]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[4]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[4]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[4]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[4]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[4]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[4]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[4]~I .operation_mode = "output";
defparam \OUTPUT_MEM[4]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[4]~I .output_power_up = "low";
defparam \OUTPUT_MEM[4]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[3]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[3]));
// synopsys translate_off
defparam \OUTPUT_MEM[3]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[3]~I .input_power_up = "low";
defparam \OUTPUT_MEM[3]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[3]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[3]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[3]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[3]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[3]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[3]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[3]~I .operation_mode = "output";
defparam \OUTPUT_MEM[3]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[3]~I .output_power_up = "low";
defparam \OUTPUT_MEM[3]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[2]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[2]));
// synopsys translate_off
defparam \OUTPUT_MEM[2]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[2]~I .input_power_up = "low";
defparam \OUTPUT_MEM[2]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[2]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[2]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[2]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[2]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[2]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[2]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[2]~I .operation_mode = "output";
defparam \OUTPUT_MEM[2]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[2]~I .output_power_up = "low";
defparam \OUTPUT_MEM[2]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[1]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[1]));
// synopsys translate_off
defparam \OUTPUT_MEM[1]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[1]~I .input_power_up = "low";
defparam \OUTPUT_MEM[1]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[1]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[1]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[1]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[1]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[1]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[1]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[1]~I .operation_mode = "output";
defparam \OUTPUT_MEM[1]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[1]~I .output_power_up = "low";
defparam \OUTPUT_MEM[1]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUTPUT_MEM[0]~I (
	.datain(!\OUT_MEM_EN~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUTPUT_MEM[0]));
// synopsys translate_off
defparam \OUTPUT_MEM[0]~I .input_async_reset = "none";
defparam \OUTPUT_MEM[0]~I .input_power_up = "low";
defparam \OUTPUT_MEM[0]~I .input_register_mode = "none";
defparam \OUTPUT_MEM[0]~I .input_sync_reset = "none";
defparam \OUTPUT_MEM[0]~I .oe_async_reset = "none";
defparam \OUTPUT_MEM[0]~I .oe_power_up = "low";
defparam \OUTPUT_MEM[0]~I .oe_register_mode = "none";
defparam \OUTPUT_MEM[0]~I .oe_sync_reset = "none";
defparam \OUTPUT_MEM[0]~I .open_drain_output = "true";
defparam \OUTPUT_MEM[0]~I .operation_mode = "output";
defparam \OUTPUT_MEM[0]~I .output_async_reset = "none";
defparam \OUTPUT_MEM[0]~I .output_power_up = "low";
defparam \OUTPUT_MEM[0]~I .output_register_mode = "none";
defparam \OUTPUT_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \LOAD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LOAD));
// synopsys translate_off
defparam \LOAD~I .input_async_reset = "none";
defparam \LOAD~I .input_power_up = "low";
defparam \LOAD~I .input_register_mode = "none";
defparam \LOAD~I .input_sync_reset = "none";
defparam \LOAD~I .oe_async_reset = "none";
defparam \LOAD~I .oe_power_up = "low";
defparam \LOAD~I .oe_register_mode = "none";
defparam \LOAD~I .oe_sync_reset = "none";
defparam \LOAD~I .operation_mode = "input";
defparam \LOAD~I .output_async_reset = "none";
defparam \LOAD~I .output_power_up = "low";
defparam \LOAD~I .output_register_mode = "none";
defparam \LOAD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \WRITE_EN~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(WRITE_EN));
// synopsys translate_off
defparam \WRITE_EN~I .input_async_reset = "none";
defparam \WRITE_EN~I .input_power_up = "low";
defparam \WRITE_EN~I .input_register_mode = "none";
defparam \WRITE_EN~I .input_sync_reset = "none";
defparam \WRITE_EN~I .oe_async_reset = "none";
defparam \WRITE_EN~I .oe_power_up = "low";
defparam \WRITE_EN~I .oe_register_mode = "none";
defparam \WRITE_EN~I .oe_sync_reset = "none";
defparam \WRITE_EN~I .operation_mode = "input";
defparam \WRITE_EN~I .output_async_reset = "none";
defparam \WRITE_EN~I .output_power_up = "low";
defparam \WRITE_EN~I .output_register_mode = "none";
defparam \WRITE_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[31]));
// synopsys translate_off
defparam \IN_MEM[31]~I .input_async_reset = "none";
defparam \IN_MEM[31]~I .input_power_up = "low";
defparam \IN_MEM[31]~I .input_register_mode = "none";
defparam \IN_MEM[31]~I .input_sync_reset = "none";
defparam \IN_MEM[31]~I .oe_async_reset = "none";
defparam \IN_MEM[31]~I .oe_power_up = "low";
defparam \IN_MEM[31]~I .oe_register_mode = "none";
defparam \IN_MEM[31]~I .oe_sync_reset = "none";
defparam \IN_MEM[31]~I .operation_mode = "input";
defparam \IN_MEM[31]~I .output_async_reset = "none";
defparam \IN_MEM[31]~I .output_power_up = "low";
defparam \IN_MEM[31]~I .output_register_mode = "none";
defparam \IN_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[30]));
// synopsys translate_off
defparam \IN_MEM[30]~I .input_async_reset = "none";
defparam \IN_MEM[30]~I .input_power_up = "low";
defparam \IN_MEM[30]~I .input_register_mode = "none";
defparam \IN_MEM[30]~I .input_sync_reset = "none";
defparam \IN_MEM[30]~I .oe_async_reset = "none";
defparam \IN_MEM[30]~I .oe_power_up = "low";
defparam \IN_MEM[30]~I .oe_register_mode = "none";
defparam \IN_MEM[30]~I .oe_sync_reset = "none";
defparam \IN_MEM[30]~I .operation_mode = "input";
defparam \IN_MEM[30]~I .output_async_reset = "none";
defparam \IN_MEM[30]~I .output_power_up = "low";
defparam \IN_MEM[30]~I .output_register_mode = "none";
defparam \IN_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[29]));
// synopsys translate_off
defparam \IN_MEM[29]~I .input_async_reset = "none";
defparam \IN_MEM[29]~I .input_power_up = "low";
defparam \IN_MEM[29]~I .input_register_mode = "none";
defparam \IN_MEM[29]~I .input_sync_reset = "none";
defparam \IN_MEM[29]~I .oe_async_reset = "none";
defparam \IN_MEM[29]~I .oe_power_up = "low";
defparam \IN_MEM[29]~I .oe_register_mode = "none";
defparam \IN_MEM[29]~I .oe_sync_reset = "none";
defparam \IN_MEM[29]~I .operation_mode = "input";
defparam \IN_MEM[29]~I .output_async_reset = "none";
defparam \IN_MEM[29]~I .output_power_up = "low";
defparam \IN_MEM[29]~I .output_register_mode = "none";
defparam \IN_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[28]));
// synopsys translate_off
defparam \IN_MEM[28]~I .input_async_reset = "none";
defparam \IN_MEM[28]~I .input_power_up = "low";
defparam \IN_MEM[28]~I .input_register_mode = "none";
defparam \IN_MEM[28]~I .input_sync_reset = "none";
defparam \IN_MEM[28]~I .oe_async_reset = "none";
defparam \IN_MEM[28]~I .oe_power_up = "low";
defparam \IN_MEM[28]~I .oe_register_mode = "none";
defparam \IN_MEM[28]~I .oe_sync_reset = "none";
defparam \IN_MEM[28]~I .operation_mode = "input";
defparam \IN_MEM[28]~I .output_async_reset = "none";
defparam \IN_MEM[28]~I .output_power_up = "low";
defparam \IN_MEM[28]~I .output_register_mode = "none";
defparam \IN_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[27]));
// synopsys translate_off
defparam \IN_MEM[27]~I .input_async_reset = "none";
defparam \IN_MEM[27]~I .input_power_up = "low";
defparam \IN_MEM[27]~I .input_register_mode = "none";
defparam \IN_MEM[27]~I .input_sync_reset = "none";
defparam \IN_MEM[27]~I .oe_async_reset = "none";
defparam \IN_MEM[27]~I .oe_power_up = "low";
defparam \IN_MEM[27]~I .oe_register_mode = "none";
defparam \IN_MEM[27]~I .oe_sync_reset = "none";
defparam \IN_MEM[27]~I .operation_mode = "input";
defparam \IN_MEM[27]~I .output_async_reset = "none";
defparam \IN_MEM[27]~I .output_power_up = "low";
defparam \IN_MEM[27]~I .output_register_mode = "none";
defparam \IN_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[26]));
// synopsys translate_off
defparam \IN_MEM[26]~I .input_async_reset = "none";
defparam \IN_MEM[26]~I .input_power_up = "low";
defparam \IN_MEM[26]~I .input_register_mode = "none";
defparam \IN_MEM[26]~I .input_sync_reset = "none";
defparam \IN_MEM[26]~I .oe_async_reset = "none";
defparam \IN_MEM[26]~I .oe_power_up = "low";
defparam \IN_MEM[26]~I .oe_register_mode = "none";
defparam \IN_MEM[26]~I .oe_sync_reset = "none";
defparam \IN_MEM[26]~I .operation_mode = "input";
defparam \IN_MEM[26]~I .output_async_reset = "none";
defparam \IN_MEM[26]~I .output_power_up = "low";
defparam \IN_MEM[26]~I .output_register_mode = "none";
defparam \IN_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[25]));
// synopsys translate_off
defparam \IN_MEM[25]~I .input_async_reset = "none";
defparam \IN_MEM[25]~I .input_power_up = "low";
defparam \IN_MEM[25]~I .input_register_mode = "none";
defparam \IN_MEM[25]~I .input_sync_reset = "none";
defparam \IN_MEM[25]~I .oe_async_reset = "none";
defparam \IN_MEM[25]~I .oe_power_up = "low";
defparam \IN_MEM[25]~I .oe_register_mode = "none";
defparam \IN_MEM[25]~I .oe_sync_reset = "none";
defparam \IN_MEM[25]~I .operation_mode = "input";
defparam \IN_MEM[25]~I .output_async_reset = "none";
defparam \IN_MEM[25]~I .output_power_up = "low";
defparam \IN_MEM[25]~I .output_register_mode = "none";
defparam \IN_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[24]));
// synopsys translate_off
defparam \IN_MEM[24]~I .input_async_reset = "none";
defparam \IN_MEM[24]~I .input_power_up = "low";
defparam \IN_MEM[24]~I .input_register_mode = "none";
defparam \IN_MEM[24]~I .input_sync_reset = "none";
defparam \IN_MEM[24]~I .oe_async_reset = "none";
defparam \IN_MEM[24]~I .oe_power_up = "low";
defparam \IN_MEM[24]~I .oe_register_mode = "none";
defparam \IN_MEM[24]~I .oe_sync_reset = "none";
defparam \IN_MEM[24]~I .operation_mode = "input";
defparam \IN_MEM[24]~I .output_async_reset = "none";
defparam \IN_MEM[24]~I .output_power_up = "low";
defparam \IN_MEM[24]~I .output_register_mode = "none";
defparam \IN_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[23]));
// synopsys translate_off
defparam \IN_MEM[23]~I .input_async_reset = "none";
defparam \IN_MEM[23]~I .input_power_up = "low";
defparam \IN_MEM[23]~I .input_register_mode = "none";
defparam \IN_MEM[23]~I .input_sync_reset = "none";
defparam \IN_MEM[23]~I .oe_async_reset = "none";
defparam \IN_MEM[23]~I .oe_power_up = "low";
defparam \IN_MEM[23]~I .oe_register_mode = "none";
defparam \IN_MEM[23]~I .oe_sync_reset = "none";
defparam \IN_MEM[23]~I .operation_mode = "input";
defparam \IN_MEM[23]~I .output_async_reset = "none";
defparam \IN_MEM[23]~I .output_power_up = "low";
defparam \IN_MEM[23]~I .output_register_mode = "none";
defparam \IN_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[22]));
// synopsys translate_off
defparam \IN_MEM[22]~I .input_async_reset = "none";
defparam \IN_MEM[22]~I .input_power_up = "low";
defparam \IN_MEM[22]~I .input_register_mode = "none";
defparam \IN_MEM[22]~I .input_sync_reset = "none";
defparam \IN_MEM[22]~I .oe_async_reset = "none";
defparam \IN_MEM[22]~I .oe_power_up = "low";
defparam \IN_MEM[22]~I .oe_register_mode = "none";
defparam \IN_MEM[22]~I .oe_sync_reset = "none";
defparam \IN_MEM[22]~I .operation_mode = "input";
defparam \IN_MEM[22]~I .output_async_reset = "none";
defparam \IN_MEM[22]~I .output_power_up = "low";
defparam \IN_MEM[22]~I .output_register_mode = "none";
defparam \IN_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[21]));
// synopsys translate_off
defparam \IN_MEM[21]~I .input_async_reset = "none";
defparam \IN_MEM[21]~I .input_power_up = "low";
defparam \IN_MEM[21]~I .input_register_mode = "none";
defparam \IN_MEM[21]~I .input_sync_reset = "none";
defparam \IN_MEM[21]~I .oe_async_reset = "none";
defparam \IN_MEM[21]~I .oe_power_up = "low";
defparam \IN_MEM[21]~I .oe_register_mode = "none";
defparam \IN_MEM[21]~I .oe_sync_reset = "none";
defparam \IN_MEM[21]~I .operation_mode = "input";
defparam \IN_MEM[21]~I .output_async_reset = "none";
defparam \IN_MEM[21]~I .output_power_up = "low";
defparam \IN_MEM[21]~I .output_register_mode = "none";
defparam \IN_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[20]));
// synopsys translate_off
defparam \IN_MEM[20]~I .input_async_reset = "none";
defparam \IN_MEM[20]~I .input_power_up = "low";
defparam \IN_MEM[20]~I .input_register_mode = "none";
defparam \IN_MEM[20]~I .input_sync_reset = "none";
defparam \IN_MEM[20]~I .oe_async_reset = "none";
defparam \IN_MEM[20]~I .oe_power_up = "low";
defparam \IN_MEM[20]~I .oe_register_mode = "none";
defparam \IN_MEM[20]~I .oe_sync_reset = "none";
defparam \IN_MEM[20]~I .operation_mode = "input";
defparam \IN_MEM[20]~I .output_async_reset = "none";
defparam \IN_MEM[20]~I .output_power_up = "low";
defparam \IN_MEM[20]~I .output_register_mode = "none";
defparam \IN_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[19]));
// synopsys translate_off
defparam \IN_MEM[19]~I .input_async_reset = "none";
defparam \IN_MEM[19]~I .input_power_up = "low";
defparam \IN_MEM[19]~I .input_register_mode = "none";
defparam \IN_MEM[19]~I .input_sync_reset = "none";
defparam \IN_MEM[19]~I .oe_async_reset = "none";
defparam \IN_MEM[19]~I .oe_power_up = "low";
defparam \IN_MEM[19]~I .oe_register_mode = "none";
defparam \IN_MEM[19]~I .oe_sync_reset = "none";
defparam \IN_MEM[19]~I .operation_mode = "input";
defparam \IN_MEM[19]~I .output_async_reset = "none";
defparam \IN_MEM[19]~I .output_power_up = "low";
defparam \IN_MEM[19]~I .output_register_mode = "none";
defparam \IN_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[18]));
// synopsys translate_off
defparam \IN_MEM[18]~I .input_async_reset = "none";
defparam \IN_MEM[18]~I .input_power_up = "low";
defparam \IN_MEM[18]~I .input_register_mode = "none";
defparam \IN_MEM[18]~I .input_sync_reset = "none";
defparam \IN_MEM[18]~I .oe_async_reset = "none";
defparam \IN_MEM[18]~I .oe_power_up = "low";
defparam \IN_MEM[18]~I .oe_register_mode = "none";
defparam \IN_MEM[18]~I .oe_sync_reset = "none";
defparam \IN_MEM[18]~I .operation_mode = "input";
defparam \IN_MEM[18]~I .output_async_reset = "none";
defparam \IN_MEM[18]~I .output_power_up = "low";
defparam \IN_MEM[18]~I .output_register_mode = "none";
defparam \IN_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[17]));
// synopsys translate_off
defparam \IN_MEM[17]~I .input_async_reset = "none";
defparam \IN_MEM[17]~I .input_power_up = "low";
defparam \IN_MEM[17]~I .input_register_mode = "none";
defparam \IN_MEM[17]~I .input_sync_reset = "none";
defparam \IN_MEM[17]~I .oe_async_reset = "none";
defparam \IN_MEM[17]~I .oe_power_up = "low";
defparam \IN_MEM[17]~I .oe_register_mode = "none";
defparam \IN_MEM[17]~I .oe_sync_reset = "none";
defparam \IN_MEM[17]~I .operation_mode = "input";
defparam \IN_MEM[17]~I .output_async_reset = "none";
defparam \IN_MEM[17]~I .output_power_up = "low";
defparam \IN_MEM[17]~I .output_register_mode = "none";
defparam \IN_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[16]));
// synopsys translate_off
defparam \IN_MEM[16]~I .input_async_reset = "none";
defparam \IN_MEM[16]~I .input_power_up = "low";
defparam \IN_MEM[16]~I .input_register_mode = "none";
defparam \IN_MEM[16]~I .input_sync_reset = "none";
defparam \IN_MEM[16]~I .oe_async_reset = "none";
defparam \IN_MEM[16]~I .oe_power_up = "low";
defparam \IN_MEM[16]~I .oe_register_mode = "none";
defparam \IN_MEM[16]~I .oe_sync_reset = "none";
defparam \IN_MEM[16]~I .operation_mode = "input";
defparam \IN_MEM[16]~I .output_async_reset = "none";
defparam \IN_MEM[16]~I .output_power_up = "low";
defparam \IN_MEM[16]~I .output_register_mode = "none";
defparam \IN_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[15]));
// synopsys translate_off
defparam \IN_MEM[15]~I .input_async_reset = "none";
defparam \IN_MEM[15]~I .input_power_up = "low";
defparam \IN_MEM[15]~I .input_register_mode = "none";
defparam \IN_MEM[15]~I .input_sync_reset = "none";
defparam \IN_MEM[15]~I .oe_async_reset = "none";
defparam \IN_MEM[15]~I .oe_power_up = "low";
defparam \IN_MEM[15]~I .oe_register_mode = "none";
defparam \IN_MEM[15]~I .oe_sync_reset = "none";
defparam \IN_MEM[15]~I .operation_mode = "input";
defparam \IN_MEM[15]~I .output_async_reset = "none";
defparam \IN_MEM[15]~I .output_power_up = "low";
defparam \IN_MEM[15]~I .output_register_mode = "none";
defparam \IN_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[14]));
// synopsys translate_off
defparam \IN_MEM[14]~I .input_async_reset = "none";
defparam \IN_MEM[14]~I .input_power_up = "low";
defparam \IN_MEM[14]~I .input_register_mode = "none";
defparam \IN_MEM[14]~I .input_sync_reset = "none";
defparam \IN_MEM[14]~I .oe_async_reset = "none";
defparam \IN_MEM[14]~I .oe_power_up = "low";
defparam \IN_MEM[14]~I .oe_register_mode = "none";
defparam \IN_MEM[14]~I .oe_sync_reset = "none";
defparam \IN_MEM[14]~I .operation_mode = "input";
defparam \IN_MEM[14]~I .output_async_reset = "none";
defparam \IN_MEM[14]~I .output_power_up = "low";
defparam \IN_MEM[14]~I .output_register_mode = "none";
defparam \IN_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[13]));
// synopsys translate_off
defparam \IN_MEM[13]~I .input_async_reset = "none";
defparam \IN_MEM[13]~I .input_power_up = "low";
defparam \IN_MEM[13]~I .input_register_mode = "none";
defparam \IN_MEM[13]~I .input_sync_reset = "none";
defparam \IN_MEM[13]~I .oe_async_reset = "none";
defparam \IN_MEM[13]~I .oe_power_up = "low";
defparam \IN_MEM[13]~I .oe_register_mode = "none";
defparam \IN_MEM[13]~I .oe_sync_reset = "none";
defparam \IN_MEM[13]~I .operation_mode = "input";
defparam \IN_MEM[13]~I .output_async_reset = "none";
defparam \IN_MEM[13]~I .output_power_up = "low";
defparam \IN_MEM[13]~I .output_register_mode = "none";
defparam \IN_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[12]));
// synopsys translate_off
defparam \IN_MEM[12]~I .input_async_reset = "none";
defparam \IN_MEM[12]~I .input_power_up = "low";
defparam \IN_MEM[12]~I .input_register_mode = "none";
defparam \IN_MEM[12]~I .input_sync_reset = "none";
defparam \IN_MEM[12]~I .oe_async_reset = "none";
defparam \IN_MEM[12]~I .oe_power_up = "low";
defparam \IN_MEM[12]~I .oe_register_mode = "none";
defparam \IN_MEM[12]~I .oe_sync_reset = "none";
defparam \IN_MEM[12]~I .operation_mode = "input";
defparam \IN_MEM[12]~I .output_async_reset = "none";
defparam \IN_MEM[12]~I .output_power_up = "low";
defparam \IN_MEM[12]~I .output_register_mode = "none";
defparam \IN_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[11]));
// synopsys translate_off
defparam \IN_MEM[11]~I .input_async_reset = "none";
defparam \IN_MEM[11]~I .input_power_up = "low";
defparam \IN_MEM[11]~I .input_register_mode = "none";
defparam \IN_MEM[11]~I .input_sync_reset = "none";
defparam \IN_MEM[11]~I .oe_async_reset = "none";
defparam \IN_MEM[11]~I .oe_power_up = "low";
defparam \IN_MEM[11]~I .oe_register_mode = "none";
defparam \IN_MEM[11]~I .oe_sync_reset = "none";
defparam \IN_MEM[11]~I .operation_mode = "input";
defparam \IN_MEM[11]~I .output_async_reset = "none";
defparam \IN_MEM[11]~I .output_power_up = "low";
defparam \IN_MEM[11]~I .output_register_mode = "none";
defparam \IN_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[10]));
// synopsys translate_off
defparam \IN_MEM[10]~I .input_async_reset = "none";
defparam \IN_MEM[10]~I .input_power_up = "low";
defparam \IN_MEM[10]~I .input_register_mode = "none";
defparam \IN_MEM[10]~I .input_sync_reset = "none";
defparam \IN_MEM[10]~I .oe_async_reset = "none";
defparam \IN_MEM[10]~I .oe_power_up = "low";
defparam \IN_MEM[10]~I .oe_register_mode = "none";
defparam \IN_MEM[10]~I .oe_sync_reset = "none";
defparam \IN_MEM[10]~I .operation_mode = "input";
defparam \IN_MEM[10]~I .output_async_reset = "none";
defparam \IN_MEM[10]~I .output_power_up = "low";
defparam \IN_MEM[10]~I .output_register_mode = "none";
defparam \IN_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[9]));
// synopsys translate_off
defparam \IN_MEM[9]~I .input_async_reset = "none";
defparam \IN_MEM[9]~I .input_power_up = "low";
defparam \IN_MEM[9]~I .input_register_mode = "none";
defparam \IN_MEM[9]~I .input_sync_reset = "none";
defparam \IN_MEM[9]~I .oe_async_reset = "none";
defparam \IN_MEM[9]~I .oe_power_up = "low";
defparam \IN_MEM[9]~I .oe_register_mode = "none";
defparam \IN_MEM[9]~I .oe_sync_reset = "none";
defparam \IN_MEM[9]~I .operation_mode = "input";
defparam \IN_MEM[9]~I .output_async_reset = "none";
defparam \IN_MEM[9]~I .output_power_up = "low";
defparam \IN_MEM[9]~I .output_register_mode = "none";
defparam \IN_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[8]));
// synopsys translate_off
defparam \IN_MEM[8]~I .input_async_reset = "none";
defparam \IN_MEM[8]~I .input_power_up = "low";
defparam \IN_MEM[8]~I .input_register_mode = "none";
defparam \IN_MEM[8]~I .input_sync_reset = "none";
defparam \IN_MEM[8]~I .oe_async_reset = "none";
defparam \IN_MEM[8]~I .oe_power_up = "low";
defparam \IN_MEM[8]~I .oe_register_mode = "none";
defparam \IN_MEM[8]~I .oe_sync_reset = "none";
defparam \IN_MEM[8]~I .operation_mode = "input";
defparam \IN_MEM[8]~I .output_async_reset = "none";
defparam \IN_MEM[8]~I .output_power_up = "low";
defparam \IN_MEM[8]~I .output_register_mode = "none";
defparam \IN_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[7]));
// synopsys translate_off
defparam \IN_MEM[7]~I .input_async_reset = "none";
defparam \IN_MEM[7]~I .input_power_up = "low";
defparam \IN_MEM[7]~I .input_register_mode = "none";
defparam \IN_MEM[7]~I .input_sync_reset = "none";
defparam \IN_MEM[7]~I .oe_async_reset = "none";
defparam \IN_MEM[7]~I .oe_power_up = "low";
defparam \IN_MEM[7]~I .oe_register_mode = "none";
defparam \IN_MEM[7]~I .oe_sync_reset = "none";
defparam \IN_MEM[7]~I .operation_mode = "input";
defparam \IN_MEM[7]~I .output_async_reset = "none";
defparam \IN_MEM[7]~I .output_power_up = "low";
defparam \IN_MEM[7]~I .output_register_mode = "none";
defparam \IN_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[6]));
// synopsys translate_off
defparam \IN_MEM[6]~I .input_async_reset = "none";
defparam \IN_MEM[6]~I .input_power_up = "low";
defparam \IN_MEM[6]~I .input_register_mode = "none";
defparam \IN_MEM[6]~I .input_sync_reset = "none";
defparam \IN_MEM[6]~I .oe_async_reset = "none";
defparam \IN_MEM[6]~I .oe_power_up = "low";
defparam \IN_MEM[6]~I .oe_register_mode = "none";
defparam \IN_MEM[6]~I .oe_sync_reset = "none";
defparam \IN_MEM[6]~I .operation_mode = "input";
defparam \IN_MEM[6]~I .output_async_reset = "none";
defparam \IN_MEM[6]~I .output_power_up = "low";
defparam \IN_MEM[6]~I .output_register_mode = "none";
defparam \IN_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[5]));
// synopsys translate_off
defparam \IN_MEM[5]~I .input_async_reset = "none";
defparam \IN_MEM[5]~I .input_power_up = "low";
defparam \IN_MEM[5]~I .input_register_mode = "none";
defparam \IN_MEM[5]~I .input_sync_reset = "none";
defparam \IN_MEM[5]~I .oe_async_reset = "none";
defparam \IN_MEM[5]~I .oe_power_up = "low";
defparam \IN_MEM[5]~I .oe_register_mode = "none";
defparam \IN_MEM[5]~I .oe_sync_reset = "none";
defparam \IN_MEM[5]~I .operation_mode = "input";
defparam \IN_MEM[5]~I .output_async_reset = "none";
defparam \IN_MEM[5]~I .output_power_up = "low";
defparam \IN_MEM[5]~I .output_register_mode = "none";
defparam \IN_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[4]));
// synopsys translate_off
defparam \IN_MEM[4]~I .input_async_reset = "none";
defparam \IN_MEM[4]~I .input_power_up = "low";
defparam \IN_MEM[4]~I .input_register_mode = "none";
defparam \IN_MEM[4]~I .input_sync_reset = "none";
defparam \IN_MEM[4]~I .oe_async_reset = "none";
defparam \IN_MEM[4]~I .oe_power_up = "low";
defparam \IN_MEM[4]~I .oe_register_mode = "none";
defparam \IN_MEM[4]~I .oe_sync_reset = "none";
defparam \IN_MEM[4]~I .operation_mode = "input";
defparam \IN_MEM[4]~I .output_async_reset = "none";
defparam \IN_MEM[4]~I .output_power_up = "low";
defparam \IN_MEM[4]~I .output_register_mode = "none";
defparam \IN_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[3]));
// synopsys translate_off
defparam \IN_MEM[3]~I .input_async_reset = "none";
defparam \IN_MEM[3]~I .input_power_up = "low";
defparam \IN_MEM[3]~I .input_register_mode = "none";
defparam \IN_MEM[3]~I .input_sync_reset = "none";
defparam \IN_MEM[3]~I .oe_async_reset = "none";
defparam \IN_MEM[3]~I .oe_power_up = "low";
defparam \IN_MEM[3]~I .oe_register_mode = "none";
defparam \IN_MEM[3]~I .oe_sync_reset = "none";
defparam \IN_MEM[3]~I .operation_mode = "input";
defparam \IN_MEM[3]~I .output_async_reset = "none";
defparam \IN_MEM[3]~I .output_power_up = "low";
defparam \IN_MEM[3]~I .output_register_mode = "none";
defparam \IN_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[2]));
// synopsys translate_off
defparam \IN_MEM[2]~I .input_async_reset = "none";
defparam \IN_MEM[2]~I .input_power_up = "low";
defparam \IN_MEM[2]~I .input_register_mode = "none";
defparam \IN_MEM[2]~I .input_sync_reset = "none";
defparam \IN_MEM[2]~I .oe_async_reset = "none";
defparam \IN_MEM[2]~I .oe_power_up = "low";
defparam \IN_MEM[2]~I .oe_register_mode = "none";
defparam \IN_MEM[2]~I .oe_sync_reset = "none";
defparam \IN_MEM[2]~I .operation_mode = "input";
defparam \IN_MEM[2]~I .output_async_reset = "none";
defparam \IN_MEM[2]~I .output_power_up = "low";
defparam \IN_MEM[2]~I .output_register_mode = "none";
defparam \IN_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[1]));
// synopsys translate_off
defparam \IN_MEM[1]~I .input_async_reset = "none";
defparam \IN_MEM[1]~I .input_power_up = "low";
defparam \IN_MEM[1]~I .input_register_mode = "none";
defparam \IN_MEM[1]~I .input_sync_reset = "none";
defparam \IN_MEM[1]~I .oe_async_reset = "none";
defparam \IN_MEM[1]~I .oe_power_up = "low";
defparam \IN_MEM[1]~I .oe_register_mode = "none";
defparam \IN_MEM[1]~I .oe_sync_reset = "none";
defparam \IN_MEM[1]~I .operation_mode = "input";
defparam \IN_MEM[1]~I .output_async_reset = "none";
defparam \IN_MEM[1]~I .output_power_up = "low";
defparam \IN_MEM[1]~I .output_register_mode = "none";
defparam \IN_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_MEM[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_MEM[0]));
// synopsys translate_off
defparam \IN_MEM[0]~I .input_async_reset = "none";
defparam \IN_MEM[0]~I .input_power_up = "low";
defparam \IN_MEM[0]~I .input_register_mode = "none";
defparam \IN_MEM[0]~I .input_sync_reset = "none";
defparam \IN_MEM[0]~I .oe_async_reset = "none";
defparam \IN_MEM[0]~I .oe_power_up = "low";
defparam \IN_MEM[0]~I .oe_register_mode = "none";
defparam \IN_MEM[0]~I .oe_sync_reset = "none";
defparam \IN_MEM[0]~I .operation_mode = "input";
defparam \IN_MEM[0]~I .output_async_reset = "none";
defparam \IN_MEM[0]~I .output_power_up = "low";
defparam \IN_MEM[0]~I .output_register_mode = "none";
defparam \IN_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_SELECT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_SELECT));
// synopsys translate_off
defparam \IN_SELECT~I .input_async_reset = "none";
defparam \IN_SELECT~I .input_power_up = "low";
defparam \IN_SELECT~I .input_register_mode = "none";
defparam \IN_SELECT~I .input_sync_reset = "none";
defparam \IN_SELECT~I .oe_async_reset = "none";
defparam \IN_SELECT~I .oe_power_up = "low";
defparam \IN_SELECT~I .oe_register_mode = "none";
defparam \IN_SELECT~I .oe_sync_reset = "none";
defparam \IN_SELECT~I .operation_mode = "input";
defparam \IN_SELECT~I .output_async_reset = "none";
defparam \IN_SELECT~I .output_power_up = "low";
defparam \IN_SELECT~I .output_register_mode = "none";
defparam \IN_SELECT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[31]));
// synopsys translate_off
defparam \IN_C[31]~I .input_async_reset = "none";
defparam \IN_C[31]~I .input_power_up = "low";
defparam \IN_C[31]~I .input_register_mode = "none";
defparam \IN_C[31]~I .input_sync_reset = "none";
defparam \IN_C[31]~I .oe_async_reset = "none";
defparam \IN_C[31]~I .oe_power_up = "low";
defparam \IN_C[31]~I .oe_register_mode = "none";
defparam \IN_C[31]~I .oe_sync_reset = "none";
defparam \IN_C[31]~I .operation_mode = "input";
defparam \IN_C[31]~I .output_async_reset = "none";
defparam \IN_C[31]~I .output_power_up = "low";
defparam \IN_C[31]~I .output_register_mode = "none";
defparam \IN_C[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[30]));
// synopsys translate_off
defparam \IN_C[30]~I .input_async_reset = "none";
defparam \IN_C[30]~I .input_power_up = "low";
defparam \IN_C[30]~I .input_register_mode = "none";
defparam \IN_C[30]~I .input_sync_reset = "none";
defparam \IN_C[30]~I .oe_async_reset = "none";
defparam \IN_C[30]~I .oe_power_up = "low";
defparam \IN_C[30]~I .oe_register_mode = "none";
defparam \IN_C[30]~I .oe_sync_reset = "none";
defparam \IN_C[30]~I .operation_mode = "input";
defparam \IN_C[30]~I .output_async_reset = "none";
defparam \IN_C[30]~I .output_power_up = "low";
defparam \IN_C[30]~I .output_register_mode = "none";
defparam \IN_C[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[29]));
// synopsys translate_off
defparam \IN_C[29]~I .input_async_reset = "none";
defparam \IN_C[29]~I .input_power_up = "low";
defparam \IN_C[29]~I .input_register_mode = "none";
defparam \IN_C[29]~I .input_sync_reset = "none";
defparam \IN_C[29]~I .oe_async_reset = "none";
defparam \IN_C[29]~I .oe_power_up = "low";
defparam \IN_C[29]~I .oe_register_mode = "none";
defparam \IN_C[29]~I .oe_sync_reset = "none";
defparam \IN_C[29]~I .operation_mode = "input";
defparam \IN_C[29]~I .output_async_reset = "none";
defparam \IN_C[29]~I .output_power_up = "low";
defparam \IN_C[29]~I .output_register_mode = "none";
defparam \IN_C[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[28]));
// synopsys translate_off
defparam \IN_C[28]~I .input_async_reset = "none";
defparam \IN_C[28]~I .input_power_up = "low";
defparam \IN_C[28]~I .input_register_mode = "none";
defparam \IN_C[28]~I .input_sync_reset = "none";
defparam \IN_C[28]~I .oe_async_reset = "none";
defparam \IN_C[28]~I .oe_power_up = "low";
defparam \IN_C[28]~I .oe_register_mode = "none";
defparam \IN_C[28]~I .oe_sync_reset = "none";
defparam \IN_C[28]~I .operation_mode = "input";
defparam \IN_C[28]~I .output_async_reset = "none";
defparam \IN_C[28]~I .output_power_up = "low";
defparam \IN_C[28]~I .output_register_mode = "none";
defparam \IN_C[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[27]));
// synopsys translate_off
defparam \IN_C[27]~I .input_async_reset = "none";
defparam \IN_C[27]~I .input_power_up = "low";
defparam \IN_C[27]~I .input_register_mode = "none";
defparam \IN_C[27]~I .input_sync_reset = "none";
defparam \IN_C[27]~I .oe_async_reset = "none";
defparam \IN_C[27]~I .oe_power_up = "low";
defparam \IN_C[27]~I .oe_register_mode = "none";
defparam \IN_C[27]~I .oe_sync_reset = "none";
defparam \IN_C[27]~I .operation_mode = "input";
defparam \IN_C[27]~I .output_async_reset = "none";
defparam \IN_C[27]~I .output_power_up = "low";
defparam \IN_C[27]~I .output_register_mode = "none";
defparam \IN_C[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[26]));
// synopsys translate_off
defparam \IN_C[26]~I .input_async_reset = "none";
defparam \IN_C[26]~I .input_power_up = "low";
defparam \IN_C[26]~I .input_register_mode = "none";
defparam \IN_C[26]~I .input_sync_reset = "none";
defparam \IN_C[26]~I .oe_async_reset = "none";
defparam \IN_C[26]~I .oe_power_up = "low";
defparam \IN_C[26]~I .oe_register_mode = "none";
defparam \IN_C[26]~I .oe_sync_reset = "none";
defparam \IN_C[26]~I .operation_mode = "input";
defparam \IN_C[26]~I .output_async_reset = "none";
defparam \IN_C[26]~I .output_power_up = "low";
defparam \IN_C[26]~I .output_register_mode = "none";
defparam \IN_C[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[25]));
// synopsys translate_off
defparam \IN_C[25]~I .input_async_reset = "none";
defparam \IN_C[25]~I .input_power_up = "low";
defparam \IN_C[25]~I .input_register_mode = "none";
defparam \IN_C[25]~I .input_sync_reset = "none";
defparam \IN_C[25]~I .oe_async_reset = "none";
defparam \IN_C[25]~I .oe_power_up = "low";
defparam \IN_C[25]~I .oe_register_mode = "none";
defparam \IN_C[25]~I .oe_sync_reset = "none";
defparam \IN_C[25]~I .operation_mode = "input";
defparam \IN_C[25]~I .output_async_reset = "none";
defparam \IN_C[25]~I .output_power_up = "low";
defparam \IN_C[25]~I .output_register_mode = "none";
defparam \IN_C[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[24]));
// synopsys translate_off
defparam \IN_C[24]~I .input_async_reset = "none";
defparam \IN_C[24]~I .input_power_up = "low";
defparam \IN_C[24]~I .input_register_mode = "none";
defparam \IN_C[24]~I .input_sync_reset = "none";
defparam \IN_C[24]~I .oe_async_reset = "none";
defparam \IN_C[24]~I .oe_power_up = "low";
defparam \IN_C[24]~I .oe_register_mode = "none";
defparam \IN_C[24]~I .oe_sync_reset = "none";
defparam \IN_C[24]~I .operation_mode = "input";
defparam \IN_C[24]~I .output_async_reset = "none";
defparam \IN_C[24]~I .output_power_up = "low";
defparam \IN_C[24]~I .output_register_mode = "none";
defparam \IN_C[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[23]));
// synopsys translate_off
defparam \IN_C[23]~I .input_async_reset = "none";
defparam \IN_C[23]~I .input_power_up = "low";
defparam \IN_C[23]~I .input_register_mode = "none";
defparam \IN_C[23]~I .input_sync_reset = "none";
defparam \IN_C[23]~I .oe_async_reset = "none";
defparam \IN_C[23]~I .oe_power_up = "low";
defparam \IN_C[23]~I .oe_register_mode = "none";
defparam \IN_C[23]~I .oe_sync_reset = "none";
defparam \IN_C[23]~I .operation_mode = "input";
defparam \IN_C[23]~I .output_async_reset = "none";
defparam \IN_C[23]~I .output_power_up = "low";
defparam \IN_C[23]~I .output_register_mode = "none";
defparam \IN_C[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[22]));
// synopsys translate_off
defparam \IN_C[22]~I .input_async_reset = "none";
defparam \IN_C[22]~I .input_power_up = "low";
defparam \IN_C[22]~I .input_register_mode = "none";
defparam \IN_C[22]~I .input_sync_reset = "none";
defparam \IN_C[22]~I .oe_async_reset = "none";
defparam \IN_C[22]~I .oe_power_up = "low";
defparam \IN_C[22]~I .oe_register_mode = "none";
defparam \IN_C[22]~I .oe_sync_reset = "none";
defparam \IN_C[22]~I .operation_mode = "input";
defparam \IN_C[22]~I .output_async_reset = "none";
defparam \IN_C[22]~I .output_power_up = "low";
defparam \IN_C[22]~I .output_register_mode = "none";
defparam \IN_C[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[21]));
// synopsys translate_off
defparam \IN_C[21]~I .input_async_reset = "none";
defparam \IN_C[21]~I .input_power_up = "low";
defparam \IN_C[21]~I .input_register_mode = "none";
defparam \IN_C[21]~I .input_sync_reset = "none";
defparam \IN_C[21]~I .oe_async_reset = "none";
defparam \IN_C[21]~I .oe_power_up = "low";
defparam \IN_C[21]~I .oe_register_mode = "none";
defparam \IN_C[21]~I .oe_sync_reset = "none";
defparam \IN_C[21]~I .operation_mode = "input";
defparam \IN_C[21]~I .output_async_reset = "none";
defparam \IN_C[21]~I .output_power_up = "low";
defparam \IN_C[21]~I .output_register_mode = "none";
defparam \IN_C[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[20]));
// synopsys translate_off
defparam \IN_C[20]~I .input_async_reset = "none";
defparam \IN_C[20]~I .input_power_up = "low";
defparam \IN_C[20]~I .input_register_mode = "none";
defparam \IN_C[20]~I .input_sync_reset = "none";
defparam \IN_C[20]~I .oe_async_reset = "none";
defparam \IN_C[20]~I .oe_power_up = "low";
defparam \IN_C[20]~I .oe_register_mode = "none";
defparam \IN_C[20]~I .oe_sync_reset = "none";
defparam \IN_C[20]~I .operation_mode = "input";
defparam \IN_C[20]~I .output_async_reset = "none";
defparam \IN_C[20]~I .output_power_up = "low";
defparam \IN_C[20]~I .output_register_mode = "none";
defparam \IN_C[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[19]));
// synopsys translate_off
defparam \IN_C[19]~I .input_async_reset = "none";
defparam \IN_C[19]~I .input_power_up = "low";
defparam \IN_C[19]~I .input_register_mode = "none";
defparam \IN_C[19]~I .input_sync_reset = "none";
defparam \IN_C[19]~I .oe_async_reset = "none";
defparam \IN_C[19]~I .oe_power_up = "low";
defparam \IN_C[19]~I .oe_register_mode = "none";
defparam \IN_C[19]~I .oe_sync_reset = "none";
defparam \IN_C[19]~I .operation_mode = "input";
defparam \IN_C[19]~I .output_async_reset = "none";
defparam \IN_C[19]~I .output_power_up = "low";
defparam \IN_C[19]~I .output_register_mode = "none";
defparam \IN_C[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[18]));
// synopsys translate_off
defparam \IN_C[18]~I .input_async_reset = "none";
defparam \IN_C[18]~I .input_power_up = "low";
defparam \IN_C[18]~I .input_register_mode = "none";
defparam \IN_C[18]~I .input_sync_reset = "none";
defparam \IN_C[18]~I .oe_async_reset = "none";
defparam \IN_C[18]~I .oe_power_up = "low";
defparam \IN_C[18]~I .oe_register_mode = "none";
defparam \IN_C[18]~I .oe_sync_reset = "none";
defparam \IN_C[18]~I .operation_mode = "input";
defparam \IN_C[18]~I .output_async_reset = "none";
defparam \IN_C[18]~I .output_power_up = "low";
defparam \IN_C[18]~I .output_register_mode = "none";
defparam \IN_C[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[17]));
// synopsys translate_off
defparam \IN_C[17]~I .input_async_reset = "none";
defparam \IN_C[17]~I .input_power_up = "low";
defparam \IN_C[17]~I .input_register_mode = "none";
defparam \IN_C[17]~I .input_sync_reset = "none";
defparam \IN_C[17]~I .oe_async_reset = "none";
defparam \IN_C[17]~I .oe_power_up = "low";
defparam \IN_C[17]~I .oe_register_mode = "none";
defparam \IN_C[17]~I .oe_sync_reset = "none";
defparam \IN_C[17]~I .operation_mode = "input";
defparam \IN_C[17]~I .output_async_reset = "none";
defparam \IN_C[17]~I .output_power_up = "low";
defparam \IN_C[17]~I .output_register_mode = "none";
defparam \IN_C[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[16]));
// synopsys translate_off
defparam \IN_C[16]~I .input_async_reset = "none";
defparam \IN_C[16]~I .input_power_up = "low";
defparam \IN_C[16]~I .input_register_mode = "none";
defparam \IN_C[16]~I .input_sync_reset = "none";
defparam \IN_C[16]~I .oe_async_reset = "none";
defparam \IN_C[16]~I .oe_power_up = "low";
defparam \IN_C[16]~I .oe_register_mode = "none";
defparam \IN_C[16]~I .oe_sync_reset = "none";
defparam \IN_C[16]~I .operation_mode = "input";
defparam \IN_C[16]~I .output_async_reset = "none";
defparam \IN_C[16]~I .output_power_up = "low";
defparam \IN_C[16]~I .output_register_mode = "none";
defparam \IN_C[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[15]));
// synopsys translate_off
defparam \IN_C[15]~I .input_async_reset = "none";
defparam \IN_C[15]~I .input_power_up = "low";
defparam \IN_C[15]~I .input_register_mode = "none";
defparam \IN_C[15]~I .input_sync_reset = "none";
defparam \IN_C[15]~I .oe_async_reset = "none";
defparam \IN_C[15]~I .oe_power_up = "low";
defparam \IN_C[15]~I .oe_register_mode = "none";
defparam \IN_C[15]~I .oe_sync_reset = "none";
defparam \IN_C[15]~I .operation_mode = "input";
defparam \IN_C[15]~I .output_async_reset = "none";
defparam \IN_C[15]~I .output_power_up = "low";
defparam \IN_C[15]~I .output_register_mode = "none";
defparam \IN_C[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[14]));
// synopsys translate_off
defparam \IN_C[14]~I .input_async_reset = "none";
defparam \IN_C[14]~I .input_power_up = "low";
defparam \IN_C[14]~I .input_register_mode = "none";
defparam \IN_C[14]~I .input_sync_reset = "none";
defparam \IN_C[14]~I .oe_async_reset = "none";
defparam \IN_C[14]~I .oe_power_up = "low";
defparam \IN_C[14]~I .oe_register_mode = "none";
defparam \IN_C[14]~I .oe_sync_reset = "none";
defparam \IN_C[14]~I .operation_mode = "input";
defparam \IN_C[14]~I .output_async_reset = "none";
defparam \IN_C[14]~I .output_power_up = "low";
defparam \IN_C[14]~I .output_register_mode = "none";
defparam \IN_C[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[13]));
// synopsys translate_off
defparam \IN_C[13]~I .input_async_reset = "none";
defparam \IN_C[13]~I .input_power_up = "low";
defparam \IN_C[13]~I .input_register_mode = "none";
defparam \IN_C[13]~I .input_sync_reset = "none";
defparam \IN_C[13]~I .oe_async_reset = "none";
defparam \IN_C[13]~I .oe_power_up = "low";
defparam \IN_C[13]~I .oe_register_mode = "none";
defparam \IN_C[13]~I .oe_sync_reset = "none";
defparam \IN_C[13]~I .operation_mode = "input";
defparam \IN_C[13]~I .output_async_reset = "none";
defparam \IN_C[13]~I .output_power_up = "low";
defparam \IN_C[13]~I .output_register_mode = "none";
defparam \IN_C[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[12]));
// synopsys translate_off
defparam \IN_C[12]~I .input_async_reset = "none";
defparam \IN_C[12]~I .input_power_up = "low";
defparam \IN_C[12]~I .input_register_mode = "none";
defparam \IN_C[12]~I .input_sync_reset = "none";
defparam \IN_C[12]~I .oe_async_reset = "none";
defparam \IN_C[12]~I .oe_power_up = "low";
defparam \IN_C[12]~I .oe_register_mode = "none";
defparam \IN_C[12]~I .oe_sync_reset = "none";
defparam \IN_C[12]~I .operation_mode = "input";
defparam \IN_C[12]~I .output_async_reset = "none";
defparam \IN_C[12]~I .output_power_up = "low";
defparam \IN_C[12]~I .output_register_mode = "none";
defparam \IN_C[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[11]));
// synopsys translate_off
defparam \IN_C[11]~I .input_async_reset = "none";
defparam \IN_C[11]~I .input_power_up = "low";
defparam \IN_C[11]~I .input_register_mode = "none";
defparam \IN_C[11]~I .input_sync_reset = "none";
defparam \IN_C[11]~I .oe_async_reset = "none";
defparam \IN_C[11]~I .oe_power_up = "low";
defparam \IN_C[11]~I .oe_register_mode = "none";
defparam \IN_C[11]~I .oe_sync_reset = "none";
defparam \IN_C[11]~I .operation_mode = "input";
defparam \IN_C[11]~I .output_async_reset = "none";
defparam \IN_C[11]~I .output_power_up = "low";
defparam \IN_C[11]~I .output_register_mode = "none";
defparam \IN_C[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[10]));
// synopsys translate_off
defparam \IN_C[10]~I .input_async_reset = "none";
defparam \IN_C[10]~I .input_power_up = "low";
defparam \IN_C[10]~I .input_register_mode = "none";
defparam \IN_C[10]~I .input_sync_reset = "none";
defparam \IN_C[10]~I .oe_async_reset = "none";
defparam \IN_C[10]~I .oe_power_up = "low";
defparam \IN_C[10]~I .oe_register_mode = "none";
defparam \IN_C[10]~I .oe_sync_reset = "none";
defparam \IN_C[10]~I .operation_mode = "input";
defparam \IN_C[10]~I .output_async_reset = "none";
defparam \IN_C[10]~I .output_power_up = "low";
defparam \IN_C[10]~I .output_register_mode = "none";
defparam \IN_C[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[9]));
// synopsys translate_off
defparam \IN_C[9]~I .input_async_reset = "none";
defparam \IN_C[9]~I .input_power_up = "low";
defparam \IN_C[9]~I .input_register_mode = "none";
defparam \IN_C[9]~I .input_sync_reset = "none";
defparam \IN_C[9]~I .oe_async_reset = "none";
defparam \IN_C[9]~I .oe_power_up = "low";
defparam \IN_C[9]~I .oe_register_mode = "none";
defparam \IN_C[9]~I .oe_sync_reset = "none";
defparam \IN_C[9]~I .operation_mode = "input";
defparam \IN_C[9]~I .output_async_reset = "none";
defparam \IN_C[9]~I .output_power_up = "low";
defparam \IN_C[9]~I .output_register_mode = "none";
defparam \IN_C[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[8]));
// synopsys translate_off
defparam \IN_C[8]~I .input_async_reset = "none";
defparam \IN_C[8]~I .input_power_up = "low";
defparam \IN_C[8]~I .input_register_mode = "none";
defparam \IN_C[8]~I .input_sync_reset = "none";
defparam \IN_C[8]~I .oe_async_reset = "none";
defparam \IN_C[8]~I .oe_power_up = "low";
defparam \IN_C[8]~I .oe_register_mode = "none";
defparam \IN_C[8]~I .oe_sync_reset = "none";
defparam \IN_C[8]~I .operation_mode = "input";
defparam \IN_C[8]~I .output_async_reset = "none";
defparam \IN_C[8]~I .output_power_up = "low";
defparam \IN_C[8]~I .output_register_mode = "none";
defparam \IN_C[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[7]));
// synopsys translate_off
defparam \IN_C[7]~I .input_async_reset = "none";
defparam \IN_C[7]~I .input_power_up = "low";
defparam \IN_C[7]~I .input_register_mode = "none";
defparam \IN_C[7]~I .input_sync_reset = "none";
defparam \IN_C[7]~I .oe_async_reset = "none";
defparam \IN_C[7]~I .oe_power_up = "low";
defparam \IN_C[7]~I .oe_register_mode = "none";
defparam \IN_C[7]~I .oe_sync_reset = "none";
defparam \IN_C[7]~I .operation_mode = "input";
defparam \IN_C[7]~I .output_async_reset = "none";
defparam \IN_C[7]~I .output_power_up = "low";
defparam \IN_C[7]~I .output_register_mode = "none";
defparam \IN_C[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[6]));
// synopsys translate_off
defparam \IN_C[6]~I .input_async_reset = "none";
defparam \IN_C[6]~I .input_power_up = "low";
defparam \IN_C[6]~I .input_register_mode = "none";
defparam \IN_C[6]~I .input_sync_reset = "none";
defparam \IN_C[6]~I .oe_async_reset = "none";
defparam \IN_C[6]~I .oe_power_up = "low";
defparam \IN_C[6]~I .oe_register_mode = "none";
defparam \IN_C[6]~I .oe_sync_reset = "none";
defparam \IN_C[6]~I .operation_mode = "input";
defparam \IN_C[6]~I .output_async_reset = "none";
defparam \IN_C[6]~I .output_power_up = "low";
defparam \IN_C[6]~I .output_register_mode = "none";
defparam \IN_C[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[5]));
// synopsys translate_off
defparam \IN_C[5]~I .input_async_reset = "none";
defparam \IN_C[5]~I .input_power_up = "low";
defparam \IN_C[5]~I .input_register_mode = "none";
defparam \IN_C[5]~I .input_sync_reset = "none";
defparam \IN_C[5]~I .oe_async_reset = "none";
defparam \IN_C[5]~I .oe_power_up = "low";
defparam \IN_C[5]~I .oe_register_mode = "none";
defparam \IN_C[5]~I .oe_sync_reset = "none";
defparam \IN_C[5]~I .operation_mode = "input";
defparam \IN_C[5]~I .output_async_reset = "none";
defparam \IN_C[5]~I .output_power_up = "low";
defparam \IN_C[5]~I .output_register_mode = "none";
defparam \IN_C[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[4]));
// synopsys translate_off
defparam \IN_C[4]~I .input_async_reset = "none";
defparam \IN_C[4]~I .input_power_up = "low";
defparam \IN_C[4]~I .input_register_mode = "none";
defparam \IN_C[4]~I .input_sync_reset = "none";
defparam \IN_C[4]~I .oe_async_reset = "none";
defparam \IN_C[4]~I .oe_power_up = "low";
defparam \IN_C[4]~I .oe_register_mode = "none";
defparam \IN_C[4]~I .oe_sync_reset = "none";
defparam \IN_C[4]~I .operation_mode = "input";
defparam \IN_C[4]~I .output_async_reset = "none";
defparam \IN_C[4]~I .output_power_up = "low";
defparam \IN_C[4]~I .output_register_mode = "none";
defparam \IN_C[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[3]));
// synopsys translate_off
defparam \IN_C[3]~I .input_async_reset = "none";
defparam \IN_C[3]~I .input_power_up = "low";
defparam \IN_C[3]~I .input_register_mode = "none";
defparam \IN_C[3]~I .input_sync_reset = "none";
defparam \IN_C[3]~I .oe_async_reset = "none";
defparam \IN_C[3]~I .oe_power_up = "low";
defparam \IN_C[3]~I .oe_register_mode = "none";
defparam \IN_C[3]~I .oe_sync_reset = "none";
defparam \IN_C[3]~I .operation_mode = "input";
defparam \IN_C[3]~I .output_async_reset = "none";
defparam \IN_C[3]~I .output_power_up = "low";
defparam \IN_C[3]~I .output_register_mode = "none";
defparam \IN_C[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[2]));
// synopsys translate_off
defparam \IN_C[2]~I .input_async_reset = "none";
defparam \IN_C[2]~I .input_power_up = "low";
defparam \IN_C[2]~I .input_register_mode = "none";
defparam \IN_C[2]~I .input_sync_reset = "none";
defparam \IN_C[2]~I .oe_async_reset = "none";
defparam \IN_C[2]~I .oe_power_up = "low";
defparam \IN_C[2]~I .oe_register_mode = "none";
defparam \IN_C[2]~I .oe_sync_reset = "none";
defparam \IN_C[2]~I .operation_mode = "input";
defparam \IN_C[2]~I .output_async_reset = "none";
defparam \IN_C[2]~I .output_power_up = "low";
defparam \IN_C[2]~I .output_register_mode = "none";
defparam \IN_C[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[1]));
// synopsys translate_off
defparam \IN_C[1]~I .input_async_reset = "none";
defparam \IN_C[1]~I .input_power_up = "low";
defparam \IN_C[1]~I .input_register_mode = "none";
defparam \IN_C[1]~I .input_sync_reset = "none";
defparam \IN_C[1]~I .oe_async_reset = "none";
defparam \IN_C[1]~I .oe_power_up = "low";
defparam \IN_C[1]~I .oe_register_mode = "none";
defparam \IN_C[1]~I .oe_sync_reset = "none";
defparam \IN_C[1]~I .operation_mode = "input";
defparam \IN_C[1]~I .output_async_reset = "none";
defparam \IN_C[1]~I .output_power_up = "low";
defparam \IN_C[1]~I .output_register_mode = "none";
defparam \IN_C[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_C[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_C[0]));
// synopsys translate_off
defparam \IN_C[0]~I .input_async_reset = "none";
defparam \IN_C[0]~I .input_power_up = "low";
defparam \IN_C[0]~I .input_register_mode = "none";
defparam \IN_C[0]~I .input_sync_reset = "none";
defparam \IN_C[0]~I .oe_async_reset = "none";
defparam \IN_C[0]~I .oe_power_up = "low";
defparam \IN_C[0]~I .oe_register_mode = "none";
defparam \IN_C[0]~I .oe_sync_reset = "none";
defparam \IN_C[0]~I .operation_mode = "input";
defparam \IN_C[0]~I .output_async_reset = "none";
defparam \IN_C[0]~I .output_power_up = "low";
defparam \IN_C[0]~I .output_register_mode = "none";
defparam \IN_C[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[31]));
// synopsys translate_off
defparam \IN_LOAD[31]~I .input_async_reset = "none";
defparam \IN_LOAD[31]~I .input_power_up = "low";
defparam \IN_LOAD[31]~I .input_register_mode = "none";
defparam \IN_LOAD[31]~I .input_sync_reset = "none";
defparam \IN_LOAD[31]~I .oe_async_reset = "none";
defparam \IN_LOAD[31]~I .oe_power_up = "low";
defparam \IN_LOAD[31]~I .oe_register_mode = "none";
defparam \IN_LOAD[31]~I .oe_sync_reset = "none";
defparam \IN_LOAD[31]~I .operation_mode = "input";
defparam \IN_LOAD[31]~I .output_async_reset = "none";
defparam \IN_LOAD[31]~I .output_power_up = "low";
defparam \IN_LOAD[31]~I .output_register_mode = "none";
defparam \IN_LOAD[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[30]));
// synopsys translate_off
defparam \IN_LOAD[30]~I .input_async_reset = "none";
defparam \IN_LOAD[30]~I .input_power_up = "low";
defparam \IN_LOAD[30]~I .input_register_mode = "none";
defparam \IN_LOAD[30]~I .input_sync_reset = "none";
defparam \IN_LOAD[30]~I .oe_async_reset = "none";
defparam \IN_LOAD[30]~I .oe_power_up = "low";
defparam \IN_LOAD[30]~I .oe_register_mode = "none";
defparam \IN_LOAD[30]~I .oe_sync_reset = "none";
defparam \IN_LOAD[30]~I .operation_mode = "input";
defparam \IN_LOAD[30]~I .output_async_reset = "none";
defparam \IN_LOAD[30]~I .output_power_up = "low";
defparam \IN_LOAD[30]~I .output_register_mode = "none";
defparam \IN_LOAD[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[29]));
// synopsys translate_off
defparam \IN_LOAD[29]~I .input_async_reset = "none";
defparam \IN_LOAD[29]~I .input_power_up = "low";
defparam \IN_LOAD[29]~I .input_register_mode = "none";
defparam \IN_LOAD[29]~I .input_sync_reset = "none";
defparam \IN_LOAD[29]~I .oe_async_reset = "none";
defparam \IN_LOAD[29]~I .oe_power_up = "low";
defparam \IN_LOAD[29]~I .oe_register_mode = "none";
defparam \IN_LOAD[29]~I .oe_sync_reset = "none";
defparam \IN_LOAD[29]~I .operation_mode = "input";
defparam \IN_LOAD[29]~I .output_async_reset = "none";
defparam \IN_LOAD[29]~I .output_power_up = "low";
defparam \IN_LOAD[29]~I .output_register_mode = "none";
defparam \IN_LOAD[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[28]));
// synopsys translate_off
defparam \IN_LOAD[28]~I .input_async_reset = "none";
defparam \IN_LOAD[28]~I .input_power_up = "low";
defparam \IN_LOAD[28]~I .input_register_mode = "none";
defparam \IN_LOAD[28]~I .input_sync_reset = "none";
defparam \IN_LOAD[28]~I .oe_async_reset = "none";
defparam \IN_LOAD[28]~I .oe_power_up = "low";
defparam \IN_LOAD[28]~I .oe_register_mode = "none";
defparam \IN_LOAD[28]~I .oe_sync_reset = "none";
defparam \IN_LOAD[28]~I .operation_mode = "input";
defparam \IN_LOAD[28]~I .output_async_reset = "none";
defparam \IN_LOAD[28]~I .output_power_up = "low";
defparam \IN_LOAD[28]~I .output_register_mode = "none";
defparam \IN_LOAD[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[27]));
// synopsys translate_off
defparam \IN_LOAD[27]~I .input_async_reset = "none";
defparam \IN_LOAD[27]~I .input_power_up = "low";
defparam \IN_LOAD[27]~I .input_register_mode = "none";
defparam \IN_LOAD[27]~I .input_sync_reset = "none";
defparam \IN_LOAD[27]~I .oe_async_reset = "none";
defparam \IN_LOAD[27]~I .oe_power_up = "low";
defparam \IN_LOAD[27]~I .oe_register_mode = "none";
defparam \IN_LOAD[27]~I .oe_sync_reset = "none";
defparam \IN_LOAD[27]~I .operation_mode = "input";
defparam \IN_LOAD[27]~I .output_async_reset = "none";
defparam \IN_LOAD[27]~I .output_power_up = "low";
defparam \IN_LOAD[27]~I .output_register_mode = "none";
defparam \IN_LOAD[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[26]));
// synopsys translate_off
defparam \IN_LOAD[26]~I .input_async_reset = "none";
defparam \IN_LOAD[26]~I .input_power_up = "low";
defparam \IN_LOAD[26]~I .input_register_mode = "none";
defparam \IN_LOAD[26]~I .input_sync_reset = "none";
defparam \IN_LOAD[26]~I .oe_async_reset = "none";
defparam \IN_LOAD[26]~I .oe_power_up = "low";
defparam \IN_LOAD[26]~I .oe_register_mode = "none";
defparam \IN_LOAD[26]~I .oe_sync_reset = "none";
defparam \IN_LOAD[26]~I .operation_mode = "input";
defparam \IN_LOAD[26]~I .output_async_reset = "none";
defparam \IN_LOAD[26]~I .output_power_up = "low";
defparam \IN_LOAD[26]~I .output_register_mode = "none";
defparam \IN_LOAD[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[25]));
// synopsys translate_off
defparam \IN_LOAD[25]~I .input_async_reset = "none";
defparam \IN_LOAD[25]~I .input_power_up = "low";
defparam \IN_LOAD[25]~I .input_register_mode = "none";
defparam \IN_LOAD[25]~I .input_sync_reset = "none";
defparam \IN_LOAD[25]~I .oe_async_reset = "none";
defparam \IN_LOAD[25]~I .oe_power_up = "low";
defparam \IN_LOAD[25]~I .oe_register_mode = "none";
defparam \IN_LOAD[25]~I .oe_sync_reset = "none";
defparam \IN_LOAD[25]~I .operation_mode = "input";
defparam \IN_LOAD[25]~I .output_async_reset = "none";
defparam \IN_LOAD[25]~I .output_power_up = "low";
defparam \IN_LOAD[25]~I .output_register_mode = "none";
defparam \IN_LOAD[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[24]));
// synopsys translate_off
defparam \IN_LOAD[24]~I .input_async_reset = "none";
defparam \IN_LOAD[24]~I .input_power_up = "low";
defparam \IN_LOAD[24]~I .input_register_mode = "none";
defparam \IN_LOAD[24]~I .input_sync_reset = "none";
defparam \IN_LOAD[24]~I .oe_async_reset = "none";
defparam \IN_LOAD[24]~I .oe_power_up = "low";
defparam \IN_LOAD[24]~I .oe_register_mode = "none";
defparam \IN_LOAD[24]~I .oe_sync_reset = "none";
defparam \IN_LOAD[24]~I .operation_mode = "input";
defparam \IN_LOAD[24]~I .output_async_reset = "none";
defparam \IN_LOAD[24]~I .output_power_up = "low";
defparam \IN_LOAD[24]~I .output_register_mode = "none";
defparam \IN_LOAD[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[23]));
// synopsys translate_off
defparam \IN_LOAD[23]~I .input_async_reset = "none";
defparam \IN_LOAD[23]~I .input_power_up = "low";
defparam \IN_LOAD[23]~I .input_register_mode = "none";
defparam \IN_LOAD[23]~I .input_sync_reset = "none";
defparam \IN_LOAD[23]~I .oe_async_reset = "none";
defparam \IN_LOAD[23]~I .oe_power_up = "low";
defparam \IN_LOAD[23]~I .oe_register_mode = "none";
defparam \IN_LOAD[23]~I .oe_sync_reset = "none";
defparam \IN_LOAD[23]~I .operation_mode = "input";
defparam \IN_LOAD[23]~I .output_async_reset = "none";
defparam \IN_LOAD[23]~I .output_power_up = "low";
defparam \IN_LOAD[23]~I .output_register_mode = "none";
defparam \IN_LOAD[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[22]));
// synopsys translate_off
defparam \IN_LOAD[22]~I .input_async_reset = "none";
defparam \IN_LOAD[22]~I .input_power_up = "low";
defparam \IN_LOAD[22]~I .input_register_mode = "none";
defparam \IN_LOAD[22]~I .input_sync_reset = "none";
defparam \IN_LOAD[22]~I .oe_async_reset = "none";
defparam \IN_LOAD[22]~I .oe_power_up = "low";
defparam \IN_LOAD[22]~I .oe_register_mode = "none";
defparam \IN_LOAD[22]~I .oe_sync_reset = "none";
defparam \IN_LOAD[22]~I .operation_mode = "input";
defparam \IN_LOAD[22]~I .output_async_reset = "none";
defparam \IN_LOAD[22]~I .output_power_up = "low";
defparam \IN_LOAD[22]~I .output_register_mode = "none";
defparam \IN_LOAD[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[21]));
// synopsys translate_off
defparam \IN_LOAD[21]~I .input_async_reset = "none";
defparam \IN_LOAD[21]~I .input_power_up = "low";
defparam \IN_LOAD[21]~I .input_register_mode = "none";
defparam \IN_LOAD[21]~I .input_sync_reset = "none";
defparam \IN_LOAD[21]~I .oe_async_reset = "none";
defparam \IN_LOAD[21]~I .oe_power_up = "low";
defparam \IN_LOAD[21]~I .oe_register_mode = "none";
defparam \IN_LOAD[21]~I .oe_sync_reset = "none";
defparam \IN_LOAD[21]~I .operation_mode = "input";
defparam \IN_LOAD[21]~I .output_async_reset = "none";
defparam \IN_LOAD[21]~I .output_power_up = "low";
defparam \IN_LOAD[21]~I .output_register_mode = "none";
defparam \IN_LOAD[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[20]));
// synopsys translate_off
defparam \IN_LOAD[20]~I .input_async_reset = "none";
defparam \IN_LOAD[20]~I .input_power_up = "low";
defparam \IN_LOAD[20]~I .input_register_mode = "none";
defparam \IN_LOAD[20]~I .input_sync_reset = "none";
defparam \IN_LOAD[20]~I .oe_async_reset = "none";
defparam \IN_LOAD[20]~I .oe_power_up = "low";
defparam \IN_LOAD[20]~I .oe_register_mode = "none";
defparam \IN_LOAD[20]~I .oe_sync_reset = "none";
defparam \IN_LOAD[20]~I .operation_mode = "input";
defparam \IN_LOAD[20]~I .output_async_reset = "none";
defparam \IN_LOAD[20]~I .output_power_up = "low";
defparam \IN_LOAD[20]~I .output_register_mode = "none";
defparam \IN_LOAD[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[19]));
// synopsys translate_off
defparam \IN_LOAD[19]~I .input_async_reset = "none";
defparam \IN_LOAD[19]~I .input_power_up = "low";
defparam \IN_LOAD[19]~I .input_register_mode = "none";
defparam \IN_LOAD[19]~I .input_sync_reset = "none";
defparam \IN_LOAD[19]~I .oe_async_reset = "none";
defparam \IN_LOAD[19]~I .oe_power_up = "low";
defparam \IN_LOAD[19]~I .oe_register_mode = "none";
defparam \IN_LOAD[19]~I .oe_sync_reset = "none";
defparam \IN_LOAD[19]~I .operation_mode = "input";
defparam \IN_LOAD[19]~I .output_async_reset = "none";
defparam \IN_LOAD[19]~I .output_power_up = "low";
defparam \IN_LOAD[19]~I .output_register_mode = "none";
defparam \IN_LOAD[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AJ2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[18]));
// synopsys translate_off
defparam \IN_LOAD[18]~I .input_async_reset = "none";
defparam \IN_LOAD[18]~I .input_power_up = "low";
defparam \IN_LOAD[18]~I .input_register_mode = "none";
defparam \IN_LOAD[18]~I .input_sync_reset = "none";
defparam \IN_LOAD[18]~I .oe_async_reset = "none";
defparam \IN_LOAD[18]~I .oe_power_up = "low";
defparam \IN_LOAD[18]~I .oe_register_mode = "none";
defparam \IN_LOAD[18]~I .oe_sync_reset = "none";
defparam \IN_LOAD[18]~I .operation_mode = "input";
defparam \IN_LOAD[18]~I .output_async_reset = "none";
defparam \IN_LOAD[18]~I .output_power_up = "low";
defparam \IN_LOAD[18]~I .output_register_mode = "none";
defparam \IN_LOAD[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[17]));
// synopsys translate_off
defparam \IN_LOAD[17]~I .input_async_reset = "none";
defparam \IN_LOAD[17]~I .input_power_up = "low";
defparam \IN_LOAD[17]~I .input_register_mode = "none";
defparam \IN_LOAD[17]~I .input_sync_reset = "none";
defparam \IN_LOAD[17]~I .oe_async_reset = "none";
defparam \IN_LOAD[17]~I .oe_power_up = "low";
defparam \IN_LOAD[17]~I .oe_register_mode = "none";
defparam \IN_LOAD[17]~I .oe_sync_reset = "none";
defparam \IN_LOAD[17]~I .operation_mode = "input";
defparam \IN_LOAD[17]~I .output_async_reset = "none";
defparam \IN_LOAD[17]~I .output_power_up = "low";
defparam \IN_LOAD[17]~I .output_register_mode = "none";
defparam \IN_LOAD[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[16]));
// synopsys translate_off
defparam \IN_LOAD[16]~I .input_async_reset = "none";
defparam \IN_LOAD[16]~I .input_power_up = "low";
defparam \IN_LOAD[16]~I .input_register_mode = "none";
defparam \IN_LOAD[16]~I .input_sync_reset = "none";
defparam \IN_LOAD[16]~I .oe_async_reset = "none";
defparam \IN_LOAD[16]~I .oe_power_up = "low";
defparam \IN_LOAD[16]~I .oe_register_mode = "none";
defparam \IN_LOAD[16]~I .oe_sync_reset = "none";
defparam \IN_LOAD[16]~I .operation_mode = "input";
defparam \IN_LOAD[16]~I .output_async_reset = "none";
defparam \IN_LOAD[16]~I .output_power_up = "low";
defparam \IN_LOAD[16]~I .output_register_mode = "none";
defparam \IN_LOAD[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[15]));
// synopsys translate_off
defparam \IN_LOAD[15]~I .input_async_reset = "none";
defparam \IN_LOAD[15]~I .input_power_up = "low";
defparam \IN_LOAD[15]~I .input_register_mode = "none";
defparam \IN_LOAD[15]~I .input_sync_reset = "none";
defparam \IN_LOAD[15]~I .oe_async_reset = "none";
defparam \IN_LOAD[15]~I .oe_power_up = "low";
defparam \IN_LOAD[15]~I .oe_register_mode = "none";
defparam \IN_LOAD[15]~I .oe_sync_reset = "none";
defparam \IN_LOAD[15]~I .operation_mode = "input";
defparam \IN_LOAD[15]~I .output_async_reset = "none";
defparam \IN_LOAD[15]~I .output_power_up = "low";
defparam \IN_LOAD[15]~I .output_register_mode = "none";
defparam \IN_LOAD[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[14]));
// synopsys translate_off
defparam \IN_LOAD[14]~I .input_async_reset = "none";
defparam \IN_LOAD[14]~I .input_power_up = "low";
defparam \IN_LOAD[14]~I .input_register_mode = "none";
defparam \IN_LOAD[14]~I .input_sync_reset = "none";
defparam \IN_LOAD[14]~I .oe_async_reset = "none";
defparam \IN_LOAD[14]~I .oe_power_up = "low";
defparam \IN_LOAD[14]~I .oe_register_mode = "none";
defparam \IN_LOAD[14]~I .oe_sync_reset = "none";
defparam \IN_LOAD[14]~I .operation_mode = "input";
defparam \IN_LOAD[14]~I .output_async_reset = "none";
defparam \IN_LOAD[14]~I .output_power_up = "low";
defparam \IN_LOAD[14]~I .output_register_mode = "none";
defparam \IN_LOAD[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[13]));
// synopsys translate_off
defparam \IN_LOAD[13]~I .input_async_reset = "none";
defparam \IN_LOAD[13]~I .input_power_up = "low";
defparam \IN_LOAD[13]~I .input_register_mode = "none";
defparam \IN_LOAD[13]~I .input_sync_reset = "none";
defparam \IN_LOAD[13]~I .oe_async_reset = "none";
defparam \IN_LOAD[13]~I .oe_power_up = "low";
defparam \IN_LOAD[13]~I .oe_register_mode = "none";
defparam \IN_LOAD[13]~I .oe_sync_reset = "none";
defparam \IN_LOAD[13]~I .operation_mode = "input";
defparam \IN_LOAD[13]~I .output_async_reset = "none";
defparam \IN_LOAD[13]~I .output_power_up = "low";
defparam \IN_LOAD[13]~I .output_register_mode = "none";
defparam \IN_LOAD[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[12]));
// synopsys translate_off
defparam \IN_LOAD[12]~I .input_async_reset = "none";
defparam \IN_LOAD[12]~I .input_power_up = "low";
defparam \IN_LOAD[12]~I .input_register_mode = "none";
defparam \IN_LOAD[12]~I .input_sync_reset = "none";
defparam \IN_LOAD[12]~I .oe_async_reset = "none";
defparam \IN_LOAD[12]~I .oe_power_up = "low";
defparam \IN_LOAD[12]~I .oe_register_mode = "none";
defparam \IN_LOAD[12]~I .oe_sync_reset = "none";
defparam \IN_LOAD[12]~I .operation_mode = "input";
defparam \IN_LOAD[12]~I .output_async_reset = "none";
defparam \IN_LOAD[12]~I .output_power_up = "low";
defparam \IN_LOAD[12]~I .output_register_mode = "none";
defparam \IN_LOAD[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[11]));
// synopsys translate_off
defparam \IN_LOAD[11]~I .input_async_reset = "none";
defparam \IN_LOAD[11]~I .input_power_up = "low";
defparam \IN_LOAD[11]~I .input_register_mode = "none";
defparam \IN_LOAD[11]~I .input_sync_reset = "none";
defparam \IN_LOAD[11]~I .oe_async_reset = "none";
defparam \IN_LOAD[11]~I .oe_power_up = "low";
defparam \IN_LOAD[11]~I .oe_register_mode = "none";
defparam \IN_LOAD[11]~I .oe_sync_reset = "none";
defparam \IN_LOAD[11]~I .operation_mode = "input";
defparam \IN_LOAD[11]~I .output_async_reset = "none";
defparam \IN_LOAD[11]~I .output_power_up = "low";
defparam \IN_LOAD[11]~I .output_register_mode = "none";
defparam \IN_LOAD[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[10]));
// synopsys translate_off
defparam \IN_LOAD[10]~I .input_async_reset = "none";
defparam \IN_LOAD[10]~I .input_power_up = "low";
defparam \IN_LOAD[10]~I .input_register_mode = "none";
defparam \IN_LOAD[10]~I .input_sync_reset = "none";
defparam \IN_LOAD[10]~I .oe_async_reset = "none";
defparam \IN_LOAD[10]~I .oe_power_up = "low";
defparam \IN_LOAD[10]~I .oe_register_mode = "none";
defparam \IN_LOAD[10]~I .oe_sync_reset = "none";
defparam \IN_LOAD[10]~I .operation_mode = "input";
defparam \IN_LOAD[10]~I .output_async_reset = "none";
defparam \IN_LOAD[10]~I .output_power_up = "low";
defparam \IN_LOAD[10]~I .output_register_mode = "none";
defparam \IN_LOAD[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[9]));
// synopsys translate_off
defparam \IN_LOAD[9]~I .input_async_reset = "none";
defparam \IN_LOAD[9]~I .input_power_up = "low";
defparam \IN_LOAD[9]~I .input_register_mode = "none";
defparam \IN_LOAD[9]~I .input_sync_reset = "none";
defparam \IN_LOAD[9]~I .oe_async_reset = "none";
defparam \IN_LOAD[9]~I .oe_power_up = "low";
defparam \IN_LOAD[9]~I .oe_register_mode = "none";
defparam \IN_LOAD[9]~I .oe_sync_reset = "none";
defparam \IN_LOAD[9]~I .operation_mode = "input";
defparam \IN_LOAD[9]~I .output_async_reset = "none";
defparam \IN_LOAD[9]~I .output_power_up = "low";
defparam \IN_LOAD[9]~I .output_register_mode = "none";
defparam \IN_LOAD[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[8]));
// synopsys translate_off
defparam \IN_LOAD[8]~I .input_async_reset = "none";
defparam \IN_LOAD[8]~I .input_power_up = "low";
defparam \IN_LOAD[8]~I .input_register_mode = "none";
defparam \IN_LOAD[8]~I .input_sync_reset = "none";
defparam \IN_LOAD[8]~I .oe_async_reset = "none";
defparam \IN_LOAD[8]~I .oe_power_up = "low";
defparam \IN_LOAD[8]~I .oe_register_mode = "none";
defparam \IN_LOAD[8]~I .oe_sync_reset = "none";
defparam \IN_LOAD[8]~I .operation_mode = "input";
defparam \IN_LOAD[8]~I .output_async_reset = "none";
defparam \IN_LOAD[8]~I .output_power_up = "low";
defparam \IN_LOAD[8]~I .output_register_mode = "none";
defparam \IN_LOAD[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[7]));
// synopsys translate_off
defparam \IN_LOAD[7]~I .input_async_reset = "none";
defparam \IN_LOAD[7]~I .input_power_up = "low";
defparam \IN_LOAD[7]~I .input_register_mode = "none";
defparam \IN_LOAD[7]~I .input_sync_reset = "none";
defparam \IN_LOAD[7]~I .oe_async_reset = "none";
defparam \IN_LOAD[7]~I .oe_power_up = "low";
defparam \IN_LOAD[7]~I .oe_register_mode = "none";
defparam \IN_LOAD[7]~I .oe_sync_reset = "none";
defparam \IN_LOAD[7]~I .operation_mode = "input";
defparam \IN_LOAD[7]~I .output_async_reset = "none";
defparam \IN_LOAD[7]~I .output_power_up = "low";
defparam \IN_LOAD[7]~I .output_register_mode = "none";
defparam \IN_LOAD[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AK23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[6]));
// synopsys translate_off
defparam \IN_LOAD[6]~I .input_async_reset = "none";
defparam \IN_LOAD[6]~I .input_power_up = "low";
defparam \IN_LOAD[6]~I .input_register_mode = "none";
defparam \IN_LOAD[6]~I .input_sync_reset = "none";
defparam \IN_LOAD[6]~I .oe_async_reset = "none";
defparam \IN_LOAD[6]~I .oe_power_up = "low";
defparam \IN_LOAD[6]~I .oe_register_mode = "none";
defparam \IN_LOAD[6]~I .oe_sync_reset = "none";
defparam \IN_LOAD[6]~I .operation_mode = "input";
defparam \IN_LOAD[6]~I .output_async_reset = "none";
defparam \IN_LOAD[6]~I .output_power_up = "low";
defparam \IN_LOAD[6]~I .output_register_mode = "none";
defparam \IN_LOAD[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[5]));
// synopsys translate_off
defparam \IN_LOAD[5]~I .input_async_reset = "none";
defparam \IN_LOAD[5]~I .input_power_up = "low";
defparam \IN_LOAD[5]~I .input_register_mode = "none";
defparam \IN_LOAD[5]~I .input_sync_reset = "none";
defparam \IN_LOAD[5]~I .oe_async_reset = "none";
defparam \IN_LOAD[5]~I .oe_power_up = "low";
defparam \IN_LOAD[5]~I .oe_register_mode = "none";
defparam \IN_LOAD[5]~I .oe_sync_reset = "none";
defparam \IN_LOAD[5]~I .operation_mode = "input";
defparam \IN_LOAD[5]~I .output_async_reset = "none";
defparam \IN_LOAD[5]~I .output_power_up = "low";
defparam \IN_LOAD[5]~I .output_register_mode = "none";
defparam \IN_LOAD[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[4]));
// synopsys translate_off
defparam \IN_LOAD[4]~I .input_async_reset = "none";
defparam \IN_LOAD[4]~I .input_power_up = "low";
defparam \IN_LOAD[4]~I .input_register_mode = "none";
defparam \IN_LOAD[4]~I .input_sync_reset = "none";
defparam \IN_LOAD[4]~I .oe_async_reset = "none";
defparam \IN_LOAD[4]~I .oe_power_up = "low";
defparam \IN_LOAD[4]~I .oe_register_mode = "none";
defparam \IN_LOAD[4]~I .oe_sync_reset = "none";
defparam \IN_LOAD[4]~I .operation_mode = "input";
defparam \IN_LOAD[4]~I .output_async_reset = "none";
defparam \IN_LOAD[4]~I .output_power_up = "low";
defparam \IN_LOAD[4]~I .output_register_mode = "none";
defparam \IN_LOAD[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[3]));
// synopsys translate_off
defparam \IN_LOAD[3]~I .input_async_reset = "none";
defparam \IN_LOAD[3]~I .input_power_up = "low";
defparam \IN_LOAD[3]~I .input_register_mode = "none";
defparam \IN_LOAD[3]~I .input_sync_reset = "none";
defparam \IN_LOAD[3]~I .oe_async_reset = "none";
defparam \IN_LOAD[3]~I .oe_power_up = "low";
defparam \IN_LOAD[3]~I .oe_register_mode = "none";
defparam \IN_LOAD[3]~I .oe_sync_reset = "none";
defparam \IN_LOAD[3]~I .operation_mode = "input";
defparam \IN_LOAD[3]~I .output_async_reset = "none";
defparam \IN_LOAD[3]~I .output_power_up = "low";
defparam \IN_LOAD[3]~I .output_register_mode = "none";
defparam \IN_LOAD[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[2]));
// synopsys translate_off
defparam \IN_LOAD[2]~I .input_async_reset = "none";
defparam \IN_LOAD[2]~I .input_power_up = "low";
defparam \IN_LOAD[2]~I .input_register_mode = "none";
defparam \IN_LOAD[2]~I .input_sync_reset = "none";
defparam \IN_LOAD[2]~I .oe_async_reset = "none";
defparam \IN_LOAD[2]~I .oe_power_up = "low";
defparam \IN_LOAD[2]~I .oe_register_mode = "none";
defparam \IN_LOAD[2]~I .oe_sync_reset = "none";
defparam \IN_LOAD[2]~I .operation_mode = "input";
defparam \IN_LOAD[2]~I .output_async_reset = "none";
defparam \IN_LOAD[2]~I .output_power_up = "low";
defparam \IN_LOAD[2]~I .output_register_mode = "none";
defparam \IN_LOAD[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[1]));
// synopsys translate_off
defparam \IN_LOAD[1]~I .input_async_reset = "none";
defparam \IN_LOAD[1]~I .input_power_up = "low";
defparam \IN_LOAD[1]~I .input_register_mode = "none";
defparam \IN_LOAD[1]~I .input_sync_reset = "none";
defparam \IN_LOAD[1]~I .oe_async_reset = "none";
defparam \IN_LOAD[1]~I .oe_power_up = "low";
defparam \IN_LOAD[1]~I .oe_register_mode = "none";
defparam \IN_LOAD[1]~I .oe_sync_reset = "none";
defparam \IN_LOAD[1]~I .operation_mode = "input";
defparam \IN_LOAD[1]~I .output_async_reset = "none";
defparam \IN_LOAD[1]~I .output_power_up = "low";
defparam \IN_LOAD[1]~I .output_register_mode = "none";
defparam \IN_LOAD[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IN_LOAD[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IN_LOAD[0]));
// synopsys translate_off
defparam \IN_LOAD[0]~I .input_async_reset = "none";
defparam \IN_LOAD[0]~I .input_power_up = "low";
defparam \IN_LOAD[0]~I .input_register_mode = "none";
defparam \IN_LOAD[0]~I .input_sync_reset = "none";
defparam \IN_LOAD[0]~I .oe_async_reset = "none";
defparam \IN_LOAD[0]~I .oe_power_up = "low";
defparam \IN_LOAD[0]~I .oe_register_mode = "none";
defparam \IN_LOAD[0]~I .oe_sync_reset = "none";
defparam \IN_LOAD[0]~I .operation_mode = "input";
defparam \IN_LOAD[0]~I .output_async_reset = "none";
defparam \IN_LOAD[0]~I .output_power_up = "low";
defparam \IN_LOAD[0]~I .output_register_mode = "none";
defparam \IN_LOAD[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
