****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06-SP1
Date   : Sun Dec 18 18:39:13 2022
****************************************


  Startpoint: inp[12] (input port clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  inp[12] (in)                            0.000      0.000 f
  U352/Y (OR2X1)                       3151312.000
                                                  3151312.000 f
  U264/Y (AND2X1)                      3563192.000
                                                  6714504.000 f
  U353/Y (NAND2X1)                     612048.000 7326552.000 r
  U209/Y (AND2X1)                      2536664.000
                                                  9863216.000 r
  U210/Y (INVX1)                       1300824.000
                                                  11164040.000 f
  U417/Y (OR2X1)                       3177344.000
                                                  14341384.000 f
  U421/Y (NAND2X1)                     1266176.000
                                                  15607560.000 r
  U423/Y (INVX1)                       1477192.000
                                                  17084752.000 f
  U424/Y (NAND2X1)                     673808.000 17758560.000 r
  U256/Y (AND2X1)                      2483160.000
                                                  20241720.000 r
  U162/Y (AND2X1)                      2116112.000
                                                  22357832.000 r
  U163/Y (INVX1)                       1412112.000
                                                  23769944.000 f
  U433/Y (NAND2X1)                     957376.000 24727320.000 r
  U206/Y (XNOR2X1)                     8154780.000
                                                  32882100.000 r
  U207/Y (INVX1)                       1548956.000
                                                  34431056.000 f
  U204/Y (INVX1)                       867772.000 35298828.000 r
  U205/Y (INVX1)                       821044.000 36119872.000 f
  U437/Y (OR2X1)                       3173612.000
                                                  39293484.000 f
  U438/Y (NAND2X1)                     611368.000 39904852.000 r
  U439/Y (NAND2X1)                     1902840.000
                                                  41807692.000 f
  U441/Y (INVX1)                       -662368.000
                                                  41145324.000 r
  U442/Y (NAND2X1)                     2265276.000
                                                  43410600.000 f
  U444/Y (NAND2X1)                     849236.000 44259836.000 r
  U104/Y (AND2X1)                      2363060.000
                                                  46622896.000 r
  U105/Y (INVX1)                       1308496.000
                                                  47931392.000 f
  U445/Y (OR2X1)                       3177156.000
                                                  51108548.000 f
  U450/Y (NAND2X1)                     835720.000 51944268.000 r
  U451/Y (NAND2X1)                     1907056.000
                                                  53851324.000 f
  U233/Y (XNOR2X1)                     8991948.000
                                                  62843272.000 f
  U234/Y (INVX1)                       -666696.000
                                                  62176576.000 r
  U238/Y (XNOR2X1)                     8144032.000
                                                  70320608.000 r
  U239/Y (INVX1)                       1531304.000
                                                  71851912.000 f
  U453/Y (NAND2X1)                     673736.000 72525648.000 r
  U454/Y (NOR2X1)                      1308664.000
                                                  73834312.000 f
  U455/Y (NAND2X1)                     913240.000 74747552.000 r
  U563/Y (NAND2X1)                     1902312.000
                                                  76649864.000 f
  U571/Y (NOR2X1)                      984824.000 77634688.000 r
  U118/Y (AND2X1)                      2268392.000
                                                  79903080.000 r
  U119/Y (INVX1)                       1250168.000
                                                  81153248.000 f
  U667/Y (NAND2X1)                     958040.000 82111288.000 r
  U673/Y (OR2X1)                       5910400.000
                                                  88021688.000 r
  U674/Y (NAND2X1)                     2157480.000
                                                  90179168.000 f
  U684/Y (NOR2X1)                      979448.000 91158616.000 r
  U687/Y (NAND2X1)                     1494616.000
                                                  92653232.000 f
  U705/Y (NOR2X1)                      968224.000 93621456.000 r
  out[1] (out)                            0.000   93621456.000 r
  data arrival time                               93621456.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  clock reconvergence pessimism           0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  ---------------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -93621456.000
  ---------------------------------------------------------------
  slack (MET)                                     106378544.000


1
