Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Thu Dec  1 21:04:52 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_route_timing_summary.rpt
| Design       : bsp
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.409        0.000                      0                 5999        0.044        0.000                      0                 5999        0.345        0.000                       0                  2773  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock           Waveform(ns)         Period(ns)      Frequency(MHz)
-----           ------------         ----------      --------------
sys_clk_pin     {0.000 41.660}       83.330          12.000          
  clk100        {0.000 5.000}        10.000          100.004         
    clk_100_s   {0.000 5.000}        10.000          100.004         
    clk_400_s   {0.000 1.250}        2.500           400.016         
    clkfbout_1  {0.000 5.000}        10.000          100.004         
  clkfbout      {0.000 41.665}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      16.670        0.000                       0                     1  
  clk100              0.409        0.000                      0                 5991        0.044        0.000                      0                 5991        3.000        0.000                       0                  2760  
    clk_100_s                                                                                                                                                     7.844        0.000                       0                     3  
    clk_400_s                                                                                                                                                     0.345        0.000                       0                     3  
    clkfbout_1                                                                                                                                                    7.844        0.000                       0                     3  
  clkfbout                                                                                                                                                       16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk100        clk_100_s           6.410        0.000                      0                    8        0.171        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  mmcme2_base_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  mmcme2_base_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.670      31.670     MMCME2_ADV_X0Y0  mmcme2_base_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.660      31.660     MMCME2_ADV_X0Y0  mmcme2_base_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 user_design_inst_1/main_0_139976662531104/address_a_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_design_inst_1/main_0_139976662531104/result_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        9.550ns  (logic 1.802ns (18.868%)  route 7.748ns (81.132%))
  Logic Levels:           9  (LUT3=2 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 8.470 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.934ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.036ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.013ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.709    clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mmcme2_base_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk100
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  bufg_inst3/O
                         net (fo=2761, routed)        1.559    -0.934    user_design_inst_1/main_0_139976662531104/clk
    SLICE_X48Y18         FDRE                                         r  user_design_inst_1/main_0_139976662531104/address_a_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y18         FDRE (Prop_fdre_C_Q)         0.456    -0.478 r  user_design_inst_1/main_0_139976662531104/address_a_2_reg[0]/Q
                         net (fo=37, routed)          1.092     0.614    user_design_inst_1/main_0_139976662531104/address_a_2[0]
    SLICE_X46Y20         LUT6 (Prop_lut6_I4_O)        0.124     0.738 f  user_design_inst_1/main_0_139976662531104/read_input[31]_i_4/O
                         net (fo=1, routed)           0.492     1.230    user_design_inst_1/main_0_139976662531104/read_input[31]_i_4_n_0
    SLICE_X46Y20         LUT4 (Prop_lut4_I1_O)        0.124     1.354 r  user_design_inst_1/main_0_139976662531104/read_input[31]_i_3/O
                         net (fo=106, routed)         1.030     2.383    user_design_inst_1/main_0_139976662531104/operand_a1
    SLICE_X46Y11         LUT3 (Prop_lut3_I1_O)        0.124     2.507 r  user_design_inst_1/main_0_139976662531104/read_input[6]_i_1/O
                         net (fo=38, routed)          1.676     4.183    user_design_inst_1/main_0_139976662531104/read_input[6]_i_1_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I0_O)        0.124     4.307 r  user_design_inst_1/main_0_139976662531104/result[15]_i_38/O
                         net (fo=1, routed)           0.158     4.465    user_design_inst_1/main_0_139976662531104/result[15]_i_38_n_0
    SLICE_X44Y22         LUT6 (Prop_lut6_I5_O)        0.124     4.589 f  user_design_inst_1/main_0_139976662531104/result[15]_i_23/O
                         net (fo=2, routed)           0.829     5.418    user_design_inst_1/main_0_139976662531104/result[15]_i_23_n_0
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.150     5.568 f  user_design_inst_1/main_0_139976662531104/result[17]_i_13/O
                         net (fo=2, routed)           0.820     6.388    user_design_inst_1/main_0_139976662531104/result[17]_i_13_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I0_O)        0.328     6.716 f  user_design_inst_1/main_0_139976662531104/result[17]_i_7/O
                         net (fo=1, routed)           0.740     7.456    user_design_inst_1/main_0_139976662531104/result[17]_i_7_n_0
    SLICE_X42Y16         LUT6 (Prop_lut6_I1_O)        0.124     7.580 f  user_design_inst_1/main_0_139976662531104/result[17]_i_2/O
                         net (fo=1, routed)           0.913     8.493    user_design_inst_1/main_0_139976662531104/result[17]_i_2_n_0
    SLICE_X57Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.617 r  user_design_inst_1/main_0_139976662531104/result[17]_i_1/O
                         net (fo=1, routed)           0.000     8.617    user_design_inst_1/main_0_139976662531104/result[17]_i_1_n_0
    SLICE_X57Y16         FDRE                                         r  user_design_inst_1/main_0_139976662531104/result_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.567    clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mmcme2_base_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk100
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.024 r  bufg_inst3/O
                         net (fo=2761, routed)        1.446     8.470    user_design_inst_1/main_0_139976662531104/clk
    SLICE_X57Y16         FDRE                                         r  user_design_inst_1/main_0_139976662531104/result_reg[17]/C
                         clock pessimism              0.563     9.033    
                         clock uncertainty           -0.036     8.997    
    SLICE_X57Y16         FDRE (Setup_fdre_C_D)        0.029     9.026    user_design_inst_1/main_0_139976662531104/result_reg[17]
  -------------------------------------------------------------------
                         required time                          9.026    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                  0.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 transmitter_inst_1/interpolate_inst_2/tree_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_inst_1/interpolate_inst_2/tree_00_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.128ns (39.637%)  route 0.195ns (60.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.684    clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mmcme2_base_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk100
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  bufg_inst3/O
                         net (fo=2761, routed)        0.556    -0.608    transmitter_inst_1/interpolate_inst_2/clk
    SLICE_X37Y31         FDRE                                         r  transmitter_inst_1/interpolate_inst_2/tree_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y31         FDRE (Prop_fdre_C_Q)         0.128    -0.480 r  transmitter_inst_1/interpolate_inst_2/tree_0_reg[3]/Q
                         net (fo=3, routed)           0.195    -0.285    transmitter_inst_1/interpolate_inst_2/tree_0_reg_n_0_[3]
    SLICE_X32Y31         FDRE                                         r  transmitter_inst_1/interpolate_inst_2/tree_00_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.912    clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mmcme2_base_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk100
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  bufg_inst3/O
                         net (fo=2761, routed)        0.823    -0.848    transmitter_inst_1/interpolate_inst_2/clk
    SLICE_X32Y31         FDRE                                         r  transmitter_inst_1/interpolate_inst_2/tree_00_reg[3]/C
                         clock pessimism              0.502    -0.346    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.017    -0.329    transmitter_inst_1/interpolate_inst_2/tree_00_reg[3]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mmcme2_base_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y0     serial_input_inst_1/fifo_1/memory_reg_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_s
  To Clock:  clk_100_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_s
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.844      BUFGCTRL_X0Y0   transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/bufg_inst_1/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_400_s
  To Clock:  clk_400_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_400_s
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/bufg_inst_2/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.844      BUFGCTRL_X0Y4   transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/bufg_inst_4/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { mmcme2_base_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y3    bufg_inst2/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  mmcme2_base_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk_100_s

Setup :            0  Failing Endpoints,  Worst Slack        6.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 transmitter_inst_1/dac_interface_inst_1/dac_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_s rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 0.419ns (16.290%)  route 2.153ns (83.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clkin1_buf/O
                         net (fo=1, routed)           1.233     2.709    clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mmcme2_base_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk100
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  bufg_inst3/O
                         net (fo=2761, routed)        1.554    -0.939    transmitter_inst_1/dac_interface_inst_1/clk
    SLICE_X31Y31         FDRE                                         r  transmitter_inst_1/dac_interface_inst_1/dac_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.419    -0.520 r  transmitter_inst_1/dac_interface_inst_1/dac_3_reg/Q
                         net (fo=1, routed)           2.153     1.633    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/dac_3
    OLOGIC_X1Y46         OSERDESE2                                    r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_s rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.405 r  clkin1_buf/O
                         net (fo=1, routed)           1.162    12.567    clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  mmcme2_base_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk100
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     7.024 r  bufg_inst3/O
                         net (fo=2761, routed)        1.479     8.503    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.146     5.357 r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.933    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/bufg_inst_1/O
                         net (fo=1, routed)           1.535     8.558    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk_100
    OLOGIC_X1Y46         OSERDESE2                                    r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/CLKDIV
                         clock pessimism              0.483     9.041    
                         clock uncertainty           -0.198     8.843    
    OLOGIC_X1Y46         OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.800     8.043    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst
  -------------------------------------------------------------------
                         required time                          8.043    
                         arrival time                          -1.633    
  -------------------------------------------------------------------
                         slack                                  6.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 transmitter_inst_1/dac_interface_inst_1/dac_6_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/D7
                            (rising edge-triggered cell OSERDESE2 clocked by clk_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_s rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.164ns (23.966%)  route 0.520ns (76.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clkin1_buf/O
                         net (fo=1, routed)           0.440     0.684    clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mmcme2_base_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk100
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  bufg_inst3/O
                         net (fo=2761, routed)        0.564    -0.600    transmitter_inst_1/dac_interface_inst_1/clk
    SLICE_X54Y39         FDRE                                         r  transmitter_inst_1/dac_interface_inst_1/dac_6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.436 r  transmitter_inst_1/dac_interface_inst_1/dac_6_reg/Q
                         net (fo=1, routed)           0.520     0.084    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/dac_6
    OLOGIC_X1Y46         OSERDESE2                                    r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/D7
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_s rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clkin1_buf/O
                         net (fo=1, routed)           0.480     0.912    clkin1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mmcme2_base_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk100
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  bufg_inst3/O
                         net (fo=2761, routed)        0.822    -0.849    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -2.245 r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.700    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/bufg_inst_1/O
                         net (fo=1, routed)           0.860    -0.811    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk_100
    OLOGIC_X1Y46         OSERDESE2                                    r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/CLKDIV
                         clock pessimism              0.507    -0.304    
                         clock uncertainty            0.198    -0.106    
    OLOGIC_X1Y46         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019    -0.087    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.171    





