Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Feb 25 16:15:12 2026
| Host         : Maleehas-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (17)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.698        0.000                      0                  196        0.221        0.000                      0                  196        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.698        0.000                      0                  135        0.221        0.000                      0                  135        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  6.804        0.000                      0                   61        0.461        0.000                      0                   61  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.698ns  (required time - arrival time)
  Source:                 db/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 0.966ns (22.478%)  route 3.331ns (77.522%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X9Y34          FDRE                                         r  db/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     5.502 f  db/counter_reg[5]/Q
                         net (fo=2, routed)           0.784     6.286    db/counter[5]
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.299     6.585 r  db/counter[19]_i_8/O
                         net (fo=1, routed)           1.163     7.748    db/counter[19]_i_8_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I4_O)        0.124     7.872 r  db/counter[19]_i_3/O
                         net (fo=20, routed)          1.384     9.257    db/counter[19]_i_3_n_0
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.124     9.381 r  db/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.381    db/counter_0[6]
    SLICE_X9Y34          FDRE                                         r  db/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.444    14.785    db/CLK
    SLICE_X9Y34          FDRE                                         r  db/counter_reg[6]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)        0.031    15.079    db/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                          -9.381    
  -------------------------------------------------------------------
                         slack                                  5.698    

Slack (MET) :             5.700ns  (required time - arrival time)
  Source:                 db/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 0.966ns (22.499%)  route 3.327ns (77.501%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X9Y34          FDRE                                         r  db/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     5.502 f  db/counter_reg[5]/Q
                         net (fo=2, routed)           0.784     6.286    db/counter[5]
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.299     6.585 r  db/counter[19]_i_8/O
                         net (fo=1, routed)           1.163     7.748    db/counter[19]_i_8_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I4_O)        0.124     7.872 r  db/counter[19]_i_3/O
                         net (fo=20, routed)          1.380     9.253    db/counter[19]_i_3_n_0
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.124     9.377 r  db/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.377    db/counter_0[4]
    SLICE_X9Y34          FDRE                                         r  db/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.444    14.785    db/CLK
    SLICE_X9Y34          FDRE                                         r  db/counter_reg[4]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)        0.029    15.077    db/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                  5.700    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 db/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.966ns (22.567%)  route 3.315ns (77.433%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X9Y34          FDRE                                         r  db/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     5.502 f  db/counter_reg[5]/Q
                         net (fo=2, routed)           0.784     6.286    db/counter[5]
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.299     6.585 r  db/counter[19]_i_8/O
                         net (fo=1, routed)           1.163     7.748    db/counter[19]_i_8_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I4_O)        0.124     7.872 r  db/counter[19]_i_3/O
                         net (fo=20, routed)          1.367     9.240    db/counter[19]_i_3_n_0
    SLICE_X8Y34          LUT2 (Prop_lut2_I0_O)        0.124     9.364 r  db/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.364    db/counter_0[7]
    SLICE_X8Y34          FDRE                                         r  db/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.444    14.785    db/CLK
    SLICE_X8Y34          FDRE                                         r  db/counter_reg[7]/C
                         clock pessimism              0.276    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)        0.079    15.105    db/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.105    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.742ns  (required time - arrival time)
  Source:                 fsm/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/leds_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.828ns (19.640%)  route 3.388ns (80.360%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.564     5.085    fsm/CLK
    SLICE_X9Y35          FDCE                                         r  fsm/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  fsm/count_reg[2]/Q
                         net (fo=4, routed)           1.026     6.567    fsm/count_reg[2]
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.691 r  fsm/leds[15]_i_9/O
                         net (fo=2, routed)           0.970     7.661    fsm/leds[15]_i_9_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.785 r  fsm/leds[15]_i_7/O
                         net (fo=16, routed)          1.392     9.177    fsm/leds[15]_i_7_n_0
    SLICE_X13Y37         LUT4 (Prop_lut4_I3_O)        0.124     9.301 r  fsm/leds[9]_i_1/O
                         net (fo=1, routed)           0.000     9.301    fsm/p_1_in[9]
    SLICE_X13Y37         FDCE                                         r  fsm/leds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.446    14.787    fsm/CLK
    SLICE_X13Y37         FDCE                                         r  fsm/leds_reg[9]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X13Y37         FDCE (Setup_fdce_C_D)        0.031    15.043    fsm/leds_reg[9]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             5.743ns  (required time - arrival time)
  Source:                 db/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.281ns  (logic 0.966ns (22.567%)  route 3.315ns (77.433%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X9Y34          FDRE                                         r  db/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     5.502 f  db/counter_reg[5]/Q
                         net (fo=2, routed)           0.784     6.286    db/counter[5]
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.299     6.585 r  db/counter[19]_i_8/O
                         net (fo=1, routed)           1.163     7.748    db/counter[19]_i_8_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I4_O)        0.124     7.872 r  db/counter[19]_i_3/O
                         net (fo=20, routed)          1.367     9.240    db/counter[19]_i_3_n_0
    SLICE_X8Y34          LUT2 (Prop_lut2_I0_O)        0.124     9.364 r  db/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.364    db/counter_0[2]
    SLICE_X8Y34          FDRE                                         r  db/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.444    14.785    db/CLK
    SLICE_X8Y34          FDRE                                         r  db/counter_reg[2]/C
                         clock pessimism              0.276    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)        0.081    15.107    db/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.743    

Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 db/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.961ns (22.388%)  route 3.331ns (77.612%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X9Y34          FDRE                                         r  db/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     5.502 f  db/counter_reg[5]/Q
                         net (fo=2, routed)           0.784     6.286    db/counter[5]
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.299     6.585 r  db/counter[19]_i_8/O
                         net (fo=1, routed)           1.163     7.748    db/counter[19]_i_8_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I4_O)        0.124     7.872 r  db/counter[19]_i_3/O
                         net (fo=20, routed)          1.384     9.257    db/counter[19]_i_3_n_0
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.119     9.376 r  db/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.376    db/counter_0[9]
    SLICE_X9Y34          FDRE                                         r  db/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.444    14.785    db/CLK
    SLICE_X9Y34          FDRE                                         r  db/counter_reg[9]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)        0.075    15.123    db/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.376    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 db/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.310ns  (logic 0.995ns (23.088%)  route 3.315ns (76.912%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X9Y34          FDRE                                         r  db/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     5.502 f  db/counter_reg[5]/Q
                         net (fo=2, routed)           0.784     6.286    db/counter[5]
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.299     6.585 r  db/counter[19]_i_8/O
                         net (fo=1, routed)           1.163     7.748    db/counter[19]_i_8_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I4_O)        0.124     7.872 r  db/counter[19]_i_3/O
                         net (fo=20, routed)          1.367     9.240    db/counter[19]_i_3_n_0
    SLICE_X8Y34          LUT2 (Prop_lut2_I0_O)        0.153     9.393 r  db/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.393    db/counter_0[8]
    SLICE_X8Y34          FDRE                                         r  db/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.444    14.785    db/CLK
    SLICE_X8Y34          FDRE                                         r  db/counter_reg[8]/C
                         clock pessimism              0.276    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)        0.118    15.144    db/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.393    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 db/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.960ns (22.391%)  route 3.327ns (77.609%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X9Y34          FDRE                                         r  db/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     5.502 f  db/counter_reg[5]/Q
                         net (fo=2, routed)           0.784     6.286    db/counter[5]
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.299     6.585 r  db/counter[19]_i_8/O
                         net (fo=1, routed)           1.163     7.748    db/counter[19]_i_8_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I4_O)        0.124     7.872 r  db/counter[19]_i_3/O
                         net (fo=20, routed)          1.380     9.253    db/counter[19]_i_3_n_0
    SLICE_X9Y34          LUT2 (Prop_lut2_I0_O)        0.118     9.371 r  db/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.371    db/counter_0[5]
    SLICE_X9Y34          FDRE                                         r  db/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.444    14.785    db/CLK
    SLICE_X9Y34          FDRE                                         r  db/counter_reg[5]/C
                         clock pessimism              0.298    15.083    
                         clock uncertainty           -0.035    15.048    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)        0.075    15.123    db/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 db/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.307ns  (logic 0.992ns (23.035%)  route 3.315ns (76.965%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X9Y34          FDRE                                         r  db/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y34          FDRE (Prop_fdre_C_Q)         0.419     5.502 f  db/counter_reg[5]/Q
                         net (fo=2, routed)           0.784     6.286    db/counter[5]
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.299     6.585 r  db/counter[19]_i_8/O
                         net (fo=1, routed)           1.163     7.748    db/counter[19]_i_8_n_0
    SLICE_X9Y40          LUT5 (Prop_lut5_I4_O)        0.124     7.872 r  db/counter[19]_i_3/O
                         net (fo=20, routed)          1.367     9.240    db/counter[19]_i_3_n_0
    SLICE_X8Y34          LUT2 (Prop_lut2_I0_O)        0.150     9.390 r  db/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.390    db/counter_0[3]
    SLICE_X8Y34          FDRE                                         r  db/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.444    14.785    db/CLK
    SLICE_X8Y34          FDRE                                         r  db/counter_reg[3]/C
                         clock pessimism              0.276    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X8Y34          FDRE (Setup_fdre_C_D)        0.118    15.144    db/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.390    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 fsm/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/leds_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.221ns  (logic 0.828ns (19.617%)  route 3.393ns (80.383%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.564     5.085    fsm/CLK
    SLICE_X9Y35          FDCE                                         r  fsm/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.456     5.541 r  fsm/count_reg[2]/Q
                         net (fo=4, routed)           1.026     6.567    fsm/count_reg[2]
    SLICE_X10Y35         LUT4 (Prop_lut4_I1_O)        0.124     6.691 r  fsm/leds[15]_i_9/O
                         net (fo=2, routed)           0.970     7.661    fsm/leds[15]_i_9_n_0
    SLICE_X10Y33         LUT6 (Prop_lut6_I2_O)        0.124     7.785 r  fsm/leds[15]_i_7/O
                         net (fo=16, routed)          1.397     9.182    fsm/leds[15]_i_7_n_0
    SLICE_X12Y39         LUT4 (Prop_lut4_I3_O)        0.124     9.306 r  fsm/leds[15]_i_2/O
                         net (fo=1, routed)           0.000     9.306    fsm/p_1_in[15]
    SLICE_X12Y39         FDCE                                         r  fsm/leds_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.448    14.789    fsm/CLK
    SLICE_X12Y39         FDCE                                         r  fsm/leds_reg[15]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X12Y39         FDCE (Setup_fdce_C_D)        0.079    15.093    fsm/leds_reg[15]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 fsm/state_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/leds_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.535%)  route 0.168ns (47.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.561     1.444    fsm/CLK
    SLICE_X9Y33          FDPE                                         r  fsm/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  fsm/state_reg/Q
                         net (fo=51, routed)          0.168     1.753    fsm/state_reg_n_0
    SLICE_X8Y33          LUT4 (Prop_lut4_I0_O)        0.045     1.798 r  fsm/leds[1]_i_1/O
                         net (fo=1, routed)           0.000     1.798    fsm/p_1_in[1]
    SLICE_X8Y33          FDCE                                         r  fsm/leds_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.829     1.956    fsm/CLK
    SLICE_X8Y33          FDCE                                         r  fsm/leds_reg[1]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X8Y33          FDCE (Hold_fdce_C_D)         0.120     1.577    fsm/leds_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 fsm/state_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/leds_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.948%)  route 0.172ns (48.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.561     1.444    fsm/CLK
    SLICE_X9Y33          FDPE                                         r  fsm/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y33          FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  fsm/state_reg/Q
                         net (fo=51, routed)          0.172     1.757    fsm/state_reg_n_0
    SLICE_X8Y33          LUT4 (Prop_lut4_I0_O)        0.045     1.802 r  fsm/leds[2]_i_1/O
                         net (fo=1, routed)           0.000     1.802    fsm/p_1_in[2]
    SLICE_X8Y33          FDCE                                         r  fsm/leds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.829     1.956    fsm/CLK
    SLICE_X8Y33          FDCE                                         r  fsm/leds_reg[2]/C
                         clock pessimism             -0.499     1.457    
    SLICE_X8Y33          FDCE (Hold_fdce_C_D)         0.121     1.578    fsm/leds_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 db/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    db/CLK
    SLICE_X8Y34          FDRE                                         r  db/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.164     1.609 f  db/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.784    db/counter[0]
    SLICE_X8Y34          LUT1 (Prop_lut1_I0_O)        0.043     1.827 r  db/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    db/counter_0[0]
    SLICE_X8Y34          FDRE                                         r  db/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.957    db/CLK
    SLICE_X8Y34          FDRE                                         r  db/counter_reg[0]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X8Y34          FDRE (Hold_fdre_C_D)         0.133     1.578    db/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 fsm/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/state_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.019%)  route 0.186ns (49.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    fsm/CLK
    SLICE_X9Y35          FDCE                                         r  fsm/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141     1.586 f  fsm/count_reg[0]/Q
                         net (fo=5, routed)           0.186     1.772    fsm/count_reg[0]
    SLICE_X9Y33          LUT5 (Prop_lut5_I2_O)        0.045     1.817 r  fsm/state_i_1/O
                         net (fo=1, routed)           0.000     1.817    fsm/state_i_1_n_0
    SLICE_X9Y33          FDPE                                         r  fsm/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.829     1.956    fsm/CLK
    SLICE_X9Y33          FDPE                                         r  fsm/state_reg/C
                         clock pessimism             -0.498     1.458    
    SLICE_X9Y33          FDPE (Hold_fdpe_C_D)         0.091     1.549    fsm/state_reg
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 db/sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.148     1.593 r  db/sync_0_reg/Q
                         net (fo=1, routed)           0.119     1.712    db/sync_0
    SLICE_X10Y34         FDRE                                         r  db/sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.957    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/sync_1_reg/C
                         clock pessimism             -0.512     1.445    
    SLICE_X10Y34         FDRE (Hold_fdre_C_D)        -0.001     1.444    db/sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/pbout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.209ns (51.283%)  route 0.199ns (48.717%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  db/pbout_reg/Q
                         net (fo=63, routed)          0.199     1.808    db/pbout
    SLICE_X10Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.853 r  db/pbout_i_1/O
                         net (fo=1, routed)           0.000     1.853    db/pbout_i_1_n_0
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.957    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
                         clock pessimism             -0.512     1.445    
    SLICE_X10Y34         FDRE (Hold_fdre_C_D)         0.120     1.565    db/pbout_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 fsm/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.563     1.446    fsm/CLK
    SLICE_X9Y37          FDCE                                         r  fsm/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     1.587 f  fsm/count_reg[11]/Q
                         net (fo=4, routed)           0.170     1.757    fsm/count_reg[11]
    SLICE_X9Y37          LUT3 (Prop_lut3_I0_O)        0.045     1.802 r  fsm/count[8]_i_6/O
                         net (fo=1, routed)           0.000     1.802    fsm/count[8]_i_6_n_0
    SLICE_X9Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.865 r  fsm/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.865    fsm/count_reg[8]_i_1_n_4
    SLICE_X9Y37          FDCE                                         r  fsm/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.832     1.959    fsm/CLK
    SLICE_X9Y37          FDCE                                         r  fsm/count_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X9Y37          FDCE (Hold_fdce_C_D)         0.105     1.551    fsm/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 fsm/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    fsm/CLK
    SLICE_X9Y35          FDCE                                         r  fsm/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141     1.586 f  fsm/count_reg[3]/Q
                         net (fo=4, routed)           0.170     1.756    fsm/count_reg[3]
    SLICE_X9Y35          LUT3 (Prop_lut3_I0_O)        0.045     1.801 r  fsm/count[0]_i_8/O
                         net (fo=1, routed)           0.000     1.801    fsm/count[0]_i_8_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.864 r  fsm/count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.864    fsm/count_reg[0]_i_2_n_4
    SLICE_X9Y35          FDCE                                         r  fsm/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.831     1.958    fsm/CLK
    SLICE_X9Y35          FDCE                                         r  fsm/count_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y35          FDCE (Hold_fdce_C_D)         0.105     1.550    fsm/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 fsm/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.564     1.447    fsm/CLK
    SLICE_X9Y38          FDCE                                         r  fsm/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y38          FDCE (Prop_fdce_C_Q)         0.141     1.588 f  fsm/count_reg[12]/Q
                         net (fo=4, routed)           0.168     1.756    fsm/count_reg[12]
    SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.045     1.801 r  fsm/count[12]_i_8/O
                         net (fo=1, routed)           0.000     1.801    fsm/count[12]_i_8_n_0
    SLICE_X9Y38          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.871 r  fsm/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.871    fsm/count_reg[12]_i_1_n_7
    SLICE_X9Y38          FDCE                                         r  fsm/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.834     1.961    fsm/CLK
    SLICE_X9Y38          FDCE                                         r  fsm/count_reg[12]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y38          FDCE (Hold_fdce_C_D)         0.105     1.552    fsm/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 fsm/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    fsm/CLK
    SLICE_X9Y36          FDCE                                         r  fsm/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141     1.586 f  fsm/count_reg[4]/Q
                         net (fo=4, routed)           0.168     1.754    fsm/count_reg[4]
    SLICE_X9Y36          LUT3 (Prop_lut3_I0_O)        0.045     1.799 r  fsm/count[4]_i_9/O
                         net (fo=1, routed)           0.000     1.799    fsm/count[4]_i_9_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.869 r  fsm/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.869    fsm/count_reg[4]_i_1_n_7
    SLICE_X9Y36          FDCE                                         r  fsm/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.831     1.958    fsm/CLK
    SLICE_X9Y36          FDCE                                         r  fsm/count_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X9Y36          FDCE (Hold_fdce_C_D)         0.105     1.550    fsm/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X10Y42   cd/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y42   cd/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y39   cd/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y42   cd/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y40   cd/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X9Y40    cd/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y40   cd/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y34   cd/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X11Y41   cd/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   cd/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   cd/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    fsm/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    fsm/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    fsm/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    fsm/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    fsm/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    fsm/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y35    fsm/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    fsm/count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X10Y42   cd/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42   cd/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42   cd/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   cd/counter_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   cd/counter_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   cd/counter_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   cd/counter_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   cd/counter_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42   cd/counter_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42   cd/counter_reg[26]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.461ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/leds_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.518ns (19.045%)  route 2.202ns (80.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  db/pbout_reg/Q
                         net (fo=63, routed)          2.202     7.803    fsm/pbout
    SLICE_X13Y37         FDCE                                         f  fsm/leds_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.446    14.787    fsm/CLK
    SLICE_X13Y37         FDCE                                         r  fsm/leds_reg[10]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X13Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.607    fsm/leds_reg[10]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/leds_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.518ns (19.045%)  route 2.202ns (80.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  db/pbout_reg/Q
                         net (fo=63, routed)          2.202     7.803    fsm/pbout
    SLICE_X13Y37         FDCE                                         f  fsm/leds_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.446    14.787    fsm/CLK
    SLICE_X13Y37         FDCE                                         r  fsm/leds_reg[11]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X13Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.607    fsm/leds_reg[11]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/leds_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.518ns (19.045%)  route 2.202ns (80.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  db/pbout_reg/Q
                         net (fo=63, routed)          2.202     7.803    fsm/pbout
    SLICE_X13Y37         FDCE                                         f  fsm/leds_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.446    14.787    fsm/CLK
    SLICE_X13Y37         FDCE                                         r  fsm/leds_reg[9]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X13Y37         FDCE (Recov_fdce_C_CLR)     -0.405    14.607    fsm/leds_reg[9]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/leds_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.518ns (19.045%)  route 2.202ns (80.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  db/pbout_reg/Q
                         net (fo=63, routed)          2.202     7.803    fsm/pbout
    SLICE_X12Y37         FDCE                                         f  fsm/leds_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.446    14.787    fsm/CLK
    SLICE_X12Y37         FDCE                                         r  fsm/leds_reg[8]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X12Y37         FDCE (Recov_fdce_C_CLR)     -0.319    14.693    fsm/leds_reg[8]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.518ns (19.963%)  route 2.077ns (80.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  db/pbout_reg/Q
                         net (fo=63, routed)          2.077     7.678    cd/pbout
    SLICE_X9Y40          FDCE                                         f  cd/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.448    14.789    cd/CLK
    SLICE_X9Y40          FDCE                                         r  cd/counter_reg[14]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X9Y40          FDCE (Recov_fdce_C_CLR)     -0.405    14.609    cd/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.518ns (19.963%)  route 2.077ns (80.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  db/pbout_reg/Q
                         net (fo=63, routed)          2.077     7.678    cd/pbout
    SLICE_X9Y40          FDCE                                         f  cd/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.448    14.789    cd/CLK
    SLICE_X9Y40          FDCE                                         r  cd/counter_reg[16]/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X9Y40          FDCE (Recov_fdce_C_CLR)     -0.405    14.609    cd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/ticks_reg/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.595ns  (logic 0.518ns (19.963%)  route 2.077ns (80.037%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  db/pbout_reg/Q
                         net (fo=63, routed)          2.077     7.678    cd/pbout
    SLICE_X9Y40          FDCE                                         f  cd/ticks_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.448    14.789    cd/CLK
    SLICE_X9Y40          FDCE                                         r  cd/ticks_reg/C
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X9Y40          FDCE (Recov_fdce_C_CLR)     -0.405    14.609    cd/ticks_reg
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             6.954ns  (required time - arrival time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/leds_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.518ns (20.148%)  route 2.053ns (79.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  db/pbout_reg/Q
                         net (fo=63, routed)          2.053     7.654    fsm/pbout
    SLICE_X13Y38         FDCE                                         f  fsm/leds_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.447    14.788    fsm/CLK
    SLICE_X13Y38         FDCE                                         r  fsm/leds_reg[12]/C
                         clock pessimism              0.260    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X13Y38         FDCE (Recov_fdce_C_CLR)     -0.405    14.608    fsm/leds_reg[12]
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                  6.954    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.518ns (20.113%)  route 2.057ns (79.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  db/pbout_reg/Q
                         net (fo=63, routed)          2.057     7.659    cd/pbout
    SLICE_X11Y42         FDCE                                         f  cd/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.450    14.791    cd/CLK
    SLICE_X11Y42         FDCE                                         r  cd/counter_reg[10]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X11Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.624    cd/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  6.965    

Slack (MET) :             6.965ns  (required time - arrival time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 0.518ns (20.113%)  route 2.057ns (79.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.562     5.083    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.518     5.601 f  db/pbout_reg/Q
                         net (fo=63, routed)          2.057     7.659    cd/pbout
    SLICE_X11Y42         FDCE                                         f  cd/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.450    14.791    cd/CLK
    SLICE_X11Y42         FDCE                                         r  cd/counter_reg[12]/C
                         clock pessimism              0.273    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X11Y42         FDCE (Recov_fdce_C_CLR)     -0.405    14.624    cd/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.624    
                         arrival time                          -7.659    
  -------------------------------------------------------------------
                         slack                                  6.965    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.965%)  route 0.218ns (57.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  db/pbout_reg/Q
                         net (fo=63, routed)          0.218     1.827    cd/pbout
    SLICE_X11Y34         FDCE                                         f  cd/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.957    cd/CLK
    SLICE_X11Y34         FDCE                                         r  cd/counter_reg[1]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X11Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    cd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.965%)  route 0.218ns (57.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  db/pbout_reg/Q
                         net (fo=63, routed)          0.218     1.827    cd/pbout
    SLICE_X11Y34         FDCE                                         f  cd/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.957    cd/CLK
    SLICE_X11Y34         FDCE                                         r  cd/counter_reg[2]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X11Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    cd/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.965%)  route 0.218ns (57.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  db/pbout_reg/Q
                         net (fo=63, routed)          0.218     1.827    cd/pbout
    SLICE_X11Y34         FDCE                                         f  cd/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.957    cd/CLK
    SLICE_X11Y34         FDCE                                         r  cd/counter_reg[3]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X11Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    cd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.965%)  route 0.218ns (57.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  db/pbout_reg/Q
                         net (fo=63, routed)          0.218     1.827    cd/pbout
    SLICE_X11Y34         FDCE                                         f  cd/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.830     1.957    cd/CLK
    SLICE_X11Y34         FDCE                                         r  cd/counter_reg[4]/C
                         clock pessimism             -0.499     1.458    
    SLICE_X11Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.366    cd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/leds_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.520%)  route 0.285ns (63.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  db/pbout_reg/Q
                         net (fo=63, routed)          0.285     1.894    fsm/pbout
    SLICE_X8Y33          FDCE                                         f  fsm/leds_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.829     1.956    fsm/CLK
    SLICE_X8Y33          FDCE                                         r  fsm/leds_reg[1]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X8Y33          FDCE (Remov_fdce_C_CLR)     -0.067     1.411    fsm/leds_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/leds_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.520%)  route 0.285ns (63.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  db/pbout_reg/Q
                         net (fo=63, routed)          0.285     1.894    fsm/pbout
    SLICE_X8Y33          FDCE                                         f  fsm/leds_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.829     1.956    fsm/CLK
    SLICE_X8Y33          FDCE                                         r  fsm/leds_reg[2]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X8Y33          FDCE (Remov_fdce_C_CLR)     -0.067     1.411    fsm/leds_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/leds_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.520%)  route 0.285ns (63.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  db/pbout_reg/Q
                         net (fo=63, routed)          0.285     1.894    fsm/pbout
    SLICE_X8Y33          FDCE                                         f  fsm/leds_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.829     1.956    fsm/CLK
    SLICE_X8Y33          FDCE                                         r  fsm/leds_reg[3]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X8Y33          FDCE (Remov_fdce_C_CLR)     -0.067     1.411    fsm/leds_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/leds_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.520%)  route 0.285ns (63.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  db/pbout_reg/Q
                         net (fo=63, routed)          0.285     1.894    fsm/pbout
    SLICE_X8Y33          FDCE                                         f  fsm/leds_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.829     1.956    fsm/CLK
    SLICE_X8Y33          FDCE                                         r  fsm/leds_reg[5]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X8Y33          FDCE (Remov_fdce_C_CLR)     -0.067     1.411    fsm/leds_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.565%)  route 0.273ns (62.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  db/pbout_reg/Q
                         net (fo=63, routed)          0.273     1.882    cd/pbout
    SLICE_X10Y35         FDCE                                         f  cd/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.831     1.958    cd/CLK
    SLICE_X10Y35         FDCE                                         r  cd/counter_reg[5]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    cd/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 db/pbout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.565%)  route 0.273ns (62.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.562     1.445    db/CLK
    SLICE_X10Y34         FDRE                                         r  db/pbout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  db/pbout_reg/Q
                         net (fo=63, routed)          0.273     1.882    cd/pbout
    SLICE_X10Y35         FDCE                                         f  cd/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.831     1.958    cd/CLK
    SLICE_X10Y35         FDCE                                         r  cd/counter_reg[7]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X10Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.393    cd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.489    





