
Circuit 1 cell nfet_06v0 and Circuit 2 cell nfet_06v0 are black boxes.
Warning: Equate pins:  cell nfet_06v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_06v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_06v0                       |Circuit 2: nfet_06v0                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_06v0 and nfet_06v0 are equivalent.

Circuit 1 cell pfet_06v0 and Circuit 2 cell pfet_06v0 are black boxes.
Warning: Equate pins:  cell pfet_06v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_06v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_06v0                       |Circuit 2: pfet_06v0                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_06v0 and pfet_06v0 are equivalent.

Circuit 1 cell pfet_03v3 and Circuit 2 cell pfet_03v3 are black boxes.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_03v3                       |Circuit 2: pfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_03v3 and pfet_03v3 are equivalent.

Circuit 1 cell nfet_03v3 and Circuit 2 cell nfet_03v3 are black boxes.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_03v3 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_03v3                       |Circuit 2: nfet_03v3                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_03v3 and nfet_03v3 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__latq_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__latq_1 
-------------------------------------------|-------------------------------------------
nfet_06v0 (8)                              |nfet_06v0 (8)                              
pfet_06v0 (8)                              |pfet_06v0 (8)                              
Number of devices: 16                      |Number of devices: 16                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__latq_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__latq_1 
-------------------------------------------|-------------------------------------------
VPW                                        |VPW                                        
VNW                                        |VNW                                        
Q                                          |Q                                          
E                                          |E                                          
D                                          |D                                          
VSS                                        |VSS                                        
VDD                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__latq_1[[0]] and gf180mcu_fd_sc_mcu9t5v0__latq_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
nfet_06v0 (2)                              |nfet_06v0 (2)                              
pfet_06v0 (2)                              |pfet_06v0 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
ZN                                         |ZN                                         
VSS                                        |VSS                                        
A2                                         |A2                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
A1                                         |A1                                         
VPW                                        |VPW                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__nand2_1[[0]] and gf180mcu_fd_sc_mcu9t5v0__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1[ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
nfet_06v0 (1)                              |nfet_06v0 (1)                              
pfet_06v0 (1)                              |pfet_06v0 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1[ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
VDD                                        |VDD                                        
VNW                                        |VNW                                        
VSS                                        |VSS                                        
VPW                                        |VPW                                        
ZN                                         |ZN                                         
I                                          |I                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__inv_1[[0]] and gf180mcu_fd_sc_mcu9t5v0__inv_1 are equivalent.
Flattening unmatched subcell dff_2ph_clk in circuit switch_cell (0)(1 instance)
Flattening unmatched subcell tgate in circuit switch_cell (0)(1 instance)
Flattening unmatched subcell dff_2ph_clk$1 in circuit switch_cell (1)(1 instance)
Flattening unmatched subcell tgate$1 in circuit switch_cell (1)(1 instance)
Flattening unmatched subcell pfet in circuit switch_cell (1)(1 instance)
Flattening unmatched subcell nfet in circuit switch_cell (1)(1 instance)

Class switch_cell (1):  Merged 22 parallel devices.
Subcircuit summary:
Circuit 1: switch_cell                     |Circuit 2: switch_cell                     
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu9t5v0__latq_1[[0]] (2)   |gf180mcu_fd_sc_mcu9t5v0__latq_1 (2)        
nfet_03v3 (6->1)                           |nfet_03v3 (6->1)                           
pfet_03v3 (18->1)                          |pfet_03v3 (18->1)                          
gf180mcu_fd_sc_mcu9t5v0__nand2_1[[0]] (1)  |gf180mcu_fd_sc_mcu9t5v0__nand2_1 (1)       
gf180mcu_fd_sc_mcu9t5v0__inv_1[[0]] (2)    |gf180mcu_fd_sc_mcu9t5v0__inv_1 (2)         
Number of devices: 7                       |Number of devices: 7                       
Number of nets: 13                         |Number of nets: 13                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: switch_cell                     |Circuit 2: switch_cell                     
-------------------------------------------|-------------------------------------------
VDDD                                       |VDDD                                       
VSSD                                       |VSSD                                       
DATA_OUT                                   |DATA_OUT                                   
T2                                         |T2                                         
T1                                         |T1                                         
CLK_PH1                                    |CLK_PH1                                    
CLK_PH2                                    |CLK_PH2                                    
DATA_IN                                    |DATA_IN                                    
EN                                         |EN                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes switch_cell and switch_cell are equivalent.

Final result: Circuits match uniquely.
.
