 
****************************************
Report : qor
Design : cpu
Version: T-2022.03-SP3
Date   : Thu Jun  8 22:30:48 2023
****************************************


  Timing Path Group 'Inputs'
  -----------------------------------
  Levels of Logic:              60.00
  Critical Path Length:         11.81
  Critical Path Slack:           2.91
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Outputs'
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.74
  Critical Path Slack:          14.11
  Critical Path Clk Period:     15.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'Regs_to_Regs'
  -----------------------------------
  Levels of Logic:             149.00
  Critical Path Length:         17.88
  Critical Path Slack:          -2.99
  Critical Path Clk Period:     15.00
  Total Negative Slack:        -12.77
  No. of Violating Paths:        6.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          8
  Hierarchical Port Count:       2466
  Leaf Cell Count:              21135
  Buf/Inv Cell Count:            3336
  Buf Cell Count:                 450
  Inv Cell Count:                2886
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     19660
  Sequential Cell Count:         1475
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    21045.388043
  Noncombinational Area:  6670.481758
  Buf/Inv Area:           1999.522006
  Total Buffer Area:           431.45
  Total Inverter Area:        1568.07
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             27715.869801
  Design Area:           27715.869801


  Design Rules
  -----------------------------------
  Total Number of Nets:         22572
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: linux-lab-071.ece.uw.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  1.14
  Mapping Optimization:              104.48
  -----------------------------------------
  Overall Compile Time:              161.07
  Overall Compile Wall Clock Time:    34.37

  --------------------------------------------------------------------

  Design  WNS: 2.99  TNS: 12.77  Number of Violating Paths: 6


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
