module CtrlBlock(
  input         clock,
  input         reset,
  input  [7:0]  io_hartId,
  output        io_cpu_halt,
  output        io_frontend_cfVec_0_ready,
  input         io_frontend_cfVec_0_valid,
  input  [31:0] io_frontend_cfVec_0_bits_instr,
  input  [9:0]  io_frontend_cfVec_0_bits_foldpc,
  input         io_frontend_cfVec_0_bits_exceptionVec_1,
  input         io_frontend_cfVec_0_bits_exceptionVec_12,
  input         io_frontend_cfVec_0_bits_trigger_frontendHit_0,
  input         io_frontend_cfVec_0_bits_trigger_frontendHit_1,
  input         io_frontend_cfVec_0_bits_trigger_frontendHit_2,
  input         io_frontend_cfVec_0_bits_trigger_frontendHit_3,
  input         io_frontend_cfVec_0_bits_trigger_backendEn_0,
  input         io_frontend_cfVec_0_bits_trigger_backendEn_1,
  input         io_frontend_cfVec_0_bits_trigger_backendHit_0,
  input         io_frontend_cfVec_0_bits_trigger_backendHit_1,
  input         io_frontend_cfVec_0_bits_trigger_backendHit_2,
  input         io_frontend_cfVec_0_bits_trigger_backendHit_3,
  input         io_frontend_cfVec_0_bits_trigger_backendHit_4,
  input         io_frontend_cfVec_0_bits_trigger_backendHit_5,
  input         io_frontend_cfVec_0_bits_pd_isRVC,
  input  [1:0]  io_frontend_cfVec_0_bits_pd_brType,
  input         io_frontend_cfVec_0_bits_pd_isCall,
  input         io_frontend_cfVec_0_bits_pd_isRet,
  input         io_frontend_cfVec_0_bits_pred_taken,
  input         io_frontend_cfVec_0_bits_crossPageIPFFix,
  input         io_frontend_cfVec_0_bits_ftqPtr_flag,
  input  [5:0]  io_frontend_cfVec_0_bits_ftqPtr_value,
  input  [2:0]  io_frontend_cfVec_0_bits_ftqOffset,
  output        io_frontend_cfVec_1_ready,
  input         io_frontend_cfVec_1_valid,
  input  [31:0] io_frontend_cfVec_1_bits_instr,
  input  [9:0]  io_frontend_cfVec_1_bits_foldpc,
  input         io_frontend_cfVec_1_bits_exceptionVec_1,
  input         io_frontend_cfVec_1_bits_exceptionVec_12,
  input         io_frontend_cfVec_1_bits_trigger_frontendHit_0,
  input         io_frontend_cfVec_1_bits_trigger_frontendHit_1,
  input         io_frontend_cfVec_1_bits_trigger_frontendHit_2,
  input         io_frontend_cfVec_1_bits_trigger_frontendHit_3,
  input         io_frontend_cfVec_1_bits_trigger_backendEn_0,
  input         io_frontend_cfVec_1_bits_trigger_backendEn_1,
  input         io_frontend_cfVec_1_bits_trigger_backendHit_0,
  input         io_frontend_cfVec_1_bits_trigger_backendHit_1,
  input         io_frontend_cfVec_1_bits_trigger_backendHit_2,
  input         io_frontend_cfVec_1_bits_trigger_backendHit_3,
  input         io_frontend_cfVec_1_bits_trigger_backendHit_4,
  input         io_frontend_cfVec_1_bits_trigger_backendHit_5,
  input         io_frontend_cfVec_1_bits_pd_isRVC,
  input  [1:0]  io_frontend_cfVec_1_bits_pd_brType,
  input         io_frontend_cfVec_1_bits_pd_isCall,
  input         io_frontend_cfVec_1_bits_pd_isRet,
  input         io_frontend_cfVec_1_bits_pred_taken,
  input         io_frontend_cfVec_1_bits_crossPageIPFFix,
  input         io_frontend_cfVec_1_bits_ftqPtr_flag,
  input  [5:0]  io_frontend_cfVec_1_bits_ftqPtr_value,
  input  [2:0]  io_frontend_cfVec_1_bits_ftqOffset,
  output        io_frontend_cfVec_2_ready,
  input         io_frontend_cfVec_2_valid,
  input  [31:0] io_frontend_cfVec_2_bits_instr,
  input  [9:0]  io_frontend_cfVec_2_bits_foldpc,
  input         io_frontend_cfVec_2_bits_exceptionVec_1,
  input         io_frontend_cfVec_2_bits_exceptionVec_12,
  input         io_frontend_cfVec_2_bits_trigger_frontendHit_0,
  input         io_frontend_cfVec_2_bits_trigger_frontendHit_1,
  input         io_frontend_cfVec_2_bits_trigger_frontendHit_2,
  input         io_frontend_cfVec_2_bits_trigger_frontendHit_3,
  input         io_frontend_cfVec_2_bits_trigger_backendEn_0,
  input         io_frontend_cfVec_2_bits_trigger_backendEn_1,
  input         io_frontend_cfVec_2_bits_trigger_backendHit_0,
  input         io_frontend_cfVec_2_bits_trigger_backendHit_1,
  input         io_frontend_cfVec_2_bits_trigger_backendHit_2,
  input         io_frontend_cfVec_2_bits_trigger_backendHit_3,
  input         io_frontend_cfVec_2_bits_trigger_backendHit_4,
  input         io_frontend_cfVec_2_bits_trigger_backendHit_5,
  input         io_frontend_cfVec_2_bits_pd_isRVC,
  input  [1:0]  io_frontend_cfVec_2_bits_pd_brType,
  input         io_frontend_cfVec_2_bits_pd_isCall,
  input         io_frontend_cfVec_2_bits_pd_isRet,
  input         io_frontend_cfVec_2_bits_pred_taken,
  input         io_frontend_cfVec_2_bits_crossPageIPFFix,
  input         io_frontend_cfVec_2_bits_ftqPtr_flag,
  input  [5:0]  io_frontend_cfVec_2_bits_ftqPtr_value,
  input  [2:0]  io_frontend_cfVec_2_bits_ftqOffset,
  output        io_frontend_cfVec_3_ready,
  input         io_frontend_cfVec_3_valid,
  input  [31:0] io_frontend_cfVec_3_bits_instr,
  input  [9:0]  io_frontend_cfVec_3_bits_foldpc,
  input         io_frontend_cfVec_3_bits_exceptionVec_1,
  input         io_frontend_cfVec_3_bits_exceptionVec_12,
  input         io_frontend_cfVec_3_bits_trigger_frontendHit_0,
  input         io_frontend_cfVec_3_bits_trigger_frontendHit_1,
  input         io_frontend_cfVec_3_bits_trigger_frontendHit_2,
  input         io_frontend_cfVec_3_bits_trigger_frontendHit_3,
  input         io_frontend_cfVec_3_bits_trigger_backendEn_0,
  input         io_frontend_cfVec_3_bits_trigger_backendEn_1,
  input         io_frontend_cfVec_3_bits_trigger_backendHit_0,
  input         io_frontend_cfVec_3_bits_trigger_backendHit_1,
  input         io_frontend_cfVec_3_bits_trigger_backendHit_2,
  input         io_frontend_cfVec_3_bits_trigger_backendHit_3,
  input         io_frontend_cfVec_3_bits_trigger_backendHit_4,
  input         io_frontend_cfVec_3_bits_trigger_backendHit_5,
  input         io_frontend_cfVec_3_bits_pd_isRVC,
  input  [1:0]  io_frontend_cfVec_3_bits_pd_brType,
  input         io_frontend_cfVec_3_bits_pd_isCall,
  input         io_frontend_cfVec_3_bits_pd_isRet,
  input         io_frontend_cfVec_3_bits_pred_taken,
  input         io_frontend_cfVec_3_bits_crossPageIPFFix,
  input         io_frontend_cfVec_3_bits_ftqPtr_flag,
  input  [5:0]  io_frontend_cfVec_3_bits_ftqPtr_value,
  input  [2:0]  io_frontend_cfVec_3_bits_ftqOffset,
  output [5:0]  io_frontend_fromFtq_pc_reads_0_ptr_value,
  output [2:0]  io_frontend_fromFtq_pc_reads_0_offset,
  input  [38:0] io_frontend_fromFtq_pc_reads_0_data,
  output [5:0]  io_frontend_fromFtq_pc_reads_1_ptr_value,
  output [2:0]  io_frontend_fromFtq_pc_reads_1_offset,
  output [5:0]  io_frontend_fromFtq_pc_reads_2_ptr_value,
  output [2:0]  io_frontend_fromFtq_pc_reads_2_offset,
  output [5:0]  io_frontend_fromFtq_pc_reads_3_ptr_value,
  output [2:0]  io_frontend_fromFtq_pc_reads_3_offset,
  output [5:0]  io_frontend_fromFtq_pc_reads_4_ptr_value,
  output [2:0]  io_frontend_fromFtq_pc_reads_4_offset,
  output [5:0]  io_frontend_fromFtq_pc_reads_5_ptr_value,
  output [2:0]  io_frontend_fromFtq_pc_reads_5_offset,
  output [5:0]  io_frontend_fromFtq_pc_reads_6_ptr_value,
  output [2:0]  io_frontend_fromFtq_pc_reads_6_offset,
  output [5:0]  io_frontend_fromFtq_pc_reads_7_ptr_value,
  output [2:0]  io_frontend_fromFtq_pc_reads_7_offset,
  input  [38:0] io_frontend_fromFtq_pc_reads_7_data,
  output [5:0]  io_frontend_fromFtq_pc_reads_8_ptr_value,
  output [2:0]  io_frontend_fromFtq_pc_reads_8_offset,
  input  [38:0] io_frontend_fromFtq_pc_reads_8_data,
  output [5:0]  io_frontend_fromFtq_target_read_ptr_value,
  input  [38:0] io_frontend_fromFtq_target_read_data,
  input  [38:0] io_frontend_fromFtq_redirect_s1_real_pc,
  output        io_frontend_toFtq_rob_commits_0_valid,
  output [2:0]  io_frontend_toFtq_rob_commits_0_bits_commitType,
  output        io_frontend_toFtq_rob_commits_0_bits_ftqIdx_flag,
  output [5:0]  io_frontend_toFtq_rob_commits_0_bits_ftqIdx_value,
  output [2:0]  io_frontend_toFtq_rob_commits_0_bits_ftqOffset,
  output        io_frontend_toFtq_rob_commits_1_valid,
  output [2:0]  io_frontend_toFtq_rob_commits_1_bits_commitType,
  output        io_frontend_toFtq_rob_commits_1_bits_ftqIdx_flag,
  output [5:0]  io_frontend_toFtq_rob_commits_1_bits_ftqIdx_value,
  output [2:0]  io_frontend_toFtq_rob_commits_1_bits_ftqOffset,
  output        io_frontend_toFtq_rob_commits_2_valid,
  output [2:0]  io_frontend_toFtq_rob_commits_2_bits_commitType,
  output        io_frontend_toFtq_rob_commits_2_bits_ftqIdx_flag,
  output [5:0]  io_frontend_toFtq_rob_commits_2_bits_ftqIdx_value,
  output [2:0]  io_frontend_toFtq_rob_commits_2_bits_ftqOffset,
  output        io_frontend_toFtq_rob_commits_3_valid,
  output [2:0]  io_frontend_toFtq_rob_commits_3_bits_commitType,
  output        io_frontend_toFtq_rob_commits_3_bits_ftqIdx_flag,
  output [5:0]  io_frontend_toFtq_rob_commits_3_bits_ftqIdx_value,
  output [2:0]  io_frontend_toFtq_rob_commits_3_bits_ftqOffset,
  output        io_frontend_toFtq_redirect_valid,
  output        io_frontend_toFtq_for_redirect_gen_rawRedirect_valid,
  output        io_frontend_toFtq_for_redirect_gen_rawRedirect_bits_ftqIdx_flag,
  output [5:0]  io_frontend_toFtq_for_redirect_gen_rawRedirect_bits_ftqIdx_value,
  output [2:0]  io_frontend_toFtq_for_redirect_gen_rawRedirect_bits_ftqOffset,
  output        io_frontend_toFtq_for_redirect_gen_rawRedirect_bits_level,
  output        io_frontend_toFtq_for_redirect_gen_rawRedirect_bits_cfiUpdate_taken,
  output        io_frontend_toFtq_for_redirect_gen_rawRedirect_bits_cfiUpdate_isMisPred,
  output        io_frontend_toFtq_for_redirect_gen_s1_redirect_onehot_0,
  output        io_frontend_toFtq_for_redirect_gen_s1_redirect_onehot_1,
  output        io_frontend_toFtq_for_redirect_gen_s1_redirect_onehot_2,
  output        io_frontend_toFtq_for_redirect_gen_s1_redirect_onehot_3,
  output        io_frontend_toFtq_for_redirect_gen_s1_redirect_onehot_4,
  output        io_frontend_toFtq_for_redirect_gen_s1_redirect_onehot_5,
  output        io_frontend_toFtq_for_redirect_gen_s1_oldest_redirect_bits_cfiUpdate_taken,
  output        io_frontend_toFtq_for_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isRVC,
  output [1:0]  io_frontend_toFtq_for_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_brType,
  output        io_frontend_toFtq_for_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isCall,
  output        io_frontend_toFtq_for_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isRet,
  output [19:0] io_frontend_toFtq_for_redirect_gen_s1_oldest_exu_output_bits_uop_ctrl_imm,
  output [38:0] io_frontend_toFtq_for_redirect_gen_s1_jumpTarget,
  output        io_frontend_toFtq_for_redirect_gen_flushRedirect_valid,
  output        io_frontend_toFtq_for_redirect_gen_flushRedirect_bits_ftqIdx_flag,
  output [5:0]  io_frontend_toFtq_for_redirect_gen_flushRedirect_bits_ftqIdx_value,
  output [2:0]  io_frontend_toFtq_for_redirect_gen_flushRedirect_bits_ftqOffset,
  output        io_frontend_toFtq_for_redirect_gen_flushRedirect_bits_level,
  output [38:0] io_frontend_toFtq_for_redirect_gen_frontendFlushTarget,
  output        io_allocPregs_0_isInt,
  output        io_allocPregs_0_isFp,
  output [6:0]  io_allocPregs_0_preg,
  output        io_allocPregs_1_isInt,
  output        io_allocPregs_1_isFp,
  output [6:0]  io_allocPregs_1_preg,
  output        io_allocPregs_2_isInt,
  output        io_allocPregs_2_isFp,
  output [6:0]  io_allocPregs_2_preg,
  output        io_allocPregs_3_isInt,
  output        io_allocPregs_3_isFp,
  output [6:0]  io_allocPregs_3_preg,
  input         io_dispatch_0_ready,
  output        io_dispatch_0_valid,
  output        io_dispatch_0_bits_cf_trigger_backendEn_0,
  output        io_dispatch_0_bits_cf_trigger_backendEn_1,
  output        io_dispatch_0_bits_cf_trigger_backendHit_0,
  output        io_dispatch_0_bits_cf_trigger_backendHit_1,
  output        io_dispatch_0_bits_cf_trigger_backendHit_2,
  output        io_dispatch_0_bits_cf_trigger_backendHit_3,
  output        io_dispatch_0_bits_cf_trigger_backendHit_4,
  output        io_dispatch_0_bits_cf_trigger_backendHit_5,
  output        io_dispatch_0_bits_cf_pd_isRVC,
  output [1:0]  io_dispatch_0_bits_cf_pd_brType,
  output        io_dispatch_0_bits_cf_pd_isCall,
  output        io_dispatch_0_bits_cf_pd_isRet,
  output        io_dispatch_0_bits_cf_pred_taken,
  output [4:0]  io_dispatch_0_bits_cf_ssid,
  output        io_dispatch_0_bits_cf_ftqPtr_flag,
  output [5:0]  io_dispatch_0_bits_cf_ftqPtr_value,
  output [2:0]  io_dispatch_0_bits_cf_ftqOffset,
  output [1:0]  io_dispatch_0_bits_ctrl_srcType_0,
  output [1:0]  io_dispatch_0_bits_ctrl_srcType_1,
  output [3:0]  io_dispatch_0_bits_ctrl_fuType,
  output [6:0]  io_dispatch_0_bits_ctrl_fuOpType,
  output        io_dispatch_0_bits_ctrl_rfWen,
  output        io_dispatch_0_bits_ctrl_fpWen,
  output [3:0]  io_dispatch_0_bits_ctrl_selImm,
  output [19:0] io_dispatch_0_bits_ctrl_imm,
  output        io_dispatch_0_bits_ctrl_fpu_isAddSub,
  output        io_dispatch_0_bits_ctrl_fpu_typeTagIn,
  output        io_dispatch_0_bits_ctrl_fpu_typeTagOut,
  output        io_dispatch_0_bits_ctrl_fpu_fromInt,
  output        io_dispatch_0_bits_ctrl_fpu_wflags,
  output        io_dispatch_0_bits_ctrl_fpu_fpWen,
  output [1:0]  io_dispatch_0_bits_ctrl_fpu_fmaCmd,
  output        io_dispatch_0_bits_ctrl_fpu_div,
  output        io_dispatch_0_bits_ctrl_fpu_sqrt,
  output        io_dispatch_0_bits_ctrl_fpu_fcvt,
  output [1:0]  io_dispatch_0_bits_ctrl_fpu_typ,
  output [1:0]  io_dispatch_0_bits_ctrl_fpu_fmt,
  output        io_dispatch_0_bits_ctrl_fpu_ren3,
  output [2:0]  io_dispatch_0_bits_ctrl_fpu_rm,
  output [6:0]  io_dispatch_0_bits_psrc_0,
  output [6:0]  io_dispatch_0_bits_psrc_1,
  output [6:0]  io_dispatch_0_bits_pdest,
  output        io_dispatch_0_bits_robIdx_flag,
  output [6:0]  io_dispatch_0_bits_robIdx_value,
  output        io_dispatch_0_bits_lqIdx_flag,
  output [5:0]  io_dispatch_0_bits_lqIdx_value,
  output        io_dispatch_0_bits_sqIdx_flag,
  output [4:0]  io_dispatch_0_bits_sqIdx_value,
  input         io_dispatch_1_ready,
  output        io_dispatch_1_valid,
  output        io_dispatch_1_bits_cf_trigger_backendEn_0,
  output        io_dispatch_1_bits_cf_trigger_backendEn_1,
  output        io_dispatch_1_bits_cf_trigger_backendHit_0,
  output        io_dispatch_1_bits_cf_trigger_backendHit_1,
  output        io_dispatch_1_bits_cf_trigger_backendHit_2,
  output        io_dispatch_1_bits_cf_trigger_backendHit_3,
  output        io_dispatch_1_bits_cf_trigger_backendHit_4,
  output        io_dispatch_1_bits_cf_trigger_backendHit_5,
  output        io_dispatch_1_bits_cf_pd_isRVC,
  output [1:0]  io_dispatch_1_bits_cf_pd_brType,
  output        io_dispatch_1_bits_cf_pd_isCall,
  output        io_dispatch_1_bits_cf_pd_isRet,
  output        io_dispatch_1_bits_cf_pred_taken,
  output [4:0]  io_dispatch_1_bits_cf_ssid,
  output        io_dispatch_1_bits_cf_ftqPtr_flag,
  output [5:0]  io_dispatch_1_bits_cf_ftqPtr_value,
  output [2:0]  io_dispatch_1_bits_cf_ftqOffset,
  output [1:0]  io_dispatch_1_bits_ctrl_srcType_0,
  output [1:0]  io_dispatch_1_bits_ctrl_srcType_1,
  output [3:0]  io_dispatch_1_bits_ctrl_fuType,
  output [6:0]  io_dispatch_1_bits_ctrl_fuOpType,
  output        io_dispatch_1_bits_ctrl_rfWen,
  output        io_dispatch_1_bits_ctrl_fpWen,
  output [3:0]  io_dispatch_1_bits_ctrl_selImm,
  output [19:0] io_dispatch_1_bits_ctrl_imm,
  output        io_dispatch_1_bits_ctrl_fpu_isAddSub,
  output        io_dispatch_1_bits_ctrl_fpu_typeTagIn,
  output        io_dispatch_1_bits_ctrl_fpu_typeTagOut,
  output        io_dispatch_1_bits_ctrl_fpu_fromInt,
  output        io_dispatch_1_bits_ctrl_fpu_wflags,
  output        io_dispatch_1_bits_ctrl_fpu_fpWen,
  output [1:0]  io_dispatch_1_bits_ctrl_fpu_fmaCmd,
  output        io_dispatch_1_bits_ctrl_fpu_div,
  output        io_dispatch_1_bits_ctrl_fpu_sqrt,
  output        io_dispatch_1_bits_ctrl_fpu_fcvt,
  output [1:0]  io_dispatch_1_bits_ctrl_fpu_typ,
  output [1:0]  io_dispatch_1_bits_ctrl_fpu_fmt,
  output        io_dispatch_1_bits_ctrl_fpu_ren3,
  output [2:0]  io_dispatch_1_bits_ctrl_fpu_rm,
  output [6:0]  io_dispatch_1_bits_psrc_0,
  output [6:0]  io_dispatch_1_bits_psrc_1,
  output [6:0]  io_dispatch_1_bits_pdest,
  output        io_dispatch_1_bits_robIdx_flag,
  output [6:0]  io_dispatch_1_bits_robIdx_value,
  output        io_dispatch_1_bits_lqIdx_flag,
  output [5:0]  io_dispatch_1_bits_lqIdx_value,
  output        io_dispatch_1_bits_sqIdx_flag,
  output [4:0]  io_dispatch_1_bits_sqIdx_value,
  input         io_dispatch_2_ready,
  output        io_dispatch_2_valid,
  output        io_dispatch_2_bits_cf_trigger_backendEn_0,
  output        io_dispatch_2_bits_cf_trigger_backendEn_1,
  output        io_dispatch_2_bits_cf_trigger_backendHit_0,
  output        io_dispatch_2_bits_cf_trigger_backendHit_1,
  output        io_dispatch_2_bits_cf_trigger_backendHit_2,
  output        io_dispatch_2_bits_cf_trigger_backendHit_3,
  output        io_dispatch_2_bits_cf_trigger_backendHit_4,
  output        io_dispatch_2_bits_cf_trigger_backendHit_5,
  output        io_dispatch_2_bits_cf_pd_isRVC,
  output [1:0]  io_dispatch_2_bits_cf_pd_brType,
  output        io_dispatch_2_bits_cf_pd_isCall,
  output        io_dispatch_2_bits_cf_pd_isRet,
  output        io_dispatch_2_bits_cf_pred_taken,
  output [4:0]  io_dispatch_2_bits_cf_ssid,
  output        io_dispatch_2_bits_cf_ftqPtr_flag,
  output [5:0]  io_dispatch_2_bits_cf_ftqPtr_value,
  output [2:0]  io_dispatch_2_bits_cf_ftqOffset,
  output [1:0]  io_dispatch_2_bits_ctrl_srcType_0,
  output [1:0]  io_dispatch_2_bits_ctrl_srcType_1,
  output [3:0]  io_dispatch_2_bits_ctrl_fuType,
  output [6:0]  io_dispatch_2_bits_ctrl_fuOpType,
  output        io_dispatch_2_bits_ctrl_rfWen,
  output        io_dispatch_2_bits_ctrl_fpWen,
  output [3:0]  io_dispatch_2_bits_ctrl_selImm,
  output [19:0] io_dispatch_2_bits_ctrl_imm,
  output        io_dispatch_2_bits_ctrl_fpu_isAddSub,
  output        io_dispatch_2_bits_ctrl_fpu_typeTagIn,
  output        io_dispatch_2_bits_ctrl_fpu_typeTagOut,
  output        io_dispatch_2_bits_ctrl_fpu_fromInt,
  output        io_dispatch_2_bits_ctrl_fpu_wflags,
  output        io_dispatch_2_bits_ctrl_fpu_fpWen,
  output [1:0]  io_dispatch_2_bits_ctrl_fpu_fmaCmd,
  output        io_dispatch_2_bits_ctrl_fpu_div,
  output        io_dispatch_2_bits_ctrl_fpu_sqrt,
  output        io_dispatch_2_bits_ctrl_fpu_fcvt,
  output [1:0]  io_dispatch_2_bits_ctrl_fpu_typ,
  output [1:0]  io_dispatch_2_bits_ctrl_fpu_fmt,
  output        io_dispatch_2_bits_ctrl_fpu_ren3,
  output [2:0]  io_dispatch_2_bits_ctrl_fpu_rm,
  output [6:0]  io_dispatch_2_bits_psrc_0,
  output [6:0]  io_dispatch_2_bits_psrc_1,
  output [6:0]  io_dispatch_2_bits_pdest,
  output        io_dispatch_2_bits_robIdx_flag,
  output [6:0]  io_dispatch_2_bits_robIdx_value,
  output        io_dispatch_2_bits_lqIdx_flag,
  output [5:0]  io_dispatch_2_bits_lqIdx_value,
  output        io_dispatch_2_bits_sqIdx_flag,
  output [4:0]  io_dispatch_2_bits_sqIdx_value,
  input         io_dispatch_3_ready,
  output        io_dispatch_3_valid,
  output        io_dispatch_3_bits_cf_trigger_backendEn_0,
  output        io_dispatch_3_bits_cf_trigger_backendEn_1,
  output        io_dispatch_3_bits_cf_trigger_backendHit_0,
  output        io_dispatch_3_bits_cf_trigger_backendHit_1,
  output        io_dispatch_3_bits_cf_trigger_backendHit_2,
  output        io_dispatch_3_bits_cf_trigger_backendHit_3,
  output        io_dispatch_3_bits_cf_trigger_backendHit_4,
  output        io_dispatch_3_bits_cf_trigger_backendHit_5,
  output        io_dispatch_3_bits_cf_pd_isRVC,
  output [1:0]  io_dispatch_3_bits_cf_pd_brType,
  output        io_dispatch_3_bits_cf_pd_isCall,
  output        io_dispatch_3_bits_cf_pd_isRet,
  output        io_dispatch_3_bits_cf_pred_taken,
  output [4:0]  io_dispatch_3_bits_cf_ssid,
  output        io_dispatch_3_bits_cf_ftqPtr_flag,
  output [5:0]  io_dispatch_3_bits_cf_ftqPtr_value,
  output [2:0]  io_dispatch_3_bits_cf_ftqOffset,
  output [1:0]  io_dispatch_3_bits_ctrl_srcType_0,
  output [1:0]  io_dispatch_3_bits_ctrl_srcType_1,
  output [3:0]  io_dispatch_3_bits_ctrl_fuType,
  output [6:0]  io_dispatch_3_bits_ctrl_fuOpType,
  output        io_dispatch_3_bits_ctrl_rfWen,
  output        io_dispatch_3_bits_ctrl_fpWen,
  output [3:0]  io_dispatch_3_bits_ctrl_selImm,
  output [19:0] io_dispatch_3_bits_ctrl_imm,
  output        io_dispatch_3_bits_ctrl_fpu_isAddSub,
  output        io_dispatch_3_bits_ctrl_fpu_typeTagIn,
  output        io_dispatch_3_bits_ctrl_fpu_typeTagOut,
  output        io_dispatch_3_bits_ctrl_fpu_fromInt,
  output        io_dispatch_3_bits_ctrl_fpu_wflags,
  output        io_dispatch_3_bits_ctrl_fpu_fpWen,
  output [1:0]  io_dispatch_3_bits_ctrl_fpu_fmaCmd,
  output        io_dispatch_3_bits_ctrl_fpu_div,
  output        io_dispatch_3_bits_ctrl_fpu_sqrt,
  output        io_dispatch_3_bits_ctrl_fpu_fcvt,
  output [1:0]  io_dispatch_3_bits_ctrl_fpu_typ,
  output [1:0]  io_dispatch_3_bits_ctrl_fpu_fmt,
  output        io_dispatch_3_bits_ctrl_fpu_ren3,
  output [2:0]  io_dispatch_3_bits_ctrl_fpu_rm,
  output [6:0]  io_dispatch_3_bits_psrc_0,
  output [6:0]  io_dispatch_3_bits_psrc_1,
  output [6:0]  io_dispatch_3_bits_pdest,
  output        io_dispatch_3_bits_robIdx_flag,
  output [6:0]  io_dispatch_3_bits_robIdx_value,
  output        io_dispatch_3_bits_lqIdx_flag,
  output [5:0]  io_dispatch_3_bits_lqIdx_value,
  output        io_dispatch_3_bits_sqIdx_flag,
  output [4:0]  io_dispatch_3_bits_sqIdx_value,
  input         io_dispatch_4_ready,
  output        io_dispatch_4_valid,
  output        io_dispatch_4_bits_cf_trigger_backendEn_0,
  output        io_dispatch_4_bits_cf_trigger_backendEn_1,
  output        io_dispatch_4_bits_cf_trigger_backendHit_0,
  output        io_dispatch_4_bits_cf_trigger_backendHit_1,
  output        io_dispatch_4_bits_cf_trigger_backendHit_2,
  output        io_dispatch_4_bits_cf_trigger_backendHit_3,
  output        io_dispatch_4_bits_cf_trigger_backendHit_4,
  output        io_dispatch_4_bits_cf_trigger_backendHit_5,
  output        io_dispatch_4_bits_cf_pd_isRVC,
  output [1:0]  io_dispatch_4_bits_cf_pd_brType,
  output        io_dispatch_4_bits_cf_pd_isCall,
  output        io_dispatch_4_bits_cf_pd_isRet,
  output        io_dispatch_4_bits_cf_pred_taken,
  output [6:0]  io_dispatch_4_bits_cf_waitForRobIdx_value,
  output        io_dispatch_4_bits_cf_loadWaitBit,
  output        io_dispatch_4_bits_cf_loadWaitStrict,
  output [4:0]  io_dispatch_4_bits_cf_ssid,
  output        io_dispatch_4_bits_cf_ftqPtr_flag,
  output [5:0]  io_dispatch_4_bits_cf_ftqPtr_value,
  output [2:0]  io_dispatch_4_bits_cf_ftqOffset,
  output [1:0]  io_dispatch_4_bits_ctrl_srcType_0,
  output [1:0]  io_dispatch_4_bits_ctrl_srcType_1,
  output [3:0]  io_dispatch_4_bits_ctrl_fuType,
  output [6:0]  io_dispatch_4_bits_ctrl_fuOpType,
  output        io_dispatch_4_bits_ctrl_rfWen,
  output        io_dispatch_4_bits_ctrl_fpWen,
  output [19:0] io_dispatch_4_bits_ctrl_imm,
  output        io_dispatch_4_bits_ctrl_fpu_isAddSub,
  output        io_dispatch_4_bits_ctrl_fpu_typeTagIn,
  output        io_dispatch_4_bits_ctrl_fpu_typeTagOut,
  output        io_dispatch_4_bits_ctrl_fpu_fromInt,
  output        io_dispatch_4_bits_ctrl_fpu_wflags,
  output        io_dispatch_4_bits_ctrl_fpu_fpWen,
  output [1:0]  io_dispatch_4_bits_ctrl_fpu_fmaCmd,
  output        io_dispatch_4_bits_ctrl_fpu_div,
  output        io_dispatch_4_bits_ctrl_fpu_sqrt,
  output        io_dispatch_4_bits_ctrl_fpu_fcvt,
  output [1:0]  io_dispatch_4_bits_ctrl_fpu_typ,
  output [1:0]  io_dispatch_4_bits_ctrl_fpu_fmt,
  output        io_dispatch_4_bits_ctrl_fpu_ren3,
  output [2:0]  io_dispatch_4_bits_ctrl_fpu_rm,
  output [6:0]  io_dispatch_4_bits_psrc_0,
  output [6:0]  io_dispatch_4_bits_psrc_1,
  output [6:0]  io_dispatch_4_bits_pdest,
  output        io_dispatch_4_bits_robIdx_flag,
  output [6:0]  io_dispatch_4_bits_robIdx_value,
  input         io_dispatch_5_ready,
  output        io_dispatch_5_valid,
  output        io_dispatch_5_bits_cf_trigger_backendEn_0,
  output        io_dispatch_5_bits_cf_trigger_backendEn_1,
  output        io_dispatch_5_bits_cf_trigger_backendHit_0,
  output        io_dispatch_5_bits_cf_trigger_backendHit_1,
  output        io_dispatch_5_bits_cf_trigger_backendHit_2,
  output        io_dispatch_5_bits_cf_trigger_backendHit_3,
  output        io_dispatch_5_bits_cf_trigger_backendHit_4,
  output        io_dispatch_5_bits_cf_trigger_backendHit_5,
  output        io_dispatch_5_bits_cf_pd_isRVC,
  output [1:0]  io_dispatch_5_bits_cf_pd_brType,
  output        io_dispatch_5_bits_cf_pd_isCall,
  output        io_dispatch_5_bits_cf_pd_isRet,
  output        io_dispatch_5_bits_cf_pred_taken,
  output [6:0]  io_dispatch_5_bits_cf_waitForRobIdx_value,
  output        io_dispatch_5_bits_cf_loadWaitBit,
  output        io_dispatch_5_bits_cf_loadWaitStrict,
  output [4:0]  io_dispatch_5_bits_cf_ssid,
  output        io_dispatch_5_bits_cf_ftqPtr_flag,
  output [5:0]  io_dispatch_5_bits_cf_ftqPtr_value,
  output [2:0]  io_dispatch_5_bits_cf_ftqOffset,
  output [1:0]  io_dispatch_5_bits_ctrl_srcType_0,
  output [1:0]  io_dispatch_5_bits_ctrl_srcType_1,
  output [3:0]  io_dispatch_5_bits_ctrl_fuType,
  output [6:0]  io_dispatch_5_bits_ctrl_fuOpType,
  output        io_dispatch_5_bits_ctrl_rfWen,
  output        io_dispatch_5_bits_ctrl_fpWen,
  output [19:0] io_dispatch_5_bits_ctrl_imm,
  output        io_dispatch_5_bits_ctrl_fpu_isAddSub,
  output        io_dispatch_5_bits_ctrl_fpu_typeTagIn,
  output        io_dispatch_5_bits_ctrl_fpu_typeTagOut,
  output        io_dispatch_5_bits_ctrl_fpu_fromInt,
  output        io_dispatch_5_bits_ctrl_fpu_wflags,
  output        io_dispatch_5_bits_ctrl_fpu_fpWen,
  output [1:0]  io_dispatch_5_bits_ctrl_fpu_fmaCmd,
  output        io_dispatch_5_bits_ctrl_fpu_div,
  output        io_dispatch_5_bits_ctrl_fpu_sqrt,
  output        io_dispatch_5_bits_ctrl_fpu_fcvt,
  output [1:0]  io_dispatch_5_bits_ctrl_fpu_typ,
  output [1:0]  io_dispatch_5_bits_ctrl_fpu_fmt,
  output        io_dispatch_5_bits_ctrl_fpu_ren3,
  output [2:0]  io_dispatch_5_bits_ctrl_fpu_rm,
  output [6:0]  io_dispatch_5_bits_psrc_0,
  output [6:0]  io_dispatch_5_bits_psrc_1,
  output [6:0]  io_dispatch_5_bits_pdest,
  output        io_dispatch_5_bits_robIdx_flag,
  output [6:0]  io_dispatch_5_bits_robIdx_value,
  input         io_dispatch_6_ready,
  output        io_dispatch_6_valid,
  output        io_dispatch_6_bits_cf_trigger_backendEn_0,
  output        io_dispatch_6_bits_cf_trigger_backendEn_1,
  output        io_dispatch_6_bits_cf_trigger_backendHit_0,
  output        io_dispatch_6_bits_cf_trigger_backendHit_1,
  output        io_dispatch_6_bits_cf_trigger_backendHit_2,
  output        io_dispatch_6_bits_cf_trigger_backendHit_3,
  output        io_dispatch_6_bits_cf_trigger_backendHit_4,
  output        io_dispatch_6_bits_cf_trigger_backendHit_5,
  output        io_dispatch_6_bits_cf_pd_isRVC,
  output [1:0]  io_dispatch_6_bits_cf_pd_brType,
  output        io_dispatch_6_bits_cf_pd_isCall,
  output        io_dispatch_6_bits_cf_pd_isRet,
  output        io_dispatch_6_bits_cf_pred_taken,
  output [6:0]  io_dispatch_6_bits_cf_waitForRobIdx_value,
  output        io_dispatch_6_bits_cf_loadWaitBit,
  output        io_dispatch_6_bits_cf_loadWaitStrict,
  output [4:0]  io_dispatch_6_bits_cf_ssid,
  output        io_dispatch_6_bits_cf_ftqPtr_flag,
  output [5:0]  io_dispatch_6_bits_cf_ftqPtr_value,
  output [2:0]  io_dispatch_6_bits_cf_ftqOffset,
  output [1:0]  io_dispatch_6_bits_ctrl_srcType_0,
  output [1:0]  io_dispatch_6_bits_ctrl_srcType_1,
  output [3:0]  io_dispatch_6_bits_ctrl_fuType,
  output [6:0]  io_dispatch_6_bits_ctrl_fuOpType,
  output        io_dispatch_6_bits_ctrl_rfWen,
  output        io_dispatch_6_bits_ctrl_fpWen,
  output [19:0] io_dispatch_6_bits_ctrl_imm,
  output        io_dispatch_6_bits_ctrl_fpu_isAddSub,
  output        io_dispatch_6_bits_ctrl_fpu_typeTagIn,
  output        io_dispatch_6_bits_ctrl_fpu_typeTagOut,
  output        io_dispatch_6_bits_ctrl_fpu_fromInt,
  output        io_dispatch_6_bits_ctrl_fpu_wflags,
  output        io_dispatch_6_bits_ctrl_fpu_fpWen,
  output [1:0]  io_dispatch_6_bits_ctrl_fpu_fmaCmd,
  output        io_dispatch_6_bits_ctrl_fpu_div,
  output        io_dispatch_6_bits_ctrl_fpu_sqrt,
  output        io_dispatch_6_bits_ctrl_fpu_fcvt,
  output [1:0]  io_dispatch_6_bits_ctrl_fpu_typ,
  output [1:0]  io_dispatch_6_bits_ctrl_fpu_fmt,
  output        io_dispatch_6_bits_ctrl_fpu_ren3,
  output [2:0]  io_dispatch_6_bits_ctrl_fpu_rm,
  output [6:0]  io_dispatch_6_bits_psrc_0,
  output [6:0]  io_dispatch_6_bits_psrc_1,
  output [6:0]  io_dispatch_6_bits_pdest,
  output        io_dispatch_6_bits_robIdx_flag,
  output [6:0]  io_dispatch_6_bits_robIdx_value,
  input         io_dispatch_7_ready,
  output        io_dispatch_7_valid,
  output        io_dispatch_7_bits_cf_trigger_backendEn_0,
  output        io_dispatch_7_bits_cf_trigger_backendEn_1,
  output        io_dispatch_7_bits_cf_trigger_backendHit_0,
  output        io_dispatch_7_bits_cf_trigger_backendHit_1,
  output        io_dispatch_7_bits_cf_trigger_backendHit_2,
  output        io_dispatch_7_bits_cf_trigger_backendHit_3,
  output        io_dispatch_7_bits_cf_trigger_backendHit_4,
  output        io_dispatch_7_bits_cf_trigger_backendHit_5,
  output        io_dispatch_7_bits_cf_pd_isRVC,
  output [1:0]  io_dispatch_7_bits_cf_pd_brType,
  output        io_dispatch_7_bits_cf_pd_isCall,
  output        io_dispatch_7_bits_cf_pd_isRet,
  output        io_dispatch_7_bits_cf_pred_taken,
  output [6:0]  io_dispatch_7_bits_cf_waitForRobIdx_value,
  output        io_dispatch_7_bits_cf_loadWaitBit,
  output        io_dispatch_7_bits_cf_loadWaitStrict,
  output [4:0]  io_dispatch_7_bits_cf_ssid,
  output        io_dispatch_7_bits_cf_ftqPtr_flag,
  output [5:0]  io_dispatch_7_bits_cf_ftqPtr_value,
  output [2:0]  io_dispatch_7_bits_cf_ftqOffset,
  output [1:0]  io_dispatch_7_bits_ctrl_srcType_0,
  output [1:0]  io_dispatch_7_bits_ctrl_srcType_1,
  output [3:0]  io_dispatch_7_bits_ctrl_fuType,
  output [6:0]  io_dispatch_7_bits_ctrl_fuOpType,
  output        io_dispatch_7_bits_ctrl_rfWen,
  output        io_dispatch_7_bits_ctrl_fpWen,
  output [19:0] io_dispatch_7_bits_ctrl_imm,
  output        io_dispatch_7_bits_ctrl_fpu_isAddSub,
  output        io_dispatch_7_bits_ctrl_fpu_typeTagIn,
  output        io_dispatch_7_bits_ctrl_fpu_typeTagOut,
  output        io_dispatch_7_bits_ctrl_fpu_fromInt,
  output        io_dispatch_7_bits_ctrl_fpu_wflags,
  output        io_dispatch_7_bits_ctrl_fpu_fpWen,
  output [1:0]  io_dispatch_7_bits_ctrl_fpu_fmaCmd,
  output        io_dispatch_7_bits_ctrl_fpu_div,
  output        io_dispatch_7_bits_ctrl_fpu_sqrt,
  output        io_dispatch_7_bits_ctrl_fpu_fcvt,
  output [1:0]  io_dispatch_7_bits_ctrl_fpu_typ,
  output [1:0]  io_dispatch_7_bits_ctrl_fpu_fmt,
  output        io_dispatch_7_bits_ctrl_fpu_ren3,
  output [2:0]  io_dispatch_7_bits_ctrl_fpu_rm,
  output [6:0]  io_dispatch_7_bits_psrc_0,
  output [6:0]  io_dispatch_7_bits_psrc_1,
  output [6:0]  io_dispatch_7_bits_pdest,
  output        io_dispatch_7_bits_robIdx_flag,
  output [6:0]  io_dispatch_7_bits_robIdx_value,
  input         io_dispatch_8_ready,
  output        io_dispatch_8_valid,
  output        io_dispatch_8_bits_cf_trigger_backendEn_0,
  output        io_dispatch_8_bits_cf_trigger_backendEn_1,
  output        io_dispatch_8_bits_cf_trigger_backendHit_0,
  output        io_dispatch_8_bits_cf_trigger_backendHit_1,
  output        io_dispatch_8_bits_cf_trigger_backendHit_2,
  output        io_dispatch_8_bits_cf_trigger_backendHit_3,
  output        io_dispatch_8_bits_cf_trigger_backendHit_4,
  output        io_dispatch_8_bits_cf_trigger_backendHit_5,
  output        io_dispatch_8_bits_cf_pd_isRVC,
  output [1:0]  io_dispatch_8_bits_cf_pd_brType,
  output        io_dispatch_8_bits_cf_pd_isCall,
  output        io_dispatch_8_bits_cf_pd_isRet,
  output        io_dispatch_8_bits_cf_pred_taken,
  output [4:0]  io_dispatch_8_bits_cf_ssid,
  output        io_dispatch_8_bits_cf_ftqPtr_flag,
  output [5:0]  io_dispatch_8_bits_cf_ftqPtr_value,
  output [2:0]  io_dispatch_8_bits_cf_ftqOffset,
  output [1:0]  io_dispatch_8_bits_ctrl_srcType_0,
  output [1:0]  io_dispatch_8_bits_ctrl_srcType_1,
  output [1:0]  io_dispatch_8_bits_ctrl_srcType_2,
  output [3:0]  io_dispatch_8_bits_ctrl_fuType,
  output [6:0]  io_dispatch_8_bits_ctrl_fuOpType,
  output        io_dispatch_8_bits_ctrl_rfWen,
  output        io_dispatch_8_bits_ctrl_fpWen,
  output [19:0] io_dispatch_8_bits_ctrl_imm,
  output        io_dispatch_8_bits_ctrl_fpu_isAddSub,
  output        io_dispatch_8_bits_ctrl_fpu_typeTagIn,
  output        io_dispatch_8_bits_ctrl_fpu_typeTagOut,
  output        io_dispatch_8_bits_ctrl_fpu_fromInt,
  output        io_dispatch_8_bits_ctrl_fpu_wflags,
  output        io_dispatch_8_bits_ctrl_fpu_fpWen,
  output [1:0]  io_dispatch_8_bits_ctrl_fpu_fmaCmd,
  output        io_dispatch_8_bits_ctrl_fpu_div,
  output        io_dispatch_8_bits_ctrl_fpu_sqrt,
  output        io_dispatch_8_bits_ctrl_fpu_fcvt,
  output [1:0]  io_dispatch_8_bits_ctrl_fpu_typ,
  output [1:0]  io_dispatch_8_bits_ctrl_fpu_fmt,
  output        io_dispatch_8_bits_ctrl_fpu_ren3,
  output [2:0]  io_dispatch_8_bits_ctrl_fpu_rm,
  output [6:0]  io_dispatch_8_bits_psrc_0,
  output [6:0]  io_dispatch_8_bits_psrc_1,
  output [6:0]  io_dispatch_8_bits_psrc_2,
  output [6:0]  io_dispatch_8_bits_pdest,
  output        io_dispatch_8_bits_robIdx_flag,
  output [6:0]  io_dispatch_8_bits_robIdx_value,
  output        io_dispatch_8_bits_lqIdx_flag,
  output [5:0]  io_dispatch_8_bits_lqIdx_value,
  output        io_dispatch_8_bits_sqIdx_flag,
  output [4:0]  io_dispatch_8_bits_sqIdx_value,
  input         io_dispatch_9_ready,
  output        io_dispatch_9_valid,
  output        io_dispatch_9_bits_cf_trigger_backendEn_0,
  output        io_dispatch_9_bits_cf_trigger_backendEn_1,
  output        io_dispatch_9_bits_cf_trigger_backendHit_0,
  output        io_dispatch_9_bits_cf_trigger_backendHit_1,
  output        io_dispatch_9_bits_cf_trigger_backendHit_2,
  output        io_dispatch_9_bits_cf_trigger_backendHit_3,
  output        io_dispatch_9_bits_cf_trigger_backendHit_4,
  output        io_dispatch_9_bits_cf_trigger_backendHit_5,
  output        io_dispatch_9_bits_cf_pd_isRVC,
  output [1:0]  io_dispatch_9_bits_cf_pd_brType,
  output        io_dispatch_9_bits_cf_pd_isCall,
  output        io_dispatch_9_bits_cf_pd_isRet,
  output        io_dispatch_9_bits_cf_pred_taken,
  output [4:0]  io_dispatch_9_bits_cf_ssid,
  output        io_dispatch_9_bits_cf_ftqPtr_flag,
  output [5:0]  io_dispatch_9_bits_cf_ftqPtr_value,
  output [2:0]  io_dispatch_9_bits_cf_ftqOffset,
  output [1:0]  io_dispatch_9_bits_ctrl_srcType_0,
  output [1:0]  io_dispatch_9_bits_ctrl_srcType_1,
  output [1:0]  io_dispatch_9_bits_ctrl_srcType_2,
  output [3:0]  io_dispatch_9_bits_ctrl_fuType,
  output [6:0]  io_dispatch_9_bits_ctrl_fuOpType,
  output        io_dispatch_9_bits_ctrl_rfWen,
  output        io_dispatch_9_bits_ctrl_fpWen,
  output [19:0] io_dispatch_9_bits_ctrl_imm,
  output        io_dispatch_9_bits_ctrl_fpu_isAddSub,
  output        io_dispatch_9_bits_ctrl_fpu_typeTagIn,
  output        io_dispatch_9_bits_ctrl_fpu_typeTagOut,
  output        io_dispatch_9_bits_ctrl_fpu_fromInt,
  output        io_dispatch_9_bits_ctrl_fpu_wflags,
  output        io_dispatch_9_bits_ctrl_fpu_fpWen,
  output [1:0]  io_dispatch_9_bits_ctrl_fpu_fmaCmd,
  output        io_dispatch_9_bits_ctrl_fpu_div,
  output        io_dispatch_9_bits_ctrl_fpu_sqrt,
  output        io_dispatch_9_bits_ctrl_fpu_fcvt,
  output [1:0]  io_dispatch_9_bits_ctrl_fpu_typ,
  output [1:0]  io_dispatch_9_bits_ctrl_fpu_fmt,
  output        io_dispatch_9_bits_ctrl_fpu_ren3,
  output [2:0]  io_dispatch_9_bits_ctrl_fpu_rm,
  output [6:0]  io_dispatch_9_bits_psrc_0,
  output [6:0]  io_dispatch_9_bits_psrc_1,
  output [6:0]  io_dispatch_9_bits_psrc_2,
  output [6:0]  io_dispatch_9_bits_pdest,
  output        io_dispatch_9_bits_robIdx_flag,
  output [6:0]  io_dispatch_9_bits_robIdx_value,
  output        io_dispatch_9_bits_lqIdx_flag,
  output [5:0]  io_dispatch_9_bits_lqIdx_value,
  output        io_dispatch_9_bits_sqIdx_flag,
  output [4:0]  io_dispatch_9_bits_sqIdx_value,
  input         io_exuRedirect_0_valid,
  input         io_exuRedirect_0_bits_uop_cf_pd_isRVC,
  input  [1:0]  io_exuRedirect_0_bits_uop_cf_pd_brType,
  input         io_exuRedirect_0_bits_uop_cf_pd_isCall,
  input         io_exuRedirect_0_bits_uop_cf_pd_isRet,
  input  [19:0] io_exuRedirect_0_bits_uop_ctrl_imm,
  input         io_exuRedirect_0_bits_uop_robIdx_flag,
  input  [6:0]  io_exuRedirect_0_bits_uop_robIdx_value,
  input         io_exuRedirect_0_bits_redirectValid,
  input         io_exuRedirect_0_bits_redirect_robIdx_flag,
  input  [6:0]  io_exuRedirect_0_bits_redirect_robIdx_value,
  input         io_exuRedirect_0_bits_redirect_ftqIdx_flag,
  input  [5:0]  io_exuRedirect_0_bits_redirect_ftqIdx_value,
  input  [2:0]  io_exuRedirect_0_bits_redirect_ftqOffset,
  input  [38:0] io_exuRedirect_0_bits_redirect_cfiUpdate_target,
  input         io_exuRedirect_0_bits_redirect_cfiUpdate_isMisPred,
  input         io_exuRedirect_1_valid,
  input         io_exuRedirect_1_bits_uop_cf_pd_isRVC,
  input  [1:0]  io_exuRedirect_1_bits_uop_cf_pd_brType,
  input         io_exuRedirect_1_bits_uop_cf_pd_isCall,
  input         io_exuRedirect_1_bits_uop_cf_pd_isRet,
  input  [19:0] io_exuRedirect_1_bits_uop_ctrl_imm,
  input         io_exuRedirect_1_bits_uop_robIdx_flag,
  input  [6:0]  io_exuRedirect_1_bits_uop_robIdx_value,
  input         io_exuRedirect_1_bits_redirectValid,
  input         io_exuRedirect_1_bits_redirect_robIdx_flag,
  input  [6:0]  io_exuRedirect_1_bits_redirect_robIdx_value,
  input         io_exuRedirect_1_bits_redirect_ftqIdx_flag,
  input  [5:0]  io_exuRedirect_1_bits_redirect_ftqIdx_value,
  input  [2:0]  io_exuRedirect_1_bits_redirect_ftqOffset,
  input         io_exuRedirect_1_bits_redirect_cfiUpdate_taken,
  input         io_exuRedirect_1_bits_redirect_cfiUpdate_isMisPred,
  input         io_exuRedirect_2_valid,
  input         io_exuRedirect_2_bits_uop_cf_pd_isRVC,
  input  [1:0]  io_exuRedirect_2_bits_uop_cf_pd_brType,
  input         io_exuRedirect_2_bits_uop_cf_pd_isCall,
  input         io_exuRedirect_2_bits_uop_cf_pd_isRet,
  input  [19:0] io_exuRedirect_2_bits_uop_ctrl_imm,
  input         io_exuRedirect_2_bits_uop_robIdx_flag,
  input  [6:0]  io_exuRedirect_2_bits_uop_robIdx_value,
  input         io_exuRedirect_2_bits_redirectValid,
  input         io_exuRedirect_2_bits_redirect_robIdx_flag,
  input  [6:0]  io_exuRedirect_2_bits_redirect_robIdx_value,
  input         io_exuRedirect_2_bits_redirect_ftqIdx_flag,
  input  [5:0]  io_exuRedirect_2_bits_redirect_ftqIdx_value,
  input  [2:0]  io_exuRedirect_2_bits_redirect_ftqOffset,
  input         io_exuRedirect_2_bits_redirect_cfiUpdate_taken,
  input         io_exuRedirect_2_bits_redirect_cfiUpdate_isMisPred,
  input         io_exuRedirect_3_valid,
  input         io_exuRedirect_3_bits_uop_cf_pd_isRVC,
  input  [1:0]  io_exuRedirect_3_bits_uop_cf_pd_brType,
  input         io_exuRedirect_3_bits_uop_cf_pd_isCall,
  input         io_exuRedirect_3_bits_uop_cf_pd_isRet,
  input  [19:0] io_exuRedirect_3_bits_uop_ctrl_imm,
  input         io_exuRedirect_3_bits_uop_robIdx_flag,
  input  [6:0]  io_exuRedirect_3_bits_uop_robIdx_value,
  input         io_exuRedirect_3_bits_redirectValid,
  input         io_exuRedirect_3_bits_redirect_robIdx_flag,
  input  [6:0]  io_exuRedirect_3_bits_redirect_robIdx_value,
  input         io_exuRedirect_3_bits_redirect_ftqIdx_flag,
  input  [5:0]  io_exuRedirect_3_bits_redirect_ftqIdx_value,
  input  [2:0]  io_exuRedirect_3_bits_redirect_ftqOffset,
  input         io_exuRedirect_3_bits_redirect_cfiUpdate_taken,
  input         io_exuRedirect_3_bits_redirect_cfiUpdate_isMisPred,
  input         io_exuRedirect_4_valid,
  input         io_exuRedirect_4_bits_uop_cf_pd_isRVC,
  input  [1:0]  io_exuRedirect_4_bits_uop_cf_pd_brType,
  input         io_exuRedirect_4_bits_uop_cf_pd_isCall,
  input         io_exuRedirect_4_bits_uop_cf_pd_isRet,
  input  [19:0] io_exuRedirect_4_bits_uop_ctrl_imm,
  input         io_exuRedirect_4_bits_uop_robIdx_flag,
  input  [6:0]  io_exuRedirect_4_bits_uop_robIdx_value,
  input         io_exuRedirect_4_bits_redirectValid,
  input         io_exuRedirect_4_bits_redirect_robIdx_flag,
  input  [6:0]  io_exuRedirect_4_bits_redirect_robIdx_value,
  input         io_exuRedirect_4_bits_redirect_ftqIdx_flag,
  input  [5:0]  io_exuRedirect_4_bits_redirect_ftqIdx_value,
  input  [2:0]  io_exuRedirect_4_bits_redirect_ftqOffset,
  input         io_exuRedirect_4_bits_redirect_cfiUpdate_taken,
  input         io_exuRedirect_4_bits_redirect_cfiUpdate_isMisPred,
  input         io_stIn_0_valid,
  input  [4:0]  io_stIn_0_bits_uop_cf_ssid,
  input  [6:0]  io_stIn_0_bits_uop_robIdx_value,
  input         io_stIn_1_valid,
  input  [4:0]  io_stIn_1_bits_uop_cf_ssid,
  input  [6:0]  io_stIn_1_bits_uop_robIdx_value,
  input         io_memoryViolation_valid,
  input         io_memoryViolation_bits_robIdx_flag,
  input  [6:0]  io_memoryViolation_bits_robIdx_value,
  input         io_memoryViolation_bits_ftqIdx_flag,
  input  [5:0]  io_memoryViolation_bits_ftqIdx_value,
  input  [2:0]  io_memoryViolation_bits_ftqOffset,
  input  [5:0]  io_memoryViolation_bits_stFtqIdx_value,
  input  [2:0]  io_memoryViolation_bits_stFtqOffset,
  output [38:0] io_jumpPc,
  output [38:0] io_jalr_target,
  input         io_robio_toCSR_intrBitSet,
  input  [38:0] io_robio_toCSR_trapTarget,
  input         io_robio_toCSR_isXRet,
  input         io_robio_toCSR_wfiEvent,
  output        io_robio_toCSR_fflags_valid,
  output [4:0]  io_robio_toCSR_fflags_bits,
  output        io_robio_toCSR_dirty_fs,
  output [2:0]  io_robio_toCSR_perfinfo_retiredInstr,
  output        io_robio_exception_valid,
  output [38:0] io_robio_exception_bits_uop_cf_pc,
  output        io_robio_exception_bits_uop_cf_exceptionVec_0,
  output        io_robio_exception_bits_uop_cf_exceptionVec_1,
  output        io_robio_exception_bits_uop_cf_exceptionVec_2,
  output        io_robio_exception_bits_uop_cf_exceptionVec_3,
  output        io_robio_exception_bits_uop_cf_exceptionVec_4,
  output        io_robio_exception_bits_uop_cf_exceptionVec_5,
  output        io_robio_exception_bits_uop_cf_exceptionVec_6,
  output        io_robio_exception_bits_uop_cf_exceptionVec_7,
  output        io_robio_exception_bits_uop_cf_exceptionVec_8,
  output        io_robio_exception_bits_uop_cf_exceptionVec_9,
  output        io_robio_exception_bits_uop_cf_exceptionVec_11,
  output        io_robio_exception_bits_uop_cf_exceptionVec_12,
  output        io_robio_exception_bits_uop_cf_exceptionVec_13,
  output        io_robio_exception_bits_uop_cf_exceptionVec_15,
  output        io_robio_exception_bits_uop_cf_trigger_frontendHit_0,
  output        io_robio_exception_bits_uop_cf_trigger_frontendHit_1,
  output        io_robio_exception_bits_uop_cf_trigger_frontendHit_2,
  output        io_robio_exception_bits_uop_cf_trigger_frontendHit_3,
  output        io_robio_exception_bits_uop_cf_trigger_backendHit_0,
  output        io_robio_exception_bits_uop_cf_trigger_backendHit_1,
  output        io_robio_exception_bits_uop_cf_trigger_backendHit_2,
  output        io_robio_exception_bits_uop_cf_trigger_backendHit_3,
  output        io_robio_exception_bits_uop_cf_trigger_backendHit_4,
  output        io_robio_exception_bits_uop_cf_trigger_backendHit_5,
  output        io_robio_exception_bits_uop_cf_crossPageIPFFix,
  output [2:0]  io_robio_exception_bits_uop_ctrl_commitType,
  output        io_robio_exception_bits_uop_ctrl_singleStep,
  output        io_robio_exception_bits_isInterrupt,
  output [2:0]  io_robio_lsq_lcommit,
  output [2:0]  io_robio_lsq_scommit,
  output        io_robio_lsq_pendingld,
  output        io_robio_lsq_pendingst,
  output        io_robio_lsq_commit,
  input         io_csrCtrl_lvpred_disable,
  input         io_csrCtrl_no_spec_load,
  input         io_csrCtrl_storeset_wait_store,
  input  [4:0]  io_csrCtrl_lvpred_timeout,
  input         io_csrCtrl_soft_prefetch_enable,
  input         io_csrCtrl_svinval_enable,
  input         io_csrCtrl_distribute_csr_wvalid,
  input  [11:0] io_csrCtrl_distribute_csr_waddr,
  input  [63:0] io_csrCtrl_distribute_csr_wdata,
  input         io_csrCtrl_singlestep,
  input         io_writeback_1_0_valid,
  input         io_writeback_1_0_bits_uop_cf_trigger_backendHit_0,
  input         io_writeback_1_0_bits_uop_cf_trigger_backendHit_1,
  input         io_writeback_1_0_bits_uop_cf_trigger_backendHit_2,
  input         io_writeback_1_0_bits_uop_cf_trigger_backendHit_3,
  input         io_writeback_1_0_bits_uop_cf_trigger_backendHit_4,
  input         io_writeback_1_0_bits_uop_cf_trigger_backendHit_5,
  input         io_writeback_1_0_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_1_0_bits_uop_robIdx_value,
  input         io_writeback_1_0_bits_redirectValid,
  input         io_writeback_1_0_bits_redirect_cfiUpdate_isMisPred,
  input         io_writeback_1_1_valid,
  input         io_writeback_1_1_bits_uop_cf_trigger_backendHit_0,
  input         io_writeback_1_1_bits_uop_cf_trigger_backendHit_1,
  input         io_writeback_1_1_bits_uop_cf_trigger_backendHit_2,
  input         io_writeback_1_1_bits_uop_cf_trigger_backendHit_3,
  input         io_writeback_1_1_bits_uop_cf_trigger_backendHit_4,
  input         io_writeback_1_1_bits_uop_cf_trigger_backendHit_5,
  input         io_writeback_1_1_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_1_1_bits_uop_robIdx_value,
  input         io_writeback_1_1_bits_redirectValid,
  input         io_writeback_1_1_bits_redirect_cfiUpdate_isMisPred,
  input         io_writeback_1_2_valid,
  input         io_writeback_1_2_bits_uop_cf_trigger_backendHit_0,
  input         io_writeback_1_2_bits_uop_cf_trigger_backendHit_1,
  input         io_writeback_1_2_bits_uop_cf_trigger_backendHit_2,
  input         io_writeback_1_2_bits_uop_cf_trigger_backendHit_3,
  input         io_writeback_1_2_bits_uop_cf_trigger_backendHit_4,
  input         io_writeback_1_2_bits_uop_cf_trigger_backendHit_5,
  input         io_writeback_1_2_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_1_2_bits_uop_robIdx_value,
  input         io_writeback_1_2_bits_redirectValid,
  input         io_writeback_1_2_bits_redirect_cfiUpdate_isMisPred,
  input         io_writeback_1_3_valid,
  input         io_writeback_1_3_bits_uop_cf_trigger_backendHit_0,
  input         io_writeback_1_3_bits_uop_cf_trigger_backendHit_1,
  input         io_writeback_1_3_bits_uop_cf_trigger_backendHit_2,
  input         io_writeback_1_3_bits_uop_cf_trigger_backendHit_3,
  input         io_writeback_1_3_bits_uop_cf_trigger_backendHit_4,
  input         io_writeback_1_3_bits_uop_cf_trigger_backendHit_5,
  input         io_writeback_1_3_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_1_3_bits_uop_robIdx_value,
  input         io_writeback_1_3_bits_redirectValid,
  input         io_writeback_1_3_bits_redirect_cfiUpdate_isMisPred,
  input         io_writeback_1_4_valid,
  input         io_writeback_1_4_bits_uop_cf_exceptionVec_4,
  input         io_writeback_1_4_bits_uop_cf_exceptionVec_5,
  input         io_writeback_1_4_bits_uop_cf_exceptionVec_13,
  input         io_writeback_1_4_bits_uop_cf_trigger_backendHit_0,
  input         io_writeback_1_4_bits_uop_cf_trigger_backendHit_1,
  input         io_writeback_1_4_bits_uop_cf_trigger_backendHit_2,
  input         io_writeback_1_4_bits_uop_cf_trigger_backendHit_3,
  input         io_writeback_1_4_bits_uop_cf_trigger_backendHit_4,
  input         io_writeback_1_4_bits_uop_cf_trigger_backendHit_5,
  input         io_writeback_1_4_bits_uop_ctrl_flushPipe,
  input         io_writeback_1_4_bits_uop_ctrl_replayInst,
  input         io_writeback_1_4_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_1_4_bits_uop_robIdx_value,
  input         io_writeback_1_4_bits_debug_isMMIO,
  input         io_writeback_1_5_valid,
  input         io_writeback_1_5_bits_uop_cf_exceptionVec_4,
  input         io_writeback_1_5_bits_uop_cf_exceptionVec_5,
  input         io_writeback_1_5_bits_uop_cf_exceptionVec_13,
  input         io_writeback_1_5_bits_uop_cf_trigger_backendHit_0,
  input         io_writeback_1_5_bits_uop_cf_trigger_backendHit_1,
  input         io_writeback_1_5_bits_uop_cf_trigger_backendHit_2,
  input         io_writeback_1_5_bits_uop_cf_trigger_backendHit_3,
  input         io_writeback_1_5_bits_uop_cf_trigger_backendHit_4,
  input         io_writeback_1_5_bits_uop_cf_trigger_backendHit_5,
  input         io_writeback_1_5_bits_uop_ctrl_flushPipe,
  input         io_writeback_1_5_bits_uop_ctrl_replayInst,
  input         io_writeback_1_5_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_1_5_bits_uop_robIdx_value,
  input         io_writeback_1_5_bits_debug_isMMIO,
  input         io_writeback_1_6_valid,
  input         io_writeback_1_6_bits_uop_cf_exceptionVec_2,
  input         io_writeback_1_6_bits_uop_cf_exceptionVec_3,
  input         io_writeback_1_6_bits_uop_cf_exceptionVec_8,
  input         io_writeback_1_6_bits_uop_cf_exceptionVec_9,
  input         io_writeback_1_6_bits_uop_cf_exceptionVec_11,
  input         io_writeback_1_6_bits_uop_cf_trigger_backendHit_0,
  input         io_writeback_1_6_bits_uop_cf_trigger_backendHit_1,
  input         io_writeback_1_6_bits_uop_cf_trigger_backendHit_2,
  input         io_writeback_1_6_bits_uop_cf_trigger_backendHit_3,
  input         io_writeback_1_6_bits_uop_cf_trigger_backendHit_4,
  input         io_writeback_1_6_bits_uop_cf_trigger_backendHit_5,
  input         io_writeback_1_6_bits_uop_ctrl_flushPipe,
  input         io_writeback_1_6_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_1_6_bits_uop_robIdx_value,
  input         io_writeback_1_6_bits_redirectValid,
  input         io_writeback_1_6_bits_redirect_cfiUpdate_isMisPred,
  input         io_writeback_1_6_bits_debug_isPerfCnt,
  input         io_writeback_1_7_valid,
  input         io_writeback_1_7_bits_uop_cf_trigger_backendHit_0,
  input         io_writeback_1_7_bits_uop_cf_trigger_backendHit_1,
  input         io_writeback_1_7_bits_uop_cf_trigger_backendHit_2,
  input         io_writeback_1_7_bits_uop_cf_trigger_backendHit_3,
  input         io_writeback_1_7_bits_uop_cf_trigger_backendHit_4,
  input         io_writeback_1_7_bits_uop_cf_trigger_backendHit_5,
  input         io_writeback_1_7_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_1_7_bits_uop_robIdx_value,
  input         io_writeback_1_8_valid,
  input         io_writeback_1_8_bits_uop_cf_trigger_backendHit_0,
  input         io_writeback_1_8_bits_uop_cf_trigger_backendHit_1,
  input         io_writeback_1_8_bits_uop_cf_trigger_backendHit_2,
  input         io_writeback_1_8_bits_uop_cf_trigger_backendHit_3,
  input         io_writeback_1_8_bits_uop_cf_trigger_backendHit_4,
  input         io_writeback_1_8_bits_uop_cf_trigger_backendHit_5,
  input         io_writeback_1_8_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_1_8_bits_uop_robIdx_value,
  input         io_writeback_1_9_valid,
  input         io_writeback_1_9_bits_uop_cf_exceptionVec_2,
  input         io_writeback_1_9_bits_uop_cf_exceptionVec_3,
  input         io_writeback_1_9_bits_uop_cf_exceptionVec_8,
  input         io_writeback_1_9_bits_uop_cf_exceptionVec_9,
  input         io_writeback_1_9_bits_uop_cf_exceptionVec_11,
  input         io_writeback_1_9_bits_uop_cf_trigger_backendHit_0,
  input         io_writeback_1_9_bits_uop_cf_trigger_backendHit_1,
  input         io_writeback_1_9_bits_uop_cf_trigger_backendHit_2,
  input         io_writeback_1_9_bits_uop_cf_trigger_backendHit_3,
  input         io_writeback_1_9_bits_uop_cf_trigger_backendHit_4,
  input         io_writeback_1_9_bits_uop_cf_trigger_backendHit_5,
  input         io_writeback_1_9_bits_uop_ctrl_flushPipe,
  input         io_writeback_1_9_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_1_9_bits_uop_robIdx_value,
  input         io_writeback_1_9_bits_redirectValid,
  input         io_writeback_1_9_bits_redirect_cfiUpdate_isMisPred,
  input         io_writeback_1_9_bits_debug_isPerfCnt,
  input         io_writeback_1_10_valid,
  input         io_writeback_1_10_bits_uop_cf_exceptionVec_4,
  input         io_writeback_1_10_bits_uop_cf_exceptionVec_5,
  input         io_writeback_1_10_bits_uop_cf_exceptionVec_6,
  input         io_writeback_1_10_bits_uop_cf_exceptionVec_7,
  input         io_writeback_1_10_bits_uop_cf_exceptionVec_13,
  input         io_writeback_1_10_bits_uop_cf_exceptionVec_15,
  input         io_writeback_1_10_bits_uop_cf_trigger_backendHit_0,
  input         io_writeback_1_10_bits_uop_cf_trigger_backendHit_1,
  input         io_writeback_1_10_bits_uop_cf_trigger_backendHit_2,
  input         io_writeback_1_10_bits_uop_cf_trigger_backendHit_3,
  input         io_writeback_1_10_bits_uop_cf_trigger_backendHit_4,
  input         io_writeback_1_10_bits_uop_cf_trigger_backendHit_5,
  input         io_writeback_1_10_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_1_10_bits_uop_robIdx_value,
  input         io_writeback_1_10_bits_redirectValid,
  input         io_writeback_1_10_bits_redirect_cfiUpdate_isMisPred,
  input         io_writeback_1_10_bits_debug_isMMIO,
  input         io_writeback_1_10_bits_debug_isPerfCnt,
  input         io_writeback_1_11_valid,
  input         io_writeback_1_11_bits_uop_cf_exceptionVec_4,
  input         io_writeback_1_11_bits_uop_cf_exceptionVec_5,
  input         io_writeback_1_11_bits_uop_cf_exceptionVec_6,
  input         io_writeback_1_11_bits_uop_cf_exceptionVec_7,
  input         io_writeback_1_11_bits_uop_cf_exceptionVec_13,
  input         io_writeback_1_11_bits_uop_cf_exceptionVec_15,
  input         io_writeback_1_11_bits_uop_cf_trigger_backendHit_0,
  input         io_writeback_1_11_bits_uop_cf_trigger_backendHit_1,
  input         io_writeback_1_11_bits_uop_cf_trigger_backendHit_2,
  input         io_writeback_1_11_bits_uop_cf_trigger_backendHit_3,
  input         io_writeback_1_11_bits_uop_cf_trigger_backendHit_4,
  input         io_writeback_1_11_bits_uop_cf_trigger_backendHit_5,
  input         io_writeback_1_11_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_1_11_bits_uop_robIdx_value,
  input         io_writeback_1_11_bits_redirectValid,
  input         io_writeback_1_11_bits_redirect_cfiUpdate_isMisPred,
  input         io_writeback_1_11_bits_debug_isMMIO,
  input         io_writeback_1_11_bits_debug_isPerfCnt,
  input         io_writeback_1_12_valid,
  input         io_writeback_1_12_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_1_12_bits_uop_robIdx_value,
  input         io_writeback_1_13_valid,
  input         io_writeback_1_13_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_1_13_bits_uop_robIdx_value,
  input         io_writeback_0_5_valid,
  input         io_writeback_0_5_bits_uop_cf_exceptionVec_2,
  input         io_writeback_0_5_bits_uop_cf_exceptionVec_3,
  input         io_writeback_0_5_bits_uop_cf_exceptionVec_8,
  input         io_writeback_0_5_bits_uop_cf_exceptionVec_9,
  input         io_writeback_0_5_bits_uop_cf_exceptionVec_11,
  input         io_writeback_0_5_bits_uop_cf_trigger_backendHit_0,
  input         io_writeback_0_5_bits_uop_cf_trigger_backendHit_1,
  input         io_writeback_0_5_bits_uop_cf_trigger_backendHit_2,
  input         io_writeback_0_5_bits_uop_cf_trigger_backendHit_3,
  input         io_writeback_0_5_bits_uop_cf_trigger_backendHit_4,
  input         io_writeback_0_5_bits_uop_cf_trigger_backendHit_5,
  input         io_writeback_0_5_bits_uop_ctrl_flushPipe,
  input         io_writeback_0_5_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_0_5_bits_uop_robIdx_value,
  input  [4:0]  io_writeback_0_5_bits_fflags,
  input         io_writeback_0_6_valid,
  input         io_writeback_0_6_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_0_6_bits_uop_robIdx_value,
  input  [4:0]  io_writeback_0_6_bits_fflags,
  input         io_writeback_0_7_valid,
  input         io_writeback_0_7_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_0_7_bits_uop_robIdx_value,
  input  [4:0]  io_writeback_0_7_bits_fflags,
  input         io_writeback_0_8_valid,
  input         io_writeback_0_8_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_0_8_bits_uop_robIdx_value,
  input  [4:0]  io_writeback_0_8_bits_fflags,
  input         io_writeback_0_9_valid,
  input         io_writeback_0_9_bits_uop_cf_exceptionVec_4,
  input         io_writeback_0_9_bits_uop_cf_exceptionVec_5,
  input         io_writeback_0_9_bits_uop_cf_exceptionVec_13,
  input         io_writeback_0_9_bits_uop_cf_trigger_backendHit_0,
  input         io_writeback_0_9_bits_uop_cf_trigger_backendHit_1,
  input         io_writeback_0_9_bits_uop_cf_trigger_backendHit_2,
  input         io_writeback_0_9_bits_uop_cf_trigger_backendHit_3,
  input         io_writeback_0_9_bits_uop_cf_trigger_backendHit_4,
  input         io_writeback_0_9_bits_uop_cf_trigger_backendHit_5,
  input         io_writeback_0_9_bits_uop_ctrl_flushPipe,
  input         io_writeback_0_9_bits_uop_ctrl_replayInst,
  input         io_writeback_0_9_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_0_9_bits_uop_robIdx_value,
  input         io_writeback_0_10_valid,
  input         io_writeback_0_10_bits_uop_cf_exceptionVec_4,
  input         io_writeback_0_10_bits_uop_cf_exceptionVec_5,
  input         io_writeback_0_10_bits_uop_cf_exceptionVec_13,
  input         io_writeback_0_10_bits_uop_cf_trigger_backendHit_0,
  input         io_writeback_0_10_bits_uop_cf_trigger_backendHit_1,
  input         io_writeback_0_10_bits_uop_cf_trigger_backendHit_2,
  input         io_writeback_0_10_bits_uop_cf_trigger_backendHit_3,
  input         io_writeback_0_10_bits_uop_cf_trigger_backendHit_4,
  input         io_writeback_0_10_bits_uop_cf_trigger_backendHit_5,
  input         io_writeback_0_10_bits_uop_ctrl_flushPipe,
  input         io_writeback_0_10_bits_uop_ctrl_replayInst,
  input         io_writeback_0_10_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_0_10_bits_uop_robIdx_value,
  input         io_writeback_0_11_valid,
  input         io_writeback_0_11_bits_uop_cf_exceptionVec_4,
  input         io_writeback_0_11_bits_uop_cf_exceptionVec_5,
  input         io_writeback_0_11_bits_uop_cf_exceptionVec_6,
  input         io_writeback_0_11_bits_uop_cf_exceptionVec_7,
  input         io_writeback_0_11_bits_uop_cf_exceptionVec_13,
  input         io_writeback_0_11_bits_uop_cf_exceptionVec_15,
  input         io_writeback_0_11_bits_uop_cf_trigger_backendHit_0,
  input         io_writeback_0_11_bits_uop_cf_trigger_backendHit_1,
  input         io_writeback_0_11_bits_uop_cf_trigger_backendHit_2,
  input         io_writeback_0_11_bits_uop_cf_trigger_backendHit_3,
  input         io_writeback_0_11_bits_uop_cf_trigger_backendHit_4,
  input         io_writeback_0_11_bits_uop_cf_trigger_backendHit_5,
  input         io_writeback_0_11_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_0_11_bits_uop_robIdx_value,
  input         io_writeback_0_12_valid,
  input         io_writeback_0_12_bits_uop_cf_exceptionVec_4,
  input         io_writeback_0_12_bits_uop_cf_exceptionVec_5,
  input         io_writeback_0_12_bits_uop_cf_exceptionVec_6,
  input         io_writeback_0_12_bits_uop_cf_exceptionVec_7,
  input         io_writeback_0_12_bits_uop_cf_exceptionVec_13,
  input         io_writeback_0_12_bits_uop_cf_exceptionVec_15,
  input         io_writeback_0_12_bits_uop_cf_trigger_backendHit_0,
  input         io_writeback_0_12_bits_uop_cf_trigger_backendHit_1,
  input         io_writeback_0_12_bits_uop_cf_trigger_backendHit_2,
  input         io_writeback_0_12_bits_uop_cf_trigger_backendHit_3,
  input         io_writeback_0_12_bits_uop_cf_trigger_backendHit_4,
  input         io_writeback_0_12_bits_uop_cf_trigger_backendHit_5,
  input         io_writeback_0_12_bits_uop_robIdx_flag,
  input  [6:0]  io_writeback_0_12_bits_uop_robIdx_value,
  output        io_redirect_valid,
  output        io_redirect_bits_robIdx_flag,
  output [6:0]  io_redirect_bits_robIdx_value,
  output        io_redirect_bits_level,
  output [6:0]  io_debug_int_rat_0,
  output [6:0]  io_debug_int_rat_1,
  output [6:0]  io_debug_int_rat_2,
  output [6:0]  io_debug_int_rat_3,
  output [6:0]  io_debug_int_rat_4,
  output [6:0]  io_debug_int_rat_5,
  output [6:0]  io_debug_int_rat_6,
  output [6:0]  io_debug_int_rat_7,
  output [6:0]  io_debug_int_rat_8,
  output [6:0]  io_debug_int_rat_9,
  output [6:0]  io_debug_int_rat_10,
  output [6:0]  io_debug_int_rat_11,
  output [6:0]  io_debug_int_rat_12,
  output [6:0]  io_debug_int_rat_13,
  output [6:0]  io_debug_int_rat_14,
  output [6:0]  io_debug_int_rat_15,
  output [6:0]  io_debug_int_rat_16,
  output [6:0]  io_debug_int_rat_17,
  output [6:0]  io_debug_int_rat_18,
  output [6:0]  io_debug_int_rat_19,
  output [6:0]  io_debug_int_rat_20,
  output [6:0]  io_debug_int_rat_21,
  output [6:0]  io_debug_int_rat_22,
  output [6:0]  io_debug_int_rat_23,
  output [6:0]  io_debug_int_rat_24,
  output [6:0]  io_debug_int_rat_25,
  output [6:0]  io_debug_int_rat_26,
  output [6:0]  io_debug_int_rat_27,
  output [6:0]  io_debug_int_rat_28,
  output [6:0]  io_debug_int_rat_29,
  output [6:0]  io_debug_int_rat_30,
  output [6:0]  io_debug_int_rat_31,
  output [6:0]  io_debug_fp_rat_0,
  output [6:0]  io_debug_fp_rat_1,
  output [6:0]  io_debug_fp_rat_2,
  output [6:0]  io_debug_fp_rat_3,
  output [6:0]  io_debug_fp_rat_4,
  output [6:0]  io_debug_fp_rat_5,
  output [6:0]  io_debug_fp_rat_6,
  output [6:0]  io_debug_fp_rat_7,
  output [6:0]  io_debug_fp_rat_8,
  output [6:0]  io_debug_fp_rat_9,
  output [6:0]  io_debug_fp_rat_10,
  output [6:0]  io_debug_fp_rat_11,
  output [6:0]  io_debug_fp_rat_12,
  output [6:0]  io_debug_fp_rat_13,
  output [6:0]  io_debug_fp_rat_14,
  output [6:0]  io_debug_fp_rat_15,
  output [6:0]  io_debug_fp_rat_16,
  output [6:0]  io_debug_fp_rat_17,
  output [6:0]  io_debug_fp_rat_18,
  output [6:0]  io_debug_fp_rat_19,
  output [6:0]  io_debug_fp_rat_20,
  output [6:0]  io_debug_fp_rat_21,
  output [6:0]  io_debug_fp_rat_22,
  output [6:0]  io_debug_fp_rat_23,
  output [6:0]  io_debug_fp_rat_24,
  output [6:0]  io_debug_fp_rat_25,
  output [6:0]  io_debug_fp_rat_26,
  output [6:0]  io_debug_fp_rat_27,
  output [6:0]  io_debug_fp_rat_28,
  output [6:0]  io_debug_fp_rat_29,
  output [6:0]  io_debug_fp_rat_30,
  output [6:0]  io_debug_fp_rat_31,
  input  [5:0]  perfinfo_perfEventsRs_0_value,
  input  [5:0]  perfinfo_perfEventsRs_1_value,
  input  [5:0]  perfinfo_perfEventsRs_2_value,
  input  [5:0]  perfinfo_perfEventsRs_3_value,
  input  [5:0]  perfinfo_perfEventsRs_4_value,
  input  [5:0]  perfinfo_perfEventsRs_5_value,
  input  [5:0]  perfinfo_perfEventsRs_6_value,
  input  [5:0]  perfinfo_perfEventsRs_7_value,
  input  [5:0]  perfinfo_perfEventsRs_8_value,
  input  [5:0]  perfinfo_perfEventsEu0_0_value,
  input  [5:0]  perfinfo_perfEventsEu0_1_value,
  input  [5:0]  perfinfo_perfEventsEu0_2_value,
  input  [5:0]  perfinfo_perfEventsEu0_3_value,
  input  [5:0]  perfinfo_perfEventsEu0_4_value,
  input  [5:0]  perfinfo_perfEventsEu0_5_value,
  input  [5:0]  perfinfo_perfEventsEu1_0_value,
  input  [5:0]  perfinfo_perfEventsEu1_1_value,
  input  [5:0]  perfinfo_perfEventsEu1_2_value,
  input  [5:0]  perfinfo_perfEventsEu1_3_value,
  input  [5:0]  perfinfo_perfEventsEu1_4_value,
  input  [5:0]  perfinfo_perfEventsEu1_5_value,
  output [5:0]  io_perf_0_value,
  output [5:0]  io_perf_1_value,
  output [5:0]  io_perf_2_value,
  output [5:0]  io_perf_3_value,
  output [5:0]  io_perf_4_value,
  output [5:0]  io_perf_5_value,
  output [5:0]  io_perf_6_value,
  output [5:0]  io_perf_7_value
);
`ifdef RANDOMIZE_REG_INIT
  reg [31:0] _RAND_0;
  reg [31:0] _RAND_1;
  reg [31:0] _RAND_2;
  reg [31:0] _RAND_3;
  reg [31:0] _RAND_4;
  reg [31:0] _RAND_5;
  reg [31:0] _RAND_6;
  reg [31:0] _RAND_7;
  reg [31:0] _RAND_8;
  reg [31:0] _RAND_9;
  reg [31:0] _RAND_10;
  reg [31:0] _RAND_11;
  reg [31:0] _RAND_12;
  reg [31:0] _RAND_13;
  reg [31:0] _RAND_14;
  reg [31:0] _RAND_15;
  reg [31:0] _RAND_16;
  reg [31:0] _RAND_17;
  reg [63:0] _RAND_18;
  reg [31:0] _RAND_19;
  reg [31:0] _RAND_20;
  reg [31:0] _RAND_21;
  reg [31:0] _RAND_22;
  reg [31:0] _RAND_23;
  reg [31:0] _RAND_24;
  reg [31:0] _RAND_25;
  reg [31:0] _RAND_26;
  reg [31:0] _RAND_27;
  reg [31:0] _RAND_28;
  reg [31:0] _RAND_29;
  reg [31:0] _RAND_30;
  reg [31:0] _RAND_31;
  reg [31:0] _RAND_32;
  reg [31:0] _RAND_33;
  reg [31:0] _RAND_34;
  reg [31:0] _RAND_35;
  reg [31:0] _RAND_36;
  reg [31:0] _RAND_37;
  reg [31:0] _RAND_38;
  reg [31:0] _RAND_39;
  reg [31:0] _RAND_40;
  reg [31:0] _RAND_41;
  reg [31:0] _RAND_42;
  reg [31:0] _RAND_43;
  reg [31:0] _RAND_44;
  reg [31:0] _RAND_45;
  reg [31:0] _RAND_46;
  reg [31:0] _RAND_47;
  reg [31:0] _RAND_48;
  reg [31:0] _RAND_49;
  reg [31:0] _RAND_50;
  reg [31:0] _RAND_51;
  reg [31:0] _RAND_52;
  reg [31:0] _RAND_53;
  reg [31:0] _RAND_54;
  reg [31:0] _RAND_55;
  reg [31:0] _RAND_56;
  reg [31:0] _RAND_57;
  reg [31:0] _RAND_58;
  reg [31:0] _RAND_59;
  reg [31:0] _RAND_60;
  reg [31:0] _RAND_61;
  reg [31:0] _RAND_62;
  reg [31:0] _RAND_63;
  reg [31:0] _RAND_64;
  reg [31:0] _RAND_65;
  reg [31:0] _RAND_66;
  reg [31:0] _RAND_67;
  reg [31:0] _RAND_68;
  reg [31:0] _RAND_69;
  reg [31:0] _RAND_70;
  reg [31:0] _RAND_71;
  reg [31:0] _RAND_72;
  reg [31:0] _RAND_73;
  reg [31:0] _RAND_74;
  reg [31:0] _RAND_75;
  reg [31:0] _RAND_76;
  reg [31:0] _RAND_77;
  reg [31:0] _RAND_78;
  reg [31:0] _RAND_79;
  reg [31:0] _RAND_80;
  reg [31:0] _RAND_81;
  reg [31:0] _RAND_82;
  reg [31:0] _RAND_83;
  reg [31:0] _RAND_84;
  reg [31:0] _RAND_85;
  reg [31:0] _RAND_86;
  reg [31:0] _RAND_87;
  reg [31:0] _RAND_88;
  reg [31:0] _RAND_89;
  reg [31:0] _RAND_90;
  reg [31:0] _RAND_91;
  reg [31:0] _RAND_92;
  reg [31:0] _RAND_93;
  reg [31:0] _RAND_94;
  reg [31:0] _RAND_95;
  reg [31:0] _RAND_96;
  reg [31:0] _RAND_97;
  reg [31:0] _RAND_98;
  reg [31:0] _RAND_99;
  reg [31:0] _RAND_100;
  reg [31:0] _RAND_101;
  reg [31:0] _RAND_102;
  reg [31:0] _RAND_103;
  reg [63:0] _RAND_104;
  reg [63:0] _RAND_105;
  reg [31:0] _RAND_106;
  reg [31:0] _RAND_107;
  reg [31:0] _RAND_108;
  reg [31:0] _RAND_109;
  reg [31:0] _RAND_110;
  reg [31:0] _RAND_111;
  reg [31:0] _RAND_112;
  reg [31:0] _RAND_113;
  reg [31:0] _RAND_114;
  reg [31:0] _RAND_115;
  reg [31:0] _RAND_116;
  reg [31:0] _RAND_117;
  reg [31:0] _RAND_118;
  reg [31:0] _RAND_119;
  reg [31:0] _RAND_120;
  reg [31:0] _RAND_121;
  reg [31:0] _RAND_122;
  reg [31:0] _RAND_123;
  reg [31:0] _RAND_124;
  reg [31:0] _RAND_125;
  reg [31:0] _RAND_126;
  reg [31:0] _RAND_127;
  reg [31:0] _RAND_128;
  reg [31:0] _RAND_129;
  reg [31:0] _RAND_130;
  reg [31:0] _RAND_131;
  reg [31:0] _RAND_132;
  reg [31:0] _RAND_133;
  reg [31:0] _RAND_134;
  reg [31:0] _RAND_135;
  reg [31:0] _RAND_136;
  reg [31:0] _RAND_137;
  reg [31:0] _RAND_138;
  reg [31:0] _RAND_139;
  reg [31:0] _RAND_140;
  reg [31:0] _RAND_141;
  reg [31:0] _RAND_142;
  reg [31:0] _RAND_143;
  reg [31:0] _RAND_144;
  reg [31:0] _RAND_145;
  reg [31:0] _RAND_146;
  reg [31:0] _RAND_147;
  reg [31:0] _RAND_148;
  reg [31:0] _RAND_149;
  reg [31:0] _RAND_150;
  reg [31:0] _RAND_151;
  reg [31:0] _RAND_152;
  reg [31:0] _RAND_153;
  reg [31:0] _RAND_154;
  reg [31:0] _RAND_155;
  reg [31:0] _RAND_156;
  reg [31:0] _RAND_157;
  reg [31:0] _RAND_158;
  reg [31:0] _RAND_159;
  reg [31:0] _RAND_160;
  reg [31:0] _RAND_161;
  reg [31:0] _RAND_162;
  reg [31:0] _RAND_163;
  reg [31:0] _RAND_164;
  reg [31:0] _RAND_165;
  reg [31:0] _RAND_166;
  reg [31:0] _RAND_167;
  reg [31:0] _RAND_168;
  reg [31:0] _RAND_169;
  reg [31:0] _RAND_170;
  reg [31:0] _RAND_171;
  reg [31:0] _RAND_172;
  reg [31:0] _RAND_173;
  reg [31:0] _RAND_174;
  reg [31:0] _RAND_175;
  reg [31:0] _RAND_176;
  reg [31:0] _RAND_177;
  reg [31:0] _RAND_178;
  reg [31:0] _RAND_179;
  reg [31:0] _RAND_180;
  reg [31:0] _RAND_181;
  reg [31:0] _RAND_182;
  reg [31:0] _RAND_183;
  reg [31:0] _RAND_184;
  reg [31:0] _RAND_185;
  reg [31:0] _RAND_186;
  reg [31:0] _RAND_187;
  reg [31:0] _RAND_188;
  reg [31:0] _RAND_189;
  reg [31:0] _RAND_190;
  reg [31:0] _RAND_191;
  reg [31:0] _RAND_192;
  reg [31:0] _RAND_193;
  reg [31:0] _RAND_194;
  reg [31:0] _RAND_195;
  reg [31:0] _RAND_196;
  reg [31:0] _RAND_197;
  reg [31:0] _RAND_198;
  reg [31:0] _RAND_199;
  reg [31:0] _RAND_200;
  reg [31:0] _RAND_201;
  reg [31:0] _RAND_202;
  reg [31:0] _RAND_203;
  reg [31:0] _RAND_204;
  reg [31:0] _RAND_205;
  reg [31:0] _RAND_206;
  reg [31:0] _RAND_207;
  reg [31:0] _RAND_208;
  reg [31:0] _RAND_209;
  reg [31:0] _RAND_210;
  reg [31:0] _RAND_211;
  reg [31:0] _RAND_212;
  reg [31:0] _RAND_213;
  reg [31:0] _RAND_214;
  reg [31:0] _RAND_215;
  reg [31:0] _RAND_216;
  reg [31:0] _RAND_217;
  reg [31:0] _RAND_218;
  reg [31:0] _RAND_219;
  reg [31:0] _RAND_220;
  reg [31:0] _RAND_221;
  reg [31:0] _RAND_222;
  reg [31:0] _RAND_223;
  reg [31:0] _RAND_224;
  reg [31:0] _RAND_225;
  reg [31:0] _RAND_226;
  reg [31:0] _RAND_227;
  reg [31:0] _RAND_228;
  reg [31:0] _RAND_229;
  reg [31:0] _RAND_230;
  reg [31:0] _RAND_231;
  reg [31:0] _RAND_232;
  reg [31:0] _RAND_233;
  reg [31:0] _RAND_234;
  reg [31:0] _RAND_235;
  reg [31:0] _RAND_236;
  reg [31:0] _RAND_237;
  reg [31:0] _RAND_238;
  reg [31:0] _RAND_239;
  reg [31:0] _RAND_240;
  reg [31:0] _RAND_241;
  reg [31:0] _RAND_242;
  reg [31:0] _RAND_243;
  reg [31:0] _RAND_244;
  reg [31:0] _RAND_245;
  reg [31:0] _RAND_246;
  reg [31:0] _RAND_247;
  reg [31:0] _RAND_248;
  reg [31:0] _RAND_249;
  reg [31:0] _RAND_250;
  reg [31:0] _RAND_251;
  reg [31:0] _RAND_252;
  reg [31:0] _RAND_253;
  reg [31:0] _RAND_254;
  reg [31:0] _RAND_255;
  reg [31:0] _RAND_256;
  reg [31:0] _RAND_257;
  reg [31:0] _RAND_258;
  reg [31:0] _RAND_259;
  reg [31:0] _RAND_260;
  reg [31:0] _RAND_261;
  reg [31:0] _RAND_262;
  reg [31:0] _RAND_263;
  reg [31:0] _RAND_264;
  reg [31:0] _RAND_265;
  reg [31:0] _RAND_266;
  reg [31:0] _RAND_267;
  reg [31:0] _RAND_268;
  reg [31:0] _RAND_269;
  reg [31:0] _RAND_270;
  reg [31:0] _RAND_271;
  reg [31:0] _RAND_272;
  reg [31:0] _RAND_273;
  reg [31:0] _RAND_274;
  reg [31:0] _RAND_275;
  reg [31:0] _RAND_276;
  reg [31:0] _RAND_277;
  reg [31:0] _RAND_278;
  reg [31:0] _RAND_279;
  reg [31:0] _RAND_280;
  reg [31:0] _RAND_281;
  reg [31:0] _RAND_282;
  reg [31:0] _RAND_283;
  reg [31:0] _RAND_284;
  reg [31:0] _RAND_285;
  reg [31:0] _RAND_286;
  reg [31:0] _RAND_287;
  reg [31:0] _RAND_288;
  reg [31:0] _RAND_289;
  reg [31:0] _RAND_290;
  reg [31:0] _RAND_291;
  reg [31:0] _RAND_292;
  reg [31:0] _RAND_293;
  reg [31:0] _RAND_294;
  reg [31:0] _RAND_295;
  reg [31:0] _RAND_296;
  reg [31:0] _RAND_297;
  reg [31:0] _RAND_298;
  reg [31:0] _RAND_299;
  reg [31:0] _RAND_300;
  reg [31:0] _RAND_301;
  reg [31:0] _RAND_302;
  reg [31:0] _RAND_303;
  reg [31:0] _RAND_304;
  reg [31:0] _RAND_305;
  reg [31:0] _RAND_306;
  reg [31:0] _RAND_307;
  reg [31:0] _RAND_308;
  reg [31:0] _RAND_309;
  reg [31:0] _RAND_310;
  reg [31:0] _RAND_311;
  reg [31:0] _RAND_312;
  reg [31:0] _RAND_313;
  reg [31:0] _RAND_314;
  reg [31:0] _RAND_315;
  reg [31:0] _RAND_316;
  reg [31:0] _RAND_317;
  reg [31:0] _RAND_318;
  reg [31:0] _RAND_319;
  reg [31:0] _RAND_320;
  reg [31:0] _RAND_321;
  reg [31:0] _RAND_322;
  reg [31:0] _RAND_323;
  reg [31:0] _RAND_324;
  reg [31:0] _RAND_325;
  reg [31:0] _RAND_326;
  reg [31:0] _RAND_327;
  reg [31:0] _RAND_328;
  reg [31:0] _RAND_329;
  reg [31:0] _RAND_330;
  reg [31:0] _RAND_331;
  reg [31:0] _RAND_332;
  reg [31:0] _RAND_333;
  reg [31:0] _RAND_334;
  reg [31:0] _RAND_335;
  reg [31:0] _RAND_336;
  reg [31:0] _RAND_337;
  reg [31:0] _RAND_338;
  reg [31:0] _RAND_339;
  reg [31:0] _RAND_340;
  reg [31:0] _RAND_341;
  reg [31:0] _RAND_342;
  reg [31:0] _RAND_343;
  reg [31:0] _RAND_344;
  reg [31:0] _RAND_345;
  reg [31:0] _RAND_346;
  reg [31:0] _RAND_347;
  reg [31:0] _RAND_348;
  reg [31:0] _RAND_349;
  reg [31:0] _RAND_350;
  reg [31:0] _RAND_351;
  reg [31:0] _RAND_352;
  reg [31:0] _RAND_353;
  reg [31:0] _RAND_354;
  reg [31:0] _RAND_355;
  reg [31:0] _RAND_356;
  reg [31:0] _RAND_357;
  reg [31:0] _RAND_358;
  reg [31:0] _RAND_359;
  reg [31:0] _RAND_360;
  reg [31:0] _RAND_361;
  reg [31:0] _RAND_362;
  reg [31:0] _RAND_363;
  reg [31:0] _RAND_364;
  reg [31:0] _RAND_365;
  reg [31:0] _RAND_366;
  reg [31:0] _RAND_367;
  reg [31:0] _RAND_368;
  reg [31:0] _RAND_369;
  reg [31:0] _RAND_370;
  reg [31:0] _RAND_371;
  reg [31:0] _RAND_372;
  reg [31:0] _RAND_373;
  reg [63:0] _RAND_374;
  reg [31:0] _RAND_375;
  reg [31:0] _RAND_376;
  reg [31:0] _RAND_377;
  reg [31:0] _RAND_378;
  reg [31:0] _RAND_379;
  reg [31:0] _RAND_380;
  reg [31:0] _RAND_381;
  reg [31:0] _RAND_382;
  reg [31:0] _RAND_383;
  reg [31:0] _RAND_384;
  reg [31:0] _RAND_385;
  reg [31:0] _RAND_386;
  reg [31:0] _RAND_387;
  reg [31:0] _RAND_388;
  reg [31:0] _RAND_389;
  reg [31:0] _RAND_390;
`endif // RANDOMIZE_REG_INIT
  wire  rob_clock; // @[CtrlBlock.scala 202:23]
  wire  rob_reset; // @[CtrlBlock.scala 202:23]
  wire [7:0] rob_io_hartId; // @[CtrlBlock.scala 202:23]
  wire  rob_io_redirect_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_redirect_bits_robIdx_flag; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_redirect_bits_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_redirect_bits_level; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_canAccept; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_isEmpty; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_needAlloc_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_needAlloc_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_needAlloc_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_needAlloc_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_cf_loadWaitBit; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_enq_req_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_enq_req_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 202:23]
  wire [4:0] rob_io_enq_req_0_bits_ctrl_ldest; // @[CtrlBlock.scala 202:23]
  wire [3:0] rob_io_enq_req_0_bits_ctrl_fuType; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_enq_req_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_ctrl_blockBackward; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_ctrl_flushPipe; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_enq_req_0_bits_ctrl_commitType; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_ctrl_isMove; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_ctrl_singleStep; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_enq_req_0_bits_pdest; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_enq_req_0_bits_old_pdest; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_robIdx_flag; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_enq_req_0_bits_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_0_bits_eliminatedMove; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_cf_loadWaitBit; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_enq_req_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_enq_req_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 202:23]
  wire [4:0] rob_io_enq_req_1_bits_ctrl_ldest; // @[CtrlBlock.scala 202:23]
  wire [3:0] rob_io_enq_req_1_bits_ctrl_fuType; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_enq_req_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_ctrl_blockBackward; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_ctrl_flushPipe; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_enq_req_1_bits_ctrl_commitType; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_ctrl_isMove; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_ctrl_singleStep; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_enq_req_1_bits_pdest; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_enq_req_1_bits_old_pdest; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_robIdx_flag; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_enq_req_1_bits_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_1_bits_eliminatedMove; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_cf_loadWaitBit; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_enq_req_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_enq_req_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 202:23]
  wire [4:0] rob_io_enq_req_2_bits_ctrl_ldest; // @[CtrlBlock.scala 202:23]
  wire [3:0] rob_io_enq_req_2_bits_ctrl_fuType; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_enq_req_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_ctrl_blockBackward; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_ctrl_flushPipe; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_enq_req_2_bits_ctrl_commitType; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_ctrl_isMove; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_ctrl_singleStep; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_enq_req_2_bits_pdest; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_enq_req_2_bits_old_pdest; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_robIdx_flag; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_enq_req_2_bits_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_2_bits_eliminatedMove; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_cf_loadWaitBit; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_enq_req_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_enq_req_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 202:23]
  wire [4:0] rob_io_enq_req_3_bits_ctrl_ldest; // @[CtrlBlock.scala 202:23]
  wire [3:0] rob_io_enq_req_3_bits_ctrl_fuType; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_enq_req_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_ctrl_blockBackward; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_ctrl_flushPipe; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_enq_req_3_bits_ctrl_commitType; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_ctrl_isMove; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_ctrl_singleStep; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_enq_req_3_bits_pdest; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_enq_req_3_bits_old_pdest; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_robIdx_flag; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_enq_req_3_bits_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_enq_req_3_bits_eliminatedMove; // @[CtrlBlock.scala 202:23]
  wire  rob_io_flushOut_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_flushOut_bits_robIdx_flag; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_flushOut_bits_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_flushOut_bits_ftqIdx_flag; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_flushOut_bits_ftqIdx_value; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_flushOut_bits_ftqOffset; // @[CtrlBlock.scala 202:23]
  wire  rob_io_flushOut_bits_level; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_exceptionVec_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_exceptionVec_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_exceptionVec_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_exceptionVec_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_exceptionVec_6; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_exceptionVec_7; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_exceptionVec_8; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_exceptionVec_9; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_exceptionVec_11; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_exceptionVec_12; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_exceptionVec_15; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_cf_crossPageIPFFix; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_exception_bits_uop_ctrl_commitType; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_uop_ctrl_singleStep; // @[CtrlBlock.scala 202:23]
  wire  rob_io_exception_bits_isInterrupt; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_0_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_1_0_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_0_bits_redirectValid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_0_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_1_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_1_1_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_1_bits_redirectValid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_1_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_2_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_1_2_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_2_bits_redirectValid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_2_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_3_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_1_3_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_3_bits_redirectValid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_3_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_4_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_4_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_4_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_4_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_4_bits_uop_ctrl_flushPipe; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_4_bits_uop_ctrl_replayInst; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_1_4_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_4_bits_debug_isMMIO; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_5_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_5_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_5_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_5_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_5_bits_uop_ctrl_flushPipe; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_5_bits_uop_ctrl_replayInst; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_1_5_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_5_bits_debug_isMMIO; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_6_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_6_bits_uop_cf_exceptionVec_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_6_bits_uop_cf_exceptionVec_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_6_bits_uop_cf_exceptionVec_8; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_6_bits_uop_cf_exceptionVec_9; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_6_bits_uop_cf_exceptionVec_11; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_6_bits_uop_ctrl_flushPipe; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_1_6_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_6_bits_redirectValid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_6_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_6_bits_debug_isPerfCnt; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_7_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_1_7_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_8_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_1_8_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_9_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_9_bits_uop_cf_exceptionVec_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_9_bits_uop_cf_exceptionVec_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_9_bits_uop_cf_exceptionVec_8; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_9_bits_uop_cf_exceptionVec_9; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_9_bits_uop_cf_exceptionVec_11; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_9_bits_uop_ctrl_flushPipe; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_1_9_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_9_bits_redirectValid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_9_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_9_bits_debug_isPerfCnt; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_10_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_10_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_10_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_10_bits_uop_cf_exceptionVec_6; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_10_bits_uop_cf_exceptionVec_7; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_10_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_10_bits_uop_cf_exceptionVec_15; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_1_10_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_10_bits_redirectValid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_10_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_10_bits_debug_isMMIO; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_10_bits_debug_isPerfCnt; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_11_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_11_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_11_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_11_bits_uop_cf_exceptionVec_6; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_11_bits_uop_cf_exceptionVec_7; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_11_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_11_bits_uop_cf_exceptionVec_15; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_1_11_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_11_bits_redirectValid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_11_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_11_bits_debug_isMMIO; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_11_bits_debug_isPerfCnt; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_12_valid; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_1_12_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_1_13_valid; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_1_13_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_5_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_5_bits_uop_cf_exceptionVec_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_5_bits_uop_cf_exceptionVec_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_5_bits_uop_cf_exceptionVec_8; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_5_bits_uop_cf_exceptionVec_9; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_5_bits_uop_cf_exceptionVec_11; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_5_bits_uop_ctrl_flushPipe; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_5_bits_uop_robIdx_flag; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_0_5_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire [4:0] rob_io_writeback_0_5_bits_fflags; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_6_valid; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_0_6_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire [4:0] rob_io_writeback_0_6_bits_fflags; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_7_valid; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_0_7_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire [4:0] rob_io_writeback_0_7_bits_fflags; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_8_valid; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_0_8_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire [4:0] rob_io_writeback_0_8_bits_fflags; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_9_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_9_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_9_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_9_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_9_bits_uop_ctrl_flushPipe; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_9_bits_uop_ctrl_replayInst; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_9_bits_uop_robIdx_flag; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_0_9_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_10_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_10_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_10_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_10_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_10_bits_uop_ctrl_flushPipe; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_10_bits_uop_ctrl_replayInst; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_10_bits_uop_robIdx_flag; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_0_10_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_11_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_11_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_11_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_11_bits_uop_cf_exceptionVec_6; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_11_bits_uop_cf_exceptionVec_7; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_11_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_11_bits_uop_cf_exceptionVec_15; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_11_bits_uop_robIdx_flag; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_0_11_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_12_valid; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_12_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_12_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_12_bits_uop_cf_exceptionVec_6; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_12_bits_uop_cf_exceptionVec_7; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_12_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_12_bits_uop_cf_exceptionVec_15; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 202:23]
  wire  rob_io_writeback_0_12_bits_uop_robIdx_flag; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_writeback_0_12_bits_uop_robIdx_value; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_isWalk; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_valid_0; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_valid_1; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_valid_2; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_valid_3; // @[CtrlBlock.scala 202:23]
  wire [4:0] rob_io_commits_info_0_ldest; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_info_0_rfWen; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_info_0_fpWen; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_info_0_wflags; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_commits_info_0_commitType; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_commits_info_0_pdest; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_commits_info_0_old_pdest; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_info_0_ftqIdx_flag; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_commits_info_0_ftqIdx_value; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_commits_info_0_ftqOffset; // @[CtrlBlock.scala 202:23]
  wire [4:0] rob_io_commits_info_1_ldest; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_info_1_rfWen; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_info_1_fpWen; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_info_1_wflags; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_commits_info_1_commitType; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_commits_info_1_pdest; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_commits_info_1_old_pdest; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_info_1_ftqIdx_flag; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_commits_info_1_ftqIdx_value; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_commits_info_1_ftqOffset; // @[CtrlBlock.scala 202:23]
  wire [4:0] rob_io_commits_info_2_ldest; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_info_2_rfWen; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_info_2_fpWen; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_info_2_wflags; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_commits_info_2_commitType; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_commits_info_2_pdest; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_commits_info_2_old_pdest; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_info_2_ftqIdx_flag; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_commits_info_2_ftqIdx_value; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_commits_info_2_ftqOffset; // @[CtrlBlock.scala 202:23]
  wire [4:0] rob_io_commits_info_3_ldest; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_info_3_rfWen; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_info_3_fpWen; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_info_3_wflags; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_commits_info_3_commitType; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_commits_info_3_pdest; // @[CtrlBlock.scala 202:23]
  wire [6:0] rob_io_commits_info_3_old_pdest; // @[CtrlBlock.scala 202:23]
  wire  rob_io_commits_info_3_ftqIdx_flag; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_commits_info_3_ftqIdx_value; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_commits_info_3_ftqOffset; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_lsq_lcommit; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_lsq_scommit; // @[CtrlBlock.scala 202:23]
  wire  rob_io_lsq_pendingld; // @[CtrlBlock.scala 202:23]
  wire  rob_io_lsq_pendingst; // @[CtrlBlock.scala 202:23]
  wire  rob_io_lsq_commit; // @[CtrlBlock.scala 202:23]
  wire  rob_io_csr_intrBitSet; // @[CtrlBlock.scala 202:23]
  wire  rob_io_csr_wfiEvent; // @[CtrlBlock.scala 202:23]
  wire  rob_io_csr_fflags_valid; // @[CtrlBlock.scala 202:23]
  wire [4:0] rob_io_csr_fflags_bits; // @[CtrlBlock.scala 202:23]
  wire  rob_io_csr_dirty_fs; // @[CtrlBlock.scala 202:23]
  wire [2:0] rob_io_csr_perfinfo_retiredInstr; // @[CtrlBlock.scala 202:23]
  wire  rob_io_cpu_halt; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_0_value; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_1_value; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_2_value; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_3_value; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_4_value; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_5_value; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_6_value; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_7_value; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_8_value; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_9_value; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_10_value; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_11_value; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_12_value; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_13_value; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_14_value; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_15_value; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_16_value; // @[CtrlBlock.scala 202:23]
  wire [5:0] rob_io_perf_17_value; // @[CtrlBlock.scala 202:23]
  wire  decode_clock; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_ready; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_valid; // @[CtrlBlock.scala 280:22]
  wire [31:0] decode_io_in_0_bits_instr; // @[CtrlBlock.scala 280:22]
  wire [9:0] decode_io_in_0_bits_foldpc; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_exceptionVec_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_exceptionVec_12; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_trigger_frontendHit_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_trigger_frontendHit_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_trigger_frontendHit_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_trigger_frontendHit_3; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_trigger_backendEn_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_trigger_backendEn_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_trigger_backendHit_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_trigger_backendHit_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_trigger_backendHit_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_trigger_backendHit_3; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_trigger_backendHit_4; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_trigger_backendHit_5; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_pd_isRVC; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_in_0_bits_pd_brType; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_pd_isCall; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_pd_isRet; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_pred_taken; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_crossPageIPFFix; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_0_bits_ftqPtr_flag; // @[CtrlBlock.scala 280:22]
  wire [5:0] decode_io_in_0_bits_ftqPtr_value; // @[CtrlBlock.scala 280:22]
  wire [2:0] decode_io_in_0_bits_ftqOffset; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_ready; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_valid; // @[CtrlBlock.scala 280:22]
  wire [31:0] decode_io_in_1_bits_instr; // @[CtrlBlock.scala 280:22]
  wire [9:0] decode_io_in_1_bits_foldpc; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_exceptionVec_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_exceptionVec_12; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_trigger_frontendHit_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_trigger_frontendHit_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_trigger_frontendHit_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_trigger_frontendHit_3; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_trigger_backendEn_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_trigger_backendEn_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_trigger_backendHit_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_trigger_backendHit_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_trigger_backendHit_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_trigger_backendHit_3; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_trigger_backendHit_4; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_trigger_backendHit_5; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_pd_isRVC; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_in_1_bits_pd_brType; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_pd_isCall; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_pd_isRet; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_pred_taken; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_crossPageIPFFix; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_1_bits_ftqPtr_flag; // @[CtrlBlock.scala 280:22]
  wire [5:0] decode_io_in_1_bits_ftqPtr_value; // @[CtrlBlock.scala 280:22]
  wire [2:0] decode_io_in_1_bits_ftqOffset; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_ready; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_valid; // @[CtrlBlock.scala 280:22]
  wire [31:0] decode_io_in_2_bits_instr; // @[CtrlBlock.scala 280:22]
  wire [9:0] decode_io_in_2_bits_foldpc; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_exceptionVec_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_exceptionVec_12; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_trigger_frontendHit_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_trigger_frontendHit_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_trigger_frontendHit_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_trigger_frontendHit_3; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_trigger_backendEn_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_trigger_backendEn_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_trigger_backendHit_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_trigger_backendHit_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_trigger_backendHit_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_trigger_backendHit_3; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_trigger_backendHit_4; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_trigger_backendHit_5; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_pd_isRVC; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_in_2_bits_pd_brType; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_pd_isCall; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_pd_isRet; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_pred_taken; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_crossPageIPFFix; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_2_bits_ftqPtr_flag; // @[CtrlBlock.scala 280:22]
  wire [5:0] decode_io_in_2_bits_ftqPtr_value; // @[CtrlBlock.scala 280:22]
  wire [2:0] decode_io_in_2_bits_ftqOffset; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_ready; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_valid; // @[CtrlBlock.scala 280:22]
  wire [31:0] decode_io_in_3_bits_instr; // @[CtrlBlock.scala 280:22]
  wire [9:0] decode_io_in_3_bits_foldpc; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_exceptionVec_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_exceptionVec_12; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_trigger_frontendHit_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_trigger_frontendHit_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_trigger_frontendHit_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_trigger_frontendHit_3; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_trigger_backendEn_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_trigger_backendEn_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_trigger_backendHit_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_trigger_backendHit_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_trigger_backendHit_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_trigger_backendHit_3; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_trigger_backendHit_4; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_trigger_backendHit_5; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_pd_isRVC; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_in_3_bits_pd_brType; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_pd_isCall; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_pd_isRet; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_pred_taken; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_crossPageIPFFix; // @[CtrlBlock.scala 280:22]
  wire  decode_io_in_3_bits_ftqPtr_flag; // @[CtrlBlock.scala 280:22]
  wire [5:0] decode_io_in_3_bits_ftqPtr_value; // @[CtrlBlock.scala 280:22]
  wire [2:0] decode_io_in_3_bits_ftqOffset; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_ready; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_valid; // @[CtrlBlock.scala 280:22]
  wire [9:0] decode_io_out_0_bits_cf_foldpc; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_0_bits_cf_pd_brType; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_pred_taken; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 280:22]
  wire [5:0] decode_io_out_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 280:22]
  wire [2:0] decode_io_out_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_0_bits_ctrl_srcType_2; // @[CtrlBlock.scala 280:22]
  wire [4:0] decode_io_out_0_bits_ctrl_lsrc_0; // @[CtrlBlock.scala 280:22]
  wire [4:0] decode_io_out_0_bits_ctrl_lsrc_1; // @[CtrlBlock.scala 280:22]
  wire [4:0] decode_io_out_0_bits_ctrl_lsrc_2; // @[CtrlBlock.scala 280:22]
  wire [4:0] decode_io_out_0_bits_ctrl_ldest; // @[CtrlBlock.scala 280:22]
  wire [3:0] decode_io_out_0_bits_ctrl_fuType; // @[CtrlBlock.scala 280:22]
  wire [6:0] decode_io_out_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_ctrl_blockBackward; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_ctrl_flushPipe; // @[CtrlBlock.scala 280:22]
  wire [3:0] decode_io_out_0_bits_ctrl_selImm; // @[CtrlBlock.scala 280:22]
  wire [19:0] decode_io_out_0_bits_ctrl_imm; // @[CtrlBlock.scala 280:22]
  wire [2:0] decode_io_out_0_bits_ctrl_commitType; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 280:22]
  wire [2:0] decode_io_out_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_0_bits_ctrl_isMove; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_ready; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_valid; // @[CtrlBlock.scala 280:22]
  wire [9:0] decode_io_out_1_bits_cf_foldpc; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_1_bits_cf_pd_brType; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_pred_taken; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 280:22]
  wire [5:0] decode_io_out_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 280:22]
  wire [2:0] decode_io_out_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_1_bits_ctrl_srcType_2; // @[CtrlBlock.scala 280:22]
  wire [4:0] decode_io_out_1_bits_ctrl_lsrc_0; // @[CtrlBlock.scala 280:22]
  wire [4:0] decode_io_out_1_bits_ctrl_lsrc_1; // @[CtrlBlock.scala 280:22]
  wire [4:0] decode_io_out_1_bits_ctrl_lsrc_2; // @[CtrlBlock.scala 280:22]
  wire [4:0] decode_io_out_1_bits_ctrl_ldest; // @[CtrlBlock.scala 280:22]
  wire [3:0] decode_io_out_1_bits_ctrl_fuType; // @[CtrlBlock.scala 280:22]
  wire [6:0] decode_io_out_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_ctrl_blockBackward; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_ctrl_flushPipe; // @[CtrlBlock.scala 280:22]
  wire [3:0] decode_io_out_1_bits_ctrl_selImm; // @[CtrlBlock.scala 280:22]
  wire [19:0] decode_io_out_1_bits_ctrl_imm; // @[CtrlBlock.scala 280:22]
  wire [2:0] decode_io_out_1_bits_ctrl_commitType; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 280:22]
  wire [2:0] decode_io_out_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_1_bits_ctrl_isMove; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_ready; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_valid; // @[CtrlBlock.scala 280:22]
  wire [9:0] decode_io_out_2_bits_cf_foldpc; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_2_bits_cf_pd_brType; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_pred_taken; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 280:22]
  wire [5:0] decode_io_out_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 280:22]
  wire [2:0] decode_io_out_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_2_bits_ctrl_srcType_2; // @[CtrlBlock.scala 280:22]
  wire [4:0] decode_io_out_2_bits_ctrl_lsrc_0; // @[CtrlBlock.scala 280:22]
  wire [4:0] decode_io_out_2_bits_ctrl_lsrc_1; // @[CtrlBlock.scala 280:22]
  wire [4:0] decode_io_out_2_bits_ctrl_lsrc_2; // @[CtrlBlock.scala 280:22]
  wire [4:0] decode_io_out_2_bits_ctrl_ldest; // @[CtrlBlock.scala 280:22]
  wire [3:0] decode_io_out_2_bits_ctrl_fuType; // @[CtrlBlock.scala 280:22]
  wire [6:0] decode_io_out_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_ctrl_blockBackward; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_ctrl_flushPipe; // @[CtrlBlock.scala 280:22]
  wire [3:0] decode_io_out_2_bits_ctrl_selImm; // @[CtrlBlock.scala 280:22]
  wire [19:0] decode_io_out_2_bits_ctrl_imm; // @[CtrlBlock.scala 280:22]
  wire [2:0] decode_io_out_2_bits_ctrl_commitType; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 280:22]
  wire [2:0] decode_io_out_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_2_bits_ctrl_isMove; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_ready; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_valid; // @[CtrlBlock.scala 280:22]
  wire [9:0] decode_io_out_3_bits_cf_foldpc; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_3_bits_cf_pd_brType; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_pred_taken; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 280:22]
  wire [5:0] decode_io_out_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 280:22]
  wire [2:0] decode_io_out_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_3_bits_ctrl_srcType_2; // @[CtrlBlock.scala 280:22]
  wire [4:0] decode_io_out_3_bits_ctrl_lsrc_0; // @[CtrlBlock.scala 280:22]
  wire [4:0] decode_io_out_3_bits_ctrl_lsrc_1; // @[CtrlBlock.scala 280:22]
  wire [4:0] decode_io_out_3_bits_ctrl_lsrc_2; // @[CtrlBlock.scala 280:22]
  wire [4:0] decode_io_out_3_bits_ctrl_ldest; // @[CtrlBlock.scala 280:22]
  wire [3:0] decode_io_out_3_bits_ctrl_fuType; // @[CtrlBlock.scala 280:22]
  wire [6:0] decode_io_out_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_ctrl_blockBackward; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_ctrl_flushPipe; // @[CtrlBlock.scala 280:22]
  wire [3:0] decode_io_out_3_bits_ctrl_selImm; // @[CtrlBlock.scala 280:22]
  wire [19:0] decode_io_out_3_bits_ctrl_imm; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 280:22]
  wire [1:0] decode_io_out_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 280:22]
  wire [2:0] decode_io_out_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 280:22]
  wire  decode_io_out_3_bits_ctrl_isMove; // @[CtrlBlock.scala 280:22]
  wire  decode_io_csrCtrl_soft_prefetch_enable; // @[CtrlBlock.scala 280:22]
  wire  decode_io_csrCtrl_svinval_enable; // @[CtrlBlock.scala 280:22]
  wire  decode_io_csrCtrl_singlestep; // @[CtrlBlock.scala 280:22]
  wire [5:0] decode_io_perf_0_value; // @[CtrlBlock.scala 280:22]
  wire [5:0] decode_io_perf_1_value; // @[CtrlBlock.scala 280:22]
  wire [5:0] decode_io_perf_2_value; // @[CtrlBlock.scala 280:22]
  wire [5:0] decode_io_perf_3_value; // @[CtrlBlock.scala 280:22]
  wire  rat_clock; // @[CtrlBlock.scala 281:19]
  wire  rat_reset; // @[CtrlBlock.scala 281:19]
  wire  rat_io_robCommits_isWalk; // @[CtrlBlock.scala 281:19]
  wire  rat_io_robCommits_valid_0; // @[CtrlBlock.scala 281:19]
  wire  rat_io_robCommits_valid_1; // @[CtrlBlock.scala 281:19]
  wire  rat_io_robCommits_valid_2; // @[CtrlBlock.scala 281:19]
  wire  rat_io_robCommits_valid_3; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_robCommits_info_0_ldest; // @[CtrlBlock.scala 281:19]
  wire  rat_io_robCommits_info_0_rfWen; // @[CtrlBlock.scala 281:19]
  wire  rat_io_robCommits_info_0_fpWen; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_robCommits_info_0_pdest; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_robCommits_info_0_old_pdest; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_robCommits_info_1_ldest; // @[CtrlBlock.scala 281:19]
  wire  rat_io_robCommits_info_1_rfWen; // @[CtrlBlock.scala 281:19]
  wire  rat_io_robCommits_info_1_fpWen; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_robCommits_info_1_pdest; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_robCommits_info_1_old_pdest; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_robCommits_info_2_ldest; // @[CtrlBlock.scala 281:19]
  wire  rat_io_robCommits_info_2_rfWen; // @[CtrlBlock.scala 281:19]
  wire  rat_io_robCommits_info_2_fpWen; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_robCommits_info_2_pdest; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_robCommits_info_2_old_pdest; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_robCommits_info_3_ldest; // @[CtrlBlock.scala 281:19]
  wire  rat_io_robCommits_info_3_rfWen; // @[CtrlBlock.scala 281:19]
  wire  rat_io_robCommits_info_3_fpWen; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_robCommits_info_3_pdest; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_robCommits_info_3_old_pdest; // @[CtrlBlock.scala 281:19]
  wire  rat_io_intReadPorts_0_0_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_intReadPorts_0_0_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_intReadPorts_0_0_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_intReadPorts_0_1_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_intReadPorts_0_1_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_intReadPorts_0_1_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_intReadPorts_0_2_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_intReadPorts_0_2_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_intReadPorts_0_2_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_intReadPorts_1_0_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_intReadPorts_1_0_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_intReadPorts_1_0_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_intReadPorts_1_1_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_intReadPorts_1_1_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_intReadPorts_1_1_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_intReadPorts_1_2_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_intReadPorts_1_2_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_intReadPorts_1_2_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_intReadPorts_2_0_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_intReadPorts_2_0_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_intReadPorts_2_0_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_intReadPorts_2_1_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_intReadPorts_2_1_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_intReadPorts_2_1_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_intReadPorts_2_2_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_intReadPorts_2_2_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_intReadPorts_2_2_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_intReadPorts_3_0_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_intReadPorts_3_0_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_intReadPorts_3_0_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_intReadPorts_3_1_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_intReadPorts_3_1_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_intReadPorts_3_1_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_intReadPorts_3_2_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_intReadPorts_3_2_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_intReadPorts_3_2_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_intRenamePorts_0_wen; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_intRenamePorts_0_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_intRenamePorts_0_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_intRenamePorts_1_wen; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_intRenamePorts_1_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_intRenamePorts_1_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_intRenamePorts_2_wen; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_intRenamePorts_2_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_intRenamePorts_2_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_intRenamePorts_3_wen; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_intRenamePorts_3_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_intRenamePorts_3_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpReadPorts_0_0_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpReadPorts_0_0_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpReadPorts_0_0_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpReadPorts_0_1_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpReadPorts_0_1_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpReadPorts_0_1_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpReadPorts_0_2_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpReadPorts_0_2_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpReadPorts_0_2_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpReadPorts_0_3_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpReadPorts_0_3_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpReadPorts_0_3_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpReadPorts_1_0_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpReadPorts_1_0_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpReadPorts_1_0_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpReadPorts_1_1_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpReadPorts_1_1_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpReadPorts_1_1_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpReadPorts_1_2_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpReadPorts_1_2_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpReadPorts_1_2_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpReadPorts_1_3_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpReadPorts_1_3_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpReadPorts_1_3_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpReadPorts_2_0_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpReadPorts_2_0_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpReadPorts_2_0_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpReadPorts_2_1_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpReadPorts_2_1_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpReadPorts_2_1_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpReadPorts_2_2_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpReadPorts_2_2_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpReadPorts_2_2_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpReadPorts_2_3_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpReadPorts_2_3_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpReadPorts_2_3_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpReadPorts_3_0_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpReadPorts_3_0_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpReadPorts_3_0_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpReadPorts_3_1_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpReadPorts_3_1_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpReadPorts_3_1_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpReadPorts_3_2_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpReadPorts_3_2_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpReadPorts_3_2_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpReadPorts_3_3_hold; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpReadPorts_3_3_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpReadPorts_3_3_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpRenamePorts_0_wen; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpRenamePorts_0_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpRenamePorts_0_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpRenamePorts_1_wen; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpRenamePorts_1_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpRenamePorts_1_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpRenamePorts_2_wen; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpRenamePorts_2_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpRenamePorts_2_data; // @[CtrlBlock.scala 281:19]
  wire  rat_io_fpRenamePorts_3_wen; // @[CtrlBlock.scala 281:19]
  wire [4:0] rat_io_fpRenamePorts_3_addr; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_fpRenamePorts_3_data; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_0; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_1; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_2; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_3; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_4; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_5; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_6; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_7; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_8; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_9; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_10; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_11; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_12; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_13; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_14; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_15; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_16; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_17; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_18; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_19; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_20; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_21; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_22; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_23; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_24; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_25; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_26; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_27; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_28; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_29; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_30; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_int_rat_31; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_0; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_1; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_2; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_3; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_4; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_5; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_6; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_7; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_8; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_9; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_10; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_11; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_12; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_13; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_14; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_15; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_16; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_17; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_18; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_19; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_20; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_21; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_22; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_23; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_24; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_25; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_26; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_27; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_28; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_29; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_30; // @[CtrlBlock.scala 281:19]
  wire [6:0] rat_io_debug_fp_rat_31; // @[CtrlBlock.scala 281:19]
  wire  ssit_clock; // @[CtrlBlock.scala 282:20]
  wire  ssit_reset; // @[CtrlBlock.scala 282:20]
  wire [9:0] ssit_io_raddr_0; // @[CtrlBlock.scala 282:20]
  wire [9:0] ssit_io_raddr_1; // @[CtrlBlock.scala 282:20]
  wire [9:0] ssit_io_raddr_2; // @[CtrlBlock.scala 282:20]
  wire [9:0] ssit_io_raddr_3; // @[CtrlBlock.scala 282:20]
  wire  ssit_io_rdata_0_valid; // @[CtrlBlock.scala 282:20]
  wire [4:0] ssit_io_rdata_0_ssid; // @[CtrlBlock.scala 282:20]
  wire  ssit_io_rdata_0_strict; // @[CtrlBlock.scala 282:20]
  wire  ssit_io_rdata_1_valid; // @[CtrlBlock.scala 282:20]
  wire [4:0] ssit_io_rdata_1_ssid; // @[CtrlBlock.scala 282:20]
  wire  ssit_io_rdata_1_strict; // @[CtrlBlock.scala 282:20]
  wire  ssit_io_rdata_2_valid; // @[CtrlBlock.scala 282:20]
  wire [4:0] ssit_io_rdata_2_ssid; // @[CtrlBlock.scala 282:20]
  wire  ssit_io_rdata_2_strict; // @[CtrlBlock.scala 282:20]
  wire  ssit_io_rdata_3_valid; // @[CtrlBlock.scala 282:20]
  wire [4:0] ssit_io_rdata_3_ssid; // @[CtrlBlock.scala 282:20]
  wire  ssit_io_rdata_3_strict; // @[CtrlBlock.scala 282:20]
  wire  ssit_io_update_valid; // @[CtrlBlock.scala 282:20]
  wire [9:0] ssit_io_update_ldpc; // @[CtrlBlock.scala 282:20]
  wire [9:0] ssit_io_update_stpc; // @[CtrlBlock.scala 282:20]
  wire [4:0] ssit_io_csrCtrl_lvpred_timeout; // @[CtrlBlock.scala 282:20]
  wire  rename_clock; // @[CtrlBlock.scala 284:22]
  wire  rename_reset; // @[CtrlBlock.scala 284:22]
  wire  rename_io_redirect_valid; // @[CtrlBlock.scala 284:22]
  wire  rename_io_redirect_bits_robIdx_flag; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_redirect_bits_robIdx_value; // @[CtrlBlock.scala 284:22]
  wire  rename_io_redirect_bits_level; // @[CtrlBlock.scala 284:22]
  wire  rename_io_robCommits_isWalk; // @[CtrlBlock.scala 284:22]
  wire  rename_io_robCommits_valid_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_robCommits_valid_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_robCommits_valid_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_robCommits_valid_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_robCommits_info_0_rfWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_robCommits_info_0_fpWen; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_robCommits_info_0_pdest; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_robCommits_info_0_old_pdest; // @[CtrlBlock.scala 284:22]
  wire  rename_io_robCommits_info_1_rfWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_robCommits_info_1_fpWen; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_robCommits_info_1_pdest; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_robCommits_info_1_old_pdest; // @[CtrlBlock.scala 284:22]
  wire  rename_io_robCommits_info_2_rfWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_robCommits_info_2_fpWen; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_robCommits_info_2_pdest; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_robCommits_info_2_old_pdest; // @[CtrlBlock.scala 284:22]
  wire  rename_io_robCommits_info_3_rfWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_robCommits_info_3_fpWen; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_robCommits_info_3_pdest; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_robCommits_info_3_old_pdest; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_ready; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_valid; // @[CtrlBlock.scala 284:22]
  wire [9:0] rename_io_in_0_bits_cf_foldpc; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_0_bits_cf_pd_brType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_pred_taken; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_in_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_in_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_0_bits_ctrl_srcType_2; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_in_0_bits_ctrl_lsrc_0; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_in_0_bits_ctrl_lsrc_1; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_in_0_bits_ctrl_ldest; // @[CtrlBlock.scala 284:22]
  wire [3:0] rename_io_in_0_bits_ctrl_fuType; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_in_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_ctrl_blockBackward; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_ctrl_flushPipe; // @[CtrlBlock.scala 284:22]
  wire [3:0] rename_io_in_0_bits_ctrl_selImm; // @[CtrlBlock.scala 284:22]
  wire [19:0] rename_io_in_0_bits_ctrl_imm; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_in_0_bits_ctrl_commitType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_in_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_0_bits_ctrl_isMove; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_ready; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_valid; // @[CtrlBlock.scala 284:22]
  wire [9:0] rename_io_in_1_bits_cf_foldpc; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_1_bits_cf_pd_brType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_pred_taken; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_in_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_in_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_1_bits_ctrl_srcType_2; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_in_1_bits_ctrl_lsrc_0; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_in_1_bits_ctrl_lsrc_1; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_in_1_bits_ctrl_lsrc_2; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_in_1_bits_ctrl_ldest; // @[CtrlBlock.scala 284:22]
  wire [3:0] rename_io_in_1_bits_ctrl_fuType; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_in_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_ctrl_blockBackward; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_ctrl_flushPipe; // @[CtrlBlock.scala 284:22]
  wire [3:0] rename_io_in_1_bits_ctrl_selImm; // @[CtrlBlock.scala 284:22]
  wire [19:0] rename_io_in_1_bits_ctrl_imm; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_in_1_bits_ctrl_commitType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_in_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_1_bits_ctrl_isMove; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_ready; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_valid; // @[CtrlBlock.scala 284:22]
  wire [9:0] rename_io_in_2_bits_cf_foldpc; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_2_bits_cf_pd_brType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_pred_taken; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_in_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_in_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_2_bits_ctrl_srcType_2; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_in_2_bits_ctrl_lsrc_0; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_in_2_bits_ctrl_lsrc_1; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_in_2_bits_ctrl_lsrc_2; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_in_2_bits_ctrl_ldest; // @[CtrlBlock.scala 284:22]
  wire [3:0] rename_io_in_2_bits_ctrl_fuType; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_in_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_ctrl_blockBackward; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_ctrl_flushPipe; // @[CtrlBlock.scala 284:22]
  wire [3:0] rename_io_in_2_bits_ctrl_selImm; // @[CtrlBlock.scala 284:22]
  wire [19:0] rename_io_in_2_bits_ctrl_imm; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_in_2_bits_ctrl_commitType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_in_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_2_bits_ctrl_isMove; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_ready; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_valid; // @[CtrlBlock.scala 284:22]
  wire [9:0] rename_io_in_3_bits_cf_foldpc; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_3_bits_cf_pd_brType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_pred_taken; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_in_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_in_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_3_bits_ctrl_srcType_2; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_in_3_bits_ctrl_lsrc_0; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_in_3_bits_ctrl_lsrc_1; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_in_3_bits_ctrl_lsrc_2; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_in_3_bits_ctrl_ldest; // @[CtrlBlock.scala 284:22]
  wire [3:0] rename_io_in_3_bits_ctrl_fuType; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_in_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_ctrl_blockBackward; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_ctrl_flushPipe; // @[CtrlBlock.scala 284:22]
  wire [3:0] rename_io_in_3_bits_ctrl_selImm; // @[CtrlBlock.scala 284:22]
  wire [19:0] rename_io_in_3_bits_ctrl_imm; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_in_3_bits_ctrl_commitType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_in_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_in_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 284:22]
  wire  rename_io_in_3_bits_ctrl_isMove; // @[CtrlBlock.scala 284:22]
  wire  rename_io_ssit_0_valid; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_ssit_0_ssid; // @[CtrlBlock.scala 284:22]
  wire  rename_io_ssit_0_strict; // @[CtrlBlock.scala 284:22]
  wire  rename_io_ssit_1_valid; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_ssit_1_ssid; // @[CtrlBlock.scala 284:22]
  wire  rename_io_ssit_1_strict; // @[CtrlBlock.scala 284:22]
  wire  rename_io_ssit_2_valid; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_ssit_2_ssid; // @[CtrlBlock.scala 284:22]
  wire  rename_io_ssit_2_strict; // @[CtrlBlock.scala 284:22]
  wire  rename_io_ssit_3_valid; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_ssit_3_ssid; // @[CtrlBlock.scala 284:22]
  wire  rename_io_ssit_3_strict; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_intReadPorts_0_0; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_intReadPorts_0_1; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_intReadPorts_0_2; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_intReadPorts_1_0; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_intReadPorts_1_1; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_intReadPorts_1_2; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_intReadPorts_2_0; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_intReadPorts_2_1; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_intReadPorts_2_2; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_intReadPorts_3_0; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_intReadPorts_3_1; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_intReadPorts_3_2; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpReadPorts_0_0; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpReadPorts_0_1; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpReadPorts_0_2; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpReadPorts_0_3; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpReadPorts_1_0; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpReadPorts_1_1; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpReadPorts_1_2; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpReadPorts_1_3; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpReadPorts_2_0; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpReadPorts_2_1; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpReadPorts_2_2; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpReadPorts_2_3; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpReadPorts_3_0; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpReadPorts_3_1; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpReadPorts_3_2; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpReadPorts_3_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_intRenamePorts_0_wen; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_intRenamePorts_0_addr; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_intRenamePorts_0_data; // @[CtrlBlock.scala 284:22]
  wire  rename_io_intRenamePorts_1_wen; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_intRenamePorts_1_addr; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_intRenamePorts_1_data; // @[CtrlBlock.scala 284:22]
  wire  rename_io_intRenamePorts_2_wen; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_intRenamePorts_2_addr; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_intRenamePorts_2_data; // @[CtrlBlock.scala 284:22]
  wire  rename_io_intRenamePorts_3_wen; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_intRenamePorts_3_addr; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_intRenamePorts_3_data; // @[CtrlBlock.scala 284:22]
  wire  rename_io_fpRenamePorts_0_wen; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_fpRenamePorts_0_addr; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpRenamePorts_0_data; // @[CtrlBlock.scala 284:22]
  wire  rename_io_fpRenamePorts_1_wen; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_fpRenamePorts_1_addr; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpRenamePorts_1_data; // @[CtrlBlock.scala 284:22]
  wire  rename_io_fpRenamePorts_2_wen; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_fpRenamePorts_2_addr; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpRenamePorts_2_data; // @[CtrlBlock.scala 284:22]
  wire  rename_io_fpRenamePorts_3_wen; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_fpRenamePorts_3_addr; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_fpRenamePorts_3_data; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_ready; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_valid; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_0_bits_cf_pd_brType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_pred_taken; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_storeSetHit; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_out_0_bits_cf_ssid; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_out_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_out_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_0_bits_ctrl_srcType_2; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_out_0_bits_ctrl_ldest; // @[CtrlBlock.scala 284:22]
  wire [3:0] rename_io_out_0_bits_ctrl_fuType; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_ctrl_blockBackward; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_ctrl_flushPipe; // @[CtrlBlock.scala 284:22]
  wire [3:0] rename_io_out_0_bits_ctrl_selImm; // @[CtrlBlock.scala 284:22]
  wire [19:0] rename_io_out_0_bits_ctrl_imm; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_out_0_bits_ctrl_commitType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_out_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_ctrl_isMove; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_0_bits_psrc_0; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_0_bits_psrc_1; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_0_bits_psrc_2; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_0_bits_pdest; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_0_bits_old_pdest; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_robIdx_flag; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_0_bits_robIdx_value; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_0_bits_eliminatedMove; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_valid; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_1_bits_cf_pd_brType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_pred_taken; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_storeSetHit; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_out_1_bits_cf_ssid; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_out_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_out_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_1_bits_ctrl_srcType_2; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_out_1_bits_ctrl_ldest; // @[CtrlBlock.scala 284:22]
  wire [3:0] rename_io_out_1_bits_ctrl_fuType; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_ctrl_blockBackward; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_ctrl_flushPipe; // @[CtrlBlock.scala 284:22]
  wire [3:0] rename_io_out_1_bits_ctrl_selImm; // @[CtrlBlock.scala 284:22]
  wire [19:0] rename_io_out_1_bits_ctrl_imm; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_out_1_bits_ctrl_commitType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_out_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_ctrl_isMove; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_1_bits_psrc_0; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_1_bits_psrc_1; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_1_bits_psrc_2; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_1_bits_pdest; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_1_bits_old_pdest; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_robIdx_flag; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_1_bits_robIdx_value; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_1_bits_eliminatedMove; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_valid; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_2_bits_cf_pd_brType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_pred_taken; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_storeSetHit; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_out_2_bits_cf_ssid; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_out_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_out_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_2_bits_ctrl_srcType_2; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_out_2_bits_ctrl_ldest; // @[CtrlBlock.scala 284:22]
  wire [3:0] rename_io_out_2_bits_ctrl_fuType; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_ctrl_blockBackward; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_ctrl_flushPipe; // @[CtrlBlock.scala 284:22]
  wire [3:0] rename_io_out_2_bits_ctrl_selImm; // @[CtrlBlock.scala 284:22]
  wire [19:0] rename_io_out_2_bits_ctrl_imm; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_out_2_bits_ctrl_commitType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_out_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_ctrl_isMove; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_2_bits_psrc_0; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_2_bits_psrc_1; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_2_bits_psrc_2; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_2_bits_pdest; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_2_bits_old_pdest; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_robIdx_flag; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_2_bits_robIdx_value; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_2_bits_eliminatedMove; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_valid; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_3_bits_cf_pd_brType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_pred_taken; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_storeSetHit; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_out_3_bits_cf_ssid; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_out_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_out_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_3_bits_ctrl_srcType_2; // @[CtrlBlock.scala 284:22]
  wire [4:0] rename_io_out_3_bits_ctrl_ldest; // @[CtrlBlock.scala 284:22]
  wire [3:0] rename_io_out_3_bits_ctrl_fuType; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_ctrl_blockBackward; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_ctrl_flushPipe; // @[CtrlBlock.scala 284:22]
  wire [3:0] rename_io_out_3_bits_ctrl_selImm; // @[CtrlBlock.scala 284:22]
  wire [19:0] rename_io_out_3_bits_ctrl_imm; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_out_3_bits_ctrl_commitType; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 284:22]
  wire [1:0] rename_io_out_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 284:22]
  wire [2:0] rename_io_out_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_ctrl_isMove; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_3_bits_psrc_0; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_3_bits_psrc_1; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_3_bits_psrc_2; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_3_bits_pdest; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_3_bits_old_pdest; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_robIdx_flag; // @[CtrlBlock.scala 284:22]
  wire [6:0] rename_io_out_3_bits_robIdx_value; // @[CtrlBlock.scala 284:22]
  wire  rename_io_out_3_bits_eliminatedMove; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_perf_0_value; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_perf_1_value; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_perf_2_value; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_perf_3_value; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_perf_4_value; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_perf_5_value; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_perf_6_value; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_perf_7_value; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_perf_8_value; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_perf_9_value; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_perf_10_value; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_perf_11_value; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_perf_12_value; // @[CtrlBlock.scala 284:22]
  wire [5:0] rename_io_perf_13_value; // @[CtrlBlock.scala 284:22]
  wire  dispatch_clock; // @[CtrlBlock.scala 285:24]
  wire  dispatch_reset; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_ready; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_0_bits_cf_pd_brType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_pred_taken; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_storeSetHit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_fromRename_0_bits_cf_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_fromRename_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_fromRename_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_0_bits_ctrl_srcType_2; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_fromRename_0_bits_ctrl_ldest; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_fromRename_0_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_ctrl_blockBackward; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_ctrl_flushPipe; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_fromRename_0_bits_ctrl_selImm; // @[CtrlBlock.scala 285:24]
  wire [19:0] dispatch_io_fromRename_0_bits_ctrl_imm; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_fromRename_0_bits_ctrl_commitType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_fromRename_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_ctrl_isMove; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_0_bits_psrc_0; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_0_bits_psrc_1; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_0_bits_psrc_2; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_0_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_0_bits_old_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_0_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_0_bits_eliminatedMove; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_ready; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_1_bits_cf_pd_brType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_pred_taken; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_storeSetHit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_fromRename_1_bits_cf_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_fromRename_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_fromRename_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_1_bits_ctrl_srcType_2; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_fromRename_1_bits_ctrl_ldest; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_fromRename_1_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_ctrl_blockBackward; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_ctrl_flushPipe; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_fromRename_1_bits_ctrl_selImm; // @[CtrlBlock.scala 285:24]
  wire [19:0] dispatch_io_fromRename_1_bits_ctrl_imm; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_fromRename_1_bits_ctrl_commitType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_fromRename_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_ctrl_isMove; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_1_bits_psrc_0; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_1_bits_psrc_1; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_1_bits_psrc_2; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_1_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_1_bits_old_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_1_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_1_bits_eliminatedMove; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_ready; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_2_bits_cf_pd_brType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_pred_taken; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_storeSetHit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_fromRename_2_bits_cf_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_fromRename_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_fromRename_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_2_bits_ctrl_srcType_2; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_fromRename_2_bits_ctrl_ldest; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_fromRename_2_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_ctrl_blockBackward; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_ctrl_flushPipe; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_fromRename_2_bits_ctrl_selImm; // @[CtrlBlock.scala 285:24]
  wire [19:0] dispatch_io_fromRename_2_bits_ctrl_imm; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_fromRename_2_bits_ctrl_commitType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_fromRename_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_ctrl_isMove; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_2_bits_psrc_0; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_2_bits_psrc_1; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_2_bits_psrc_2; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_2_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_2_bits_old_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_2_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_2_bits_eliminatedMove; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_ready; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_3_bits_cf_pd_brType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_pred_taken; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_storeSetHit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_fromRename_3_bits_cf_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_fromRename_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_fromRename_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_3_bits_ctrl_srcType_2; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_fromRename_3_bits_ctrl_ldest; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_fromRename_3_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_ctrl_blockBackward; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_ctrl_flushPipe; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_fromRename_3_bits_ctrl_selImm; // @[CtrlBlock.scala 285:24]
  wire [19:0] dispatch_io_fromRename_3_bits_ctrl_imm; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_fromRename_3_bits_ctrl_commitType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_fromRename_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_fromRename_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_ctrl_isMove; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_3_bits_psrc_0; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_3_bits_psrc_1; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_3_bits_psrc_2; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_3_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_3_bits_old_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_fromRename_3_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_fromRename_3_bits_eliminatedMove; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_recv_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_recv_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_recv_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_recv_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_canAccept; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_isEmpty; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_needAlloc_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_needAlloc_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_needAlloc_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_needAlloc_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_cf_loadWaitBit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_enqRob_req_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_enqRob_req_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_enqRob_req_0_bits_ctrl_ldest; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_enqRob_req_0_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_enqRob_req_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_ctrl_blockBackward; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_ctrl_flushPipe; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_enqRob_req_0_bits_ctrl_commitType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_ctrl_isMove; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_ctrl_singleStep; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_enqRob_req_0_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_enqRob_req_0_bits_old_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_enqRob_req_0_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_0_bits_eliminatedMove; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_cf_loadWaitBit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_enqRob_req_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_enqRob_req_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_enqRob_req_1_bits_ctrl_ldest; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_enqRob_req_1_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_enqRob_req_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_ctrl_blockBackward; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_ctrl_flushPipe; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_enqRob_req_1_bits_ctrl_commitType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_ctrl_isMove; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_ctrl_singleStep; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_enqRob_req_1_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_enqRob_req_1_bits_old_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_enqRob_req_1_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_1_bits_eliminatedMove; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_cf_loadWaitBit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_enqRob_req_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_enqRob_req_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_enqRob_req_2_bits_ctrl_ldest; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_enqRob_req_2_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_enqRob_req_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_ctrl_blockBackward; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_ctrl_flushPipe; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_enqRob_req_2_bits_ctrl_commitType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_ctrl_isMove; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_ctrl_singleStep; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_enqRob_req_2_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_enqRob_req_2_bits_old_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_enqRob_req_2_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_2_bits_eliminatedMove; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_cf_loadWaitBit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_enqRob_req_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_enqRob_req_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_enqRob_req_3_bits_ctrl_ldest; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_enqRob_req_3_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_enqRob_req_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_ctrl_blockBackward; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_ctrl_flushPipe; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_enqRob_req_3_bits_ctrl_commitType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_ctrl_isMove; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_ctrl_singleStep; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_enqRob_req_3_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_enqRob_req_3_bits_old_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_enqRob_req_3_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_enqRob_req_3_bits_eliminatedMove; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_allocPregs_0_isInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_allocPregs_0_isFp; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_allocPregs_0_preg; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_allocPregs_1_isInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_allocPregs_1_isFp; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_allocPregs_1_preg; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_allocPregs_2_isInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_allocPregs_2_isFp; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_allocPregs_2_preg; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_allocPregs_3_isInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_allocPregs_3_isFp; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_allocPregs_3_preg; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_canAccept; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_needAlloc_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_needAlloc_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_needAlloc_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_0_bits_cf_pd_brType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_cf_pred_taken; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_0_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_cf_loadWaitBit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_toIntDq_req_0_bits_cf_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_toIntDq_req_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toIntDq_req_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_0_bits_ctrl_srcType_2; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toIntDq_req_0_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toIntDq_req_0_bits_ctrl_selImm; // @[CtrlBlock.scala 285:24]
  wire [19:0] dispatch_io_toIntDq_req_0_bits_ctrl_imm; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toIntDq_req_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_0_bits_psrc_0; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_0_bits_psrc_1; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_0_bits_psrc_2; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_0_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_0_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_0_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_1_bits_cf_pd_brType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_cf_pred_taken; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_1_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_cf_loadWaitBit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_toIntDq_req_1_bits_cf_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_toIntDq_req_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toIntDq_req_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_1_bits_ctrl_srcType_2; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toIntDq_req_1_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toIntDq_req_1_bits_ctrl_selImm; // @[CtrlBlock.scala 285:24]
  wire [19:0] dispatch_io_toIntDq_req_1_bits_ctrl_imm; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toIntDq_req_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_1_bits_psrc_0; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_1_bits_psrc_1; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_1_bits_psrc_2; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_1_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_1_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_1_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_2_bits_cf_pd_brType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_cf_pred_taken; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_2_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_cf_loadWaitBit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_toIntDq_req_2_bits_cf_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_toIntDq_req_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toIntDq_req_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_2_bits_ctrl_srcType_2; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toIntDq_req_2_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toIntDq_req_2_bits_ctrl_selImm; // @[CtrlBlock.scala 285:24]
  wire [19:0] dispatch_io_toIntDq_req_2_bits_ctrl_imm; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toIntDq_req_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_2_bits_psrc_0; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_2_bits_psrc_1; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_2_bits_psrc_2; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_2_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_2_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_2_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_3_bits_cf_pd_brType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_cf_pred_taken; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_3_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_cf_loadWaitBit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_toIntDq_req_3_bits_cf_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_toIntDq_req_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toIntDq_req_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_3_bits_ctrl_srcType_2; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toIntDq_req_3_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toIntDq_req_3_bits_ctrl_selImm; // @[CtrlBlock.scala 285:24]
  wire [19:0] dispatch_io_toIntDq_req_3_bits_ctrl_imm; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toIntDq_req_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toIntDq_req_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_3_bits_psrc_0; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_3_bits_psrc_1; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_3_bits_psrc_2; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_3_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toIntDq_req_3_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toIntDq_req_3_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_canAccept; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_needAlloc_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_needAlloc_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_needAlloc_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_0_bits_cf_pd_brType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_cf_pred_taken; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_0_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_cf_loadWaitBit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_toFpDq_req_0_bits_cf_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_toFpDq_req_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toFpDq_req_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_0_bits_ctrl_srcType_2; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toFpDq_req_0_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toFpDq_req_0_bits_ctrl_selImm; // @[CtrlBlock.scala 285:24]
  wire [19:0] dispatch_io_toFpDq_req_0_bits_ctrl_imm; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toFpDq_req_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_0_bits_psrc_0; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_0_bits_psrc_1; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_0_bits_psrc_2; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_0_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_0_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_0_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_1_bits_cf_pd_brType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_cf_pred_taken; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_1_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_cf_loadWaitBit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_toFpDq_req_1_bits_cf_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_toFpDq_req_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toFpDq_req_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_1_bits_ctrl_srcType_2; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toFpDq_req_1_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toFpDq_req_1_bits_ctrl_selImm; // @[CtrlBlock.scala 285:24]
  wire [19:0] dispatch_io_toFpDq_req_1_bits_ctrl_imm; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toFpDq_req_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_1_bits_psrc_0; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_1_bits_psrc_1; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_1_bits_psrc_2; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_1_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_1_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_1_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_2_bits_cf_pd_brType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_cf_pred_taken; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_2_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_cf_loadWaitBit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_toFpDq_req_2_bits_cf_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_toFpDq_req_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toFpDq_req_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_2_bits_ctrl_srcType_2; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toFpDq_req_2_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toFpDq_req_2_bits_ctrl_selImm; // @[CtrlBlock.scala 285:24]
  wire [19:0] dispatch_io_toFpDq_req_2_bits_ctrl_imm; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toFpDq_req_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_2_bits_psrc_0; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_2_bits_psrc_1; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_2_bits_psrc_2; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_2_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_2_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_2_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_3_bits_cf_pd_brType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_cf_pred_taken; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_3_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_cf_loadWaitBit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_toFpDq_req_3_bits_cf_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_toFpDq_req_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toFpDq_req_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_3_bits_ctrl_srcType_2; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toFpDq_req_3_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toFpDq_req_3_bits_ctrl_selImm; // @[CtrlBlock.scala 285:24]
  wire [19:0] dispatch_io_toFpDq_req_3_bits_ctrl_imm; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toFpDq_req_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toFpDq_req_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_3_bits_psrc_0; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_3_bits_psrc_1; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_3_bits_psrc_2; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_3_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toFpDq_req_3_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toFpDq_req_3_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_canAccept; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_needAlloc_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_needAlloc_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_needAlloc_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_0_bits_cf_pd_brType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_cf_pred_taken; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_0_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_cf_loadWaitBit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_toLsDq_req_0_bits_cf_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_toLsDq_req_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toLsDq_req_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_0_bits_ctrl_srcType_2; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toLsDq_req_0_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toLsDq_req_0_bits_ctrl_selImm; // @[CtrlBlock.scala 285:24]
  wire [19:0] dispatch_io_toLsDq_req_0_bits_ctrl_imm; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toLsDq_req_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_0_bits_psrc_0; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_0_bits_psrc_1; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_0_bits_psrc_2; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_0_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_0_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_0_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_1_bits_cf_pd_brType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_cf_pred_taken; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_1_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_cf_loadWaitBit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_toLsDq_req_1_bits_cf_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_toLsDq_req_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toLsDq_req_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_1_bits_ctrl_srcType_2; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toLsDq_req_1_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toLsDq_req_1_bits_ctrl_selImm; // @[CtrlBlock.scala 285:24]
  wire [19:0] dispatch_io_toLsDq_req_1_bits_ctrl_imm; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toLsDq_req_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_1_bits_psrc_0; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_1_bits_psrc_1; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_1_bits_psrc_2; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_1_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_1_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_1_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_2_bits_cf_pd_brType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_cf_pred_taken; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_2_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_cf_loadWaitBit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_toLsDq_req_2_bits_cf_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_toLsDq_req_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toLsDq_req_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_2_bits_ctrl_srcType_2; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toLsDq_req_2_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toLsDq_req_2_bits_ctrl_selImm; // @[CtrlBlock.scala 285:24]
  wire [19:0] dispatch_io_toLsDq_req_2_bits_ctrl_imm; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toLsDq_req_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_2_bits_psrc_0; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_2_bits_psrc_1; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_2_bits_psrc_2; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_2_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_2_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_2_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_3_bits_cf_pd_brType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_cf_pred_taken; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_3_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_cf_loadWaitBit; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_toLsDq_req_3_bits_cf_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_toLsDq_req_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toLsDq_req_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_3_bits_ctrl_srcType_2; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toLsDq_req_3_bits_ctrl_fuType; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 285:24]
  wire [3:0] dispatch_io_toLsDq_req_3_bits_ctrl_selImm; // @[CtrlBlock.scala 285:24]
  wire [19:0] dispatch_io_toLsDq_req_3_bits_ctrl_imm; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 285:24]
  wire [1:0] dispatch_io_toLsDq_req_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 285:24]
  wire [2:0] dispatch_io_toLsDq_req_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_3_bits_psrc_0; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_3_bits_psrc_1; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_3_bits_psrc_2; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_3_bits_pdest; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_toLsDq_req_3_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_toLsDq_req_3_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_redirect_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_singleStep; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_lfst_req_0_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_lfst_req_0_bits_isstore; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_lfst_req_0_bits_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_lfst_req_0_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_lfst_req_0_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_lfst_req_1_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_lfst_req_1_bits_isstore; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_lfst_req_1_bits_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_lfst_req_1_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_lfst_req_1_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_lfst_req_2_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_lfst_req_2_bits_isstore; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_lfst_req_2_bits_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_lfst_req_2_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_lfst_req_2_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_lfst_req_3_valid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_lfst_req_3_bits_isstore; // @[CtrlBlock.scala 285:24]
  wire [4:0] dispatch_io_lfst_req_3_bits_ssid; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_lfst_req_3_bits_robIdx_flag; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_lfst_req_3_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_lfst_resp_0_bits_shouldWait; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_lfst_resp_0_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_lfst_resp_1_bits_shouldWait; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_lfst_resp_1_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_lfst_resp_2_bits_shouldWait; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_lfst_resp_2_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire  dispatch_io_lfst_resp_3_bits_shouldWait; // @[CtrlBlock.scala 285:24]
  wire [6:0] dispatch_io_lfst_resp_3_bits_robIdx_value; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_perf_0_value; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_perf_1_value; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_perf_2_value; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_perf_3_value; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_perf_5_value; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_perf_6_value; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_perf_7_value; // @[CtrlBlock.scala 285:24]
  wire [5:0] dispatch_io_perf_8_value; // @[CtrlBlock.scala 285:24]
  wire  intDq_clock; // @[CtrlBlock.scala 286:21]
  wire  intDq_reset; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_canAccept; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_needAlloc_0; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_needAlloc_1; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_needAlloc_2; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_valid; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_0_bits_cf_pd_brType; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_cf_pred_taken; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_0_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_cf_loadWaitBit; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 286:21]
  wire [4:0] intDq_io_enq_req_0_bits_cf_ssid; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_enq_req_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 286:21]
  wire [2:0] intDq_io_enq_req_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_0_bits_ctrl_srcType_2; // @[CtrlBlock.scala 286:21]
  wire [3:0] intDq_io_enq_req_0_bits_ctrl_fuType; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 286:21]
  wire [3:0] intDq_io_enq_req_0_bits_ctrl_selImm; // @[CtrlBlock.scala 286:21]
  wire [19:0] intDq_io_enq_req_0_bits_ctrl_imm; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 286:21]
  wire [2:0] intDq_io_enq_req_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_0_bits_psrc_0; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_0_bits_psrc_1; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_0_bits_psrc_2; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_0_bits_pdest; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_0_bits_robIdx_flag; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_0_bits_robIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_valid; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_1_bits_cf_pd_brType; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_cf_pred_taken; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_1_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_cf_loadWaitBit; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 286:21]
  wire [4:0] intDq_io_enq_req_1_bits_cf_ssid; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_enq_req_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 286:21]
  wire [2:0] intDq_io_enq_req_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_1_bits_ctrl_srcType_2; // @[CtrlBlock.scala 286:21]
  wire [3:0] intDq_io_enq_req_1_bits_ctrl_fuType; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 286:21]
  wire [3:0] intDq_io_enq_req_1_bits_ctrl_selImm; // @[CtrlBlock.scala 286:21]
  wire [19:0] intDq_io_enq_req_1_bits_ctrl_imm; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 286:21]
  wire [2:0] intDq_io_enq_req_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_1_bits_psrc_0; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_1_bits_psrc_1; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_1_bits_psrc_2; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_1_bits_pdest; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_1_bits_robIdx_flag; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_1_bits_robIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_valid; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_2_bits_cf_pd_brType; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_cf_pred_taken; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_2_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_cf_loadWaitBit; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 286:21]
  wire [4:0] intDq_io_enq_req_2_bits_cf_ssid; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_enq_req_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 286:21]
  wire [2:0] intDq_io_enq_req_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_2_bits_ctrl_srcType_2; // @[CtrlBlock.scala 286:21]
  wire [3:0] intDq_io_enq_req_2_bits_ctrl_fuType; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 286:21]
  wire [3:0] intDq_io_enq_req_2_bits_ctrl_selImm; // @[CtrlBlock.scala 286:21]
  wire [19:0] intDq_io_enq_req_2_bits_ctrl_imm; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 286:21]
  wire [2:0] intDq_io_enq_req_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_2_bits_psrc_0; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_2_bits_psrc_1; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_2_bits_psrc_2; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_2_bits_pdest; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_2_bits_robIdx_flag; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_2_bits_robIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_valid; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_3_bits_cf_pd_brType; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_cf_pred_taken; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_3_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_cf_loadWaitBit; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 286:21]
  wire [4:0] intDq_io_enq_req_3_bits_cf_ssid; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_enq_req_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 286:21]
  wire [2:0] intDq_io_enq_req_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_3_bits_ctrl_srcType_2; // @[CtrlBlock.scala 286:21]
  wire [3:0] intDq_io_enq_req_3_bits_ctrl_fuType; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 286:21]
  wire [3:0] intDq_io_enq_req_3_bits_ctrl_selImm; // @[CtrlBlock.scala 286:21]
  wire [19:0] intDq_io_enq_req_3_bits_ctrl_imm; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_enq_req_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 286:21]
  wire [2:0] intDq_io_enq_req_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_3_bits_psrc_0; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_3_bits_psrc_1; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_3_bits_psrc_2; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_3_bits_pdest; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_enq_req_3_bits_robIdx_flag; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_enq_req_3_bits_robIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_ready; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_valid; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_0_bits_cf_pd_brType; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_cf_pred_taken; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_0_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_cf_loadWaitBit; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 286:21]
  wire [4:0] intDq_io_deq_0_bits_cf_ssid; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_deq_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 286:21]
  wire [2:0] intDq_io_deq_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_0_bits_ctrl_srcType_2; // @[CtrlBlock.scala 286:21]
  wire [3:0] intDq_io_deq_0_bits_ctrl_fuType; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 286:21]
  wire [3:0] intDq_io_deq_0_bits_ctrl_selImm; // @[CtrlBlock.scala 286:21]
  wire [19:0] intDq_io_deq_0_bits_ctrl_imm; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 286:21]
  wire [2:0] intDq_io_deq_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_0_bits_psrc_0; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_0_bits_psrc_1; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_0_bits_psrc_2; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_0_bits_pdest; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_robIdx_flag; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_0_bits_robIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_lqIdx_flag; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_deq_0_bits_lqIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_0_bits_sqIdx_flag; // @[CtrlBlock.scala 286:21]
  wire [4:0] intDq_io_deq_0_bits_sqIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_ready; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_valid; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_1_bits_cf_pd_brType; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_cf_pred_taken; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_1_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_cf_loadWaitBit; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 286:21]
  wire [4:0] intDq_io_deq_1_bits_cf_ssid; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_deq_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 286:21]
  wire [2:0] intDq_io_deq_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_1_bits_ctrl_srcType_2; // @[CtrlBlock.scala 286:21]
  wire [3:0] intDq_io_deq_1_bits_ctrl_fuType; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 286:21]
  wire [3:0] intDq_io_deq_1_bits_ctrl_selImm; // @[CtrlBlock.scala 286:21]
  wire [19:0] intDq_io_deq_1_bits_ctrl_imm; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 286:21]
  wire [2:0] intDq_io_deq_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_1_bits_psrc_0; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_1_bits_psrc_1; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_1_bits_psrc_2; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_1_bits_pdest; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_robIdx_flag; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_1_bits_robIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_lqIdx_flag; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_deq_1_bits_lqIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_1_bits_sqIdx_flag; // @[CtrlBlock.scala 286:21]
  wire [4:0] intDq_io_deq_1_bits_sqIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_ready; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_valid; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_2_bits_cf_pd_brType; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_cf_pred_taken; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_2_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_cf_loadWaitBit; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 286:21]
  wire [4:0] intDq_io_deq_2_bits_cf_ssid; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_deq_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 286:21]
  wire [2:0] intDq_io_deq_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 286:21]
  wire [3:0] intDq_io_deq_2_bits_ctrl_fuType; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 286:21]
  wire [3:0] intDq_io_deq_2_bits_ctrl_selImm; // @[CtrlBlock.scala 286:21]
  wire [19:0] intDq_io_deq_2_bits_ctrl_imm; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 286:21]
  wire [2:0] intDq_io_deq_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_2_bits_psrc_0; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_2_bits_psrc_1; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_2_bits_pdest; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_robIdx_flag; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_2_bits_robIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_lqIdx_flag; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_deq_2_bits_lqIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_2_bits_sqIdx_flag; // @[CtrlBlock.scala 286:21]
  wire [4:0] intDq_io_deq_2_bits_sqIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_ready; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_valid; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_3_bits_cf_pd_brType; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_cf_pred_taken; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_3_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_cf_loadWaitBit; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 286:21]
  wire [4:0] intDq_io_deq_3_bits_cf_ssid; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_deq_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 286:21]
  wire [2:0] intDq_io_deq_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 286:21]
  wire [3:0] intDq_io_deq_3_bits_ctrl_fuType; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 286:21]
  wire [3:0] intDq_io_deq_3_bits_ctrl_selImm; // @[CtrlBlock.scala 286:21]
  wire [19:0] intDq_io_deq_3_bits_ctrl_imm; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 286:21]
  wire [1:0] intDq_io_deq_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 286:21]
  wire [2:0] intDq_io_deq_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_3_bits_psrc_0; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_3_bits_psrc_1; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_3_bits_pdest; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_robIdx_flag; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_deq_3_bits_robIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_lqIdx_flag; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_deq_3_bits_lqIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_deq_3_bits_sqIdx_flag; // @[CtrlBlock.scala 286:21]
  wire [4:0] intDq_io_deq_3_bits_sqIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_redirect_valid; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_redirect_bits_robIdx_flag; // @[CtrlBlock.scala 286:21]
  wire [6:0] intDq_io_redirect_bits_robIdx_value; // @[CtrlBlock.scala 286:21]
  wire  intDq_io_redirect_bits_level; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_perf_0_value; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_perf_1_value; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_perf_2_value; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_perf_3_value; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_perf_4_value; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_perf_5_value; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_perf_6_value; // @[CtrlBlock.scala 286:21]
  wire [5:0] intDq_io_perf_7_value; // @[CtrlBlock.scala 286:21]
  wire  fpDq_clock; // @[CtrlBlock.scala 287:20]
  wire  fpDq_reset; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_canAccept; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_needAlloc_0; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_needAlloc_1; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_needAlloc_2; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_valid; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_0_bits_cf_pd_brType; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_cf_pred_taken; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_0_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_cf_loadWaitBit; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 287:20]
  wire [4:0] fpDq_io_enq_req_0_bits_cf_ssid; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_enq_req_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 287:20]
  wire [2:0] fpDq_io_enq_req_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_0_bits_ctrl_srcType_2; // @[CtrlBlock.scala 287:20]
  wire [3:0] fpDq_io_enq_req_0_bits_ctrl_fuType; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 287:20]
  wire [3:0] fpDq_io_enq_req_0_bits_ctrl_selImm; // @[CtrlBlock.scala 287:20]
  wire [19:0] fpDq_io_enq_req_0_bits_ctrl_imm; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 287:20]
  wire [2:0] fpDq_io_enq_req_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_0_bits_psrc_0; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_0_bits_psrc_1; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_0_bits_psrc_2; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_0_bits_pdest; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_0_bits_robIdx_flag; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_0_bits_robIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_valid; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_1_bits_cf_pd_brType; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_cf_pred_taken; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_1_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_cf_loadWaitBit; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 287:20]
  wire [4:0] fpDq_io_enq_req_1_bits_cf_ssid; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_enq_req_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 287:20]
  wire [2:0] fpDq_io_enq_req_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_1_bits_ctrl_srcType_2; // @[CtrlBlock.scala 287:20]
  wire [3:0] fpDq_io_enq_req_1_bits_ctrl_fuType; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 287:20]
  wire [3:0] fpDq_io_enq_req_1_bits_ctrl_selImm; // @[CtrlBlock.scala 287:20]
  wire [19:0] fpDq_io_enq_req_1_bits_ctrl_imm; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 287:20]
  wire [2:0] fpDq_io_enq_req_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_1_bits_psrc_0; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_1_bits_psrc_1; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_1_bits_psrc_2; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_1_bits_pdest; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_1_bits_robIdx_flag; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_1_bits_robIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_valid; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_2_bits_cf_pd_brType; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_cf_pred_taken; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_2_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_cf_loadWaitBit; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 287:20]
  wire [4:0] fpDq_io_enq_req_2_bits_cf_ssid; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_enq_req_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 287:20]
  wire [2:0] fpDq_io_enq_req_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_2_bits_ctrl_srcType_2; // @[CtrlBlock.scala 287:20]
  wire [3:0] fpDq_io_enq_req_2_bits_ctrl_fuType; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 287:20]
  wire [3:0] fpDq_io_enq_req_2_bits_ctrl_selImm; // @[CtrlBlock.scala 287:20]
  wire [19:0] fpDq_io_enq_req_2_bits_ctrl_imm; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 287:20]
  wire [2:0] fpDq_io_enq_req_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_2_bits_psrc_0; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_2_bits_psrc_1; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_2_bits_psrc_2; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_2_bits_pdest; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_2_bits_robIdx_flag; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_2_bits_robIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_valid; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_3_bits_cf_pd_brType; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_cf_pred_taken; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_3_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_cf_loadWaitBit; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 287:20]
  wire [4:0] fpDq_io_enq_req_3_bits_cf_ssid; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_enq_req_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 287:20]
  wire [2:0] fpDq_io_enq_req_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_3_bits_ctrl_srcType_2; // @[CtrlBlock.scala 287:20]
  wire [3:0] fpDq_io_enq_req_3_bits_ctrl_fuType; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 287:20]
  wire [3:0] fpDq_io_enq_req_3_bits_ctrl_selImm; // @[CtrlBlock.scala 287:20]
  wire [19:0] fpDq_io_enq_req_3_bits_ctrl_imm; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_enq_req_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 287:20]
  wire [2:0] fpDq_io_enq_req_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_3_bits_psrc_0; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_3_bits_psrc_1; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_3_bits_psrc_2; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_3_bits_pdest; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_enq_req_3_bits_robIdx_flag; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_enq_req_3_bits_robIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_ready; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_valid; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_0_bits_cf_pd_brType; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_cf_pred_taken; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_0_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_cf_loadWaitBit; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 287:20]
  wire [4:0] fpDq_io_deq_0_bits_cf_ssid; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_deq_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 287:20]
  wire [2:0] fpDq_io_deq_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_0_bits_ctrl_srcType_2; // @[CtrlBlock.scala 287:20]
  wire [3:0] fpDq_io_deq_0_bits_ctrl_fuType; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 287:20]
  wire [3:0] fpDq_io_deq_0_bits_ctrl_selImm; // @[CtrlBlock.scala 287:20]
  wire [19:0] fpDq_io_deq_0_bits_ctrl_imm; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 287:20]
  wire [2:0] fpDq_io_deq_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_0_bits_psrc_0; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_0_bits_psrc_1; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_0_bits_psrc_2; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_0_bits_pdest; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_robIdx_flag; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_0_bits_robIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_lqIdx_flag; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_deq_0_bits_lqIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_0_bits_sqIdx_flag; // @[CtrlBlock.scala 287:20]
  wire [4:0] fpDq_io_deq_0_bits_sqIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_ready; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_valid; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_1_bits_cf_pd_brType; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_cf_pred_taken; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_1_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_cf_loadWaitBit; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 287:20]
  wire [4:0] fpDq_io_deq_1_bits_cf_ssid; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_deq_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 287:20]
  wire [2:0] fpDq_io_deq_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_1_bits_ctrl_srcType_2; // @[CtrlBlock.scala 287:20]
  wire [3:0] fpDq_io_deq_1_bits_ctrl_fuType; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 287:20]
  wire [3:0] fpDq_io_deq_1_bits_ctrl_selImm; // @[CtrlBlock.scala 287:20]
  wire [19:0] fpDq_io_deq_1_bits_ctrl_imm; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 287:20]
  wire [2:0] fpDq_io_deq_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_1_bits_psrc_0; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_1_bits_psrc_1; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_1_bits_psrc_2; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_1_bits_pdest; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_robIdx_flag; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_1_bits_robIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_lqIdx_flag; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_deq_1_bits_lqIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_1_bits_sqIdx_flag; // @[CtrlBlock.scala 287:20]
  wire [4:0] fpDq_io_deq_1_bits_sqIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_ready; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_valid; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_2_bits_cf_pd_brType; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_cf_pred_taken; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_2_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_cf_loadWaitBit; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 287:20]
  wire [4:0] fpDq_io_deq_2_bits_cf_ssid; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_deq_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 287:20]
  wire [2:0] fpDq_io_deq_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 287:20]
  wire [3:0] fpDq_io_deq_2_bits_ctrl_fuType; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 287:20]
  wire [3:0] fpDq_io_deq_2_bits_ctrl_selImm; // @[CtrlBlock.scala 287:20]
  wire [19:0] fpDq_io_deq_2_bits_ctrl_imm; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 287:20]
  wire [2:0] fpDq_io_deq_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_2_bits_psrc_0; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_2_bits_psrc_1; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_2_bits_pdest; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_robIdx_flag; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_2_bits_robIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_lqIdx_flag; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_deq_2_bits_lqIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_2_bits_sqIdx_flag; // @[CtrlBlock.scala 287:20]
  wire [4:0] fpDq_io_deq_2_bits_sqIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_ready; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_valid; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_3_bits_cf_pd_brType; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_cf_pred_taken; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_3_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_cf_loadWaitBit; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 287:20]
  wire [4:0] fpDq_io_deq_3_bits_cf_ssid; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_deq_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 287:20]
  wire [2:0] fpDq_io_deq_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 287:20]
  wire [3:0] fpDq_io_deq_3_bits_ctrl_fuType; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 287:20]
  wire [3:0] fpDq_io_deq_3_bits_ctrl_selImm; // @[CtrlBlock.scala 287:20]
  wire [19:0] fpDq_io_deq_3_bits_ctrl_imm; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 287:20]
  wire [1:0] fpDq_io_deq_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 287:20]
  wire [2:0] fpDq_io_deq_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_3_bits_psrc_0; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_3_bits_psrc_1; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_3_bits_pdest; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_robIdx_flag; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_deq_3_bits_robIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_lqIdx_flag; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_deq_3_bits_lqIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_deq_3_bits_sqIdx_flag; // @[CtrlBlock.scala 287:20]
  wire [4:0] fpDq_io_deq_3_bits_sqIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_redirect_valid; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_redirect_bits_robIdx_flag; // @[CtrlBlock.scala 287:20]
  wire [6:0] fpDq_io_redirect_bits_robIdx_value; // @[CtrlBlock.scala 287:20]
  wire  fpDq_io_redirect_bits_level; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_perf_0_value; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_perf_1_value; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_perf_2_value; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_perf_3_value; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_perf_4_value; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_perf_5_value; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_perf_6_value; // @[CtrlBlock.scala 287:20]
  wire [5:0] fpDq_io_perf_7_value; // @[CtrlBlock.scala 287:20]
  wire  lsDq_clock; // @[CtrlBlock.scala 288:20]
  wire  lsDq_reset; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_canAccept; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_needAlloc_0; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_needAlloc_1; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_needAlloc_2; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_valid; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_0_bits_cf_pd_brType; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_cf_pred_taken; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_0_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_cf_loadWaitBit; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 288:20]
  wire [4:0] lsDq_io_enq_req_0_bits_cf_ssid; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_enq_req_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 288:20]
  wire [2:0] lsDq_io_enq_req_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_0_bits_ctrl_srcType_2; // @[CtrlBlock.scala 288:20]
  wire [3:0] lsDq_io_enq_req_0_bits_ctrl_fuType; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 288:20]
  wire [3:0] lsDq_io_enq_req_0_bits_ctrl_selImm; // @[CtrlBlock.scala 288:20]
  wire [19:0] lsDq_io_enq_req_0_bits_ctrl_imm; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 288:20]
  wire [2:0] lsDq_io_enq_req_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_0_bits_psrc_0; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_0_bits_psrc_1; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_0_bits_psrc_2; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_0_bits_pdest; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_0_bits_robIdx_flag; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_0_bits_robIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_valid; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_1_bits_cf_pd_brType; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_cf_pred_taken; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_1_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_cf_loadWaitBit; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 288:20]
  wire [4:0] lsDq_io_enq_req_1_bits_cf_ssid; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_enq_req_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 288:20]
  wire [2:0] lsDq_io_enq_req_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_1_bits_ctrl_srcType_2; // @[CtrlBlock.scala 288:20]
  wire [3:0] lsDq_io_enq_req_1_bits_ctrl_fuType; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 288:20]
  wire [3:0] lsDq_io_enq_req_1_bits_ctrl_selImm; // @[CtrlBlock.scala 288:20]
  wire [19:0] lsDq_io_enq_req_1_bits_ctrl_imm; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 288:20]
  wire [2:0] lsDq_io_enq_req_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_1_bits_psrc_0; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_1_bits_psrc_1; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_1_bits_psrc_2; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_1_bits_pdest; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_1_bits_robIdx_flag; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_1_bits_robIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_valid; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_2_bits_cf_pd_brType; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_cf_pred_taken; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_2_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_cf_loadWaitBit; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 288:20]
  wire [4:0] lsDq_io_enq_req_2_bits_cf_ssid; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_enq_req_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 288:20]
  wire [2:0] lsDq_io_enq_req_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_2_bits_ctrl_srcType_2; // @[CtrlBlock.scala 288:20]
  wire [3:0] lsDq_io_enq_req_2_bits_ctrl_fuType; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 288:20]
  wire [3:0] lsDq_io_enq_req_2_bits_ctrl_selImm; // @[CtrlBlock.scala 288:20]
  wire [19:0] lsDq_io_enq_req_2_bits_ctrl_imm; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 288:20]
  wire [2:0] lsDq_io_enq_req_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_2_bits_psrc_0; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_2_bits_psrc_1; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_2_bits_psrc_2; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_2_bits_pdest; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_2_bits_robIdx_flag; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_2_bits_robIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_valid; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_3_bits_cf_pd_brType; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_cf_pred_taken; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_3_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_cf_loadWaitBit; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 288:20]
  wire [4:0] lsDq_io_enq_req_3_bits_cf_ssid; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_enq_req_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 288:20]
  wire [2:0] lsDq_io_enq_req_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_3_bits_ctrl_srcType_2; // @[CtrlBlock.scala 288:20]
  wire [3:0] lsDq_io_enq_req_3_bits_ctrl_fuType; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 288:20]
  wire [3:0] lsDq_io_enq_req_3_bits_ctrl_selImm; // @[CtrlBlock.scala 288:20]
  wire [19:0] lsDq_io_enq_req_3_bits_ctrl_imm; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_enq_req_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 288:20]
  wire [2:0] lsDq_io_enq_req_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_3_bits_psrc_0; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_3_bits_psrc_1; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_3_bits_psrc_2; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_3_bits_pdest; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_enq_req_3_bits_robIdx_flag; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_enq_req_3_bits_robIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_ready; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_valid; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_0_bits_cf_pd_brType; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_cf_pred_taken; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_0_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_cf_loadWaitBit; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 288:20]
  wire [4:0] lsDq_io_deq_0_bits_cf_ssid; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_deq_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 288:20]
  wire [2:0] lsDq_io_deq_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_0_bits_ctrl_srcType_2; // @[CtrlBlock.scala 288:20]
  wire [3:0] lsDq_io_deq_0_bits_ctrl_fuType; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 288:20]
  wire [3:0] lsDq_io_deq_0_bits_ctrl_selImm; // @[CtrlBlock.scala 288:20]
  wire [19:0] lsDq_io_deq_0_bits_ctrl_imm; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 288:20]
  wire [2:0] lsDq_io_deq_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_0_bits_psrc_0; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_0_bits_psrc_1; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_0_bits_psrc_2; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_0_bits_pdest; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_robIdx_flag; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_0_bits_robIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_lqIdx_flag; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_deq_0_bits_lqIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_0_bits_sqIdx_flag; // @[CtrlBlock.scala 288:20]
  wire [4:0] lsDq_io_deq_0_bits_sqIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_ready; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_valid; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_1_bits_cf_pd_brType; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_cf_pred_taken; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_1_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_cf_loadWaitBit; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 288:20]
  wire [4:0] lsDq_io_deq_1_bits_cf_ssid; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_deq_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 288:20]
  wire [2:0] lsDq_io_deq_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_1_bits_ctrl_srcType_2; // @[CtrlBlock.scala 288:20]
  wire [3:0] lsDq_io_deq_1_bits_ctrl_fuType; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 288:20]
  wire [3:0] lsDq_io_deq_1_bits_ctrl_selImm; // @[CtrlBlock.scala 288:20]
  wire [19:0] lsDq_io_deq_1_bits_ctrl_imm; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 288:20]
  wire [2:0] lsDq_io_deq_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_1_bits_psrc_0; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_1_bits_psrc_1; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_1_bits_psrc_2; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_1_bits_pdest; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_robIdx_flag; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_1_bits_robIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_lqIdx_flag; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_deq_1_bits_lqIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_1_bits_sqIdx_flag; // @[CtrlBlock.scala 288:20]
  wire [4:0] lsDq_io_deq_1_bits_sqIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_ready; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_valid; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_2_bits_cf_pd_brType; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_cf_pred_taken; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_2_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_cf_loadWaitBit; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 288:20]
  wire [4:0] lsDq_io_deq_2_bits_cf_ssid; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_deq_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 288:20]
  wire [2:0] lsDq_io_deq_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 288:20]
  wire [3:0] lsDq_io_deq_2_bits_ctrl_fuType; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 288:20]
  wire [3:0] lsDq_io_deq_2_bits_ctrl_selImm; // @[CtrlBlock.scala 288:20]
  wire [19:0] lsDq_io_deq_2_bits_ctrl_imm; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 288:20]
  wire [2:0] lsDq_io_deq_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_2_bits_psrc_0; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_2_bits_psrc_1; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_2_bits_pdest; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_robIdx_flag; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_2_bits_robIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_lqIdx_flag; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_deq_2_bits_lqIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_2_bits_sqIdx_flag; // @[CtrlBlock.scala 288:20]
  wire [4:0] lsDq_io_deq_2_bits_sqIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_ready; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_valid; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_3_bits_cf_pd_brType; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_cf_pred_taken; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_3_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_cf_loadWaitBit; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 288:20]
  wire [4:0] lsDq_io_deq_3_bits_cf_ssid; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_deq_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 288:20]
  wire [2:0] lsDq_io_deq_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 288:20]
  wire [3:0] lsDq_io_deq_3_bits_ctrl_fuType; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 288:20]
  wire [3:0] lsDq_io_deq_3_bits_ctrl_selImm; // @[CtrlBlock.scala 288:20]
  wire [19:0] lsDq_io_deq_3_bits_ctrl_imm; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 288:20]
  wire [1:0] lsDq_io_deq_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 288:20]
  wire [2:0] lsDq_io_deq_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_3_bits_psrc_0; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_3_bits_psrc_1; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_3_bits_pdest; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_robIdx_flag; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_deq_3_bits_robIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_lqIdx_flag; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_deq_3_bits_lqIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_deq_3_bits_sqIdx_flag; // @[CtrlBlock.scala 288:20]
  wire [4:0] lsDq_io_deq_3_bits_sqIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_redirect_valid; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_redirect_bits_robIdx_flag; // @[CtrlBlock.scala 288:20]
  wire [6:0] lsDq_io_redirect_bits_robIdx_value; // @[CtrlBlock.scala 288:20]
  wire  lsDq_io_redirect_bits_level; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_perf_0_value; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_perf_1_value; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_perf_2_value; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_perf_3_value; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_perf_4_value; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_perf_5_value; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_perf_6_value; // @[CtrlBlock.scala 288:20]
  wire [5:0] lsDq_io_perf_7_value; // @[CtrlBlock.scala 288:20]
  wire  redirectGen_clock; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_reset; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_0_valid; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_0_bits_uop_cf_pd_isRVC; // @[CtrlBlock.scala 289:27]
  wire [1:0] redirectGen_io_exuMispredict_0_bits_uop_cf_pd_brType; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_0_bits_uop_cf_pd_isCall; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_0_bits_uop_cf_pd_isRet; // @[CtrlBlock.scala 289:27]
  wire [19:0] redirectGen_io_exuMispredict_0_bits_uop_ctrl_imm; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_0_bits_redirect_robIdx_flag; // @[CtrlBlock.scala 289:27]
  wire [6:0] redirectGen_io_exuMispredict_0_bits_redirect_robIdx_value; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_0_bits_redirect_ftqIdx_flag; // @[CtrlBlock.scala 289:27]
  wire [5:0] redirectGen_io_exuMispredict_0_bits_redirect_ftqIdx_value; // @[CtrlBlock.scala 289:27]
  wire [2:0] redirectGen_io_exuMispredict_0_bits_redirect_ftqOffset; // @[CtrlBlock.scala 289:27]
  wire [38:0] redirectGen_io_exuMispredict_0_bits_redirect_cfiUpdate_target; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_0_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_1_valid; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_1_bits_uop_cf_pd_isRVC; // @[CtrlBlock.scala 289:27]
  wire [1:0] redirectGen_io_exuMispredict_1_bits_uop_cf_pd_brType; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_1_bits_uop_cf_pd_isCall; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_1_bits_uop_cf_pd_isRet; // @[CtrlBlock.scala 289:27]
  wire [19:0] redirectGen_io_exuMispredict_1_bits_uop_ctrl_imm; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_1_bits_redirect_robIdx_flag; // @[CtrlBlock.scala 289:27]
  wire [6:0] redirectGen_io_exuMispredict_1_bits_redirect_robIdx_value; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_1_bits_redirect_ftqIdx_flag; // @[CtrlBlock.scala 289:27]
  wire [5:0] redirectGen_io_exuMispredict_1_bits_redirect_ftqIdx_value; // @[CtrlBlock.scala 289:27]
  wire [2:0] redirectGen_io_exuMispredict_1_bits_redirect_ftqOffset; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_1_bits_redirect_cfiUpdate_taken; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_1_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_2_valid; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_2_bits_uop_cf_pd_isRVC; // @[CtrlBlock.scala 289:27]
  wire [1:0] redirectGen_io_exuMispredict_2_bits_uop_cf_pd_brType; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_2_bits_uop_cf_pd_isCall; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_2_bits_uop_cf_pd_isRet; // @[CtrlBlock.scala 289:27]
  wire [19:0] redirectGen_io_exuMispredict_2_bits_uop_ctrl_imm; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_2_bits_redirect_robIdx_flag; // @[CtrlBlock.scala 289:27]
  wire [6:0] redirectGen_io_exuMispredict_2_bits_redirect_robIdx_value; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_2_bits_redirect_ftqIdx_flag; // @[CtrlBlock.scala 289:27]
  wire [5:0] redirectGen_io_exuMispredict_2_bits_redirect_ftqIdx_value; // @[CtrlBlock.scala 289:27]
  wire [2:0] redirectGen_io_exuMispredict_2_bits_redirect_ftqOffset; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_2_bits_redirect_cfiUpdate_taken; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_2_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_3_valid; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_3_bits_uop_cf_pd_isRVC; // @[CtrlBlock.scala 289:27]
  wire [1:0] redirectGen_io_exuMispredict_3_bits_uop_cf_pd_brType; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_3_bits_uop_cf_pd_isCall; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_3_bits_uop_cf_pd_isRet; // @[CtrlBlock.scala 289:27]
  wire [19:0] redirectGen_io_exuMispredict_3_bits_uop_ctrl_imm; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_3_bits_redirect_robIdx_flag; // @[CtrlBlock.scala 289:27]
  wire [6:0] redirectGen_io_exuMispredict_3_bits_redirect_robIdx_value; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_3_bits_redirect_ftqIdx_flag; // @[CtrlBlock.scala 289:27]
  wire [5:0] redirectGen_io_exuMispredict_3_bits_redirect_ftqIdx_value; // @[CtrlBlock.scala 289:27]
  wire [2:0] redirectGen_io_exuMispredict_3_bits_redirect_ftqOffset; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_3_bits_redirect_cfiUpdate_taken; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_3_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_4_valid; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_4_bits_uop_cf_pd_isRVC; // @[CtrlBlock.scala 289:27]
  wire [1:0] redirectGen_io_exuMispredict_4_bits_uop_cf_pd_brType; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_4_bits_uop_cf_pd_isCall; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_4_bits_uop_cf_pd_isRet; // @[CtrlBlock.scala 289:27]
  wire [19:0] redirectGen_io_exuMispredict_4_bits_uop_ctrl_imm; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_4_bits_redirect_robIdx_flag; // @[CtrlBlock.scala 289:27]
  wire [6:0] redirectGen_io_exuMispredict_4_bits_redirect_robIdx_value; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_4_bits_redirect_ftqIdx_flag; // @[CtrlBlock.scala 289:27]
  wire [5:0] redirectGen_io_exuMispredict_4_bits_redirect_ftqIdx_value; // @[CtrlBlock.scala 289:27]
  wire [2:0] redirectGen_io_exuMispredict_4_bits_redirect_ftqOffset; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_4_bits_redirect_cfiUpdate_taken; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_exuMispredict_4_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_loadReplay_valid; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_loadReplay_bits_robIdx_flag; // @[CtrlBlock.scala 289:27]
  wire [6:0] redirectGen_io_loadReplay_bits_robIdx_value; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_loadReplay_bits_ftqIdx_flag; // @[CtrlBlock.scala 289:27]
  wire [5:0] redirectGen_io_loadReplay_bits_ftqIdx_value; // @[CtrlBlock.scala 289:27]
  wire [2:0] redirectGen_io_loadReplay_bits_ftqOffset; // @[CtrlBlock.scala 289:27]
  wire [5:0] redirectGen_io_loadReplay_bits_stFtqIdx_value; // @[CtrlBlock.scala 289:27]
  wire [2:0] redirectGen_io_loadReplay_bits_stFtqOffset; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_flush; // @[CtrlBlock.scala 289:27]
  wire [5:0] redirectGen_io_stage1PcRead_0_ptr_value; // @[CtrlBlock.scala 289:27]
  wire [2:0] redirectGen_io_stage1PcRead_0_offset; // @[CtrlBlock.scala 289:27]
  wire [5:0] redirectGen_io_stage1PcRead_1_ptr_value; // @[CtrlBlock.scala 289:27]
  wire [2:0] redirectGen_io_stage1PcRead_1_offset; // @[CtrlBlock.scala 289:27]
  wire [5:0] redirectGen_io_stage1PcRead_2_ptr_value; // @[CtrlBlock.scala 289:27]
  wire [2:0] redirectGen_io_stage1PcRead_2_offset; // @[CtrlBlock.scala 289:27]
  wire [5:0] redirectGen_io_stage1PcRead_3_ptr_value; // @[CtrlBlock.scala 289:27]
  wire [2:0] redirectGen_io_stage1PcRead_3_offset; // @[CtrlBlock.scala 289:27]
  wire [5:0] redirectGen_io_stage1PcRead_4_ptr_value; // @[CtrlBlock.scala 289:27]
  wire [2:0] redirectGen_io_stage1PcRead_4_offset; // @[CtrlBlock.scala 289:27]
  wire [5:0] redirectGen_io_stage1PcRead_5_ptr_value; // @[CtrlBlock.scala 289:27]
  wire [2:0] redirectGen_io_stage1PcRead_5_offset; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_stage2Redirect_valid; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_stage2Redirect_bits_robIdx_flag; // @[CtrlBlock.scala 289:27]
  wire [6:0] redirectGen_io_stage2Redirect_bits_robIdx_value; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_stage2Redirect_bits_ftqIdx_flag; // @[CtrlBlock.scala 289:27]
  wire [5:0] redirectGen_io_stage2Redirect_bits_ftqIdx_value; // @[CtrlBlock.scala 289:27]
  wire [2:0] redirectGen_io_stage2Redirect_bits_ftqOffset; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_stage2Redirect_bits_level; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_stage2Redirect_bits_cfiUpdate_taken; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_stage2Redirect_bits_cfiUpdate_isMisPred; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_memPredUpdate_valid; // @[CtrlBlock.scala 289:27]
  wire [9:0] redirectGen_io_memPredUpdate_ldpc; // @[CtrlBlock.scala 289:27]
  wire [9:0] redirectGen_io_memPredUpdate_stpc; // @[CtrlBlock.scala 289:27]
  wire [5:0] redirectGen_io_memPredPcRead_ptr_value; // @[CtrlBlock.scala 289:27]
  wire [2:0] redirectGen_io_memPredPcRead_offset; // @[CtrlBlock.scala 289:27]
  wire [38:0] redirectGen_io_memPredPcRead_data; // @[CtrlBlock.scala 289:27]
  wire [38:0] redirectGen_io_for_frontend_redirect_gen_s1_jumpTarget; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_0; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_1; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_2; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_3; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_4; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_5; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_for_frontend_redirect_gen_s1_oldest_redirect_bits_cfiUpdate_taken; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isRVC; // @[CtrlBlock.scala 289:27]
  wire [1:0] redirectGen_io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_brType; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isCall; // @[CtrlBlock.scala 289:27]
  wire  redirectGen_io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isRet; // @[CtrlBlock.scala 289:27]
  wire [19:0] redirectGen_io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_ctrl_imm; // @[CtrlBlock.scala 289:27]
  wire [38:0] redirectGen_io_for_frontend_redirect_gen_s1_real_pc; // @[CtrlBlock.scala 289:27]
  wire  frontendFlushValid_delay_clock; // @[Hold.scala 94:23]
  wire  frontendFlushValid_delay_io_in; // @[Hold.scala 94:23]
  wire  frontendFlushValid_delay_io_out; // @[Hold.scala 94:23]
  wire  pc_from_csr_delay_clock; // @[Hold.scala 94:23]
  wire  pc_from_csr_delay_io_in; // @[Hold.scala 94:23]
  wire  pc_from_csr_delay_io_out; // @[Hold.scala 94:23]
  wire  lfst_clock; // @[CtrlBlock.scala 397:20]
  wire  lfst_reset; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_redirect_valid; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_redirect_bits_robIdx_flag; // @[CtrlBlock.scala 397:20]
  wire [6:0] lfst_io_redirect_bits_robIdx_value; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_redirect_bits_level; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_dispatch_req_0_valid; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_dispatch_req_0_bits_isstore; // @[CtrlBlock.scala 397:20]
  wire [4:0] lfst_io_dispatch_req_0_bits_ssid; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_dispatch_req_0_bits_robIdx_flag; // @[CtrlBlock.scala 397:20]
  wire [6:0] lfst_io_dispatch_req_0_bits_robIdx_value; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_dispatch_req_1_valid; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_dispatch_req_1_bits_isstore; // @[CtrlBlock.scala 397:20]
  wire [4:0] lfst_io_dispatch_req_1_bits_ssid; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_dispatch_req_1_bits_robIdx_flag; // @[CtrlBlock.scala 397:20]
  wire [6:0] lfst_io_dispatch_req_1_bits_robIdx_value; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_dispatch_req_2_valid; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_dispatch_req_2_bits_isstore; // @[CtrlBlock.scala 397:20]
  wire [4:0] lfst_io_dispatch_req_2_bits_ssid; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_dispatch_req_2_bits_robIdx_flag; // @[CtrlBlock.scala 397:20]
  wire [6:0] lfst_io_dispatch_req_2_bits_robIdx_value; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_dispatch_req_3_valid; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_dispatch_req_3_bits_isstore; // @[CtrlBlock.scala 397:20]
  wire [4:0] lfst_io_dispatch_req_3_bits_ssid; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_dispatch_req_3_bits_robIdx_flag; // @[CtrlBlock.scala 397:20]
  wire [6:0] lfst_io_dispatch_req_3_bits_robIdx_value; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_dispatch_resp_0_bits_shouldWait; // @[CtrlBlock.scala 397:20]
  wire [6:0] lfst_io_dispatch_resp_0_bits_robIdx_value; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_dispatch_resp_1_bits_shouldWait; // @[CtrlBlock.scala 397:20]
  wire [6:0] lfst_io_dispatch_resp_1_bits_robIdx_value; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_dispatch_resp_2_bits_shouldWait; // @[CtrlBlock.scala 397:20]
  wire [6:0] lfst_io_dispatch_resp_2_bits_robIdx_value; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_dispatch_resp_3_bits_shouldWait; // @[CtrlBlock.scala 397:20]
  wire [6:0] lfst_io_dispatch_resp_3_bits_robIdx_value; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_storeIssue_0_valid; // @[CtrlBlock.scala 397:20]
  wire [4:0] lfst_io_storeIssue_0_bits_uop_cf_ssid; // @[CtrlBlock.scala 397:20]
  wire [6:0] lfst_io_storeIssue_0_bits_uop_robIdx_value; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_storeIssue_1_valid; // @[CtrlBlock.scala 397:20]
  wire [4:0] lfst_io_storeIssue_1_bits_uop_cf_ssid; // @[CtrlBlock.scala 397:20]
  wire [6:0] lfst_io_storeIssue_1_bits_uop_robIdx_value; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_csrCtrl_lvpred_disable; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_csrCtrl_no_spec_load; // @[CtrlBlock.scala 397:20]
  wire  lfst_io_csrCtrl_storeset_wait_store; // @[CtrlBlock.scala 397:20]
  wire  pipelineConnect_clock; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_reset; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_ready; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_valid; // @[PipelineConnect.scala 50:33]
  wire [9:0] pipelineConnect_io_in_bits_cf_foldpc; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_pd_isRVC; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_io_in_bits_cf_pd_brType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_pd_isCall; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_pd_isRet; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_pred_taken; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 50:33]
  wire [5:0] pipelineConnect_io_in_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_io_in_bits_cf_ftqOffset; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_io_in_bits_ctrl_srcType_0; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_io_in_bits_ctrl_srcType_1; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_io_in_bits_ctrl_srcType_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_io_in_bits_ctrl_lsrc_0; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_io_in_bits_ctrl_lsrc_1; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_io_in_bits_ctrl_lsrc_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_io_in_bits_ctrl_ldest; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_io_in_bits_ctrl_fuType; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_io_in_bits_ctrl_fuOpType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_ctrl_rfWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_ctrl_fpWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_ctrl_blockBackward; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_ctrl_flushPipe; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_io_in_bits_ctrl_selImm; // @[PipelineConnect.scala 50:33]
  wire [19:0] pipelineConnect_io_in_bits_ctrl_imm; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_io_in_bits_ctrl_commitType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_io_in_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_ctrl_fpu_div; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_io_in_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_io_in_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_io_in_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_in_bits_ctrl_isMove; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_ready; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_valid; // @[PipelineConnect.scala 50:33]
  wire [9:0] pipelineConnect_io_out_bits_cf_foldpc; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_pd_isRVC; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_io_out_bits_cf_pd_brType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_pd_isCall; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_pd_isRet; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_pred_taken; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 50:33]
  wire [5:0] pipelineConnect_io_out_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_io_out_bits_cf_ftqOffset; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_io_out_bits_ctrl_srcType_0; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_io_out_bits_ctrl_srcType_1; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_io_out_bits_ctrl_srcType_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_io_out_bits_ctrl_lsrc_0; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_io_out_bits_ctrl_lsrc_1; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_io_out_bits_ctrl_lsrc_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_io_out_bits_ctrl_ldest; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_io_out_bits_ctrl_fuType; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_io_out_bits_ctrl_fuOpType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_ctrl_rfWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_ctrl_fpWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_ctrl_blockBackward; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_ctrl_flushPipe; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_io_out_bits_ctrl_selImm; // @[PipelineConnect.scala 50:33]
  wire [19:0] pipelineConnect_io_out_bits_ctrl_imm; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_io_out_bits_ctrl_commitType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_io_out_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_ctrl_fpu_div; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_io_out_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_io_out_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_io_out_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_out_bits_ctrl_isMove; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_rightOutFire; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_io_isFlush; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_clock; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_reset; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_ready; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_valid; // @[PipelineConnect.scala 50:33]
  wire [9:0] pipelineConnect_1_io_in_bits_cf_foldpc; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_pd_isRVC; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_1_io_in_bits_cf_pd_brType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_pd_isCall; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_pd_isRet; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_pred_taken; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 50:33]
  wire [5:0] pipelineConnect_1_io_in_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_1_io_in_bits_cf_ftqOffset; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_1_io_in_bits_ctrl_srcType_0; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_1_io_in_bits_ctrl_srcType_1; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_1_io_in_bits_ctrl_srcType_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_1_io_in_bits_ctrl_lsrc_0; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_1_io_in_bits_ctrl_lsrc_1; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_1_io_in_bits_ctrl_lsrc_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_1_io_in_bits_ctrl_ldest; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_1_io_in_bits_ctrl_fuType; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_1_io_in_bits_ctrl_fuOpType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_ctrl_rfWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_ctrl_fpWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_ctrl_blockBackward; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_ctrl_flushPipe; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_1_io_in_bits_ctrl_selImm; // @[PipelineConnect.scala 50:33]
  wire [19:0] pipelineConnect_1_io_in_bits_ctrl_imm; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_1_io_in_bits_ctrl_commitType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_1_io_in_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_ctrl_fpu_div; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_1_io_in_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_1_io_in_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_1_io_in_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_in_bits_ctrl_isMove; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_ready; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_valid; // @[PipelineConnect.scala 50:33]
  wire [9:0] pipelineConnect_1_io_out_bits_cf_foldpc; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_pd_isRVC; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_1_io_out_bits_cf_pd_brType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_pd_isCall; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_pd_isRet; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_pred_taken; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 50:33]
  wire [5:0] pipelineConnect_1_io_out_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_1_io_out_bits_cf_ftqOffset; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_1_io_out_bits_ctrl_srcType_0; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_1_io_out_bits_ctrl_srcType_1; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_1_io_out_bits_ctrl_srcType_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_1_io_out_bits_ctrl_lsrc_0; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_1_io_out_bits_ctrl_lsrc_1; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_1_io_out_bits_ctrl_lsrc_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_1_io_out_bits_ctrl_ldest; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_1_io_out_bits_ctrl_fuType; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_1_io_out_bits_ctrl_fuOpType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_ctrl_rfWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_ctrl_fpWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_ctrl_blockBackward; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_ctrl_flushPipe; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_1_io_out_bits_ctrl_selImm; // @[PipelineConnect.scala 50:33]
  wire [19:0] pipelineConnect_1_io_out_bits_ctrl_imm; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_1_io_out_bits_ctrl_commitType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_1_io_out_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_ctrl_fpu_div; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_1_io_out_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_1_io_out_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_1_io_out_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_out_bits_ctrl_isMove; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_rightOutFire; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_1_io_isFlush; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_clock; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_reset; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_ready; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_valid; // @[PipelineConnect.scala 50:33]
  wire [9:0] pipelineConnect_2_io_in_bits_cf_foldpc; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_pd_isRVC; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_2_io_in_bits_cf_pd_brType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_pd_isCall; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_pd_isRet; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_pred_taken; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 50:33]
  wire [5:0] pipelineConnect_2_io_in_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_2_io_in_bits_cf_ftqOffset; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_2_io_in_bits_ctrl_srcType_0; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_2_io_in_bits_ctrl_srcType_1; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_2_io_in_bits_ctrl_srcType_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_2_io_in_bits_ctrl_lsrc_0; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_2_io_in_bits_ctrl_lsrc_1; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_2_io_in_bits_ctrl_lsrc_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_2_io_in_bits_ctrl_ldest; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_2_io_in_bits_ctrl_fuType; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_2_io_in_bits_ctrl_fuOpType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_ctrl_rfWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_ctrl_fpWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_ctrl_blockBackward; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_ctrl_flushPipe; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_2_io_in_bits_ctrl_selImm; // @[PipelineConnect.scala 50:33]
  wire [19:0] pipelineConnect_2_io_in_bits_ctrl_imm; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_2_io_in_bits_ctrl_commitType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_2_io_in_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_ctrl_fpu_div; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_2_io_in_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_2_io_in_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_2_io_in_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_in_bits_ctrl_isMove; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_ready; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_valid; // @[PipelineConnect.scala 50:33]
  wire [9:0] pipelineConnect_2_io_out_bits_cf_foldpc; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_pd_isRVC; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_2_io_out_bits_cf_pd_brType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_pd_isCall; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_pd_isRet; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_pred_taken; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 50:33]
  wire [5:0] pipelineConnect_2_io_out_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_2_io_out_bits_cf_ftqOffset; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_2_io_out_bits_ctrl_srcType_0; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_2_io_out_bits_ctrl_srcType_1; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_2_io_out_bits_ctrl_srcType_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_2_io_out_bits_ctrl_lsrc_0; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_2_io_out_bits_ctrl_lsrc_1; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_2_io_out_bits_ctrl_lsrc_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_2_io_out_bits_ctrl_ldest; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_2_io_out_bits_ctrl_fuType; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_2_io_out_bits_ctrl_fuOpType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_ctrl_rfWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_ctrl_fpWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_ctrl_blockBackward; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_ctrl_flushPipe; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_2_io_out_bits_ctrl_selImm; // @[PipelineConnect.scala 50:33]
  wire [19:0] pipelineConnect_2_io_out_bits_ctrl_imm; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_2_io_out_bits_ctrl_commitType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_2_io_out_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_ctrl_fpu_div; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_2_io_out_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_2_io_out_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_2_io_out_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_out_bits_ctrl_isMove; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_rightOutFire; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_2_io_isFlush; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_clock; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_reset; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_ready; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_valid; // @[PipelineConnect.scala 50:33]
  wire [9:0] pipelineConnect_3_io_in_bits_cf_foldpc; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_pd_isRVC; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_3_io_in_bits_cf_pd_brType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_pd_isCall; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_pd_isRet; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_pred_taken; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 50:33]
  wire [5:0] pipelineConnect_3_io_in_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_3_io_in_bits_cf_ftqOffset; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_3_io_in_bits_ctrl_srcType_0; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_3_io_in_bits_ctrl_srcType_1; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_3_io_in_bits_ctrl_srcType_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_3_io_in_bits_ctrl_lsrc_0; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_3_io_in_bits_ctrl_lsrc_1; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_3_io_in_bits_ctrl_lsrc_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_3_io_in_bits_ctrl_ldest; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_3_io_in_bits_ctrl_fuType; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_3_io_in_bits_ctrl_fuOpType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_ctrl_rfWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_ctrl_fpWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_ctrl_blockBackward; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_ctrl_flushPipe; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_3_io_in_bits_ctrl_selImm; // @[PipelineConnect.scala 50:33]
  wire [19:0] pipelineConnect_3_io_in_bits_ctrl_imm; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_3_io_in_bits_ctrl_commitType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_3_io_in_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_ctrl_fpu_div; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_3_io_in_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_3_io_in_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_3_io_in_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_in_bits_ctrl_isMove; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_ready; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_valid; // @[PipelineConnect.scala 50:33]
  wire [9:0] pipelineConnect_3_io_out_bits_cf_foldpc; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_pd_isRVC; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_3_io_out_bits_cf_pd_brType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_pd_isCall; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_pd_isRet; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_pred_taken; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 50:33]
  wire [5:0] pipelineConnect_3_io_out_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_3_io_out_bits_cf_ftqOffset; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_3_io_out_bits_ctrl_srcType_0; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_3_io_out_bits_ctrl_srcType_1; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_3_io_out_bits_ctrl_srcType_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_3_io_out_bits_ctrl_lsrc_0; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_3_io_out_bits_ctrl_lsrc_1; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_3_io_out_bits_ctrl_lsrc_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_3_io_out_bits_ctrl_ldest; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_3_io_out_bits_ctrl_fuType; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_3_io_out_bits_ctrl_fuOpType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_ctrl_rfWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_ctrl_fpWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_ctrl_blockBackward; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_ctrl_flushPipe; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_3_io_out_bits_ctrl_selImm; // @[PipelineConnect.scala 50:33]
  wire [19:0] pipelineConnect_3_io_out_bits_ctrl_imm; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_3_io_out_bits_ctrl_commitType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_3_io_out_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_ctrl_fpu_div; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_3_io_out_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_3_io_out_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_3_io_out_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_out_bits_ctrl_isMove; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_rightOutFire; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_3_io_isFlush; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_clock; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_reset; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_ready; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_valid; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_pd_isRVC; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_4_io_in_bits_cf_pd_brType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_pd_isCall; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_pd_isRet; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_pred_taken; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_storeSetHit; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_loadWaitStrict; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_4_io_in_bits_cf_ssid; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 50:33]
  wire [5:0] pipelineConnect_4_io_in_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_4_io_in_bits_cf_ftqOffset; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_4_io_in_bits_ctrl_srcType_0; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_4_io_in_bits_ctrl_srcType_1; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_4_io_in_bits_ctrl_srcType_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_4_io_in_bits_ctrl_ldest; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_4_io_in_bits_ctrl_fuType; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_4_io_in_bits_ctrl_fuOpType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_ctrl_rfWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_ctrl_fpWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_ctrl_blockBackward; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_ctrl_flushPipe; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_4_io_in_bits_ctrl_selImm; // @[PipelineConnect.scala 50:33]
  wire [19:0] pipelineConnect_4_io_in_bits_ctrl_imm; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_4_io_in_bits_ctrl_commitType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_4_io_in_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_ctrl_fpu_div; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_4_io_in_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_4_io_in_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_4_io_in_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_ctrl_isMove; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_4_io_in_bits_psrc_0; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_4_io_in_bits_psrc_1; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_4_io_in_bits_psrc_2; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_4_io_in_bits_pdest; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_4_io_in_bits_old_pdest; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_robIdx_flag; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_4_io_in_bits_robIdx_value; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_in_bits_eliminatedMove; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_ready; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_valid; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_pd_isRVC; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_4_io_out_bits_cf_pd_brType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_pd_isCall; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_pd_isRet; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_pred_taken; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_storeSetHit; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_loadWaitStrict; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_4_io_out_bits_cf_ssid; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 50:33]
  wire [5:0] pipelineConnect_4_io_out_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_4_io_out_bits_cf_ftqOffset; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_4_io_out_bits_ctrl_srcType_0; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_4_io_out_bits_ctrl_srcType_1; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_4_io_out_bits_ctrl_srcType_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_4_io_out_bits_ctrl_ldest; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_4_io_out_bits_ctrl_fuType; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_4_io_out_bits_ctrl_fuOpType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_ctrl_rfWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_ctrl_fpWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_ctrl_blockBackward; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_ctrl_flushPipe; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_4_io_out_bits_ctrl_selImm; // @[PipelineConnect.scala 50:33]
  wire [19:0] pipelineConnect_4_io_out_bits_ctrl_imm; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_4_io_out_bits_ctrl_commitType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_4_io_out_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_ctrl_fpu_div; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_4_io_out_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_4_io_out_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_4_io_out_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_ctrl_isMove; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_4_io_out_bits_psrc_0; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_4_io_out_bits_psrc_1; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_4_io_out_bits_psrc_2; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_4_io_out_bits_pdest; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_4_io_out_bits_old_pdest; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_robIdx_flag; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_4_io_out_bits_robIdx_value; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_out_bits_eliminatedMove; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_rightOutFire; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_4_io_isFlush; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_clock; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_reset; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_ready; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_valid; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_pd_isRVC; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_5_io_in_bits_cf_pd_brType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_pd_isCall; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_pd_isRet; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_pred_taken; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_storeSetHit; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_loadWaitStrict; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_5_io_in_bits_cf_ssid; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 50:33]
  wire [5:0] pipelineConnect_5_io_in_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_5_io_in_bits_cf_ftqOffset; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_5_io_in_bits_ctrl_srcType_0; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_5_io_in_bits_ctrl_srcType_1; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_5_io_in_bits_ctrl_srcType_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_5_io_in_bits_ctrl_ldest; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_5_io_in_bits_ctrl_fuType; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_5_io_in_bits_ctrl_fuOpType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_ctrl_rfWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_ctrl_fpWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_ctrl_blockBackward; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_ctrl_flushPipe; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_5_io_in_bits_ctrl_selImm; // @[PipelineConnect.scala 50:33]
  wire [19:0] pipelineConnect_5_io_in_bits_ctrl_imm; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_5_io_in_bits_ctrl_commitType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_5_io_in_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_ctrl_fpu_div; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_5_io_in_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_5_io_in_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_5_io_in_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_ctrl_isMove; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_5_io_in_bits_psrc_0; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_5_io_in_bits_psrc_1; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_5_io_in_bits_psrc_2; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_5_io_in_bits_pdest; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_5_io_in_bits_old_pdest; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_robIdx_flag; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_5_io_in_bits_robIdx_value; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_in_bits_eliminatedMove; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_ready; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_valid; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_pd_isRVC; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_5_io_out_bits_cf_pd_brType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_pd_isCall; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_pd_isRet; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_pred_taken; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_storeSetHit; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_loadWaitStrict; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_5_io_out_bits_cf_ssid; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 50:33]
  wire [5:0] pipelineConnect_5_io_out_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_5_io_out_bits_cf_ftqOffset; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_5_io_out_bits_ctrl_srcType_0; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_5_io_out_bits_ctrl_srcType_1; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_5_io_out_bits_ctrl_srcType_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_5_io_out_bits_ctrl_ldest; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_5_io_out_bits_ctrl_fuType; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_5_io_out_bits_ctrl_fuOpType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_ctrl_rfWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_ctrl_fpWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_ctrl_blockBackward; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_ctrl_flushPipe; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_5_io_out_bits_ctrl_selImm; // @[PipelineConnect.scala 50:33]
  wire [19:0] pipelineConnect_5_io_out_bits_ctrl_imm; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_5_io_out_bits_ctrl_commitType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_5_io_out_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_ctrl_fpu_div; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_5_io_out_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_5_io_out_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_5_io_out_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_ctrl_isMove; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_5_io_out_bits_psrc_0; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_5_io_out_bits_psrc_1; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_5_io_out_bits_psrc_2; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_5_io_out_bits_pdest; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_5_io_out_bits_old_pdest; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_robIdx_flag; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_5_io_out_bits_robIdx_value; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_out_bits_eliminatedMove; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_rightOutFire; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_5_io_isFlush; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_clock; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_reset; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_ready; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_valid; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_pd_isRVC; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_6_io_in_bits_cf_pd_brType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_pd_isCall; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_pd_isRet; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_pred_taken; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_storeSetHit; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_loadWaitStrict; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_6_io_in_bits_cf_ssid; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 50:33]
  wire [5:0] pipelineConnect_6_io_in_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_6_io_in_bits_cf_ftqOffset; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_6_io_in_bits_ctrl_srcType_0; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_6_io_in_bits_ctrl_srcType_1; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_6_io_in_bits_ctrl_srcType_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_6_io_in_bits_ctrl_ldest; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_6_io_in_bits_ctrl_fuType; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_6_io_in_bits_ctrl_fuOpType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_ctrl_rfWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_ctrl_fpWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_ctrl_blockBackward; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_ctrl_flushPipe; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_6_io_in_bits_ctrl_selImm; // @[PipelineConnect.scala 50:33]
  wire [19:0] pipelineConnect_6_io_in_bits_ctrl_imm; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_6_io_in_bits_ctrl_commitType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_6_io_in_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_ctrl_fpu_div; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_6_io_in_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_6_io_in_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_6_io_in_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_ctrl_isMove; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_6_io_in_bits_psrc_0; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_6_io_in_bits_psrc_1; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_6_io_in_bits_psrc_2; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_6_io_in_bits_pdest; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_6_io_in_bits_old_pdest; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_robIdx_flag; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_6_io_in_bits_robIdx_value; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_in_bits_eliminatedMove; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_ready; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_valid; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_pd_isRVC; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_6_io_out_bits_cf_pd_brType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_pd_isCall; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_pd_isRet; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_pred_taken; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_storeSetHit; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_loadWaitStrict; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_6_io_out_bits_cf_ssid; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 50:33]
  wire [5:0] pipelineConnect_6_io_out_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_6_io_out_bits_cf_ftqOffset; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_6_io_out_bits_ctrl_srcType_0; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_6_io_out_bits_ctrl_srcType_1; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_6_io_out_bits_ctrl_srcType_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_6_io_out_bits_ctrl_ldest; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_6_io_out_bits_ctrl_fuType; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_6_io_out_bits_ctrl_fuOpType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_ctrl_rfWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_ctrl_fpWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_ctrl_blockBackward; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_ctrl_flushPipe; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_6_io_out_bits_ctrl_selImm; // @[PipelineConnect.scala 50:33]
  wire [19:0] pipelineConnect_6_io_out_bits_ctrl_imm; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_6_io_out_bits_ctrl_commitType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_6_io_out_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_ctrl_fpu_div; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_6_io_out_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_6_io_out_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_6_io_out_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_ctrl_isMove; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_6_io_out_bits_psrc_0; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_6_io_out_bits_psrc_1; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_6_io_out_bits_psrc_2; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_6_io_out_bits_pdest; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_6_io_out_bits_old_pdest; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_robIdx_flag; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_6_io_out_bits_robIdx_value; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_out_bits_eliminatedMove; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_rightOutFire; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_6_io_isFlush; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_clock; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_reset; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_ready; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_valid; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_pd_isRVC; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_7_io_in_bits_cf_pd_brType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_pd_isCall; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_pd_isRet; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_pred_taken; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_storeSetHit; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_loadWaitStrict; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_7_io_in_bits_cf_ssid; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 50:33]
  wire [5:0] pipelineConnect_7_io_in_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_7_io_in_bits_cf_ftqOffset; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_7_io_in_bits_ctrl_srcType_0; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_7_io_in_bits_ctrl_srcType_1; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_7_io_in_bits_ctrl_srcType_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_7_io_in_bits_ctrl_ldest; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_7_io_in_bits_ctrl_fuType; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_7_io_in_bits_ctrl_fuOpType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_ctrl_rfWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_ctrl_fpWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_ctrl_blockBackward; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_ctrl_flushPipe; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_7_io_in_bits_ctrl_selImm; // @[PipelineConnect.scala 50:33]
  wire [19:0] pipelineConnect_7_io_in_bits_ctrl_imm; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_7_io_in_bits_ctrl_commitType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_7_io_in_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_ctrl_fpu_div; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_7_io_in_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_7_io_in_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_7_io_in_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_ctrl_isMove; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_7_io_in_bits_psrc_0; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_7_io_in_bits_psrc_1; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_7_io_in_bits_psrc_2; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_7_io_in_bits_pdest; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_7_io_in_bits_old_pdest; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_robIdx_flag; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_7_io_in_bits_robIdx_value; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_in_bits_eliminatedMove; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_ready; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_valid; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_pd_isRVC; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_7_io_out_bits_cf_pd_brType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_pd_isCall; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_pd_isRet; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_pred_taken; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_storeSetHit; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_loadWaitStrict; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_7_io_out_bits_cf_ssid; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 50:33]
  wire [5:0] pipelineConnect_7_io_out_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_7_io_out_bits_cf_ftqOffset; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_7_io_out_bits_ctrl_srcType_0; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_7_io_out_bits_ctrl_srcType_1; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_7_io_out_bits_ctrl_srcType_2; // @[PipelineConnect.scala 50:33]
  wire [4:0] pipelineConnect_7_io_out_bits_ctrl_ldest; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_7_io_out_bits_ctrl_fuType; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_7_io_out_bits_ctrl_fuOpType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_ctrl_rfWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_ctrl_fpWen; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_ctrl_blockBackward; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_ctrl_flushPipe; // @[PipelineConnect.scala 50:33]
  wire [3:0] pipelineConnect_7_io_out_bits_ctrl_selImm; // @[PipelineConnect.scala 50:33]
  wire [19:0] pipelineConnect_7_io_out_bits_ctrl_imm; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_7_io_out_bits_ctrl_commitType; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_7_io_out_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_ctrl_fpu_div; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_7_io_out_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 50:33]
  wire [1:0] pipelineConnect_7_io_out_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 50:33]
  wire [2:0] pipelineConnect_7_io_out_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_ctrl_isMove; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_7_io_out_bits_psrc_0; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_7_io_out_bits_psrc_1; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_7_io_out_bits_psrc_2; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_7_io_out_bits_pdest; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_7_io_out_bits_old_pdest; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_robIdx_flag; // @[PipelineConnect.scala 50:33]
  wire [6:0] pipelineConnect_7_io_out_bits_robIdx_value; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_out_bits_eliminatedMove; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_rightOutFire; // @[PipelineConnect.scala 50:33]
  wire  pipelineConnect_7_io_isFlush; // @[PipelineConnect.scala 50:33]
  wire  io_cpu_halt_delay_clock; // @[Hold.scala 94:23]
  wire  io_cpu_halt_delay_io_in; // @[Hold.scala 94:23]
  wire  io_cpu_halt_delay_io_out; // @[Hold.scala 94:23]
  wire  pfevent_clock; // @[CtrlBlock.scala 481:23]
  wire  pfevent_reset; // @[CtrlBlock.scala 481:23]
  wire  pfevent_io_distribute_csr_wvalid; // @[CtrlBlock.scala 481:23]
  wire [11:0] pfevent_io_distribute_csr_waddr; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_distribute_csr_wdata; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_0; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_1; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_2; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_3; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_4; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_5; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_6; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_7; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_8; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_9; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_10; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_11; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_12; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_13; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_14; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_15; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_16; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_17; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_18; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_19; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_20; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_21; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_22; // @[CtrlBlock.scala 481:23]
  wire [63:0] pfevent_io_hpmevent_23; // @[CtrlBlock.scala 481:23]
  wire  hpm_clock; // @[PerfCounterUtils.scala 252:21]
  wire [63:0] hpm_io_hpm_event_0; // @[PerfCounterUtils.scala 252:21]
  wire [63:0] hpm_io_hpm_event_1; // @[PerfCounterUtils.scala 252:21]
  wire [63:0] hpm_io_hpm_event_2; // @[PerfCounterUtils.scala 252:21]
  wire [63:0] hpm_io_hpm_event_3; // @[PerfCounterUtils.scala 252:21]
  wire [63:0] hpm_io_hpm_event_4; // @[PerfCounterUtils.scala 252:21]
  wire [63:0] hpm_io_hpm_event_5; // @[PerfCounterUtils.scala 252:21]
  wire [63:0] hpm_io_hpm_event_6; // @[PerfCounterUtils.scala 252:21]
  wire [63:0] hpm_io_hpm_event_7; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_0_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_1_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_2_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_3_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_4_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_5_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_6_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_7_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_8_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_9_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_10_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_11_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_12_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_13_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_14_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_15_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_16_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_17_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_18_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_19_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_20_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_21_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_23_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_24_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_25_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_26_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_27_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_28_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_29_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_30_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_31_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_32_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_33_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_34_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_35_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_36_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_37_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_38_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_39_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_40_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_41_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_42_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_43_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_44_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_45_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_46_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_47_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_48_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_49_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_50_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_51_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_52_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_53_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_54_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_55_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_56_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_57_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_58_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_59_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_60_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_61_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_62_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_63_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_64_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_65_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_66_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_67_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_68_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_69_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_70_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_71_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_72_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_73_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_74_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_75_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_76_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_77_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_78_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_79_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_80_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_81_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_82_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_83_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_84_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_85_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_86_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_87_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_88_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_events_sets_89_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_perf_0_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_perf_1_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_perf_2_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_perf_3_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_perf_4_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_perf_5_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_perf_6_value; // @[PerfCounterUtils.scala 252:21]
  wire [5:0] hpm_io_perf_7_value; // @[PerfCounterUtils.scala 252:21]
  reg  flushRedirect_valid_REG; // @[CtrlBlock.scala 297:33]
  reg  flushRedirect_bits_rrobIdx_flag; // @[Reg.scala 16:16]
  reg [6:0] flushRedirect_bits_rrobIdx_value; // @[Reg.scala 16:16]
  reg  flushRedirect_bits_rftqIdx_flag; // @[Reg.scala 16:16]
  reg [5:0] flushRedirect_bits_rftqIdx_value; // @[Reg.scala 16:16]
  reg [2:0] flushRedirect_bits_rftqOffset; // @[Reg.scala 16:16]
  reg  flushRedirect_bits_rlevel; // @[Reg.scala 16:16]
  wire  stage2Redirect_valid = flushRedirect_valid_REG ? flushRedirect_valid_REG : redirectGen_io_stage2Redirect_valid; // @[CtrlBlock.scala 304:27]
  wire  stage2Redirect_bits_robIdx_flag = flushRedirect_valid_REG ? flushRedirect_bits_rrobIdx_flag :
    redirectGen_io_stage2Redirect_bits_robIdx_flag; // @[CtrlBlock.scala 304:27]
  wire [6:0] stage2Redirect_bits_robIdx_value = flushRedirect_valid_REG ? flushRedirect_bits_rrobIdx_value :
    redirectGen_io_stage2Redirect_bits_robIdx_value; // @[CtrlBlock.scala 304:27]
  wire  stage2Redirect_bits_level = flushRedirect_valid_REG ? flushRedirect_bits_rlevel :
    redirectGen_io_stage2Redirect_bits_level; // @[CtrlBlock.scala 304:27]
  wire  exuRedirect_valid = io_exuRedirect_0_valid & io_exuRedirect_0_bits_redirectValid; // @[CtrlBlock.scala 308:25]
  wire [7:0] _exuRedirect_killedByOlder_flushItself_T_1 = {io_exuRedirect_0_bits_uop_robIdx_flag,
    io_exuRedirect_0_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire [7:0] _exuRedirect_killedByOlder_flushItself_T_2 = {stage2Redirect_bits_robIdx_flag,
    stage2Redirect_bits_robIdx_value}; // @[CircularQueuePtr.scala 62:70]
  wire  _exuRedirect_killedByOlder_flushItself_T_3 = _exuRedirect_killedByOlder_flushItself_T_1 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  exuRedirect_killedByOlder_flushItself = stage2Redirect_bits_level & _exuRedirect_killedByOlder_flushItself_T_3; // @[Rob.scala 35:51]
  wire  exuRedirect_killedByOlder_differentFlag = io_exuRedirect_0_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  exuRedirect_killedByOlder_compare = io_exuRedirect_0_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _exuRedirect_killedByOlder_T = exuRedirect_killedByOlder_differentFlag ^ exuRedirect_killedByOlder_compare; // @[CircularQueuePtr.scala 87:19]
  wire  exuRedirect_killedByOlder = stage2Redirect_valid & (exuRedirect_killedByOlder_flushItself |
    _exuRedirect_killedByOlder_T); // @[Rob.scala 36:20]
  reg  exuRedirect_delayed_valid_REG; // @[CtrlBlock.scala 311:29]
  reg  exuRedirect_delayed_bits_ruop_cf_pd_isRVC; // @[Reg.scala 16:16]
  reg [1:0] exuRedirect_delayed_bits_ruop_cf_pd_brType; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_ruop_cf_pd_isCall; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_ruop_cf_pd_isRet; // @[Reg.scala 16:16]
  reg [19:0] exuRedirect_delayed_bits_ruop_ctrl_imm; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_rredirect_robIdx_flag; // @[Reg.scala 16:16]
  reg [6:0] exuRedirect_delayed_bits_rredirect_robIdx_value; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_rredirect_ftqIdx_flag; // @[Reg.scala 16:16]
  reg [5:0] exuRedirect_delayed_bits_rredirect_ftqIdx_value; // @[Reg.scala 16:16]
  reg [2:0] exuRedirect_delayed_bits_rredirect_ftqOffset; // @[Reg.scala 16:16]
  reg [38:0] exuRedirect_delayed_bits_rredirect_cfiUpdate_target; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_rredirect_cfiUpdate_isMisPred; // @[Reg.scala 16:16]
  wire  exuRedirect_valid_1 = io_exuRedirect_1_valid & io_exuRedirect_1_bits_redirectValid; // @[CtrlBlock.scala 308:25]
  wire [7:0] _exuRedirect_killedByOlder_flushItself_T_5 = {io_exuRedirect_1_bits_uop_robIdx_flag,
    io_exuRedirect_1_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _exuRedirect_killedByOlder_flushItself_T_7 = _exuRedirect_killedByOlder_flushItself_T_5 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  exuRedirect_killedByOlder_flushItself_1 = stage2Redirect_bits_level & _exuRedirect_killedByOlder_flushItself_T_7
    ; // @[Rob.scala 35:51]
  wire  exuRedirect_killedByOlder_differentFlag_1 = io_exuRedirect_1_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  exuRedirect_killedByOlder_compare_1 = io_exuRedirect_1_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _exuRedirect_killedByOlder_T_2 = exuRedirect_killedByOlder_differentFlag_1 ^ exuRedirect_killedByOlder_compare_1
    ; // @[CircularQueuePtr.scala 87:19]
  wire  exuRedirect_killedByOlder_1 = stage2Redirect_valid & (exuRedirect_killedByOlder_flushItself_1 |
    _exuRedirect_killedByOlder_T_2); // @[Rob.scala 36:20]
  reg  exuRedirect_delayed_valid_REG_1; // @[CtrlBlock.scala 311:29]
  reg  exuRedirect_delayed_bits_r1_uop_cf_pd_isRVC; // @[Reg.scala 16:16]
  reg [1:0] exuRedirect_delayed_bits_r1_uop_cf_pd_brType; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r1_uop_cf_pd_isCall; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r1_uop_cf_pd_isRet; // @[Reg.scala 16:16]
  reg [19:0] exuRedirect_delayed_bits_r1_uop_ctrl_imm; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r1_redirect_robIdx_flag; // @[Reg.scala 16:16]
  reg [6:0] exuRedirect_delayed_bits_r1_redirect_robIdx_value; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r1_redirect_ftqIdx_flag; // @[Reg.scala 16:16]
  reg [5:0] exuRedirect_delayed_bits_r1_redirect_ftqIdx_value; // @[Reg.scala 16:16]
  reg [2:0] exuRedirect_delayed_bits_r1_redirect_ftqOffset; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r1_redirect_cfiUpdate_taken; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r1_redirect_cfiUpdate_isMisPred; // @[Reg.scala 16:16]
  wire  exuRedirect_valid_2 = io_exuRedirect_2_valid & io_exuRedirect_2_bits_redirectValid; // @[CtrlBlock.scala 308:25]
  wire [7:0] _exuRedirect_killedByOlder_flushItself_T_9 = {io_exuRedirect_2_bits_uop_robIdx_flag,
    io_exuRedirect_2_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _exuRedirect_killedByOlder_flushItself_T_11 = _exuRedirect_killedByOlder_flushItself_T_9 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  exuRedirect_killedByOlder_flushItself_2 = stage2Redirect_bits_level &
    _exuRedirect_killedByOlder_flushItself_T_11; // @[Rob.scala 35:51]
  wire  exuRedirect_killedByOlder_differentFlag_2 = io_exuRedirect_2_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  exuRedirect_killedByOlder_compare_2 = io_exuRedirect_2_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _exuRedirect_killedByOlder_T_4 = exuRedirect_killedByOlder_differentFlag_2 ^ exuRedirect_killedByOlder_compare_2
    ; // @[CircularQueuePtr.scala 87:19]
  wire  exuRedirect_killedByOlder_2 = stage2Redirect_valid & (exuRedirect_killedByOlder_flushItself_2 |
    _exuRedirect_killedByOlder_T_4); // @[Rob.scala 36:20]
  reg  exuRedirect_delayed_valid_REG_2; // @[CtrlBlock.scala 311:29]
  reg  exuRedirect_delayed_bits_r2_uop_cf_pd_isRVC; // @[Reg.scala 16:16]
  reg [1:0] exuRedirect_delayed_bits_r2_uop_cf_pd_brType; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r2_uop_cf_pd_isCall; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r2_uop_cf_pd_isRet; // @[Reg.scala 16:16]
  reg [19:0] exuRedirect_delayed_bits_r2_uop_ctrl_imm; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r2_redirect_robIdx_flag; // @[Reg.scala 16:16]
  reg [6:0] exuRedirect_delayed_bits_r2_redirect_robIdx_value; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r2_redirect_ftqIdx_flag; // @[Reg.scala 16:16]
  reg [5:0] exuRedirect_delayed_bits_r2_redirect_ftqIdx_value; // @[Reg.scala 16:16]
  reg [2:0] exuRedirect_delayed_bits_r2_redirect_ftqOffset; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r2_redirect_cfiUpdate_taken; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r2_redirect_cfiUpdate_isMisPred; // @[Reg.scala 16:16]
  wire  exuRedirect_valid_3 = io_exuRedirect_3_valid & io_exuRedirect_3_bits_redirectValid; // @[CtrlBlock.scala 308:25]
  wire [7:0] _exuRedirect_killedByOlder_flushItself_T_13 = {io_exuRedirect_3_bits_uop_robIdx_flag,
    io_exuRedirect_3_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _exuRedirect_killedByOlder_flushItself_T_15 = _exuRedirect_killedByOlder_flushItself_T_13 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  exuRedirect_killedByOlder_flushItself_3 = stage2Redirect_bits_level &
    _exuRedirect_killedByOlder_flushItself_T_15; // @[Rob.scala 35:51]
  wire  exuRedirect_killedByOlder_differentFlag_3 = io_exuRedirect_3_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  exuRedirect_killedByOlder_compare_3 = io_exuRedirect_3_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _exuRedirect_killedByOlder_T_6 = exuRedirect_killedByOlder_differentFlag_3 ^ exuRedirect_killedByOlder_compare_3
    ; // @[CircularQueuePtr.scala 87:19]
  wire  exuRedirect_killedByOlder_3 = stage2Redirect_valid & (exuRedirect_killedByOlder_flushItself_3 |
    _exuRedirect_killedByOlder_T_6); // @[Rob.scala 36:20]
  reg  exuRedirect_delayed_valid_REG_3; // @[CtrlBlock.scala 311:29]
  reg  exuRedirect_delayed_bits_r3_uop_cf_pd_isRVC; // @[Reg.scala 16:16]
  reg [1:0] exuRedirect_delayed_bits_r3_uop_cf_pd_brType; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r3_uop_cf_pd_isCall; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r3_uop_cf_pd_isRet; // @[Reg.scala 16:16]
  reg [19:0] exuRedirect_delayed_bits_r3_uop_ctrl_imm; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r3_redirect_robIdx_flag; // @[Reg.scala 16:16]
  reg [6:0] exuRedirect_delayed_bits_r3_redirect_robIdx_value; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r3_redirect_ftqIdx_flag; // @[Reg.scala 16:16]
  reg [5:0] exuRedirect_delayed_bits_r3_redirect_ftqIdx_value; // @[Reg.scala 16:16]
  reg [2:0] exuRedirect_delayed_bits_r3_redirect_ftqOffset; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r3_redirect_cfiUpdate_taken; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r3_redirect_cfiUpdate_isMisPred; // @[Reg.scala 16:16]
  wire  exuRedirect_valid_4 = io_exuRedirect_4_valid & io_exuRedirect_4_bits_redirectValid; // @[CtrlBlock.scala 308:25]
  wire [7:0] _exuRedirect_killedByOlder_flushItself_T_17 = {io_exuRedirect_4_bits_uop_robIdx_flag,
    io_exuRedirect_4_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _exuRedirect_killedByOlder_flushItself_T_19 = _exuRedirect_killedByOlder_flushItself_T_17 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  exuRedirect_killedByOlder_flushItself_4 = stage2Redirect_bits_level &
    _exuRedirect_killedByOlder_flushItself_T_19; // @[Rob.scala 35:51]
  wire  exuRedirect_killedByOlder_differentFlag_4 = io_exuRedirect_4_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  exuRedirect_killedByOlder_compare_4 = io_exuRedirect_4_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _exuRedirect_killedByOlder_T_8 = exuRedirect_killedByOlder_differentFlag_4 ^ exuRedirect_killedByOlder_compare_4
    ; // @[CircularQueuePtr.scala 87:19]
  wire  exuRedirect_killedByOlder_4 = stage2Redirect_valid & (exuRedirect_killedByOlder_flushItself_4 |
    _exuRedirect_killedByOlder_T_8); // @[Rob.scala 36:20]
  reg  exuRedirect_delayed_valid_REG_4; // @[CtrlBlock.scala 311:29]
  reg  exuRedirect_delayed_bits_r4_uop_cf_pd_isRVC; // @[Reg.scala 16:16]
  reg [1:0] exuRedirect_delayed_bits_r4_uop_cf_pd_brType; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r4_uop_cf_pd_isCall; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r4_uop_cf_pd_isRet; // @[Reg.scala 16:16]
  reg [19:0] exuRedirect_delayed_bits_r4_uop_ctrl_imm; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r4_redirect_robIdx_flag; // @[Reg.scala 16:16]
  reg [6:0] exuRedirect_delayed_bits_r4_redirect_robIdx_value; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r4_redirect_ftqIdx_flag; // @[Reg.scala 16:16]
  reg [5:0] exuRedirect_delayed_bits_r4_redirect_ftqIdx_value; // @[Reg.scala 16:16]
  reg [2:0] exuRedirect_delayed_bits_r4_redirect_ftqOffset; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r4_redirect_cfiUpdate_taken; // @[Reg.scala 16:16]
  reg  exuRedirect_delayed_bits_r4_redirect_cfiUpdate_isMisPred; // @[Reg.scala 16:16]
  wire [7:0] _loadReplay_valid_flushItself_T_1 = {io_memoryViolation_bits_robIdx_flag,
    io_memoryViolation_bits_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _loadReplay_valid_flushItself_T_3 = _loadReplay_valid_flushItself_T_1 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  loadReplay_valid_flushItself = stage2Redirect_bits_level & _loadReplay_valid_flushItself_T_3; // @[Rob.scala 35:51]
  wire  loadReplay_valid_differentFlag = io_memoryViolation_bits_robIdx_flag ^ stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  loadReplay_valid_compare = io_memoryViolation_bits_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _loadReplay_valid_T = loadReplay_valid_differentFlag ^ loadReplay_valid_compare; // @[CircularQueuePtr.scala 87:19]
  wire  _loadReplay_valid_T_2 = stage2Redirect_valid & (loadReplay_valid_flushItself | _loadReplay_valid_T); // @[Rob.scala 36:20]
  wire  _loadReplay_valid_T_3 = ~_loadReplay_valid_T_2; // @[CtrlBlock.scala 317:5]
  reg  loadReplay_valid_REG; // @[CtrlBlock.scala 316:30]
  reg  loadReplay_bits_rrobIdx_flag; // @[Reg.scala 16:16]
  reg [6:0] loadReplay_bits_rrobIdx_value; // @[Reg.scala 16:16]
  reg  loadReplay_bits_rftqIdx_flag; // @[Reg.scala 16:16]
  reg [5:0] loadReplay_bits_rftqIdx_value; // @[Reg.scala 16:16]
  reg [2:0] loadReplay_bits_rftqOffset; // @[Reg.scala 16:16]
  reg [5:0] loadReplay_bits_rstFtqIdx_value; // @[Reg.scala 16:16]
  reg [2:0] loadReplay_bits_rstFtqOffset; // @[Reg.scala 16:16]
  reg  frontendFlushBits_ftqIdx_flag; // @[Reg.scala 16:16]
  reg [5:0] frontendFlushBits_ftqIdx_value; // @[Reg.scala 16:16]
  reg [2:0] frontendFlushBits_ftqOffset; // @[Reg.scala 16:16]
  reg  frontendFlushBits_level; // @[Reg.scala 16:16]
  wire  is_commit = rob_io_commits_valid_0 & ~rob_io_commits_isWalk & ~rob_io_flushOut_valid; // @[CtrlBlock.scala 334:71]
  reg  io_frontend_toFtq_rob_commits_0_valid_REG; // @[CtrlBlock.scala 335:54]
  reg [2:0] io_frontend_toFtq_rob_commits_0_bits_rcommitType; // @[Reg.scala 16:16]
  reg  io_frontend_toFtq_rob_commits_0_bits_rftqIdx_flag; // @[Reg.scala 16:16]
  reg [5:0] io_frontend_toFtq_rob_commits_0_bits_rftqIdx_value; // @[Reg.scala 16:16]
  reg [2:0] io_frontend_toFtq_rob_commits_0_bits_rftqOffset; // @[Reg.scala 16:16]
  wire  is_commit_1 = rob_io_commits_valid_1 & ~rob_io_commits_isWalk & ~rob_io_flushOut_valid; // @[CtrlBlock.scala 334:71]
  reg  io_frontend_toFtq_rob_commits_1_valid_REG; // @[CtrlBlock.scala 335:54]
  reg [2:0] io_frontend_toFtq_rob_commits_1_bits_rcommitType; // @[Reg.scala 16:16]
  reg  io_frontend_toFtq_rob_commits_1_bits_rftqIdx_flag; // @[Reg.scala 16:16]
  reg [5:0] io_frontend_toFtq_rob_commits_1_bits_rftqIdx_value; // @[Reg.scala 16:16]
  reg [2:0] io_frontend_toFtq_rob_commits_1_bits_rftqOffset; // @[Reg.scala 16:16]
  wire  is_commit_2 = rob_io_commits_valid_2 & ~rob_io_commits_isWalk & ~rob_io_flushOut_valid; // @[CtrlBlock.scala 334:71]
  reg  io_frontend_toFtq_rob_commits_2_valid_REG; // @[CtrlBlock.scala 335:54]
  reg [2:0] io_frontend_toFtq_rob_commits_2_bits_rcommitType; // @[Reg.scala 16:16]
  reg  io_frontend_toFtq_rob_commits_2_bits_rftqIdx_flag; // @[Reg.scala 16:16]
  reg [5:0] io_frontend_toFtq_rob_commits_2_bits_rftqIdx_value; // @[Reg.scala 16:16]
  reg [2:0] io_frontend_toFtq_rob_commits_2_bits_rftqOffset; // @[Reg.scala 16:16]
  wire  is_commit_3 = rob_io_commits_valid_3 & ~rob_io_commits_isWalk & ~rob_io_flushOut_valid; // @[CtrlBlock.scala 334:71]
  reg  io_frontend_toFtq_rob_commits_3_valid_REG; // @[CtrlBlock.scala 335:54]
  reg [2:0] io_frontend_toFtq_rob_commits_3_bits_rcommitType; // @[Reg.scala 16:16]
  reg  io_frontend_toFtq_rob_commits_3_bits_rftqIdx_flag; // @[Reg.scala 16:16]
  reg [5:0] io_frontend_toFtq_rob_commits_3_bits_rftqIdx_value; // @[Reg.scala 16:16]
  reg [2:0] io_frontend_toFtq_rob_commits_3_bits_rftqOffset; // @[Reg.scala 16:16]
  wire  pc_from_csr = io_robio_toCSR_isXRet | pc_from_csr_delay_io_out; // @[CtrlBlock.scala 347:43]
  wire [38:0] _rob_flush_pc_T_2 = io_frontend_fromFtq_pc_reads_8_data + 39'h4; // @[CtrlBlock.scala 350:13]
  reg [38:0] rob_flush_pc; // @[Reg.scala 16:16]
  reg [38:0] io_frontend_toFtq_for_redirect_gen_frontendFlushTarget_REG; // @[CtrlBlock.scala 366:68]
  reg  pendingRedirect; // @[CtrlBlock.scala 369:32]
  reg  REG; // @[CtrlBlock.scala 372:22]
  wire  _GEN_1775 = REG ? 1'h0 : pendingRedirect; // @[CtrlBlock.scala 372:58 373:21 369:32]
  wire  _GEN_1776 = stage2Redirect_valid | _GEN_1775; // @[CtrlBlock.scala 370:31 371:21]
  reg  decode_io_csrCtrl_REG_soft_prefetch_enable; // @[CtrlBlock.scala 377:31]
  reg  decode_io_csrCtrl_REG_svinval_enable; // @[CtrlBlock.scala 377:31]
  reg  decode_io_csrCtrl_REG_singlestep; // @[CtrlBlock.scala 377:31]
  wire  _mdp_foldpc_T = decode_io_out_0_ready & decode_io_out_0_valid; // @[Decoupled.scala 50:35]
  wire  _mdp_foldpc_T_1 = decode_io_out_1_ready & decode_io_out_1_valid; // @[Decoupled.scala 50:35]
  wire  _mdp_foldpc_T_2 = decode_io_out_2_ready & decode_io_out_2_valid; // @[Decoupled.scala 50:35]
  wire  _mdp_foldpc_T_3 = decode_io_out_3_ready & decode_io_out_3_valid; // @[Decoupled.scala 50:35]
  reg  ssit_io_update_REG_valid; // @[CtrlBlock.scala 391:28]
  reg [9:0] ssit_io_update_REG_ldpc; // @[CtrlBlock.scala 391:28]
  reg [9:0] ssit_io_update_REG_stpc; // @[CtrlBlock.scala 391:28]
  reg [4:0] ssit_io_csrCtrl_REG_lvpred_timeout; // @[CtrlBlock.scala 392:29]
  reg  lfst_io_redirect_REG_valid; // @[CtrlBlock.scala 398:30]
  reg  lfst_io_redirect_REG_bits_robIdx_flag; // @[CtrlBlock.scala 398:30]
  reg [6:0] lfst_io_redirect_REG_bits_robIdx_value; // @[CtrlBlock.scala 398:30]
  reg  lfst_io_redirect_REG_bits_level; // @[CtrlBlock.scala 398:30]
  reg  REG_1_0_valid; // @[CtrlBlock.scala 399:32]
  reg [4:0] REG_1_0_bits_uop_cf_ssid; // @[CtrlBlock.scala 399:32]
  reg [6:0] REG_1_0_bits_uop_robIdx_value; // @[CtrlBlock.scala 399:32]
  reg  REG_1_1_valid; // @[CtrlBlock.scala 399:32]
  reg [4:0] REG_1_1_bits_uop_cf_ssid; // @[CtrlBlock.scala 399:32]
  reg [6:0] REG_1_1_bits_uop_robIdx_value; // @[CtrlBlock.scala 399:32]
  reg  lfst_io_csrCtrl_REG_lvpred_disable; // @[CtrlBlock.scala 400:29]
  reg  lfst_io_csrCtrl_REG_no_spec_load; // @[CtrlBlock.scala 400:29]
  reg  lfst_io_csrCtrl_REG_storeset_wait_store; // @[CtrlBlock.scala 400:29]
  reg  dispatch_io_singleStep_REG; // @[CtrlBlock.scala 444:36]
  reg  pingpong; // @[CtrlBlock.scala 452:25]
  wire [7:0] _sources_exuOutput_5_valid_flushItself_T_1 = {io_writeback_0_5_bits_uop_robIdx_flag,
    io_writeback_0_5_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_5_valid_flushItself_T_3 = _sources_exuOutput_5_valid_flushItself_T_1 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_5_valid_flushItself = stage2Redirect_bits_level & _sources_exuOutput_5_valid_flushItself_T_3; // @[Rob.scala 35:51]
  wire  sources_exuOutput_5_valid_differentFlag = io_writeback_0_5_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_5_valid_compare = io_writeback_0_5_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_5_valid_T = sources_exuOutput_5_valid_differentFlag ^ sources_exuOutput_5_valid_compare; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_5_valid_T_2 = stage2Redirect_valid & (sources_exuOutput_5_valid_flushItself |
    _sources_exuOutput_5_valid_T); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_6_valid_flushItself_T_1 = {io_writeback_0_6_bits_uop_robIdx_flag,
    io_writeback_0_6_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_6_valid_flushItself_T_3 = _sources_exuOutput_6_valid_flushItself_T_1 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_6_valid_flushItself = stage2Redirect_bits_level & _sources_exuOutput_6_valid_flushItself_T_3; // @[Rob.scala 35:51]
  wire  sources_exuOutput_6_valid_differentFlag = io_writeback_0_6_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_6_valid_compare = io_writeback_0_6_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_6_valid_T = sources_exuOutput_6_valid_differentFlag ^ sources_exuOutput_6_valid_compare; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_6_valid_T_2 = stage2Redirect_valid & (sources_exuOutput_6_valid_flushItself |
    _sources_exuOutput_6_valid_T); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_7_valid_flushItself_T_1 = {io_writeback_0_7_bits_uop_robIdx_flag,
    io_writeback_0_7_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_7_valid_flushItself_T_3 = _sources_exuOutput_7_valid_flushItself_T_1 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_7_valid_flushItself = stage2Redirect_bits_level & _sources_exuOutput_7_valid_flushItself_T_3; // @[Rob.scala 35:51]
  wire  sources_exuOutput_7_valid_differentFlag = io_writeback_0_7_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_7_valid_compare = io_writeback_0_7_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_7_valid_T = sources_exuOutput_7_valid_differentFlag ^ sources_exuOutput_7_valid_compare; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_7_valid_T_2 = stage2Redirect_valid & (sources_exuOutput_7_valid_flushItself |
    _sources_exuOutput_7_valid_T); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_8_valid_flushItself_T_1 = {io_writeback_0_8_bits_uop_robIdx_flag,
    io_writeback_0_8_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_8_valid_flushItself_T_3 = _sources_exuOutput_8_valid_flushItself_T_1 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_8_valid_flushItself = stage2Redirect_bits_level & _sources_exuOutput_8_valid_flushItself_T_3; // @[Rob.scala 35:51]
  wire  sources_exuOutput_8_valid_differentFlag = io_writeback_0_8_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_8_valid_compare = io_writeback_0_8_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_8_valid_T = sources_exuOutput_8_valid_differentFlag ^ sources_exuOutput_8_valid_compare; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_8_valid_T_2 = stage2Redirect_valid & (sources_exuOutput_8_valid_flushItself |
    _sources_exuOutput_8_valid_T); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_9_valid_flushItself_T_1 = {io_writeback_0_9_bits_uop_robIdx_flag,
    io_writeback_0_9_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_9_valid_flushItself_T_3 = _sources_exuOutput_9_valid_flushItself_T_1 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_9_valid_flushItself = stage2Redirect_bits_level & _sources_exuOutput_9_valid_flushItself_T_3; // @[Rob.scala 35:51]
  wire  sources_exuOutput_9_valid_differentFlag = io_writeback_0_9_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_9_valid_compare = io_writeback_0_9_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_9_valid_T = sources_exuOutput_9_valid_differentFlag ^ sources_exuOutput_9_valid_compare; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_9_valid_T_2 = stage2Redirect_valid & (sources_exuOutput_9_valid_flushItself |
    _sources_exuOutput_9_valid_T); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_10_valid_flushItself_T_1 = {io_writeback_0_10_bits_uop_robIdx_flag,
    io_writeback_0_10_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_10_valid_flushItself_T_3 = _sources_exuOutput_10_valid_flushItself_T_1 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_10_valid_flushItself = stage2Redirect_bits_level & _sources_exuOutput_10_valid_flushItself_T_3
    ; // @[Rob.scala 35:51]
  wire  sources_exuOutput_10_valid_differentFlag = io_writeback_0_10_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_10_valid_compare = io_writeback_0_10_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_10_valid_T = sources_exuOutput_10_valid_differentFlag ^ sources_exuOutput_10_valid_compare; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_10_valid_T_2 = stage2Redirect_valid & (sources_exuOutput_10_valid_flushItself |
    _sources_exuOutput_10_valid_T); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_11_valid_flushItself_T_1 = {io_writeback_0_11_bits_uop_robIdx_flag,
    io_writeback_0_11_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_11_valid_flushItself_T_3 = _sources_exuOutput_11_valid_flushItself_T_1 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_11_valid_flushItself = stage2Redirect_bits_level & _sources_exuOutput_11_valid_flushItself_T_3
    ; // @[Rob.scala 35:51]
  wire  sources_exuOutput_11_valid_differentFlag = io_writeback_0_11_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_11_valid_compare = io_writeback_0_11_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_11_valid_T = sources_exuOutput_11_valid_differentFlag ^ sources_exuOutput_11_valid_compare; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_11_valid_T_2 = stage2Redirect_valid & (sources_exuOutput_11_valid_flushItself |
    _sources_exuOutput_11_valid_T); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_12_valid_flushItself_T_1 = {io_writeback_0_12_bits_uop_robIdx_flag,
    io_writeback_0_12_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_12_valid_flushItself_T_3 = _sources_exuOutput_12_valid_flushItself_T_1 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_12_valid_flushItself = stage2Redirect_bits_level & _sources_exuOutput_12_valid_flushItself_T_3
    ; // @[Rob.scala 35:51]
  wire  sources_exuOutput_12_valid_differentFlag = io_writeback_0_12_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_12_valid_compare = io_writeback_0_12_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_12_valid_T = sources_exuOutput_12_valid_differentFlag ^ sources_exuOutput_12_valid_compare; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_12_valid_T_2 = stage2Redirect_valid & (sources_exuOutput_12_valid_flushItself |
    _sources_exuOutput_12_valid_T); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_0_valid_flushItself_T_5 = {io_writeback_1_0_bits_uop_robIdx_flag,
    io_writeback_1_0_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_0_valid_flushItself_T_7 = _sources_exuOutput_0_valid_flushItself_T_5 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_0_valid_flushItself_1 = stage2Redirect_bits_level & _sources_exuOutput_0_valid_flushItself_T_7
    ; // @[Rob.scala 35:51]
  wire  sources_exuOutput_0_valid_differentFlag_1 = io_writeback_1_0_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_0_valid_compare_1 = io_writeback_1_0_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_0_valid_T_5 = sources_exuOutput_0_valid_differentFlag_1 ^ sources_exuOutput_0_valid_compare_1
    ; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_0_valid_T_7 = stage2Redirect_valid & (sources_exuOutput_0_valid_flushItself_1 |
    _sources_exuOutput_0_valid_T_5); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_1_valid_flushItself_T_5 = {io_writeback_1_1_bits_uop_robIdx_flag,
    io_writeback_1_1_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_1_valid_flushItself_T_7 = _sources_exuOutput_1_valid_flushItself_T_5 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_1_valid_flushItself_1 = stage2Redirect_bits_level & _sources_exuOutput_1_valid_flushItself_T_7
    ; // @[Rob.scala 35:51]
  wire  sources_exuOutput_1_valid_differentFlag_1 = io_writeback_1_1_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_1_valid_compare_1 = io_writeback_1_1_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_1_valid_T_5 = sources_exuOutput_1_valid_differentFlag_1 ^ sources_exuOutput_1_valid_compare_1
    ; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_1_valid_T_7 = stage2Redirect_valid & (sources_exuOutput_1_valid_flushItself_1 |
    _sources_exuOutput_1_valid_T_5); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_2_valid_flushItself_T_5 = {io_writeback_1_2_bits_uop_robIdx_flag,
    io_writeback_1_2_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_2_valid_flushItself_T_7 = _sources_exuOutput_2_valid_flushItself_T_5 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_2_valid_flushItself_1 = stage2Redirect_bits_level & _sources_exuOutput_2_valid_flushItself_T_7
    ; // @[Rob.scala 35:51]
  wire  sources_exuOutput_2_valid_differentFlag_1 = io_writeback_1_2_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_2_valid_compare_1 = io_writeback_1_2_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_2_valid_T_5 = sources_exuOutput_2_valid_differentFlag_1 ^ sources_exuOutput_2_valid_compare_1
    ; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_2_valid_T_7 = stage2Redirect_valid & (sources_exuOutput_2_valid_flushItself_1 |
    _sources_exuOutput_2_valid_T_5); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_3_valid_flushItself_T_5 = {io_writeback_1_3_bits_uop_robIdx_flag,
    io_writeback_1_3_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_3_valid_flushItself_T_7 = _sources_exuOutput_3_valid_flushItself_T_5 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_3_valid_flushItself_1 = stage2Redirect_bits_level & _sources_exuOutput_3_valid_flushItself_T_7
    ; // @[Rob.scala 35:51]
  wire  sources_exuOutput_3_valid_differentFlag_1 = io_writeback_1_3_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_3_valid_compare_1 = io_writeback_1_3_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_3_valid_T_5 = sources_exuOutput_3_valid_differentFlag_1 ^ sources_exuOutput_3_valid_compare_1
    ; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_3_valid_T_7 = stage2Redirect_valid & (sources_exuOutput_3_valid_flushItself_1 |
    _sources_exuOutput_3_valid_T_5); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_4_valid_flushItself_T_5 = {io_writeback_1_4_bits_uop_robIdx_flag,
    io_writeback_1_4_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_4_valid_flushItself_T_7 = _sources_exuOutput_4_valid_flushItself_T_5 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_4_valid_flushItself_1 = stage2Redirect_bits_level & _sources_exuOutput_4_valid_flushItself_T_7
    ; // @[Rob.scala 35:51]
  wire  sources_exuOutput_4_valid_differentFlag_1 = io_writeback_1_4_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_4_valid_compare_1 = io_writeback_1_4_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_4_valid_T_5 = sources_exuOutput_4_valid_differentFlag_1 ^ sources_exuOutput_4_valid_compare_1
    ; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_4_valid_T_7 = stage2Redirect_valid & (sources_exuOutput_4_valid_flushItself_1 |
    _sources_exuOutput_4_valid_T_5); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_5_valid_flushItself_T_5 = {io_writeback_1_5_bits_uop_robIdx_flag,
    io_writeback_1_5_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_5_valid_flushItself_T_7 = _sources_exuOutput_5_valid_flushItself_T_5 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_5_valid_flushItself_1 = stage2Redirect_bits_level & _sources_exuOutput_5_valid_flushItself_T_7
    ; // @[Rob.scala 35:51]
  wire  sources_exuOutput_5_valid_differentFlag_1 = io_writeback_1_5_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_5_valid_compare_1 = io_writeback_1_5_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_5_valid_T_5 = sources_exuOutput_5_valid_differentFlag_1 ^ sources_exuOutput_5_valid_compare_1
    ; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_5_valid_T_7 = stage2Redirect_valid & (sources_exuOutput_5_valid_flushItself_1 |
    _sources_exuOutput_5_valid_T_5); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_6_valid_flushItself_T_5 = {io_writeback_1_6_bits_uop_robIdx_flag,
    io_writeback_1_6_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_6_valid_flushItself_T_7 = _sources_exuOutput_6_valid_flushItself_T_5 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_6_valid_flushItself_1 = stage2Redirect_bits_level & _sources_exuOutput_6_valid_flushItself_T_7
    ; // @[Rob.scala 35:51]
  wire  sources_exuOutput_6_valid_differentFlag_1 = io_writeback_1_6_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_6_valid_compare_1 = io_writeback_1_6_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_6_valid_T_5 = sources_exuOutput_6_valid_differentFlag_1 ^ sources_exuOutput_6_valid_compare_1
    ; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_6_valid_T_7 = stage2Redirect_valid & (sources_exuOutput_6_valid_flushItself_1 |
    _sources_exuOutput_6_valid_T_5); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_7_valid_flushItself_T_5 = {io_writeback_1_7_bits_uop_robIdx_flag,
    io_writeback_1_7_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_7_valid_flushItself_T_7 = _sources_exuOutput_7_valid_flushItself_T_5 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_7_valid_flushItself_1 = stage2Redirect_bits_level & _sources_exuOutput_7_valid_flushItself_T_7
    ; // @[Rob.scala 35:51]
  wire  sources_exuOutput_7_valid_differentFlag_1 = io_writeback_1_7_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_7_valid_compare_1 = io_writeback_1_7_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_7_valid_T_5 = sources_exuOutput_7_valid_differentFlag_1 ^ sources_exuOutput_7_valid_compare_1
    ; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_7_valid_T_7 = stage2Redirect_valid & (sources_exuOutput_7_valid_flushItself_1 |
    _sources_exuOutput_7_valid_T_5); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_8_valid_flushItself_T_5 = {io_writeback_1_8_bits_uop_robIdx_flag,
    io_writeback_1_8_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_8_valid_flushItself_T_7 = _sources_exuOutput_8_valid_flushItself_T_5 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_8_valid_flushItself_1 = stage2Redirect_bits_level & _sources_exuOutput_8_valid_flushItself_T_7
    ; // @[Rob.scala 35:51]
  wire  sources_exuOutput_8_valid_differentFlag_1 = io_writeback_1_8_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_8_valid_compare_1 = io_writeback_1_8_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_8_valid_T_5 = sources_exuOutput_8_valid_differentFlag_1 ^ sources_exuOutput_8_valid_compare_1
    ; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_8_valid_T_7 = stage2Redirect_valid & (sources_exuOutput_8_valid_flushItself_1 |
    _sources_exuOutput_8_valid_T_5); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_9_valid_flushItself_T_5 = {io_writeback_1_9_bits_uop_robIdx_flag,
    io_writeback_1_9_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_9_valid_flushItself_T_7 = _sources_exuOutput_9_valid_flushItself_T_5 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_9_valid_flushItself_1 = stage2Redirect_bits_level & _sources_exuOutput_9_valid_flushItself_T_7
    ; // @[Rob.scala 35:51]
  wire  sources_exuOutput_9_valid_differentFlag_1 = io_writeback_1_9_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_9_valid_compare_1 = io_writeback_1_9_bits_uop_robIdx_value > stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_9_valid_T_5 = sources_exuOutput_9_valid_differentFlag_1 ^ sources_exuOutput_9_valid_compare_1
    ; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_9_valid_T_7 = stage2Redirect_valid & (sources_exuOutput_9_valid_flushItself_1 |
    _sources_exuOutput_9_valid_T_5); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_10_valid_flushItself_T_5 = {io_writeback_1_10_bits_uop_robIdx_flag,
    io_writeback_1_10_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_10_valid_flushItself_T_7 = _sources_exuOutput_10_valid_flushItself_T_5 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_10_valid_flushItself_1 = stage2Redirect_bits_level &
    _sources_exuOutput_10_valid_flushItself_T_7; // @[Rob.scala 35:51]
  wire  sources_exuOutput_10_valid_differentFlag_1 = io_writeback_1_10_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_10_valid_compare_1 = io_writeback_1_10_bits_uop_robIdx_value >
    stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_10_valid_T_5 = sources_exuOutput_10_valid_differentFlag_1 ^
    sources_exuOutput_10_valid_compare_1; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_10_valid_T_7 = stage2Redirect_valid & (sources_exuOutput_10_valid_flushItself_1 |
    _sources_exuOutput_10_valid_T_5); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_11_valid_flushItself_T_5 = {io_writeback_1_11_bits_uop_robIdx_flag,
    io_writeback_1_11_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_11_valid_flushItself_T_7 = _sources_exuOutput_11_valid_flushItself_T_5 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_11_valid_flushItself_1 = stage2Redirect_bits_level &
    _sources_exuOutput_11_valid_flushItself_T_7; // @[Rob.scala 35:51]
  wire  sources_exuOutput_11_valid_differentFlag_1 = io_writeback_1_11_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_11_valid_compare_1 = io_writeback_1_11_bits_uop_robIdx_value >
    stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_11_valid_T_5 = sources_exuOutput_11_valid_differentFlag_1 ^
    sources_exuOutput_11_valid_compare_1; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_11_valid_T_7 = stage2Redirect_valid & (sources_exuOutput_11_valid_flushItself_1 |
    _sources_exuOutput_11_valid_T_5); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_12_valid_flushItself_T_5 = {io_writeback_1_12_bits_uop_robIdx_flag,
    io_writeback_1_12_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_12_valid_flushItself_T_7 = _sources_exuOutput_12_valid_flushItself_T_5 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_12_valid_flushItself_1 = stage2Redirect_bits_level &
    _sources_exuOutput_12_valid_flushItself_T_7; // @[Rob.scala 35:51]
  wire  sources_exuOutput_12_valid_differentFlag_1 = io_writeback_1_12_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_12_valid_compare_1 = io_writeback_1_12_bits_uop_robIdx_value >
    stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_12_valid_T_5 = sources_exuOutput_12_valid_differentFlag_1 ^
    sources_exuOutput_12_valid_compare_1; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_12_valid_T_7 = stage2Redirect_valid & (sources_exuOutput_12_valid_flushItself_1 |
    _sources_exuOutput_12_valid_T_5); // @[Rob.scala 36:20]
  wire [7:0] _sources_exuOutput_13_valid_flushItself_T_5 = {io_writeback_1_13_bits_uop_robIdx_flag,
    io_writeback_1_13_bits_uop_robIdx_value}; // @[CircularQueuePtr.scala 62:50]
  wire  _sources_exuOutput_13_valid_flushItself_T_7 = _sources_exuOutput_13_valid_flushItself_T_5 ==
    _exuRedirect_killedByOlder_flushItself_T_2; // @[CircularQueuePtr.scala 62:52]
  wire  sources_exuOutput_13_valid_flushItself_1 = stage2Redirect_bits_level &
    _sources_exuOutput_13_valid_flushItself_T_7; // @[Rob.scala 35:51]
  wire  sources_exuOutput_13_valid_differentFlag_1 = io_writeback_1_13_bits_uop_robIdx_flag ^
    stage2Redirect_bits_robIdx_flag; // @[CircularQueuePtr.scala 85:35]
  wire  sources_exuOutput_13_valid_compare_1 = io_writeback_1_13_bits_uop_robIdx_value >
    stage2Redirect_bits_robIdx_value; // @[CircularQueuePtr.scala 86:30]
  wire  _sources_exuOutput_13_valid_T_5 = sources_exuOutput_13_valid_differentFlag_1 ^
    sources_exuOutput_13_valid_compare_1; // @[CircularQueuePtr.scala 87:19]
  wire  _sources_exuOutput_13_valid_T_7 = stage2Redirect_valid & (sources_exuOutput_13_valid_flushItself_1 |
    _sources_exuOutput_13_valid_T_5); // @[Rob.scala 36:20]
  reg  sources_source_exuOutput_5_valid_REG; // @[CtrlBlock.scala 272:33]
  reg  sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_8; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_9; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_11; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_uop_ctrl_flushPipe; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_uop_robIdx_flag; // @[CtrlBlock.scala 273:32]
  reg [6:0] sources_source_exuOutput_5_bits_REG_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg [4:0] sources_source_exuOutput_5_bits_REG_fflags; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_6_valid_REG; // @[CtrlBlock.scala 272:33]
  reg [6:0] sources_source_exuOutput_6_bits_REG_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg [4:0] sources_source_exuOutput_6_bits_REG_fflags; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_7_valid_REG; // @[CtrlBlock.scala 272:33]
  reg [6:0] sources_source_exuOutput_7_bits_REG_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg [4:0] sources_source_exuOutput_7_bits_REG_fflags; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_8_valid_REG; // @[CtrlBlock.scala 272:33]
  reg [6:0] sources_source_exuOutput_8_bits_REG_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg [4:0] sources_source_exuOutput_8_bits_REG_fflags; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_valid_REG; // @[CtrlBlock.scala 272:33]
  reg  sources_source_exuOutput_9_bits_REG_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_uop_ctrl_flushPipe; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_uop_ctrl_replayInst; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_uop_robIdx_flag; // @[CtrlBlock.scala 273:32]
  reg [6:0] sources_source_exuOutput_9_bits_REG_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_valid_REG; // @[CtrlBlock.scala 272:33]
  reg  sources_source_exuOutput_10_bits_REG_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_uop_ctrl_flushPipe; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_uop_ctrl_replayInst; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_uop_robIdx_flag; // @[CtrlBlock.scala 273:32]
  reg [6:0] sources_source_exuOutput_10_bits_REG_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_valid_REG; // @[CtrlBlock.scala 272:33]
  reg  sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_6; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_7; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_15; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_uop_robIdx_flag; // @[CtrlBlock.scala 273:32]
  reg [6:0] sources_source_exuOutput_11_bits_REG_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_12_valid_REG; // @[CtrlBlock.scala 272:33]
  reg  sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_6; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_7; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_15; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_12_bits_REG_uop_robIdx_flag; // @[CtrlBlock.scala 273:32]
  reg [6:0] sources_source_exuOutput_12_bits_REG_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_0_valid_REG_3; // @[CtrlBlock.scala 272:33]
  reg  sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
  reg [6:0] sources_source_exuOutput_0_bits_REG_3_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_0_bits_REG_3_redirectValid; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_0_bits_REG_3_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_1_valid_REG_3; // @[CtrlBlock.scala 272:33]
  reg  sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
  reg [6:0] sources_source_exuOutput_1_bits_REG_3_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_1_bits_REG_3_redirectValid; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_1_bits_REG_3_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_2_valid_REG_3; // @[CtrlBlock.scala 272:33]
  reg  sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
  reg [6:0] sources_source_exuOutput_2_bits_REG_3_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_2_bits_REG_3_redirectValid; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_2_bits_REG_3_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_3_valid_REG_3; // @[CtrlBlock.scala 272:33]
  reg  sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
  reg [6:0] sources_source_exuOutput_3_bits_REG_3_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_3_bits_REG_3_redirectValid; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_3_bits_REG_3_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_4_valid_REG_3; // @[CtrlBlock.scala 272:33]
  reg  sources_source_exuOutput_4_bits_REG_3_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_4_bits_REG_3_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_4_bits_REG_3_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_4_bits_REG_3_uop_ctrl_flushPipe; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_4_bits_REG_3_uop_ctrl_replayInst; // @[CtrlBlock.scala 273:32]
  reg [6:0] sources_source_exuOutput_4_bits_REG_3_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_4_bits_REG_3_debug_isMMIO; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_valid_REG_3; // @[CtrlBlock.scala 272:33]
  reg  sources_source_exuOutput_5_bits_REG_3_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_3_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_3_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_3_uop_ctrl_flushPipe; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_3_uop_ctrl_replayInst; // @[CtrlBlock.scala 273:32]
  reg [6:0] sources_source_exuOutput_5_bits_REG_3_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_5_bits_REG_3_debug_isMMIO; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_6_valid_REG_3; // @[CtrlBlock.scala 272:33]
  reg  sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_8; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_9; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_11; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_6_bits_REG_3_uop_ctrl_flushPipe; // @[CtrlBlock.scala 273:32]
  reg [6:0] sources_source_exuOutput_6_bits_REG_3_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_6_bits_REG_3_redirectValid; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_6_bits_REG_3_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_6_bits_REG_3_debug_isPerfCnt; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_7_valid_REG_3; // @[CtrlBlock.scala 272:33]
  reg  sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
  reg [6:0] sources_source_exuOutput_7_bits_REG_3_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_8_valid_REG_3; // @[CtrlBlock.scala 272:33]
  reg  sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
  reg [6:0] sources_source_exuOutput_8_bits_REG_3_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_valid_REG_3; // @[CtrlBlock.scala 272:33]
  reg  sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_8; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_9; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_11; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_3_uop_ctrl_flushPipe; // @[CtrlBlock.scala 273:32]
  reg [6:0] sources_source_exuOutput_9_bits_REG_3_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_3_redirectValid; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_3_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_9_bits_REG_3_debug_isPerfCnt; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_valid_REG_3; // @[CtrlBlock.scala 272:33]
  reg  sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_6; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_7; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_15; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
  reg [6:0] sources_source_exuOutput_10_bits_REG_3_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_3_redirectValid; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_3_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_3_debug_isMMIO; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_10_bits_REG_3_debug_isPerfCnt; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_valid_REG_3; // @[CtrlBlock.scala 272:33]
  reg  sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_6; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_7; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_15; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
  reg [6:0] sources_source_exuOutput_11_bits_REG_3_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_3_redirectValid; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_3_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_3_debug_isMMIO; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_11_bits_REG_3_debug_isPerfCnt; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_12_valid_REG_3; // @[CtrlBlock.scala 272:33]
  reg [6:0] sources_source_exuOutput_12_bits_REG_3_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg  sources_source_exuOutput_13_valid_REG_3; // @[CtrlBlock.scala 272:33]
  reg [6:0] sources_source_exuOutput_13_bits_REG_3_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
  reg [2:0] io_robio_toCSR_perfinfo_retiredInstr_REG; // @[CtrlBlock.scala 469:50]
  reg  pfevent_io_distribute_csr_REG_wvalid; // @[CtrlBlock.scala 482:39]
  reg [11:0] pfevent_io_distribute_csr_REG_waddr; // @[CtrlBlock.scala 482:39]
  reg [63:0] pfevent_io_distribute_csr_REG_wdata; // @[CtrlBlock.scala 482:39]
  reg [5:0] io_perf_0_value_REG; // @[PerfCounterUtils.scala 189:35]
  reg [5:0] io_perf_0_value_REG_1; // @[PerfCounterUtils.scala 189:27]
  reg [5:0] io_perf_1_value_REG; // @[PerfCounterUtils.scala 189:35]
  reg [5:0] io_perf_1_value_REG_1; // @[PerfCounterUtils.scala 189:27]
  reg [5:0] io_perf_2_value_REG; // @[PerfCounterUtils.scala 189:35]
  reg [5:0] io_perf_2_value_REG_1; // @[PerfCounterUtils.scala 189:27]
  reg [5:0] io_perf_3_value_REG; // @[PerfCounterUtils.scala 189:35]
  reg [5:0] io_perf_3_value_REG_1; // @[PerfCounterUtils.scala 189:27]
  reg [5:0] io_perf_4_value_REG; // @[PerfCounterUtils.scala 189:35]
  reg [5:0] io_perf_4_value_REG_1; // @[PerfCounterUtils.scala 189:27]
  reg [5:0] io_perf_5_value_REG; // @[PerfCounterUtils.scala 189:35]
  reg [5:0] io_perf_5_value_REG_1; // @[PerfCounterUtils.scala 189:27]
  reg [5:0] io_perf_6_value_REG; // @[PerfCounterUtils.scala 189:35]
  reg [5:0] io_perf_6_value_REG_1; // @[PerfCounterUtils.scala 189:27]
  reg [5:0] io_perf_7_value_REG; // @[PerfCounterUtils.scala 189:35]
  reg [5:0] io_perf_7_value_REG_1; // @[PerfCounterUtils.scala 189:27]
  Rob rob ( // @[CtrlBlock.scala 202:23]
    .clock(rob_clock),
    .reset(rob_reset),
    .io_hartId(rob_io_hartId),
    .io_redirect_valid(rob_io_redirect_valid),
    .io_redirect_bits_robIdx_flag(rob_io_redirect_bits_robIdx_flag),
    .io_redirect_bits_robIdx_value(rob_io_redirect_bits_robIdx_value),
    .io_redirect_bits_level(rob_io_redirect_bits_level),
    .io_enq_canAccept(rob_io_enq_canAccept),
    .io_enq_isEmpty(rob_io_enq_isEmpty),
    .io_enq_needAlloc_0(rob_io_enq_needAlloc_0),
    .io_enq_needAlloc_1(rob_io_enq_needAlloc_1),
    .io_enq_needAlloc_2(rob_io_enq_needAlloc_2),
    .io_enq_needAlloc_3(rob_io_enq_needAlloc_3),
    .io_enq_req_0_valid(rob_io_enq_req_0_valid),
    .io_enq_req_0_bits_cf_exceptionVec_1(rob_io_enq_req_0_bits_cf_exceptionVec_1),
    .io_enq_req_0_bits_cf_exceptionVec_2(rob_io_enq_req_0_bits_cf_exceptionVec_2),
    .io_enq_req_0_bits_cf_exceptionVec_12(rob_io_enq_req_0_bits_cf_exceptionVec_12),
    .io_enq_req_0_bits_cf_trigger_frontendHit_0(rob_io_enq_req_0_bits_cf_trigger_frontendHit_0),
    .io_enq_req_0_bits_cf_trigger_frontendHit_1(rob_io_enq_req_0_bits_cf_trigger_frontendHit_1),
    .io_enq_req_0_bits_cf_trigger_frontendHit_2(rob_io_enq_req_0_bits_cf_trigger_frontendHit_2),
    .io_enq_req_0_bits_cf_trigger_frontendHit_3(rob_io_enq_req_0_bits_cf_trigger_frontendHit_3),
    .io_enq_req_0_bits_cf_pd_isRVC(rob_io_enq_req_0_bits_cf_pd_isRVC),
    .io_enq_req_0_bits_cf_crossPageIPFFix(rob_io_enq_req_0_bits_cf_crossPageIPFFix),
    .io_enq_req_0_bits_cf_loadWaitBit(rob_io_enq_req_0_bits_cf_loadWaitBit),
    .io_enq_req_0_bits_cf_ftqPtr_flag(rob_io_enq_req_0_bits_cf_ftqPtr_flag),
    .io_enq_req_0_bits_cf_ftqPtr_value(rob_io_enq_req_0_bits_cf_ftqPtr_value),
    .io_enq_req_0_bits_cf_ftqOffset(rob_io_enq_req_0_bits_cf_ftqOffset),
    .io_enq_req_0_bits_ctrl_ldest(rob_io_enq_req_0_bits_ctrl_ldest),
    .io_enq_req_0_bits_ctrl_fuType(rob_io_enq_req_0_bits_ctrl_fuType),
    .io_enq_req_0_bits_ctrl_fuOpType(rob_io_enq_req_0_bits_ctrl_fuOpType),
    .io_enq_req_0_bits_ctrl_rfWen(rob_io_enq_req_0_bits_ctrl_rfWen),
    .io_enq_req_0_bits_ctrl_fpWen(rob_io_enq_req_0_bits_ctrl_fpWen),
    .io_enq_req_0_bits_ctrl_isRVCORETrap(rob_io_enq_req_0_bits_ctrl_isRVCORETrap),
    .io_enq_req_0_bits_ctrl_noSpecExec(rob_io_enq_req_0_bits_ctrl_noSpecExec),
    .io_enq_req_0_bits_ctrl_blockBackward(rob_io_enq_req_0_bits_ctrl_blockBackward),
    .io_enq_req_0_bits_ctrl_flushPipe(rob_io_enq_req_0_bits_ctrl_flushPipe),
    .io_enq_req_0_bits_ctrl_commitType(rob_io_enq_req_0_bits_ctrl_commitType),
    .io_enq_req_0_bits_ctrl_fpu_wflags(rob_io_enq_req_0_bits_ctrl_fpu_wflags),
    .io_enq_req_0_bits_ctrl_isMove(rob_io_enq_req_0_bits_ctrl_isMove),
    .io_enq_req_0_bits_ctrl_singleStep(rob_io_enq_req_0_bits_ctrl_singleStep),
    .io_enq_req_0_bits_pdest(rob_io_enq_req_0_bits_pdest),
    .io_enq_req_0_bits_old_pdest(rob_io_enq_req_0_bits_old_pdest),
    .io_enq_req_0_bits_robIdx_flag(rob_io_enq_req_0_bits_robIdx_flag),
    .io_enq_req_0_bits_robIdx_value(rob_io_enq_req_0_bits_robIdx_value),
    .io_enq_req_0_bits_eliminatedMove(rob_io_enq_req_0_bits_eliminatedMove),
    .io_enq_req_1_valid(rob_io_enq_req_1_valid),
    .io_enq_req_1_bits_cf_exceptionVec_1(rob_io_enq_req_1_bits_cf_exceptionVec_1),
    .io_enq_req_1_bits_cf_exceptionVec_2(rob_io_enq_req_1_bits_cf_exceptionVec_2),
    .io_enq_req_1_bits_cf_exceptionVec_12(rob_io_enq_req_1_bits_cf_exceptionVec_12),
    .io_enq_req_1_bits_cf_trigger_frontendHit_0(rob_io_enq_req_1_bits_cf_trigger_frontendHit_0),
    .io_enq_req_1_bits_cf_trigger_frontendHit_1(rob_io_enq_req_1_bits_cf_trigger_frontendHit_1),
    .io_enq_req_1_bits_cf_trigger_frontendHit_2(rob_io_enq_req_1_bits_cf_trigger_frontendHit_2),
    .io_enq_req_1_bits_cf_trigger_frontendHit_3(rob_io_enq_req_1_bits_cf_trigger_frontendHit_3),
    .io_enq_req_1_bits_cf_pd_isRVC(rob_io_enq_req_1_bits_cf_pd_isRVC),
    .io_enq_req_1_bits_cf_crossPageIPFFix(rob_io_enq_req_1_bits_cf_crossPageIPFFix),
    .io_enq_req_1_bits_cf_loadWaitBit(rob_io_enq_req_1_bits_cf_loadWaitBit),
    .io_enq_req_1_bits_cf_ftqPtr_flag(rob_io_enq_req_1_bits_cf_ftqPtr_flag),
    .io_enq_req_1_bits_cf_ftqPtr_value(rob_io_enq_req_1_bits_cf_ftqPtr_value),
    .io_enq_req_1_bits_cf_ftqOffset(rob_io_enq_req_1_bits_cf_ftqOffset),
    .io_enq_req_1_bits_ctrl_ldest(rob_io_enq_req_1_bits_ctrl_ldest),
    .io_enq_req_1_bits_ctrl_fuType(rob_io_enq_req_1_bits_ctrl_fuType),
    .io_enq_req_1_bits_ctrl_fuOpType(rob_io_enq_req_1_bits_ctrl_fuOpType),
    .io_enq_req_1_bits_ctrl_rfWen(rob_io_enq_req_1_bits_ctrl_rfWen),
    .io_enq_req_1_bits_ctrl_fpWen(rob_io_enq_req_1_bits_ctrl_fpWen),
    .io_enq_req_1_bits_ctrl_isRVCORETrap(rob_io_enq_req_1_bits_ctrl_isRVCORETrap),
    .io_enq_req_1_bits_ctrl_noSpecExec(rob_io_enq_req_1_bits_ctrl_noSpecExec),
    .io_enq_req_1_bits_ctrl_blockBackward(rob_io_enq_req_1_bits_ctrl_blockBackward),
    .io_enq_req_1_bits_ctrl_flushPipe(rob_io_enq_req_1_bits_ctrl_flushPipe),
    .io_enq_req_1_bits_ctrl_commitType(rob_io_enq_req_1_bits_ctrl_commitType),
    .io_enq_req_1_bits_ctrl_fpu_wflags(rob_io_enq_req_1_bits_ctrl_fpu_wflags),
    .io_enq_req_1_bits_ctrl_isMove(rob_io_enq_req_1_bits_ctrl_isMove),
    .io_enq_req_1_bits_ctrl_singleStep(rob_io_enq_req_1_bits_ctrl_singleStep),
    .io_enq_req_1_bits_pdest(rob_io_enq_req_1_bits_pdest),
    .io_enq_req_1_bits_old_pdest(rob_io_enq_req_1_bits_old_pdest),
    .io_enq_req_1_bits_robIdx_flag(rob_io_enq_req_1_bits_robIdx_flag),
    .io_enq_req_1_bits_robIdx_value(rob_io_enq_req_1_bits_robIdx_value),
    .io_enq_req_1_bits_eliminatedMove(rob_io_enq_req_1_bits_eliminatedMove),
    .io_enq_req_2_valid(rob_io_enq_req_2_valid),
    .io_enq_req_2_bits_cf_exceptionVec_1(rob_io_enq_req_2_bits_cf_exceptionVec_1),
    .io_enq_req_2_bits_cf_exceptionVec_2(rob_io_enq_req_2_bits_cf_exceptionVec_2),
    .io_enq_req_2_bits_cf_exceptionVec_12(rob_io_enq_req_2_bits_cf_exceptionVec_12),
    .io_enq_req_2_bits_cf_trigger_frontendHit_0(rob_io_enq_req_2_bits_cf_trigger_frontendHit_0),
    .io_enq_req_2_bits_cf_trigger_frontendHit_1(rob_io_enq_req_2_bits_cf_trigger_frontendHit_1),
    .io_enq_req_2_bits_cf_trigger_frontendHit_2(rob_io_enq_req_2_bits_cf_trigger_frontendHit_2),
    .io_enq_req_2_bits_cf_trigger_frontendHit_3(rob_io_enq_req_2_bits_cf_trigger_frontendHit_3),
    .io_enq_req_2_bits_cf_pd_isRVC(rob_io_enq_req_2_bits_cf_pd_isRVC),
    .io_enq_req_2_bits_cf_crossPageIPFFix(rob_io_enq_req_2_bits_cf_crossPageIPFFix),
    .io_enq_req_2_bits_cf_loadWaitBit(rob_io_enq_req_2_bits_cf_loadWaitBit),
    .io_enq_req_2_bits_cf_ftqPtr_flag(rob_io_enq_req_2_bits_cf_ftqPtr_flag),
    .io_enq_req_2_bits_cf_ftqPtr_value(rob_io_enq_req_2_bits_cf_ftqPtr_value),
    .io_enq_req_2_bits_cf_ftqOffset(rob_io_enq_req_2_bits_cf_ftqOffset),
    .io_enq_req_2_bits_ctrl_ldest(rob_io_enq_req_2_bits_ctrl_ldest),
    .io_enq_req_2_bits_ctrl_fuType(rob_io_enq_req_2_bits_ctrl_fuType),
    .io_enq_req_2_bits_ctrl_fuOpType(rob_io_enq_req_2_bits_ctrl_fuOpType),
    .io_enq_req_2_bits_ctrl_rfWen(rob_io_enq_req_2_bits_ctrl_rfWen),
    .io_enq_req_2_bits_ctrl_fpWen(rob_io_enq_req_2_bits_ctrl_fpWen),
    .io_enq_req_2_bits_ctrl_isRVCORETrap(rob_io_enq_req_2_bits_ctrl_isRVCORETrap),
    .io_enq_req_2_bits_ctrl_noSpecExec(rob_io_enq_req_2_bits_ctrl_noSpecExec),
    .io_enq_req_2_bits_ctrl_blockBackward(rob_io_enq_req_2_bits_ctrl_blockBackward),
    .io_enq_req_2_bits_ctrl_flushPipe(rob_io_enq_req_2_bits_ctrl_flushPipe),
    .io_enq_req_2_bits_ctrl_commitType(rob_io_enq_req_2_bits_ctrl_commitType),
    .io_enq_req_2_bits_ctrl_fpu_wflags(rob_io_enq_req_2_bits_ctrl_fpu_wflags),
    .io_enq_req_2_bits_ctrl_isMove(rob_io_enq_req_2_bits_ctrl_isMove),
    .io_enq_req_2_bits_ctrl_singleStep(rob_io_enq_req_2_bits_ctrl_singleStep),
    .io_enq_req_2_bits_pdest(rob_io_enq_req_2_bits_pdest),
    .io_enq_req_2_bits_old_pdest(rob_io_enq_req_2_bits_old_pdest),
    .io_enq_req_2_bits_robIdx_flag(rob_io_enq_req_2_bits_robIdx_flag),
    .io_enq_req_2_bits_robIdx_value(rob_io_enq_req_2_bits_robIdx_value),
    .io_enq_req_2_bits_eliminatedMove(rob_io_enq_req_2_bits_eliminatedMove),
    .io_enq_req_3_valid(rob_io_enq_req_3_valid),
    .io_enq_req_3_bits_cf_exceptionVec_1(rob_io_enq_req_3_bits_cf_exceptionVec_1),
    .io_enq_req_3_bits_cf_exceptionVec_2(rob_io_enq_req_3_bits_cf_exceptionVec_2),
    .io_enq_req_3_bits_cf_exceptionVec_12(rob_io_enq_req_3_bits_cf_exceptionVec_12),
    .io_enq_req_3_bits_cf_trigger_frontendHit_0(rob_io_enq_req_3_bits_cf_trigger_frontendHit_0),
    .io_enq_req_3_bits_cf_trigger_frontendHit_1(rob_io_enq_req_3_bits_cf_trigger_frontendHit_1),
    .io_enq_req_3_bits_cf_trigger_frontendHit_2(rob_io_enq_req_3_bits_cf_trigger_frontendHit_2),
    .io_enq_req_3_bits_cf_trigger_frontendHit_3(rob_io_enq_req_3_bits_cf_trigger_frontendHit_3),
    .io_enq_req_3_bits_cf_pd_isRVC(rob_io_enq_req_3_bits_cf_pd_isRVC),
    .io_enq_req_3_bits_cf_crossPageIPFFix(rob_io_enq_req_3_bits_cf_crossPageIPFFix),
    .io_enq_req_3_bits_cf_loadWaitBit(rob_io_enq_req_3_bits_cf_loadWaitBit),
    .io_enq_req_3_bits_cf_ftqPtr_flag(rob_io_enq_req_3_bits_cf_ftqPtr_flag),
    .io_enq_req_3_bits_cf_ftqPtr_value(rob_io_enq_req_3_bits_cf_ftqPtr_value),
    .io_enq_req_3_bits_cf_ftqOffset(rob_io_enq_req_3_bits_cf_ftqOffset),
    .io_enq_req_3_bits_ctrl_ldest(rob_io_enq_req_3_bits_ctrl_ldest),
    .io_enq_req_3_bits_ctrl_fuType(rob_io_enq_req_3_bits_ctrl_fuType),
    .io_enq_req_3_bits_ctrl_fuOpType(rob_io_enq_req_3_bits_ctrl_fuOpType),
    .io_enq_req_3_bits_ctrl_rfWen(rob_io_enq_req_3_bits_ctrl_rfWen),
    .io_enq_req_3_bits_ctrl_fpWen(rob_io_enq_req_3_bits_ctrl_fpWen),
    .io_enq_req_3_bits_ctrl_isRVCORETrap(rob_io_enq_req_3_bits_ctrl_isRVCORETrap),
    .io_enq_req_3_bits_ctrl_noSpecExec(rob_io_enq_req_3_bits_ctrl_noSpecExec),
    .io_enq_req_3_bits_ctrl_blockBackward(rob_io_enq_req_3_bits_ctrl_blockBackward),
    .io_enq_req_3_bits_ctrl_flushPipe(rob_io_enq_req_3_bits_ctrl_flushPipe),
    .io_enq_req_3_bits_ctrl_commitType(rob_io_enq_req_3_bits_ctrl_commitType),
    .io_enq_req_3_bits_ctrl_fpu_wflags(rob_io_enq_req_3_bits_ctrl_fpu_wflags),
    .io_enq_req_3_bits_ctrl_isMove(rob_io_enq_req_3_bits_ctrl_isMove),
    .io_enq_req_3_bits_ctrl_singleStep(rob_io_enq_req_3_bits_ctrl_singleStep),
    .io_enq_req_3_bits_pdest(rob_io_enq_req_3_bits_pdest),
    .io_enq_req_3_bits_old_pdest(rob_io_enq_req_3_bits_old_pdest),
    .io_enq_req_3_bits_robIdx_flag(rob_io_enq_req_3_bits_robIdx_flag),
    .io_enq_req_3_bits_robIdx_value(rob_io_enq_req_3_bits_robIdx_value),
    .io_enq_req_3_bits_eliminatedMove(rob_io_enq_req_3_bits_eliminatedMove),
    .io_flushOut_valid(rob_io_flushOut_valid),
    .io_flushOut_bits_robIdx_flag(rob_io_flushOut_bits_robIdx_flag),
    .io_flushOut_bits_robIdx_value(rob_io_flushOut_bits_robIdx_value),
    .io_flushOut_bits_ftqIdx_flag(rob_io_flushOut_bits_ftqIdx_flag),
    .io_flushOut_bits_ftqIdx_value(rob_io_flushOut_bits_ftqIdx_value),
    .io_flushOut_bits_ftqOffset(rob_io_flushOut_bits_ftqOffset),
    .io_flushOut_bits_level(rob_io_flushOut_bits_level),
    .io_exception_valid(rob_io_exception_valid),
    .io_exception_bits_uop_cf_exceptionVec_0(rob_io_exception_bits_uop_cf_exceptionVec_0),
    .io_exception_bits_uop_cf_exceptionVec_1(rob_io_exception_bits_uop_cf_exceptionVec_1),
    .io_exception_bits_uop_cf_exceptionVec_2(rob_io_exception_bits_uop_cf_exceptionVec_2),
    .io_exception_bits_uop_cf_exceptionVec_3(rob_io_exception_bits_uop_cf_exceptionVec_3),
    .io_exception_bits_uop_cf_exceptionVec_4(rob_io_exception_bits_uop_cf_exceptionVec_4),
    .io_exception_bits_uop_cf_exceptionVec_5(rob_io_exception_bits_uop_cf_exceptionVec_5),
    .io_exception_bits_uop_cf_exceptionVec_6(rob_io_exception_bits_uop_cf_exceptionVec_6),
    .io_exception_bits_uop_cf_exceptionVec_7(rob_io_exception_bits_uop_cf_exceptionVec_7),
    .io_exception_bits_uop_cf_exceptionVec_8(rob_io_exception_bits_uop_cf_exceptionVec_8),
    .io_exception_bits_uop_cf_exceptionVec_9(rob_io_exception_bits_uop_cf_exceptionVec_9),
    .io_exception_bits_uop_cf_exceptionVec_11(rob_io_exception_bits_uop_cf_exceptionVec_11),
    .io_exception_bits_uop_cf_exceptionVec_12(rob_io_exception_bits_uop_cf_exceptionVec_12),
    .io_exception_bits_uop_cf_exceptionVec_13(rob_io_exception_bits_uop_cf_exceptionVec_13),
    .io_exception_bits_uop_cf_exceptionVec_15(rob_io_exception_bits_uop_cf_exceptionVec_15),
    .io_exception_bits_uop_cf_trigger_frontendHit_0(rob_io_exception_bits_uop_cf_trigger_frontendHit_0),
    .io_exception_bits_uop_cf_trigger_frontendHit_1(rob_io_exception_bits_uop_cf_trigger_frontendHit_1),
    .io_exception_bits_uop_cf_trigger_frontendHit_2(rob_io_exception_bits_uop_cf_trigger_frontendHit_2),
    .io_exception_bits_uop_cf_trigger_frontendHit_3(rob_io_exception_bits_uop_cf_trigger_frontendHit_3),
    .io_exception_bits_uop_cf_trigger_backendHit_0(rob_io_exception_bits_uop_cf_trigger_backendHit_0),
    .io_exception_bits_uop_cf_trigger_backendHit_1(rob_io_exception_bits_uop_cf_trigger_backendHit_1),
    .io_exception_bits_uop_cf_trigger_backendHit_2(rob_io_exception_bits_uop_cf_trigger_backendHit_2),
    .io_exception_bits_uop_cf_trigger_backendHit_3(rob_io_exception_bits_uop_cf_trigger_backendHit_3),
    .io_exception_bits_uop_cf_trigger_backendHit_4(rob_io_exception_bits_uop_cf_trigger_backendHit_4),
    .io_exception_bits_uop_cf_trigger_backendHit_5(rob_io_exception_bits_uop_cf_trigger_backendHit_5),
    .io_exception_bits_uop_cf_crossPageIPFFix(rob_io_exception_bits_uop_cf_crossPageIPFFix),
    .io_exception_bits_uop_ctrl_commitType(rob_io_exception_bits_uop_ctrl_commitType),
    .io_exception_bits_uop_ctrl_singleStep(rob_io_exception_bits_uop_ctrl_singleStep),
    .io_exception_bits_isInterrupt(rob_io_exception_bits_isInterrupt),
    .io_writeback_1_0_valid(rob_io_writeback_1_0_valid),
    .io_writeback_1_0_bits_uop_cf_trigger_backendHit_0(rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_0),
    .io_writeback_1_0_bits_uop_cf_trigger_backendHit_1(rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_1),
    .io_writeback_1_0_bits_uop_cf_trigger_backendHit_2(rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_2),
    .io_writeback_1_0_bits_uop_cf_trigger_backendHit_3(rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_3),
    .io_writeback_1_0_bits_uop_cf_trigger_backendHit_4(rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_4),
    .io_writeback_1_0_bits_uop_cf_trigger_backendHit_5(rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_5),
    .io_writeback_1_0_bits_uop_robIdx_value(rob_io_writeback_1_0_bits_uop_robIdx_value),
    .io_writeback_1_0_bits_redirectValid(rob_io_writeback_1_0_bits_redirectValid),
    .io_writeback_1_0_bits_redirect_cfiUpdate_isMisPred(rob_io_writeback_1_0_bits_redirect_cfiUpdate_isMisPred),
    .io_writeback_1_1_valid(rob_io_writeback_1_1_valid),
    .io_writeback_1_1_bits_uop_cf_trigger_backendHit_0(rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_0),
    .io_writeback_1_1_bits_uop_cf_trigger_backendHit_1(rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_1),
    .io_writeback_1_1_bits_uop_cf_trigger_backendHit_2(rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_2),
    .io_writeback_1_1_bits_uop_cf_trigger_backendHit_3(rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_3),
    .io_writeback_1_1_bits_uop_cf_trigger_backendHit_4(rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_4),
    .io_writeback_1_1_bits_uop_cf_trigger_backendHit_5(rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_5),
    .io_writeback_1_1_bits_uop_robIdx_value(rob_io_writeback_1_1_bits_uop_robIdx_value),
    .io_writeback_1_1_bits_redirectValid(rob_io_writeback_1_1_bits_redirectValid),
    .io_writeback_1_1_bits_redirect_cfiUpdate_isMisPred(rob_io_writeback_1_1_bits_redirect_cfiUpdate_isMisPred),
    .io_writeback_1_2_valid(rob_io_writeback_1_2_valid),
    .io_writeback_1_2_bits_uop_cf_trigger_backendHit_0(rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_0),
    .io_writeback_1_2_bits_uop_cf_trigger_backendHit_1(rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_1),
    .io_writeback_1_2_bits_uop_cf_trigger_backendHit_2(rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_2),
    .io_writeback_1_2_bits_uop_cf_trigger_backendHit_3(rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_3),
    .io_writeback_1_2_bits_uop_cf_trigger_backendHit_4(rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_4),
    .io_writeback_1_2_bits_uop_cf_trigger_backendHit_5(rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_5),
    .io_writeback_1_2_bits_uop_robIdx_value(rob_io_writeback_1_2_bits_uop_robIdx_value),
    .io_writeback_1_2_bits_redirectValid(rob_io_writeback_1_2_bits_redirectValid),
    .io_writeback_1_2_bits_redirect_cfiUpdate_isMisPred(rob_io_writeback_1_2_bits_redirect_cfiUpdate_isMisPred),
    .io_writeback_1_3_valid(rob_io_writeback_1_3_valid),
    .io_writeback_1_3_bits_uop_cf_trigger_backendHit_0(rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_0),
    .io_writeback_1_3_bits_uop_cf_trigger_backendHit_1(rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_1),
    .io_writeback_1_3_bits_uop_cf_trigger_backendHit_2(rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_2),
    .io_writeback_1_3_bits_uop_cf_trigger_backendHit_3(rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_3),
    .io_writeback_1_3_bits_uop_cf_trigger_backendHit_4(rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_4),
    .io_writeback_1_3_bits_uop_cf_trigger_backendHit_5(rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_5),
    .io_writeback_1_3_bits_uop_robIdx_value(rob_io_writeback_1_3_bits_uop_robIdx_value),
    .io_writeback_1_3_bits_redirectValid(rob_io_writeback_1_3_bits_redirectValid),
    .io_writeback_1_3_bits_redirect_cfiUpdate_isMisPred(rob_io_writeback_1_3_bits_redirect_cfiUpdate_isMisPred),
    .io_writeback_1_4_valid(rob_io_writeback_1_4_valid),
    .io_writeback_1_4_bits_uop_cf_exceptionVec_4(rob_io_writeback_1_4_bits_uop_cf_exceptionVec_4),
    .io_writeback_1_4_bits_uop_cf_exceptionVec_5(rob_io_writeback_1_4_bits_uop_cf_exceptionVec_5),
    .io_writeback_1_4_bits_uop_cf_exceptionVec_13(rob_io_writeback_1_4_bits_uop_cf_exceptionVec_13),
    .io_writeback_1_4_bits_uop_cf_trigger_backendHit_0(rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_0),
    .io_writeback_1_4_bits_uop_cf_trigger_backendHit_1(rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_1),
    .io_writeback_1_4_bits_uop_cf_trigger_backendHit_2(rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_2),
    .io_writeback_1_4_bits_uop_cf_trigger_backendHit_3(rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_3),
    .io_writeback_1_4_bits_uop_cf_trigger_backendHit_4(rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_4),
    .io_writeback_1_4_bits_uop_cf_trigger_backendHit_5(rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_5),
    .io_writeback_1_4_bits_uop_ctrl_flushPipe(rob_io_writeback_1_4_bits_uop_ctrl_flushPipe),
    .io_writeback_1_4_bits_uop_ctrl_replayInst(rob_io_writeback_1_4_bits_uop_ctrl_replayInst),
    .io_writeback_1_4_bits_uop_robIdx_value(rob_io_writeback_1_4_bits_uop_robIdx_value),
    .io_writeback_1_4_bits_debug_isMMIO(rob_io_writeback_1_4_bits_debug_isMMIO),
    .io_writeback_1_5_valid(rob_io_writeback_1_5_valid),
    .io_writeback_1_5_bits_uop_cf_exceptionVec_4(rob_io_writeback_1_5_bits_uop_cf_exceptionVec_4),
    .io_writeback_1_5_bits_uop_cf_exceptionVec_5(rob_io_writeback_1_5_bits_uop_cf_exceptionVec_5),
    .io_writeback_1_5_bits_uop_cf_exceptionVec_13(rob_io_writeback_1_5_bits_uop_cf_exceptionVec_13),
    .io_writeback_1_5_bits_uop_cf_trigger_backendHit_0(rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_0),
    .io_writeback_1_5_bits_uop_cf_trigger_backendHit_1(rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_1),
    .io_writeback_1_5_bits_uop_cf_trigger_backendHit_2(rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_2),
    .io_writeback_1_5_bits_uop_cf_trigger_backendHit_3(rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_3),
    .io_writeback_1_5_bits_uop_cf_trigger_backendHit_4(rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_4),
    .io_writeback_1_5_bits_uop_cf_trigger_backendHit_5(rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_5),
    .io_writeback_1_5_bits_uop_ctrl_flushPipe(rob_io_writeback_1_5_bits_uop_ctrl_flushPipe),
    .io_writeback_1_5_bits_uop_ctrl_replayInst(rob_io_writeback_1_5_bits_uop_ctrl_replayInst),
    .io_writeback_1_5_bits_uop_robIdx_value(rob_io_writeback_1_5_bits_uop_robIdx_value),
    .io_writeback_1_5_bits_debug_isMMIO(rob_io_writeback_1_5_bits_debug_isMMIO),
    .io_writeback_1_6_valid(rob_io_writeback_1_6_valid),
    .io_writeback_1_6_bits_uop_cf_exceptionVec_2(rob_io_writeback_1_6_bits_uop_cf_exceptionVec_2),
    .io_writeback_1_6_bits_uop_cf_exceptionVec_3(rob_io_writeback_1_6_bits_uop_cf_exceptionVec_3),
    .io_writeback_1_6_bits_uop_cf_exceptionVec_8(rob_io_writeback_1_6_bits_uop_cf_exceptionVec_8),
    .io_writeback_1_6_bits_uop_cf_exceptionVec_9(rob_io_writeback_1_6_bits_uop_cf_exceptionVec_9),
    .io_writeback_1_6_bits_uop_cf_exceptionVec_11(rob_io_writeback_1_6_bits_uop_cf_exceptionVec_11),
    .io_writeback_1_6_bits_uop_cf_trigger_backendHit_0(rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_0),
    .io_writeback_1_6_bits_uop_cf_trigger_backendHit_1(rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_1),
    .io_writeback_1_6_bits_uop_cf_trigger_backendHit_2(rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_2),
    .io_writeback_1_6_bits_uop_cf_trigger_backendHit_3(rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_3),
    .io_writeback_1_6_bits_uop_cf_trigger_backendHit_4(rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_4),
    .io_writeback_1_6_bits_uop_cf_trigger_backendHit_5(rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_5),
    .io_writeback_1_6_bits_uop_ctrl_flushPipe(rob_io_writeback_1_6_bits_uop_ctrl_flushPipe),
    .io_writeback_1_6_bits_uop_robIdx_value(rob_io_writeback_1_6_bits_uop_robIdx_value),
    .io_writeback_1_6_bits_redirectValid(rob_io_writeback_1_6_bits_redirectValid),
    .io_writeback_1_6_bits_redirect_cfiUpdate_isMisPred(rob_io_writeback_1_6_bits_redirect_cfiUpdate_isMisPred),
    .io_writeback_1_6_bits_debug_isPerfCnt(rob_io_writeback_1_6_bits_debug_isPerfCnt),
    .io_writeback_1_7_valid(rob_io_writeback_1_7_valid),
    .io_writeback_1_7_bits_uop_cf_trigger_backendHit_0(rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_0),
    .io_writeback_1_7_bits_uop_cf_trigger_backendHit_1(rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_1),
    .io_writeback_1_7_bits_uop_cf_trigger_backendHit_2(rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_2),
    .io_writeback_1_7_bits_uop_cf_trigger_backendHit_3(rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_3),
    .io_writeback_1_7_bits_uop_cf_trigger_backendHit_4(rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_4),
    .io_writeback_1_7_bits_uop_cf_trigger_backendHit_5(rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_5),
    .io_writeback_1_7_bits_uop_robIdx_value(rob_io_writeback_1_7_bits_uop_robIdx_value),
    .io_writeback_1_8_valid(rob_io_writeback_1_8_valid),
    .io_writeback_1_8_bits_uop_cf_trigger_backendHit_0(rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_0),
    .io_writeback_1_8_bits_uop_cf_trigger_backendHit_1(rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_1),
    .io_writeback_1_8_bits_uop_cf_trigger_backendHit_2(rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_2),
    .io_writeback_1_8_bits_uop_cf_trigger_backendHit_3(rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_3),
    .io_writeback_1_8_bits_uop_cf_trigger_backendHit_4(rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_4),
    .io_writeback_1_8_bits_uop_cf_trigger_backendHit_5(rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_5),
    .io_writeback_1_8_bits_uop_robIdx_value(rob_io_writeback_1_8_bits_uop_robIdx_value),
    .io_writeback_1_9_valid(rob_io_writeback_1_9_valid),
    .io_writeback_1_9_bits_uop_cf_exceptionVec_2(rob_io_writeback_1_9_bits_uop_cf_exceptionVec_2),
    .io_writeback_1_9_bits_uop_cf_exceptionVec_3(rob_io_writeback_1_9_bits_uop_cf_exceptionVec_3),
    .io_writeback_1_9_bits_uop_cf_exceptionVec_8(rob_io_writeback_1_9_bits_uop_cf_exceptionVec_8),
    .io_writeback_1_9_bits_uop_cf_exceptionVec_9(rob_io_writeback_1_9_bits_uop_cf_exceptionVec_9),
    .io_writeback_1_9_bits_uop_cf_exceptionVec_11(rob_io_writeback_1_9_bits_uop_cf_exceptionVec_11),
    .io_writeback_1_9_bits_uop_cf_trigger_backendHit_0(rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_0),
    .io_writeback_1_9_bits_uop_cf_trigger_backendHit_1(rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_1),
    .io_writeback_1_9_bits_uop_cf_trigger_backendHit_2(rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_2),
    .io_writeback_1_9_bits_uop_cf_trigger_backendHit_3(rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_3),
    .io_writeback_1_9_bits_uop_cf_trigger_backendHit_4(rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_4),
    .io_writeback_1_9_bits_uop_cf_trigger_backendHit_5(rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_5),
    .io_writeback_1_9_bits_uop_ctrl_flushPipe(rob_io_writeback_1_9_bits_uop_ctrl_flushPipe),
    .io_writeback_1_9_bits_uop_robIdx_value(rob_io_writeback_1_9_bits_uop_robIdx_value),
    .io_writeback_1_9_bits_redirectValid(rob_io_writeback_1_9_bits_redirectValid),
    .io_writeback_1_9_bits_redirect_cfiUpdate_isMisPred(rob_io_writeback_1_9_bits_redirect_cfiUpdate_isMisPred),
    .io_writeback_1_9_bits_debug_isPerfCnt(rob_io_writeback_1_9_bits_debug_isPerfCnt),
    .io_writeback_1_10_valid(rob_io_writeback_1_10_valid),
    .io_writeback_1_10_bits_uop_cf_exceptionVec_4(rob_io_writeback_1_10_bits_uop_cf_exceptionVec_4),
    .io_writeback_1_10_bits_uop_cf_exceptionVec_5(rob_io_writeback_1_10_bits_uop_cf_exceptionVec_5),
    .io_writeback_1_10_bits_uop_cf_exceptionVec_6(rob_io_writeback_1_10_bits_uop_cf_exceptionVec_6),
    .io_writeback_1_10_bits_uop_cf_exceptionVec_7(rob_io_writeback_1_10_bits_uop_cf_exceptionVec_7),
    .io_writeback_1_10_bits_uop_cf_exceptionVec_13(rob_io_writeback_1_10_bits_uop_cf_exceptionVec_13),
    .io_writeback_1_10_bits_uop_cf_exceptionVec_15(rob_io_writeback_1_10_bits_uop_cf_exceptionVec_15),
    .io_writeback_1_10_bits_uop_cf_trigger_backendHit_0(rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_0),
    .io_writeback_1_10_bits_uop_cf_trigger_backendHit_1(rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_1),
    .io_writeback_1_10_bits_uop_cf_trigger_backendHit_2(rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_2),
    .io_writeback_1_10_bits_uop_cf_trigger_backendHit_3(rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_3),
    .io_writeback_1_10_bits_uop_cf_trigger_backendHit_4(rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_4),
    .io_writeback_1_10_bits_uop_cf_trigger_backendHit_5(rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_5),
    .io_writeback_1_10_bits_uop_robIdx_value(rob_io_writeback_1_10_bits_uop_robIdx_value),
    .io_writeback_1_10_bits_redirectValid(rob_io_writeback_1_10_bits_redirectValid),
    .io_writeback_1_10_bits_redirect_cfiUpdate_isMisPred(rob_io_writeback_1_10_bits_redirect_cfiUpdate_isMisPred),
    .io_writeback_1_10_bits_debug_isMMIO(rob_io_writeback_1_10_bits_debug_isMMIO),
    .io_writeback_1_10_bits_debug_isPerfCnt(rob_io_writeback_1_10_bits_debug_isPerfCnt),
    .io_writeback_1_11_valid(rob_io_writeback_1_11_valid),
    .io_writeback_1_11_bits_uop_cf_exceptionVec_4(rob_io_writeback_1_11_bits_uop_cf_exceptionVec_4),
    .io_writeback_1_11_bits_uop_cf_exceptionVec_5(rob_io_writeback_1_11_bits_uop_cf_exceptionVec_5),
    .io_writeback_1_11_bits_uop_cf_exceptionVec_6(rob_io_writeback_1_11_bits_uop_cf_exceptionVec_6),
    .io_writeback_1_11_bits_uop_cf_exceptionVec_7(rob_io_writeback_1_11_bits_uop_cf_exceptionVec_7),
    .io_writeback_1_11_bits_uop_cf_exceptionVec_13(rob_io_writeback_1_11_bits_uop_cf_exceptionVec_13),
    .io_writeback_1_11_bits_uop_cf_exceptionVec_15(rob_io_writeback_1_11_bits_uop_cf_exceptionVec_15),
    .io_writeback_1_11_bits_uop_cf_trigger_backendHit_0(rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_0),
    .io_writeback_1_11_bits_uop_cf_trigger_backendHit_1(rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_1),
    .io_writeback_1_11_bits_uop_cf_trigger_backendHit_2(rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_2),
    .io_writeback_1_11_bits_uop_cf_trigger_backendHit_3(rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_3),
    .io_writeback_1_11_bits_uop_cf_trigger_backendHit_4(rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_4),
    .io_writeback_1_11_bits_uop_cf_trigger_backendHit_5(rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_5),
    .io_writeback_1_11_bits_uop_robIdx_value(rob_io_writeback_1_11_bits_uop_robIdx_value),
    .io_writeback_1_11_bits_redirectValid(rob_io_writeback_1_11_bits_redirectValid),
    .io_writeback_1_11_bits_redirect_cfiUpdate_isMisPred(rob_io_writeback_1_11_bits_redirect_cfiUpdate_isMisPred),
    .io_writeback_1_11_bits_debug_isMMIO(rob_io_writeback_1_11_bits_debug_isMMIO),
    .io_writeback_1_11_bits_debug_isPerfCnt(rob_io_writeback_1_11_bits_debug_isPerfCnt),
    .io_writeback_1_12_valid(rob_io_writeback_1_12_valid),
    .io_writeback_1_12_bits_uop_robIdx_value(rob_io_writeback_1_12_bits_uop_robIdx_value),
    .io_writeback_1_13_valid(rob_io_writeback_1_13_valid),
    .io_writeback_1_13_bits_uop_robIdx_value(rob_io_writeback_1_13_bits_uop_robIdx_value),
    .io_writeback_0_5_valid(rob_io_writeback_0_5_valid),
    .io_writeback_0_5_bits_uop_cf_exceptionVec_2(rob_io_writeback_0_5_bits_uop_cf_exceptionVec_2),
    .io_writeback_0_5_bits_uop_cf_exceptionVec_3(rob_io_writeback_0_5_bits_uop_cf_exceptionVec_3),
    .io_writeback_0_5_bits_uop_cf_exceptionVec_8(rob_io_writeback_0_5_bits_uop_cf_exceptionVec_8),
    .io_writeback_0_5_bits_uop_cf_exceptionVec_9(rob_io_writeback_0_5_bits_uop_cf_exceptionVec_9),
    .io_writeback_0_5_bits_uop_cf_exceptionVec_11(rob_io_writeback_0_5_bits_uop_cf_exceptionVec_11),
    .io_writeback_0_5_bits_uop_cf_trigger_backendHit_0(rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_0),
    .io_writeback_0_5_bits_uop_cf_trigger_backendHit_1(rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_1),
    .io_writeback_0_5_bits_uop_cf_trigger_backendHit_2(rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_2),
    .io_writeback_0_5_bits_uop_cf_trigger_backendHit_3(rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_3),
    .io_writeback_0_5_bits_uop_cf_trigger_backendHit_4(rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_4),
    .io_writeback_0_5_bits_uop_cf_trigger_backendHit_5(rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_5),
    .io_writeback_0_5_bits_uop_ctrl_flushPipe(rob_io_writeback_0_5_bits_uop_ctrl_flushPipe),
    .io_writeback_0_5_bits_uop_robIdx_flag(rob_io_writeback_0_5_bits_uop_robIdx_flag),
    .io_writeback_0_5_bits_uop_robIdx_value(rob_io_writeback_0_5_bits_uop_robIdx_value),
    .io_writeback_0_5_bits_fflags(rob_io_writeback_0_5_bits_fflags),
    .io_writeback_0_6_valid(rob_io_writeback_0_6_valid),
    .io_writeback_0_6_bits_uop_robIdx_value(rob_io_writeback_0_6_bits_uop_robIdx_value),
    .io_writeback_0_6_bits_fflags(rob_io_writeback_0_6_bits_fflags),
    .io_writeback_0_7_valid(rob_io_writeback_0_7_valid),
    .io_writeback_0_7_bits_uop_robIdx_value(rob_io_writeback_0_7_bits_uop_robIdx_value),
    .io_writeback_0_7_bits_fflags(rob_io_writeback_0_7_bits_fflags),
    .io_writeback_0_8_valid(rob_io_writeback_0_8_valid),
    .io_writeback_0_8_bits_uop_robIdx_value(rob_io_writeback_0_8_bits_uop_robIdx_value),
    .io_writeback_0_8_bits_fflags(rob_io_writeback_0_8_bits_fflags),
    .io_writeback_0_9_valid(rob_io_writeback_0_9_valid),
    .io_writeback_0_9_bits_uop_cf_exceptionVec_4(rob_io_writeback_0_9_bits_uop_cf_exceptionVec_4),
    .io_writeback_0_9_bits_uop_cf_exceptionVec_5(rob_io_writeback_0_9_bits_uop_cf_exceptionVec_5),
    .io_writeback_0_9_bits_uop_cf_exceptionVec_13(rob_io_writeback_0_9_bits_uop_cf_exceptionVec_13),
    .io_writeback_0_9_bits_uop_cf_trigger_backendHit_0(rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_0),
    .io_writeback_0_9_bits_uop_cf_trigger_backendHit_1(rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_1),
    .io_writeback_0_9_bits_uop_cf_trigger_backendHit_2(rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_2),
    .io_writeback_0_9_bits_uop_cf_trigger_backendHit_3(rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_3),
    .io_writeback_0_9_bits_uop_cf_trigger_backendHit_4(rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_4),
    .io_writeback_0_9_bits_uop_cf_trigger_backendHit_5(rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_5),
    .io_writeback_0_9_bits_uop_ctrl_flushPipe(rob_io_writeback_0_9_bits_uop_ctrl_flushPipe),
    .io_writeback_0_9_bits_uop_ctrl_replayInst(rob_io_writeback_0_9_bits_uop_ctrl_replayInst),
    .io_writeback_0_9_bits_uop_robIdx_flag(rob_io_writeback_0_9_bits_uop_robIdx_flag),
    .io_writeback_0_9_bits_uop_robIdx_value(rob_io_writeback_0_9_bits_uop_robIdx_value),
    .io_writeback_0_10_valid(rob_io_writeback_0_10_valid),
    .io_writeback_0_10_bits_uop_cf_exceptionVec_4(rob_io_writeback_0_10_bits_uop_cf_exceptionVec_4),
    .io_writeback_0_10_bits_uop_cf_exceptionVec_5(rob_io_writeback_0_10_bits_uop_cf_exceptionVec_5),
    .io_writeback_0_10_bits_uop_cf_exceptionVec_13(rob_io_writeback_0_10_bits_uop_cf_exceptionVec_13),
    .io_writeback_0_10_bits_uop_cf_trigger_backendHit_0(rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_0),
    .io_writeback_0_10_bits_uop_cf_trigger_backendHit_1(rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_1),
    .io_writeback_0_10_bits_uop_cf_trigger_backendHit_2(rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_2),
    .io_writeback_0_10_bits_uop_cf_trigger_backendHit_3(rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_3),
    .io_writeback_0_10_bits_uop_cf_trigger_backendHit_4(rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_4),
    .io_writeback_0_10_bits_uop_cf_trigger_backendHit_5(rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_5),
    .io_writeback_0_10_bits_uop_ctrl_flushPipe(rob_io_writeback_0_10_bits_uop_ctrl_flushPipe),
    .io_writeback_0_10_bits_uop_ctrl_replayInst(rob_io_writeback_0_10_bits_uop_ctrl_replayInst),
    .io_writeback_0_10_bits_uop_robIdx_flag(rob_io_writeback_0_10_bits_uop_robIdx_flag),
    .io_writeback_0_10_bits_uop_robIdx_value(rob_io_writeback_0_10_bits_uop_robIdx_value),
    .io_writeback_0_11_valid(rob_io_writeback_0_11_valid),
    .io_writeback_0_11_bits_uop_cf_exceptionVec_4(rob_io_writeback_0_11_bits_uop_cf_exceptionVec_4),
    .io_writeback_0_11_bits_uop_cf_exceptionVec_5(rob_io_writeback_0_11_bits_uop_cf_exceptionVec_5),
    .io_writeback_0_11_bits_uop_cf_exceptionVec_6(rob_io_writeback_0_11_bits_uop_cf_exceptionVec_6),
    .io_writeback_0_11_bits_uop_cf_exceptionVec_7(rob_io_writeback_0_11_bits_uop_cf_exceptionVec_7),
    .io_writeback_0_11_bits_uop_cf_exceptionVec_13(rob_io_writeback_0_11_bits_uop_cf_exceptionVec_13),
    .io_writeback_0_11_bits_uop_cf_exceptionVec_15(rob_io_writeback_0_11_bits_uop_cf_exceptionVec_15),
    .io_writeback_0_11_bits_uop_cf_trigger_backendHit_0(rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_0),
    .io_writeback_0_11_bits_uop_cf_trigger_backendHit_1(rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_1),
    .io_writeback_0_11_bits_uop_cf_trigger_backendHit_2(rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_2),
    .io_writeback_0_11_bits_uop_cf_trigger_backendHit_3(rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_3),
    .io_writeback_0_11_bits_uop_cf_trigger_backendHit_4(rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_4),
    .io_writeback_0_11_bits_uop_cf_trigger_backendHit_5(rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_5),
    .io_writeback_0_11_bits_uop_robIdx_flag(rob_io_writeback_0_11_bits_uop_robIdx_flag),
    .io_writeback_0_11_bits_uop_robIdx_value(rob_io_writeback_0_11_bits_uop_robIdx_value),
    .io_writeback_0_12_valid(rob_io_writeback_0_12_valid),
    .io_writeback_0_12_bits_uop_cf_exceptionVec_4(rob_io_writeback_0_12_bits_uop_cf_exceptionVec_4),
    .io_writeback_0_12_bits_uop_cf_exceptionVec_5(rob_io_writeback_0_12_bits_uop_cf_exceptionVec_5),
    .io_writeback_0_12_bits_uop_cf_exceptionVec_6(rob_io_writeback_0_12_bits_uop_cf_exceptionVec_6),
    .io_writeback_0_12_bits_uop_cf_exceptionVec_7(rob_io_writeback_0_12_bits_uop_cf_exceptionVec_7),
    .io_writeback_0_12_bits_uop_cf_exceptionVec_13(rob_io_writeback_0_12_bits_uop_cf_exceptionVec_13),
    .io_writeback_0_12_bits_uop_cf_exceptionVec_15(rob_io_writeback_0_12_bits_uop_cf_exceptionVec_15),
    .io_writeback_0_12_bits_uop_cf_trigger_backendHit_0(rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_0),
    .io_writeback_0_12_bits_uop_cf_trigger_backendHit_1(rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_1),
    .io_writeback_0_12_bits_uop_cf_trigger_backendHit_2(rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_2),
    .io_writeback_0_12_bits_uop_cf_trigger_backendHit_3(rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_3),
    .io_writeback_0_12_bits_uop_cf_trigger_backendHit_4(rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_4),
    .io_writeback_0_12_bits_uop_cf_trigger_backendHit_5(rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_5),
    .io_writeback_0_12_bits_uop_robIdx_flag(rob_io_writeback_0_12_bits_uop_robIdx_flag),
    .io_writeback_0_12_bits_uop_robIdx_value(rob_io_writeback_0_12_bits_uop_robIdx_value),
    .io_commits_isWalk(rob_io_commits_isWalk),
    .io_commits_valid_0(rob_io_commits_valid_0),
    .io_commits_valid_1(rob_io_commits_valid_1),
    .io_commits_valid_2(rob_io_commits_valid_2),
    .io_commits_valid_3(rob_io_commits_valid_3),
    .io_commits_info_0_ldest(rob_io_commits_info_0_ldest),
    .io_commits_info_0_rfWen(rob_io_commits_info_0_rfWen),
    .io_commits_info_0_fpWen(rob_io_commits_info_0_fpWen),
    .io_commits_info_0_wflags(rob_io_commits_info_0_wflags),
    .io_commits_info_0_commitType(rob_io_commits_info_0_commitType),
    .io_commits_info_0_pdest(rob_io_commits_info_0_pdest),
    .io_commits_info_0_old_pdest(rob_io_commits_info_0_old_pdest),
    .io_commits_info_0_ftqIdx_flag(rob_io_commits_info_0_ftqIdx_flag),
    .io_commits_info_0_ftqIdx_value(rob_io_commits_info_0_ftqIdx_value),
    .io_commits_info_0_ftqOffset(rob_io_commits_info_0_ftqOffset),
    .io_commits_info_1_ldest(rob_io_commits_info_1_ldest),
    .io_commits_info_1_rfWen(rob_io_commits_info_1_rfWen),
    .io_commits_info_1_fpWen(rob_io_commits_info_1_fpWen),
    .io_commits_info_1_wflags(rob_io_commits_info_1_wflags),
    .io_commits_info_1_commitType(rob_io_commits_info_1_commitType),
    .io_commits_info_1_pdest(rob_io_commits_info_1_pdest),
    .io_commits_info_1_old_pdest(rob_io_commits_info_1_old_pdest),
    .io_commits_info_1_ftqIdx_flag(rob_io_commits_info_1_ftqIdx_flag),
    .io_commits_info_1_ftqIdx_value(rob_io_commits_info_1_ftqIdx_value),
    .io_commits_info_1_ftqOffset(rob_io_commits_info_1_ftqOffset),
    .io_commits_info_2_ldest(rob_io_commits_info_2_ldest),
    .io_commits_info_2_rfWen(rob_io_commits_info_2_rfWen),
    .io_commits_info_2_fpWen(rob_io_commits_info_2_fpWen),
    .io_commits_info_2_wflags(rob_io_commits_info_2_wflags),
    .io_commits_info_2_commitType(rob_io_commits_info_2_commitType),
    .io_commits_info_2_pdest(rob_io_commits_info_2_pdest),
    .io_commits_info_2_old_pdest(rob_io_commits_info_2_old_pdest),
    .io_commits_info_2_ftqIdx_flag(rob_io_commits_info_2_ftqIdx_flag),
    .io_commits_info_2_ftqIdx_value(rob_io_commits_info_2_ftqIdx_value),
    .io_commits_info_2_ftqOffset(rob_io_commits_info_2_ftqOffset),
    .io_commits_info_3_ldest(rob_io_commits_info_3_ldest),
    .io_commits_info_3_rfWen(rob_io_commits_info_3_rfWen),
    .io_commits_info_3_fpWen(rob_io_commits_info_3_fpWen),
    .io_commits_info_3_wflags(rob_io_commits_info_3_wflags),
    .io_commits_info_3_commitType(rob_io_commits_info_3_commitType),
    .io_commits_info_3_pdest(rob_io_commits_info_3_pdest),
    .io_commits_info_3_old_pdest(rob_io_commits_info_3_old_pdest),
    .io_commits_info_3_ftqIdx_flag(rob_io_commits_info_3_ftqIdx_flag),
    .io_commits_info_3_ftqIdx_value(rob_io_commits_info_3_ftqIdx_value),
    .io_commits_info_3_ftqOffset(rob_io_commits_info_3_ftqOffset),
    .io_lsq_lcommit(rob_io_lsq_lcommit),
    .io_lsq_scommit(rob_io_lsq_scommit),
    .io_lsq_pendingld(rob_io_lsq_pendingld),
    .io_lsq_pendingst(rob_io_lsq_pendingst),
    .io_lsq_commit(rob_io_lsq_commit),
    .io_csr_intrBitSet(rob_io_csr_intrBitSet),
    .io_csr_wfiEvent(rob_io_csr_wfiEvent),
    .io_csr_fflags_valid(rob_io_csr_fflags_valid),
    .io_csr_fflags_bits(rob_io_csr_fflags_bits),
    .io_csr_dirty_fs(rob_io_csr_dirty_fs),
    .io_csr_perfinfo_retiredInstr(rob_io_csr_perfinfo_retiredInstr),
    .io_cpu_halt(rob_io_cpu_halt),
    .io_perf_0_value(rob_io_perf_0_value),
    .io_perf_1_value(rob_io_perf_1_value),
    .io_perf_2_value(rob_io_perf_2_value),
    .io_perf_3_value(rob_io_perf_3_value),
    .io_perf_4_value(rob_io_perf_4_value),
    .io_perf_5_value(rob_io_perf_5_value),
    .io_perf_6_value(rob_io_perf_6_value),
    .io_perf_7_value(rob_io_perf_7_value),
    .io_perf_8_value(rob_io_perf_8_value),
    .io_perf_9_value(rob_io_perf_9_value),
    .io_perf_10_value(rob_io_perf_10_value),
    .io_perf_11_value(rob_io_perf_11_value),
    .io_perf_12_value(rob_io_perf_12_value),
    .io_perf_13_value(rob_io_perf_13_value),
    .io_perf_14_value(rob_io_perf_14_value),
    .io_perf_15_value(rob_io_perf_15_value),
    .io_perf_16_value(rob_io_perf_16_value),
    .io_perf_17_value(rob_io_perf_17_value)
  );
  DecodeStage decode ( // @[CtrlBlock.scala 280:22]
    .clock(decode_clock),
    .io_in_0_ready(decode_io_in_0_ready),
    .io_in_0_valid(decode_io_in_0_valid),
    .io_in_0_bits_instr(decode_io_in_0_bits_instr),
    .io_in_0_bits_foldpc(decode_io_in_0_bits_foldpc),
    .io_in_0_bits_exceptionVec_1(decode_io_in_0_bits_exceptionVec_1),
    .io_in_0_bits_exceptionVec_12(decode_io_in_0_bits_exceptionVec_12),
    .io_in_0_bits_trigger_frontendHit_0(decode_io_in_0_bits_trigger_frontendHit_0),
    .io_in_0_bits_trigger_frontendHit_1(decode_io_in_0_bits_trigger_frontendHit_1),
    .io_in_0_bits_trigger_frontendHit_2(decode_io_in_0_bits_trigger_frontendHit_2),
    .io_in_0_bits_trigger_frontendHit_3(decode_io_in_0_bits_trigger_frontendHit_3),
    .io_in_0_bits_trigger_backendEn_0(decode_io_in_0_bits_trigger_backendEn_0),
    .io_in_0_bits_trigger_backendEn_1(decode_io_in_0_bits_trigger_backendEn_1),
    .io_in_0_bits_trigger_backendHit_0(decode_io_in_0_bits_trigger_backendHit_0),
    .io_in_0_bits_trigger_backendHit_1(decode_io_in_0_bits_trigger_backendHit_1),
    .io_in_0_bits_trigger_backendHit_2(decode_io_in_0_bits_trigger_backendHit_2),
    .io_in_0_bits_trigger_backendHit_3(decode_io_in_0_bits_trigger_backendHit_3),
    .io_in_0_bits_trigger_backendHit_4(decode_io_in_0_bits_trigger_backendHit_4),
    .io_in_0_bits_trigger_backendHit_5(decode_io_in_0_bits_trigger_backendHit_5),
    .io_in_0_bits_pd_isRVC(decode_io_in_0_bits_pd_isRVC),
    .io_in_0_bits_pd_brType(decode_io_in_0_bits_pd_brType),
    .io_in_0_bits_pd_isCall(decode_io_in_0_bits_pd_isCall),
    .io_in_0_bits_pd_isRet(decode_io_in_0_bits_pd_isRet),
    .io_in_0_bits_pred_taken(decode_io_in_0_bits_pred_taken),
    .io_in_0_bits_crossPageIPFFix(decode_io_in_0_bits_crossPageIPFFix),
    .io_in_0_bits_ftqPtr_flag(decode_io_in_0_bits_ftqPtr_flag),
    .io_in_0_bits_ftqPtr_value(decode_io_in_0_bits_ftqPtr_value),
    .io_in_0_bits_ftqOffset(decode_io_in_0_bits_ftqOffset),
    .io_in_1_ready(decode_io_in_1_ready),
    .io_in_1_valid(decode_io_in_1_valid),
    .io_in_1_bits_instr(decode_io_in_1_bits_instr),
    .io_in_1_bits_foldpc(decode_io_in_1_bits_foldpc),
    .io_in_1_bits_exceptionVec_1(decode_io_in_1_bits_exceptionVec_1),
    .io_in_1_bits_exceptionVec_12(decode_io_in_1_bits_exceptionVec_12),
    .io_in_1_bits_trigger_frontendHit_0(decode_io_in_1_bits_trigger_frontendHit_0),
    .io_in_1_bits_trigger_frontendHit_1(decode_io_in_1_bits_trigger_frontendHit_1),
    .io_in_1_bits_trigger_frontendHit_2(decode_io_in_1_bits_trigger_frontendHit_2),
    .io_in_1_bits_trigger_frontendHit_3(decode_io_in_1_bits_trigger_frontendHit_3),
    .io_in_1_bits_trigger_backendEn_0(decode_io_in_1_bits_trigger_backendEn_0),
    .io_in_1_bits_trigger_backendEn_1(decode_io_in_1_bits_trigger_backendEn_1),
    .io_in_1_bits_trigger_backendHit_0(decode_io_in_1_bits_trigger_backendHit_0),
    .io_in_1_bits_trigger_backendHit_1(decode_io_in_1_bits_trigger_backendHit_1),
    .io_in_1_bits_trigger_backendHit_2(decode_io_in_1_bits_trigger_backendHit_2),
    .io_in_1_bits_trigger_backendHit_3(decode_io_in_1_bits_trigger_backendHit_3),
    .io_in_1_bits_trigger_backendHit_4(decode_io_in_1_bits_trigger_backendHit_4),
    .io_in_1_bits_trigger_backendHit_5(decode_io_in_1_bits_trigger_backendHit_5),
    .io_in_1_bits_pd_isRVC(decode_io_in_1_bits_pd_isRVC),
    .io_in_1_bits_pd_brType(decode_io_in_1_bits_pd_brType),
    .io_in_1_bits_pd_isCall(decode_io_in_1_bits_pd_isCall),
    .io_in_1_bits_pd_isRet(decode_io_in_1_bits_pd_isRet),
    .io_in_1_bits_pred_taken(decode_io_in_1_bits_pred_taken),
    .io_in_1_bits_crossPageIPFFix(decode_io_in_1_bits_crossPageIPFFix),
    .io_in_1_bits_ftqPtr_flag(decode_io_in_1_bits_ftqPtr_flag),
    .io_in_1_bits_ftqPtr_value(decode_io_in_1_bits_ftqPtr_value),
    .io_in_1_bits_ftqOffset(decode_io_in_1_bits_ftqOffset),
    .io_in_2_ready(decode_io_in_2_ready),
    .io_in_2_valid(decode_io_in_2_valid),
    .io_in_2_bits_instr(decode_io_in_2_bits_instr),
    .io_in_2_bits_foldpc(decode_io_in_2_bits_foldpc),
    .io_in_2_bits_exceptionVec_1(decode_io_in_2_bits_exceptionVec_1),
    .io_in_2_bits_exceptionVec_12(decode_io_in_2_bits_exceptionVec_12),
    .io_in_2_bits_trigger_frontendHit_0(decode_io_in_2_bits_trigger_frontendHit_0),
    .io_in_2_bits_trigger_frontendHit_1(decode_io_in_2_bits_trigger_frontendHit_1),
    .io_in_2_bits_trigger_frontendHit_2(decode_io_in_2_bits_trigger_frontendHit_2),
    .io_in_2_bits_trigger_frontendHit_3(decode_io_in_2_bits_trigger_frontendHit_3),
    .io_in_2_bits_trigger_backendEn_0(decode_io_in_2_bits_trigger_backendEn_0),
    .io_in_2_bits_trigger_backendEn_1(decode_io_in_2_bits_trigger_backendEn_1),
    .io_in_2_bits_trigger_backendHit_0(decode_io_in_2_bits_trigger_backendHit_0),
    .io_in_2_bits_trigger_backendHit_1(decode_io_in_2_bits_trigger_backendHit_1),
    .io_in_2_bits_trigger_backendHit_2(decode_io_in_2_bits_trigger_backendHit_2),
    .io_in_2_bits_trigger_backendHit_3(decode_io_in_2_bits_trigger_backendHit_3),
    .io_in_2_bits_trigger_backendHit_4(decode_io_in_2_bits_trigger_backendHit_4),
    .io_in_2_bits_trigger_backendHit_5(decode_io_in_2_bits_trigger_backendHit_5),
    .io_in_2_bits_pd_isRVC(decode_io_in_2_bits_pd_isRVC),
    .io_in_2_bits_pd_brType(decode_io_in_2_bits_pd_brType),
    .io_in_2_bits_pd_isCall(decode_io_in_2_bits_pd_isCall),
    .io_in_2_bits_pd_isRet(decode_io_in_2_bits_pd_isRet),
    .io_in_2_bits_pred_taken(decode_io_in_2_bits_pred_taken),
    .io_in_2_bits_crossPageIPFFix(decode_io_in_2_bits_crossPageIPFFix),
    .io_in_2_bits_ftqPtr_flag(decode_io_in_2_bits_ftqPtr_flag),
    .io_in_2_bits_ftqPtr_value(decode_io_in_2_bits_ftqPtr_value),
    .io_in_2_bits_ftqOffset(decode_io_in_2_bits_ftqOffset),
    .io_in_3_ready(decode_io_in_3_ready),
    .io_in_3_valid(decode_io_in_3_valid),
    .io_in_3_bits_instr(decode_io_in_3_bits_instr),
    .io_in_3_bits_foldpc(decode_io_in_3_bits_foldpc),
    .io_in_3_bits_exceptionVec_1(decode_io_in_3_bits_exceptionVec_1),
    .io_in_3_bits_exceptionVec_12(decode_io_in_3_bits_exceptionVec_12),
    .io_in_3_bits_trigger_frontendHit_0(decode_io_in_3_bits_trigger_frontendHit_0),
    .io_in_3_bits_trigger_frontendHit_1(decode_io_in_3_bits_trigger_frontendHit_1),
    .io_in_3_bits_trigger_frontendHit_2(decode_io_in_3_bits_trigger_frontendHit_2),
    .io_in_3_bits_trigger_frontendHit_3(decode_io_in_3_bits_trigger_frontendHit_3),
    .io_in_3_bits_trigger_backendEn_0(decode_io_in_3_bits_trigger_backendEn_0),
    .io_in_3_bits_trigger_backendEn_1(decode_io_in_3_bits_trigger_backendEn_1),
    .io_in_3_bits_trigger_backendHit_0(decode_io_in_3_bits_trigger_backendHit_0),
    .io_in_3_bits_trigger_backendHit_1(decode_io_in_3_bits_trigger_backendHit_1),
    .io_in_3_bits_trigger_backendHit_2(decode_io_in_3_bits_trigger_backendHit_2),
    .io_in_3_bits_trigger_backendHit_3(decode_io_in_3_bits_trigger_backendHit_3),
    .io_in_3_bits_trigger_backendHit_4(decode_io_in_3_bits_trigger_backendHit_4),
    .io_in_3_bits_trigger_backendHit_5(decode_io_in_3_bits_trigger_backendHit_5),
    .io_in_3_bits_pd_isRVC(decode_io_in_3_bits_pd_isRVC),
    .io_in_3_bits_pd_brType(decode_io_in_3_bits_pd_brType),
    .io_in_3_bits_pd_isCall(decode_io_in_3_bits_pd_isCall),
    .io_in_3_bits_pd_isRet(decode_io_in_3_bits_pd_isRet),
    .io_in_3_bits_pred_taken(decode_io_in_3_bits_pred_taken),
    .io_in_3_bits_crossPageIPFFix(decode_io_in_3_bits_crossPageIPFFix),
    .io_in_3_bits_ftqPtr_flag(decode_io_in_3_bits_ftqPtr_flag),
    .io_in_3_bits_ftqPtr_value(decode_io_in_3_bits_ftqPtr_value),
    .io_in_3_bits_ftqOffset(decode_io_in_3_bits_ftqOffset),
    .io_out_0_ready(decode_io_out_0_ready),
    .io_out_0_valid(decode_io_out_0_valid),
    .io_out_0_bits_cf_foldpc(decode_io_out_0_bits_cf_foldpc),
    .io_out_0_bits_cf_exceptionVec_1(decode_io_out_0_bits_cf_exceptionVec_1),
    .io_out_0_bits_cf_exceptionVec_2(decode_io_out_0_bits_cf_exceptionVec_2),
    .io_out_0_bits_cf_exceptionVec_12(decode_io_out_0_bits_cf_exceptionVec_12),
    .io_out_0_bits_cf_trigger_frontendHit_0(decode_io_out_0_bits_cf_trigger_frontendHit_0),
    .io_out_0_bits_cf_trigger_frontendHit_1(decode_io_out_0_bits_cf_trigger_frontendHit_1),
    .io_out_0_bits_cf_trigger_frontendHit_2(decode_io_out_0_bits_cf_trigger_frontendHit_2),
    .io_out_0_bits_cf_trigger_frontendHit_3(decode_io_out_0_bits_cf_trigger_frontendHit_3),
    .io_out_0_bits_cf_trigger_backendEn_0(decode_io_out_0_bits_cf_trigger_backendEn_0),
    .io_out_0_bits_cf_trigger_backendEn_1(decode_io_out_0_bits_cf_trigger_backendEn_1),
    .io_out_0_bits_cf_trigger_backendHit_0(decode_io_out_0_bits_cf_trigger_backendHit_0),
    .io_out_0_bits_cf_trigger_backendHit_1(decode_io_out_0_bits_cf_trigger_backendHit_1),
    .io_out_0_bits_cf_trigger_backendHit_2(decode_io_out_0_bits_cf_trigger_backendHit_2),
    .io_out_0_bits_cf_trigger_backendHit_3(decode_io_out_0_bits_cf_trigger_backendHit_3),
    .io_out_0_bits_cf_trigger_backendHit_4(decode_io_out_0_bits_cf_trigger_backendHit_4),
    .io_out_0_bits_cf_trigger_backendHit_5(decode_io_out_0_bits_cf_trigger_backendHit_5),
    .io_out_0_bits_cf_pd_isRVC(decode_io_out_0_bits_cf_pd_isRVC),
    .io_out_0_bits_cf_pd_brType(decode_io_out_0_bits_cf_pd_brType),
    .io_out_0_bits_cf_pd_isCall(decode_io_out_0_bits_cf_pd_isCall),
    .io_out_0_bits_cf_pd_isRet(decode_io_out_0_bits_cf_pd_isRet),
    .io_out_0_bits_cf_pred_taken(decode_io_out_0_bits_cf_pred_taken),
    .io_out_0_bits_cf_crossPageIPFFix(decode_io_out_0_bits_cf_crossPageIPFFix),
    .io_out_0_bits_cf_ftqPtr_flag(decode_io_out_0_bits_cf_ftqPtr_flag),
    .io_out_0_bits_cf_ftqPtr_value(decode_io_out_0_bits_cf_ftqPtr_value),
    .io_out_0_bits_cf_ftqOffset(decode_io_out_0_bits_cf_ftqOffset),
    .io_out_0_bits_ctrl_srcType_0(decode_io_out_0_bits_ctrl_srcType_0),
    .io_out_0_bits_ctrl_srcType_1(decode_io_out_0_bits_ctrl_srcType_1),
    .io_out_0_bits_ctrl_srcType_2(decode_io_out_0_bits_ctrl_srcType_2),
    .io_out_0_bits_ctrl_lsrc_0(decode_io_out_0_bits_ctrl_lsrc_0),
    .io_out_0_bits_ctrl_lsrc_1(decode_io_out_0_bits_ctrl_lsrc_1),
    .io_out_0_bits_ctrl_lsrc_2(decode_io_out_0_bits_ctrl_lsrc_2),
    .io_out_0_bits_ctrl_ldest(decode_io_out_0_bits_ctrl_ldest),
    .io_out_0_bits_ctrl_fuType(decode_io_out_0_bits_ctrl_fuType),
    .io_out_0_bits_ctrl_fuOpType(decode_io_out_0_bits_ctrl_fuOpType),
    .io_out_0_bits_ctrl_rfWen(decode_io_out_0_bits_ctrl_rfWen),
    .io_out_0_bits_ctrl_fpWen(decode_io_out_0_bits_ctrl_fpWen),
    .io_out_0_bits_ctrl_isRVCORETrap(decode_io_out_0_bits_ctrl_isRVCORETrap),
    .io_out_0_bits_ctrl_noSpecExec(decode_io_out_0_bits_ctrl_noSpecExec),
    .io_out_0_bits_ctrl_blockBackward(decode_io_out_0_bits_ctrl_blockBackward),
    .io_out_0_bits_ctrl_flushPipe(decode_io_out_0_bits_ctrl_flushPipe),
    .io_out_0_bits_ctrl_selImm(decode_io_out_0_bits_ctrl_selImm),
    .io_out_0_bits_ctrl_imm(decode_io_out_0_bits_ctrl_imm),
    .io_out_0_bits_ctrl_commitType(decode_io_out_0_bits_ctrl_commitType),
    .io_out_0_bits_ctrl_fpu_isAddSub(decode_io_out_0_bits_ctrl_fpu_isAddSub),
    .io_out_0_bits_ctrl_fpu_typeTagIn(decode_io_out_0_bits_ctrl_fpu_typeTagIn),
    .io_out_0_bits_ctrl_fpu_typeTagOut(decode_io_out_0_bits_ctrl_fpu_typeTagOut),
    .io_out_0_bits_ctrl_fpu_fromInt(decode_io_out_0_bits_ctrl_fpu_fromInt),
    .io_out_0_bits_ctrl_fpu_wflags(decode_io_out_0_bits_ctrl_fpu_wflags),
    .io_out_0_bits_ctrl_fpu_fpWen(decode_io_out_0_bits_ctrl_fpu_fpWen),
    .io_out_0_bits_ctrl_fpu_fmaCmd(decode_io_out_0_bits_ctrl_fpu_fmaCmd),
    .io_out_0_bits_ctrl_fpu_div(decode_io_out_0_bits_ctrl_fpu_div),
    .io_out_0_bits_ctrl_fpu_sqrt(decode_io_out_0_bits_ctrl_fpu_sqrt),
    .io_out_0_bits_ctrl_fpu_fcvt(decode_io_out_0_bits_ctrl_fpu_fcvt),
    .io_out_0_bits_ctrl_fpu_typ(decode_io_out_0_bits_ctrl_fpu_typ),
    .io_out_0_bits_ctrl_fpu_fmt(decode_io_out_0_bits_ctrl_fpu_fmt),
    .io_out_0_bits_ctrl_fpu_ren3(decode_io_out_0_bits_ctrl_fpu_ren3),
    .io_out_0_bits_ctrl_fpu_rm(decode_io_out_0_bits_ctrl_fpu_rm),
    .io_out_0_bits_ctrl_isMove(decode_io_out_0_bits_ctrl_isMove),
    .io_out_1_ready(decode_io_out_1_ready),
    .io_out_1_valid(decode_io_out_1_valid),
    .io_out_1_bits_cf_foldpc(decode_io_out_1_bits_cf_foldpc),
    .io_out_1_bits_cf_exceptionVec_1(decode_io_out_1_bits_cf_exceptionVec_1),
    .io_out_1_bits_cf_exceptionVec_2(decode_io_out_1_bits_cf_exceptionVec_2),
    .io_out_1_bits_cf_exceptionVec_12(decode_io_out_1_bits_cf_exceptionVec_12),
    .io_out_1_bits_cf_trigger_frontendHit_0(decode_io_out_1_bits_cf_trigger_frontendHit_0),
    .io_out_1_bits_cf_trigger_frontendHit_1(decode_io_out_1_bits_cf_trigger_frontendHit_1),
    .io_out_1_bits_cf_trigger_frontendHit_2(decode_io_out_1_bits_cf_trigger_frontendHit_2),
    .io_out_1_bits_cf_trigger_frontendHit_3(decode_io_out_1_bits_cf_trigger_frontendHit_3),
    .io_out_1_bits_cf_trigger_backendEn_0(decode_io_out_1_bits_cf_trigger_backendEn_0),
    .io_out_1_bits_cf_trigger_backendEn_1(decode_io_out_1_bits_cf_trigger_backendEn_1),
    .io_out_1_bits_cf_trigger_backendHit_0(decode_io_out_1_bits_cf_trigger_backendHit_0),
    .io_out_1_bits_cf_trigger_backendHit_1(decode_io_out_1_bits_cf_trigger_backendHit_1),
    .io_out_1_bits_cf_trigger_backendHit_2(decode_io_out_1_bits_cf_trigger_backendHit_2),
    .io_out_1_bits_cf_trigger_backendHit_3(decode_io_out_1_bits_cf_trigger_backendHit_3),
    .io_out_1_bits_cf_trigger_backendHit_4(decode_io_out_1_bits_cf_trigger_backendHit_4),
    .io_out_1_bits_cf_trigger_backendHit_5(decode_io_out_1_bits_cf_trigger_backendHit_5),
    .io_out_1_bits_cf_pd_isRVC(decode_io_out_1_bits_cf_pd_isRVC),
    .io_out_1_bits_cf_pd_brType(decode_io_out_1_bits_cf_pd_brType),
    .io_out_1_bits_cf_pd_isCall(decode_io_out_1_bits_cf_pd_isCall),
    .io_out_1_bits_cf_pd_isRet(decode_io_out_1_bits_cf_pd_isRet),
    .io_out_1_bits_cf_pred_taken(decode_io_out_1_bits_cf_pred_taken),
    .io_out_1_bits_cf_crossPageIPFFix(decode_io_out_1_bits_cf_crossPageIPFFix),
    .io_out_1_bits_cf_ftqPtr_flag(decode_io_out_1_bits_cf_ftqPtr_flag),
    .io_out_1_bits_cf_ftqPtr_value(decode_io_out_1_bits_cf_ftqPtr_value),
    .io_out_1_bits_cf_ftqOffset(decode_io_out_1_bits_cf_ftqOffset),
    .io_out_1_bits_ctrl_srcType_0(decode_io_out_1_bits_ctrl_srcType_0),
    .io_out_1_bits_ctrl_srcType_1(decode_io_out_1_bits_ctrl_srcType_1),
    .io_out_1_bits_ctrl_srcType_2(decode_io_out_1_bits_ctrl_srcType_2),
    .io_out_1_bits_ctrl_lsrc_0(decode_io_out_1_bits_ctrl_lsrc_0),
    .io_out_1_bits_ctrl_lsrc_1(decode_io_out_1_bits_ctrl_lsrc_1),
    .io_out_1_bits_ctrl_lsrc_2(decode_io_out_1_bits_ctrl_lsrc_2),
    .io_out_1_bits_ctrl_ldest(decode_io_out_1_bits_ctrl_ldest),
    .io_out_1_bits_ctrl_fuType(decode_io_out_1_bits_ctrl_fuType),
    .io_out_1_bits_ctrl_fuOpType(decode_io_out_1_bits_ctrl_fuOpType),
    .io_out_1_bits_ctrl_rfWen(decode_io_out_1_bits_ctrl_rfWen),
    .io_out_1_bits_ctrl_fpWen(decode_io_out_1_bits_ctrl_fpWen),
    .io_out_1_bits_ctrl_isRVCORETrap(decode_io_out_1_bits_ctrl_isRVCORETrap),
    .io_out_1_bits_ctrl_noSpecExec(decode_io_out_1_bits_ctrl_noSpecExec),
    .io_out_1_bits_ctrl_blockBackward(decode_io_out_1_bits_ctrl_blockBackward),
    .io_out_1_bits_ctrl_flushPipe(decode_io_out_1_bits_ctrl_flushPipe),
    .io_out_1_bits_ctrl_selImm(decode_io_out_1_bits_ctrl_selImm),
    .io_out_1_bits_ctrl_imm(decode_io_out_1_bits_ctrl_imm),
    .io_out_1_bits_ctrl_commitType(decode_io_out_1_bits_ctrl_commitType),
    .io_out_1_bits_ctrl_fpu_isAddSub(decode_io_out_1_bits_ctrl_fpu_isAddSub),
    .io_out_1_bits_ctrl_fpu_typeTagIn(decode_io_out_1_bits_ctrl_fpu_typeTagIn),
    .io_out_1_bits_ctrl_fpu_typeTagOut(decode_io_out_1_bits_ctrl_fpu_typeTagOut),
    .io_out_1_bits_ctrl_fpu_fromInt(decode_io_out_1_bits_ctrl_fpu_fromInt),
    .io_out_1_bits_ctrl_fpu_wflags(decode_io_out_1_bits_ctrl_fpu_wflags),
    .io_out_1_bits_ctrl_fpu_fpWen(decode_io_out_1_bits_ctrl_fpu_fpWen),
    .io_out_1_bits_ctrl_fpu_fmaCmd(decode_io_out_1_bits_ctrl_fpu_fmaCmd),
    .io_out_1_bits_ctrl_fpu_div(decode_io_out_1_bits_ctrl_fpu_div),
    .io_out_1_bits_ctrl_fpu_sqrt(decode_io_out_1_bits_ctrl_fpu_sqrt),
    .io_out_1_bits_ctrl_fpu_fcvt(decode_io_out_1_bits_ctrl_fpu_fcvt),
    .io_out_1_bits_ctrl_fpu_typ(decode_io_out_1_bits_ctrl_fpu_typ),
    .io_out_1_bits_ctrl_fpu_fmt(decode_io_out_1_bits_ctrl_fpu_fmt),
    .io_out_1_bits_ctrl_fpu_ren3(decode_io_out_1_bits_ctrl_fpu_ren3),
    .io_out_1_bits_ctrl_fpu_rm(decode_io_out_1_bits_ctrl_fpu_rm),
    .io_out_1_bits_ctrl_isMove(decode_io_out_1_bits_ctrl_isMove),
    .io_out_2_ready(decode_io_out_2_ready),
    .io_out_2_valid(decode_io_out_2_valid),
    .io_out_2_bits_cf_foldpc(decode_io_out_2_bits_cf_foldpc),
    .io_out_2_bits_cf_exceptionVec_1(decode_io_out_2_bits_cf_exceptionVec_1),
    .io_out_2_bits_cf_exceptionVec_2(decode_io_out_2_bits_cf_exceptionVec_2),
    .io_out_2_bits_cf_exceptionVec_12(decode_io_out_2_bits_cf_exceptionVec_12),
    .io_out_2_bits_cf_trigger_frontendHit_0(decode_io_out_2_bits_cf_trigger_frontendHit_0),
    .io_out_2_bits_cf_trigger_frontendHit_1(decode_io_out_2_bits_cf_trigger_frontendHit_1),
    .io_out_2_bits_cf_trigger_frontendHit_2(decode_io_out_2_bits_cf_trigger_frontendHit_2),
    .io_out_2_bits_cf_trigger_frontendHit_3(decode_io_out_2_bits_cf_trigger_frontendHit_3),
    .io_out_2_bits_cf_trigger_backendEn_0(decode_io_out_2_bits_cf_trigger_backendEn_0),
    .io_out_2_bits_cf_trigger_backendEn_1(decode_io_out_2_bits_cf_trigger_backendEn_1),
    .io_out_2_bits_cf_trigger_backendHit_0(decode_io_out_2_bits_cf_trigger_backendHit_0),
    .io_out_2_bits_cf_trigger_backendHit_1(decode_io_out_2_bits_cf_trigger_backendHit_1),
    .io_out_2_bits_cf_trigger_backendHit_2(decode_io_out_2_bits_cf_trigger_backendHit_2),
    .io_out_2_bits_cf_trigger_backendHit_3(decode_io_out_2_bits_cf_trigger_backendHit_3),
    .io_out_2_bits_cf_trigger_backendHit_4(decode_io_out_2_bits_cf_trigger_backendHit_4),
    .io_out_2_bits_cf_trigger_backendHit_5(decode_io_out_2_bits_cf_trigger_backendHit_5),
    .io_out_2_bits_cf_pd_isRVC(decode_io_out_2_bits_cf_pd_isRVC),
    .io_out_2_bits_cf_pd_brType(decode_io_out_2_bits_cf_pd_brType),
    .io_out_2_bits_cf_pd_isCall(decode_io_out_2_bits_cf_pd_isCall),
    .io_out_2_bits_cf_pd_isRet(decode_io_out_2_bits_cf_pd_isRet),
    .io_out_2_bits_cf_pred_taken(decode_io_out_2_bits_cf_pred_taken),
    .io_out_2_bits_cf_crossPageIPFFix(decode_io_out_2_bits_cf_crossPageIPFFix),
    .io_out_2_bits_cf_ftqPtr_flag(decode_io_out_2_bits_cf_ftqPtr_flag),
    .io_out_2_bits_cf_ftqPtr_value(decode_io_out_2_bits_cf_ftqPtr_value),
    .io_out_2_bits_cf_ftqOffset(decode_io_out_2_bits_cf_ftqOffset),
    .io_out_2_bits_ctrl_srcType_0(decode_io_out_2_bits_ctrl_srcType_0),
    .io_out_2_bits_ctrl_srcType_1(decode_io_out_2_bits_ctrl_srcType_1),
    .io_out_2_bits_ctrl_srcType_2(decode_io_out_2_bits_ctrl_srcType_2),
    .io_out_2_bits_ctrl_lsrc_0(decode_io_out_2_bits_ctrl_lsrc_0),
    .io_out_2_bits_ctrl_lsrc_1(decode_io_out_2_bits_ctrl_lsrc_1),
    .io_out_2_bits_ctrl_lsrc_2(decode_io_out_2_bits_ctrl_lsrc_2),
    .io_out_2_bits_ctrl_ldest(decode_io_out_2_bits_ctrl_ldest),
    .io_out_2_bits_ctrl_fuType(decode_io_out_2_bits_ctrl_fuType),
    .io_out_2_bits_ctrl_fuOpType(decode_io_out_2_bits_ctrl_fuOpType),
    .io_out_2_bits_ctrl_rfWen(decode_io_out_2_bits_ctrl_rfWen),
    .io_out_2_bits_ctrl_fpWen(decode_io_out_2_bits_ctrl_fpWen),
    .io_out_2_bits_ctrl_isRVCORETrap(decode_io_out_2_bits_ctrl_isRVCORETrap),
    .io_out_2_bits_ctrl_noSpecExec(decode_io_out_2_bits_ctrl_noSpecExec),
    .io_out_2_bits_ctrl_blockBackward(decode_io_out_2_bits_ctrl_blockBackward),
    .io_out_2_bits_ctrl_flushPipe(decode_io_out_2_bits_ctrl_flushPipe),
    .io_out_2_bits_ctrl_selImm(decode_io_out_2_bits_ctrl_selImm),
    .io_out_2_bits_ctrl_imm(decode_io_out_2_bits_ctrl_imm),
    .io_out_2_bits_ctrl_commitType(decode_io_out_2_bits_ctrl_commitType),
    .io_out_2_bits_ctrl_fpu_isAddSub(decode_io_out_2_bits_ctrl_fpu_isAddSub),
    .io_out_2_bits_ctrl_fpu_typeTagIn(decode_io_out_2_bits_ctrl_fpu_typeTagIn),
    .io_out_2_bits_ctrl_fpu_typeTagOut(decode_io_out_2_bits_ctrl_fpu_typeTagOut),
    .io_out_2_bits_ctrl_fpu_fromInt(decode_io_out_2_bits_ctrl_fpu_fromInt),
    .io_out_2_bits_ctrl_fpu_wflags(decode_io_out_2_bits_ctrl_fpu_wflags),
    .io_out_2_bits_ctrl_fpu_fpWen(decode_io_out_2_bits_ctrl_fpu_fpWen),
    .io_out_2_bits_ctrl_fpu_fmaCmd(decode_io_out_2_bits_ctrl_fpu_fmaCmd),
    .io_out_2_bits_ctrl_fpu_div(decode_io_out_2_bits_ctrl_fpu_div),
    .io_out_2_bits_ctrl_fpu_sqrt(decode_io_out_2_bits_ctrl_fpu_sqrt),
    .io_out_2_bits_ctrl_fpu_fcvt(decode_io_out_2_bits_ctrl_fpu_fcvt),
    .io_out_2_bits_ctrl_fpu_typ(decode_io_out_2_bits_ctrl_fpu_typ),
    .io_out_2_bits_ctrl_fpu_fmt(decode_io_out_2_bits_ctrl_fpu_fmt),
    .io_out_2_bits_ctrl_fpu_ren3(decode_io_out_2_bits_ctrl_fpu_ren3),
    .io_out_2_bits_ctrl_fpu_rm(decode_io_out_2_bits_ctrl_fpu_rm),
    .io_out_2_bits_ctrl_isMove(decode_io_out_2_bits_ctrl_isMove),
    .io_out_3_ready(decode_io_out_3_ready),
    .io_out_3_valid(decode_io_out_3_valid),
    .io_out_3_bits_cf_foldpc(decode_io_out_3_bits_cf_foldpc),
    .io_out_3_bits_cf_exceptionVec_1(decode_io_out_3_bits_cf_exceptionVec_1),
    .io_out_3_bits_cf_exceptionVec_2(decode_io_out_3_bits_cf_exceptionVec_2),
    .io_out_3_bits_cf_exceptionVec_12(decode_io_out_3_bits_cf_exceptionVec_12),
    .io_out_3_bits_cf_trigger_frontendHit_0(decode_io_out_3_bits_cf_trigger_frontendHit_0),
    .io_out_3_bits_cf_trigger_frontendHit_1(decode_io_out_3_bits_cf_trigger_frontendHit_1),
    .io_out_3_bits_cf_trigger_frontendHit_2(decode_io_out_3_bits_cf_trigger_frontendHit_2),
    .io_out_3_bits_cf_trigger_frontendHit_3(decode_io_out_3_bits_cf_trigger_frontendHit_3),
    .io_out_3_bits_cf_trigger_backendEn_0(decode_io_out_3_bits_cf_trigger_backendEn_0),
    .io_out_3_bits_cf_trigger_backendEn_1(decode_io_out_3_bits_cf_trigger_backendEn_1),
    .io_out_3_bits_cf_trigger_backendHit_0(decode_io_out_3_bits_cf_trigger_backendHit_0),
    .io_out_3_bits_cf_trigger_backendHit_1(decode_io_out_3_bits_cf_trigger_backendHit_1),
    .io_out_3_bits_cf_trigger_backendHit_2(decode_io_out_3_bits_cf_trigger_backendHit_2),
    .io_out_3_bits_cf_trigger_backendHit_3(decode_io_out_3_bits_cf_trigger_backendHit_3),
    .io_out_3_bits_cf_trigger_backendHit_4(decode_io_out_3_bits_cf_trigger_backendHit_4),
    .io_out_3_bits_cf_trigger_backendHit_5(decode_io_out_3_bits_cf_trigger_backendHit_5),
    .io_out_3_bits_cf_pd_isRVC(decode_io_out_3_bits_cf_pd_isRVC),
    .io_out_3_bits_cf_pd_brType(decode_io_out_3_bits_cf_pd_brType),
    .io_out_3_bits_cf_pd_isCall(decode_io_out_3_bits_cf_pd_isCall),
    .io_out_3_bits_cf_pd_isRet(decode_io_out_3_bits_cf_pd_isRet),
    .io_out_3_bits_cf_pred_taken(decode_io_out_3_bits_cf_pred_taken),
    .io_out_3_bits_cf_crossPageIPFFix(decode_io_out_3_bits_cf_crossPageIPFFix),
    .io_out_3_bits_cf_ftqPtr_flag(decode_io_out_3_bits_cf_ftqPtr_flag),
    .io_out_3_bits_cf_ftqPtr_value(decode_io_out_3_bits_cf_ftqPtr_value),
    .io_out_3_bits_cf_ftqOffset(decode_io_out_3_bits_cf_ftqOffset),
    .io_out_3_bits_ctrl_srcType_0(decode_io_out_3_bits_ctrl_srcType_0),
    .io_out_3_bits_ctrl_srcType_1(decode_io_out_3_bits_ctrl_srcType_1),
    .io_out_3_bits_ctrl_srcType_2(decode_io_out_3_bits_ctrl_srcType_2),
    .io_out_3_bits_ctrl_lsrc_0(decode_io_out_3_bits_ctrl_lsrc_0),
    .io_out_3_bits_ctrl_lsrc_1(decode_io_out_3_bits_ctrl_lsrc_1),
    .io_out_3_bits_ctrl_lsrc_2(decode_io_out_3_bits_ctrl_lsrc_2),
    .io_out_3_bits_ctrl_ldest(decode_io_out_3_bits_ctrl_ldest),
    .io_out_3_bits_ctrl_fuType(decode_io_out_3_bits_ctrl_fuType),
    .io_out_3_bits_ctrl_fuOpType(decode_io_out_3_bits_ctrl_fuOpType),
    .io_out_3_bits_ctrl_rfWen(decode_io_out_3_bits_ctrl_rfWen),
    .io_out_3_bits_ctrl_fpWen(decode_io_out_3_bits_ctrl_fpWen),
    .io_out_3_bits_ctrl_isRVCORETrap(decode_io_out_3_bits_ctrl_isRVCORETrap),
    .io_out_3_bits_ctrl_noSpecExec(decode_io_out_3_bits_ctrl_noSpecExec),
    .io_out_3_bits_ctrl_blockBackward(decode_io_out_3_bits_ctrl_blockBackward),
    .io_out_3_bits_ctrl_flushPipe(decode_io_out_3_bits_ctrl_flushPipe),
    .io_out_3_bits_ctrl_selImm(decode_io_out_3_bits_ctrl_selImm),
    .io_out_3_bits_ctrl_imm(decode_io_out_3_bits_ctrl_imm),
    .io_out_3_bits_ctrl_fpu_isAddSub(decode_io_out_3_bits_ctrl_fpu_isAddSub),
    .io_out_3_bits_ctrl_fpu_typeTagIn(decode_io_out_3_bits_ctrl_fpu_typeTagIn),
    .io_out_3_bits_ctrl_fpu_typeTagOut(decode_io_out_3_bits_ctrl_fpu_typeTagOut),
    .io_out_3_bits_ctrl_fpu_fromInt(decode_io_out_3_bits_ctrl_fpu_fromInt),
    .io_out_3_bits_ctrl_fpu_wflags(decode_io_out_3_bits_ctrl_fpu_wflags),
    .io_out_3_bits_ctrl_fpu_fpWen(decode_io_out_3_bits_ctrl_fpu_fpWen),
    .io_out_3_bits_ctrl_fpu_fmaCmd(decode_io_out_3_bits_ctrl_fpu_fmaCmd),
    .io_out_3_bits_ctrl_fpu_div(decode_io_out_3_bits_ctrl_fpu_div),
    .io_out_3_bits_ctrl_fpu_sqrt(decode_io_out_3_bits_ctrl_fpu_sqrt),
    .io_out_3_bits_ctrl_fpu_fcvt(decode_io_out_3_bits_ctrl_fpu_fcvt),
    .io_out_3_bits_ctrl_fpu_typ(decode_io_out_3_bits_ctrl_fpu_typ),
    .io_out_3_bits_ctrl_fpu_fmt(decode_io_out_3_bits_ctrl_fpu_fmt),
    .io_out_3_bits_ctrl_fpu_ren3(decode_io_out_3_bits_ctrl_fpu_ren3),
    .io_out_3_bits_ctrl_fpu_rm(decode_io_out_3_bits_ctrl_fpu_rm),
    .io_out_3_bits_ctrl_isMove(decode_io_out_3_bits_ctrl_isMove),
    .io_csrCtrl_soft_prefetch_enable(decode_io_csrCtrl_soft_prefetch_enable),
    .io_csrCtrl_svinval_enable(decode_io_csrCtrl_svinval_enable),
    .io_csrCtrl_singlestep(decode_io_csrCtrl_singlestep),
    .io_perf_0_value(decode_io_perf_0_value),
    .io_perf_1_value(decode_io_perf_1_value),
    .io_perf_2_value(decode_io_perf_2_value),
    .io_perf_3_value(decode_io_perf_3_value)
  );
  RenameTableWrapper rat ( // @[CtrlBlock.scala 281:19]
    .clock(rat_clock),
    .reset(rat_reset),
    .io_robCommits_isWalk(rat_io_robCommits_isWalk),
    .io_robCommits_valid_0(rat_io_robCommits_valid_0),
    .io_robCommits_valid_1(rat_io_robCommits_valid_1),
    .io_robCommits_valid_2(rat_io_robCommits_valid_2),
    .io_robCommits_valid_3(rat_io_robCommits_valid_3),
    .io_robCommits_info_0_ldest(rat_io_robCommits_info_0_ldest),
    .io_robCommits_info_0_rfWen(rat_io_robCommits_info_0_rfWen),
    .io_robCommits_info_0_fpWen(rat_io_robCommits_info_0_fpWen),
    .io_robCommits_info_0_pdest(rat_io_robCommits_info_0_pdest),
    .io_robCommits_info_0_old_pdest(rat_io_robCommits_info_0_old_pdest),
    .io_robCommits_info_1_ldest(rat_io_robCommits_info_1_ldest),
    .io_robCommits_info_1_rfWen(rat_io_robCommits_info_1_rfWen),
    .io_robCommits_info_1_fpWen(rat_io_robCommits_info_1_fpWen),
    .io_robCommits_info_1_pdest(rat_io_robCommits_info_1_pdest),
    .io_robCommits_info_1_old_pdest(rat_io_robCommits_info_1_old_pdest),
    .io_robCommits_info_2_ldest(rat_io_robCommits_info_2_ldest),
    .io_robCommits_info_2_rfWen(rat_io_robCommits_info_2_rfWen),
    .io_robCommits_info_2_fpWen(rat_io_robCommits_info_2_fpWen),
    .io_robCommits_info_2_pdest(rat_io_robCommits_info_2_pdest),
    .io_robCommits_info_2_old_pdest(rat_io_robCommits_info_2_old_pdest),
    .io_robCommits_info_3_ldest(rat_io_robCommits_info_3_ldest),
    .io_robCommits_info_3_rfWen(rat_io_robCommits_info_3_rfWen),
    .io_robCommits_info_3_fpWen(rat_io_robCommits_info_3_fpWen),
    .io_robCommits_info_3_pdest(rat_io_robCommits_info_3_pdest),
    .io_robCommits_info_3_old_pdest(rat_io_robCommits_info_3_old_pdest),
    .io_intReadPorts_0_0_hold(rat_io_intReadPorts_0_0_hold),
    .io_intReadPorts_0_0_addr(rat_io_intReadPorts_0_0_addr),
    .io_intReadPorts_0_0_data(rat_io_intReadPorts_0_0_data),
    .io_intReadPorts_0_1_hold(rat_io_intReadPorts_0_1_hold),
    .io_intReadPorts_0_1_addr(rat_io_intReadPorts_0_1_addr),
    .io_intReadPorts_0_1_data(rat_io_intReadPorts_0_1_data),
    .io_intReadPorts_0_2_hold(rat_io_intReadPorts_0_2_hold),
    .io_intReadPorts_0_2_addr(rat_io_intReadPorts_0_2_addr),
    .io_intReadPorts_0_2_data(rat_io_intReadPorts_0_2_data),
    .io_intReadPorts_1_0_hold(rat_io_intReadPorts_1_0_hold),
    .io_intReadPorts_1_0_addr(rat_io_intReadPorts_1_0_addr),
    .io_intReadPorts_1_0_data(rat_io_intReadPorts_1_0_data),
    .io_intReadPorts_1_1_hold(rat_io_intReadPorts_1_1_hold),
    .io_intReadPorts_1_1_addr(rat_io_intReadPorts_1_1_addr),
    .io_intReadPorts_1_1_data(rat_io_intReadPorts_1_1_data),
    .io_intReadPorts_1_2_hold(rat_io_intReadPorts_1_2_hold),
    .io_intReadPorts_1_2_addr(rat_io_intReadPorts_1_2_addr),
    .io_intReadPorts_1_2_data(rat_io_intReadPorts_1_2_data),
    .io_intReadPorts_2_0_hold(rat_io_intReadPorts_2_0_hold),
    .io_intReadPorts_2_0_addr(rat_io_intReadPorts_2_0_addr),
    .io_intReadPorts_2_0_data(rat_io_intReadPorts_2_0_data),
    .io_intReadPorts_2_1_hold(rat_io_intReadPorts_2_1_hold),
    .io_intReadPorts_2_1_addr(rat_io_intReadPorts_2_1_addr),
    .io_intReadPorts_2_1_data(rat_io_intReadPorts_2_1_data),
    .io_intReadPorts_2_2_hold(rat_io_intReadPorts_2_2_hold),
    .io_intReadPorts_2_2_addr(rat_io_intReadPorts_2_2_addr),
    .io_intReadPorts_2_2_data(rat_io_intReadPorts_2_2_data),
    .io_intReadPorts_3_0_hold(rat_io_intReadPorts_3_0_hold),
    .io_intReadPorts_3_0_addr(rat_io_intReadPorts_3_0_addr),
    .io_intReadPorts_3_0_data(rat_io_intReadPorts_3_0_data),
    .io_intReadPorts_3_1_hold(rat_io_intReadPorts_3_1_hold),
    .io_intReadPorts_3_1_addr(rat_io_intReadPorts_3_1_addr),
    .io_intReadPorts_3_1_data(rat_io_intReadPorts_3_1_data),
    .io_intReadPorts_3_2_hold(rat_io_intReadPorts_3_2_hold),
    .io_intReadPorts_3_2_addr(rat_io_intReadPorts_3_2_addr),
    .io_intReadPorts_3_2_data(rat_io_intReadPorts_3_2_data),
    .io_intRenamePorts_0_wen(rat_io_intRenamePorts_0_wen),
    .io_intRenamePorts_0_addr(rat_io_intRenamePorts_0_addr),
    .io_intRenamePorts_0_data(rat_io_intRenamePorts_0_data),
    .io_intRenamePorts_1_wen(rat_io_intRenamePorts_1_wen),
    .io_intRenamePorts_1_addr(rat_io_intRenamePorts_1_addr),
    .io_intRenamePorts_1_data(rat_io_intRenamePorts_1_data),
    .io_intRenamePorts_2_wen(rat_io_intRenamePorts_2_wen),
    .io_intRenamePorts_2_addr(rat_io_intRenamePorts_2_addr),
    .io_intRenamePorts_2_data(rat_io_intRenamePorts_2_data),
    .io_intRenamePorts_3_wen(rat_io_intRenamePorts_3_wen),
    .io_intRenamePorts_3_addr(rat_io_intRenamePorts_3_addr),
    .io_intRenamePorts_3_data(rat_io_intRenamePorts_3_data),
    .io_fpReadPorts_0_0_hold(rat_io_fpReadPorts_0_0_hold),
    .io_fpReadPorts_0_0_addr(rat_io_fpReadPorts_0_0_addr),
    .io_fpReadPorts_0_0_data(rat_io_fpReadPorts_0_0_data),
    .io_fpReadPorts_0_1_hold(rat_io_fpReadPorts_0_1_hold),
    .io_fpReadPorts_0_1_addr(rat_io_fpReadPorts_0_1_addr),
    .io_fpReadPorts_0_1_data(rat_io_fpReadPorts_0_1_data),
    .io_fpReadPorts_0_2_hold(rat_io_fpReadPorts_0_2_hold),
    .io_fpReadPorts_0_2_addr(rat_io_fpReadPorts_0_2_addr),
    .io_fpReadPorts_0_2_data(rat_io_fpReadPorts_0_2_data),
    .io_fpReadPorts_0_3_hold(rat_io_fpReadPorts_0_3_hold),
    .io_fpReadPorts_0_3_addr(rat_io_fpReadPorts_0_3_addr),
    .io_fpReadPorts_0_3_data(rat_io_fpReadPorts_0_3_data),
    .io_fpReadPorts_1_0_hold(rat_io_fpReadPorts_1_0_hold),
    .io_fpReadPorts_1_0_addr(rat_io_fpReadPorts_1_0_addr),
    .io_fpReadPorts_1_0_data(rat_io_fpReadPorts_1_0_data),
    .io_fpReadPorts_1_1_hold(rat_io_fpReadPorts_1_1_hold),
    .io_fpReadPorts_1_1_addr(rat_io_fpReadPorts_1_1_addr),
    .io_fpReadPorts_1_1_data(rat_io_fpReadPorts_1_1_data),
    .io_fpReadPorts_1_2_hold(rat_io_fpReadPorts_1_2_hold),
    .io_fpReadPorts_1_2_addr(rat_io_fpReadPorts_1_2_addr),
    .io_fpReadPorts_1_2_data(rat_io_fpReadPorts_1_2_data),
    .io_fpReadPorts_1_3_hold(rat_io_fpReadPorts_1_3_hold),
    .io_fpReadPorts_1_3_addr(rat_io_fpReadPorts_1_3_addr),
    .io_fpReadPorts_1_3_data(rat_io_fpReadPorts_1_3_data),
    .io_fpReadPorts_2_0_hold(rat_io_fpReadPorts_2_0_hold),
    .io_fpReadPorts_2_0_addr(rat_io_fpReadPorts_2_0_addr),
    .io_fpReadPorts_2_0_data(rat_io_fpReadPorts_2_0_data),
    .io_fpReadPorts_2_1_hold(rat_io_fpReadPorts_2_1_hold),
    .io_fpReadPorts_2_1_addr(rat_io_fpReadPorts_2_1_addr),
    .io_fpReadPorts_2_1_data(rat_io_fpReadPorts_2_1_data),
    .io_fpReadPorts_2_2_hold(rat_io_fpReadPorts_2_2_hold),
    .io_fpReadPorts_2_2_addr(rat_io_fpReadPorts_2_2_addr),
    .io_fpReadPorts_2_2_data(rat_io_fpReadPorts_2_2_data),
    .io_fpReadPorts_2_3_hold(rat_io_fpReadPorts_2_3_hold),
    .io_fpReadPorts_2_3_addr(rat_io_fpReadPorts_2_3_addr),
    .io_fpReadPorts_2_3_data(rat_io_fpReadPorts_2_3_data),
    .io_fpReadPorts_3_0_hold(rat_io_fpReadPorts_3_0_hold),
    .io_fpReadPorts_3_0_addr(rat_io_fpReadPorts_3_0_addr),
    .io_fpReadPorts_3_0_data(rat_io_fpReadPorts_3_0_data),
    .io_fpReadPorts_3_1_hold(rat_io_fpReadPorts_3_1_hold),
    .io_fpReadPorts_3_1_addr(rat_io_fpReadPorts_3_1_addr),
    .io_fpReadPorts_3_1_data(rat_io_fpReadPorts_3_1_data),
    .io_fpReadPorts_3_2_hold(rat_io_fpReadPorts_3_2_hold),
    .io_fpReadPorts_3_2_addr(rat_io_fpReadPorts_3_2_addr),
    .io_fpReadPorts_3_2_data(rat_io_fpReadPorts_3_2_data),
    .io_fpReadPorts_3_3_hold(rat_io_fpReadPorts_3_3_hold),
    .io_fpReadPorts_3_3_addr(rat_io_fpReadPorts_3_3_addr),
    .io_fpReadPorts_3_3_data(rat_io_fpReadPorts_3_3_data),
    .io_fpRenamePorts_0_wen(rat_io_fpRenamePorts_0_wen),
    .io_fpRenamePorts_0_addr(rat_io_fpRenamePorts_0_addr),
    .io_fpRenamePorts_0_data(rat_io_fpRenamePorts_0_data),
    .io_fpRenamePorts_1_wen(rat_io_fpRenamePorts_1_wen),
    .io_fpRenamePorts_1_addr(rat_io_fpRenamePorts_1_addr),
    .io_fpRenamePorts_1_data(rat_io_fpRenamePorts_1_data),
    .io_fpRenamePorts_2_wen(rat_io_fpRenamePorts_2_wen),
    .io_fpRenamePorts_2_addr(rat_io_fpRenamePorts_2_addr),
    .io_fpRenamePorts_2_data(rat_io_fpRenamePorts_2_data),
    .io_fpRenamePorts_3_wen(rat_io_fpRenamePorts_3_wen),
    .io_fpRenamePorts_3_addr(rat_io_fpRenamePorts_3_addr),
    .io_fpRenamePorts_3_data(rat_io_fpRenamePorts_3_data),
    .io_debug_int_rat_0(rat_io_debug_int_rat_0),
    .io_debug_int_rat_1(rat_io_debug_int_rat_1),
    .io_debug_int_rat_2(rat_io_debug_int_rat_2),
    .io_debug_int_rat_3(rat_io_debug_int_rat_3),
    .io_debug_int_rat_4(rat_io_debug_int_rat_4),
    .io_debug_int_rat_5(rat_io_debug_int_rat_5),
    .io_debug_int_rat_6(rat_io_debug_int_rat_6),
    .io_debug_int_rat_7(rat_io_debug_int_rat_7),
    .io_debug_int_rat_8(rat_io_debug_int_rat_8),
    .io_debug_int_rat_9(rat_io_debug_int_rat_9),
    .io_debug_int_rat_10(rat_io_debug_int_rat_10),
    .io_debug_int_rat_11(rat_io_debug_int_rat_11),
    .io_debug_int_rat_12(rat_io_debug_int_rat_12),
    .io_debug_int_rat_13(rat_io_debug_int_rat_13),
    .io_debug_int_rat_14(rat_io_debug_int_rat_14),
    .io_debug_int_rat_15(rat_io_debug_int_rat_15),
    .io_debug_int_rat_16(rat_io_debug_int_rat_16),
    .io_debug_int_rat_17(rat_io_debug_int_rat_17),
    .io_debug_int_rat_18(rat_io_debug_int_rat_18),
    .io_debug_int_rat_19(rat_io_debug_int_rat_19),
    .io_debug_int_rat_20(rat_io_debug_int_rat_20),
    .io_debug_int_rat_21(rat_io_debug_int_rat_21),
    .io_debug_int_rat_22(rat_io_debug_int_rat_22),
    .io_debug_int_rat_23(rat_io_debug_int_rat_23),
    .io_debug_int_rat_24(rat_io_debug_int_rat_24),
    .io_debug_int_rat_25(rat_io_debug_int_rat_25),
    .io_debug_int_rat_26(rat_io_debug_int_rat_26),
    .io_debug_int_rat_27(rat_io_debug_int_rat_27),
    .io_debug_int_rat_28(rat_io_debug_int_rat_28),
    .io_debug_int_rat_29(rat_io_debug_int_rat_29),
    .io_debug_int_rat_30(rat_io_debug_int_rat_30),
    .io_debug_int_rat_31(rat_io_debug_int_rat_31),
    .io_debug_fp_rat_0(rat_io_debug_fp_rat_0),
    .io_debug_fp_rat_1(rat_io_debug_fp_rat_1),
    .io_debug_fp_rat_2(rat_io_debug_fp_rat_2),
    .io_debug_fp_rat_3(rat_io_debug_fp_rat_3),
    .io_debug_fp_rat_4(rat_io_debug_fp_rat_4),
    .io_debug_fp_rat_5(rat_io_debug_fp_rat_5),
    .io_debug_fp_rat_6(rat_io_debug_fp_rat_6),
    .io_debug_fp_rat_7(rat_io_debug_fp_rat_7),
    .io_debug_fp_rat_8(rat_io_debug_fp_rat_8),
    .io_debug_fp_rat_9(rat_io_debug_fp_rat_9),
    .io_debug_fp_rat_10(rat_io_debug_fp_rat_10),
    .io_debug_fp_rat_11(rat_io_debug_fp_rat_11),
    .io_debug_fp_rat_12(rat_io_debug_fp_rat_12),
    .io_debug_fp_rat_13(rat_io_debug_fp_rat_13),
    .io_debug_fp_rat_14(rat_io_debug_fp_rat_14),
    .io_debug_fp_rat_15(rat_io_debug_fp_rat_15),
    .io_debug_fp_rat_16(rat_io_debug_fp_rat_16),
    .io_debug_fp_rat_17(rat_io_debug_fp_rat_17),
    .io_debug_fp_rat_18(rat_io_debug_fp_rat_18),
    .io_debug_fp_rat_19(rat_io_debug_fp_rat_19),
    .io_debug_fp_rat_20(rat_io_debug_fp_rat_20),
    .io_debug_fp_rat_21(rat_io_debug_fp_rat_21),
    .io_debug_fp_rat_22(rat_io_debug_fp_rat_22),
    .io_debug_fp_rat_23(rat_io_debug_fp_rat_23),
    .io_debug_fp_rat_24(rat_io_debug_fp_rat_24),
    .io_debug_fp_rat_25(rat_io_debug_fp_rat_25),
    .io_debug_fp_rat_26(rat_io_debug_fp_rat_26),
    .io_debug_fp_rat_27(rat_io_debug_fp_rat_27),
    .io_debug_fp_rat_28(rat_io_debug_fp_rat_28),
    .io_debug_fp_rat_29(rat_io_debug_fp_rat_29),
    .io_debug_fp_rat_30(rat_io_debug_fp_rat_30),
    .io_debug_fp_rat_31(rat_io_debug_fp_rat_31)
  );
  SSIT ssit ( // @[CtrlBlock.scala 282:20]
    .clock(ssit_clock),
    .reset(ssit_reset),
    .io_raddr_0(ssit_io_raddr_0),
    .io_raddr_1(ssit_io_raddr_1),
    .io_raddr_2(ssit_io_raddr_2),
    .io_raddr_3(ssit_io_raddr_3),
    .io_rdata_0_valid(ssit_io_rdata_0_valid),
    .io_rdata_0_ssid(ssit_io_rdata_0_ssid),
    .io_rdata_0_strict(ssit_io_rdata_0_strict),
    .io_rdata_1_valid(ssit_io_rdata_1_valid),
    .io_rdata_1_ssid(ssit_io_rdata_1_ssid),
    .io_rdata_1_strict(ssit_io_rdata_1_strict),
    .io_rdata_2_valid(ssit_io_rdata_2_valid),
    .io_rdata_2_ssid(ssit_io_rdata_2_ssid),
    .io_rdata_2_strict(ssit_io_rdata_2_strict),
    .io_rdata_3_valid(ssit_io_rdata_3_valid),
    .io_rdata_3_ssid(ssit_io_rdata_3_ssid),
    .io_rdata_3_strict(ssit_io_rdata_3_strict),
    .io_update_valid(ssit_io_update_valid),
    .io_update_ldpc(ssit_io_update_ldpc),
    .io_update_stpc(ssit_io_update_stpc),
    .io_csrCtrl_lvpred_timeout(ssit_io_csrCtrl_lvpred_timeout)
  );
  Rename rename ( // @[CtrlBlock.scala 284:22]
    .clock(rename_clock),
    .reset(rename_reset),
    .io_redirect_valid(rename_io_redirect_valid),
    .io_redirect_bits_robIdx_flag(rename_io_redirect_bits_robIdx_flag),
    .io_redirect_bits_robIdx_value(rename_io_redirect_bits_robIdx_value),
    .io_redirect_bits_level(rename_io_redirect_bits_level),
    .io_robCommits_isWalk(rename_io_robCommits_isWalk),
    .io_robCommits_valid_0(rename_io_robCommits_valid_0),
    .io_robCommits_valid_1(rename_io_robCommits_valid_1),
    .io_robCommits_valid_2(rename_io_robCommits_valid_2),
    .io_robCommits_valid_3(rename_io_robCommits_valid_3),
    .io_robCommits_info_0_rfWen(rename_io_robCommits_info_0_rfWen),
    .io_robCommits_info_0_fpWen(rename_io_robCommits_info_0_fpWen),
    .io_robCommits_info_0_pdest(rename_io_robCommits_info_0_pdest),
    .io_robCommits_info_0_old_pdest(rename_io_robCommits_info_0_old_pdest),
    .io_robCommits_info_1_rfWen(rename_io_robCommits_info_1_rfWen),
    .io_robCommits_info_1_fpWen(rename_io_robCommits_info_1_fpWen),
    .io_robCommits_info_1_pdest(rename_io_robCommits_info_1_pdest),
    .io_robCommits_info_1_old_pdest(rename_io_robCommits_info_1_old_pdest),
    .io_robCommits_info_2_rfWen(rename_io_robCommits_info_2_rfWen),
    .io_robCommits_info_2_fpWen(rename_io_robCommits_info_2_fpWen),
    .io_robCommits_info_2_pdest(rename_io_robCommits_info_2_pdest),
    .io_robCommits_info_2_old_pdest(rename_io_robCommits_info_2_old_pdest),
    .io_robCommits_info_3_rfWen(rename_io_robCommits_info_3_rfWen),
    .io_robCommits_info_3_fpWen(rename_io_robCommits_info_3_fpWen),
    .io_robCommits_info_3_pdest(rename_io_robCommits_info_3_pdest),
    .io_robCommits_info_3_old_pdest(rename_io_robCommits_info_3_old_pdest),
    .io_in_0_ready(rename_io_in_0_ready),
    .io_in_0_valid(rename_io_in_0_valid),
    .io_in_0_bits_cf_foldpc(rename_io_in_0_bits_cf_foldpc),
    .io_in_0_bits_cf_exceptionVec_1(rename_io_in_0_bits_cf_exceptionVec_1),
    .io_in_0_bits_cf_exceptionVec_2(rename_io_in_0_bits_cf_exceptionVec_2),
    .io_in_0_bits_cf_exceptionVec_12(rename_io_in_0_bits_cf_exceptionVec_12),
    .io_in_0_bits_cf_trigger_frontendHit_0(rename_io_in_0_bits_cf_trigger_frontendHit_0),
    .io_in_0_bits_cf_trigger_frontendHit_1(rename_io_in_0_bits_cf_trigger_frontendHit_1),
    .io_in_0_bits_cf_trigger_frontendHit_2(rename_io_in_0_bits_cf_trigger_frontendHit_2),
    .io_in_0_bits_cf_trigger_frontendHit_3(rename_io_in_0_bits_cf_trigger_frontendHit_3),
    .io_in_0_bits_cf_trigger_backendEn_0(rename_io_in_0_bits_cf_trigger_backendEn_0),
    .io_in_0_bits_cf_trigger_backendEn_1(rename_io_in_0_bits_cf_trigger_backendEn_1),
    .io_in_0_bits_cf_trigger_backendHit_0(rename_io_in_0_bits_cf_trigger_backendHit_0),
    .io_in_0_bits_cf_trigger_backendHit_1(rename_io_in_0_bits_cf_trigger_backendHit_1),
    .io_in_0_bits_cf_trigger_backendHit_2(rename_io_in_0_bits_cf_trigger_backendHit_2),
    .io_in_0_bits_cf_trigger_backendHit_3(rename_io_in_0_bits_cf_trigger_backendHit_3),
    .io_in_0_bits_cf_trigger_backendHit_4(rename_io_in_0_bits_cf_trigger_backendHit_4),
    .io_in_0_bits_cf_trigger_backendHit_5(rename_io_in_0_bits_cf_trigger_backendHit_5),
    .io_in_0_bits_cf_pd_isRVC(rename_io_in_0_bits_cf_pd_isRVC),
    .io_in_0_bits_cf_pd_brType(rename_io_in_0_bits_cf_pd_brType),
    .io_in_0_bits_cf_pd_isCall(rename_io_in_0_bits_cf_pd_isCall),
    .io_in_0_bits_cf_pd_isRet(rename_io_in_0_bits_cf_pd_isRet),
    .io_in_0_bits_cf_pred_taken(rename_io_in_0_bits_cf_pred_taken),
    .io_in_0_bits_cf_crossPageIPFFix(rename_io_in_0_bits_cf_crossPageIPFFix),
    .io_in_0_bits_cf_ftqPtr_flag(rename_io_in_0_bits_cf_ftqPtr_flag),
    .io_in_0_bits_cf_ftqPtr_value(rename_io_in_0_bits_cf_ftqPtr_value),
    .io_in_0_bits_cf_ftqOffset(rename_io_in_0_bits_cf_ftqOffset),
    .io_in_0_bits_ctrl_srcType_0(rename_io_in_0_bits_ctrl_srcType_0),
    .io_in_0_bits_ctrl_srcType_1(rename_io_in_0_bits_ctrl_srcType_1),
    .io_in_0_bits_ctrl_srcType_2(rename_io_in_0_bits_ctrl_srcType_2),
    .io_in_0_bits_ctrl_lsrc_0(rename_io_in_0_bits_ctrl_lsrc_0),
    .io_in_0_bits_ctrl_lsrc_1(rename_io_in_0_bits_ctrl_lsrc_1),
    .io_in_0_bits_ctrl_ldest(rename_io_in_0_bits_ctrl_ldest),
    .io_in_0_bits_ctrl_fuType(rename_io_in_0_bits_ctrl_fuType),
    .io_in_0_bits_ctrl_fuOpType(rename_io_in_0_bits_ctrl_fuOpType),
    .io_in_0_bits_ctrl_rfWen(rename_io_in_0_bits_ctrl_rfWen),
    .io_in_0_bits_ctrl_fpWen(rename_io_in_0_bits_ctrl_fpWen),
    .io_in_0_bits_ctrl_isRVCORETrap(rename_io_in_0_bits_ctrl_isRVCORETrap),
    .io_in_0_bits_ctrl_noSpecExec(rename_io_in_0_bits_ctrl_noSpecExec),
    .io_in_0_bits_ctrl_blockBackward(rename_io_in_0_bits_ctrl_blockBackward),
    .io_in_0_bits_ctrl_flushPipe(rename_io_in_0_bits_ctrl_flushPipe),
    .io_in_0_bits_ctrl_selImm(rename_io_in_0_bits_ctrl_selImm),
    .io_in_0_bits_ctrl_imm(rename_io_in_0_bits_ctrl_imm),
    .io_in_0_bits_ctrl_commitType(rename_io_in_0_bits_ctrl_commitType),
    .io_in_0_bits_ctrl_fpu_isAddSub(rename_io_in_0_bits_ctrl_fpu_isAddSub),
    .io_in_0_bits_ctrl_fpu_typeTagIn(rename_io_in_0_bits_ctrl_fpu_typeTagIn),
    .io_in_0_bits_ctrl_fpu_typeTagOut(rename_io_in_0_bits_ctrl_fpu_typeTagOut),
    .io_in_0_bits_ctrl_fpu_fromInt(rename_io_in_0_bits_ctrl_fpu_fromInt),
    .io_in_0_bits_ctrl_fpu_wflags(rename_io_in_0_bits_ctrl_fpu_wflags),
    .io_in_0_bits_ctrl_fpu_fpWen(rename_io_in_0_bits_ctrl_fpu_fpWen),
    .io_in_0_bits_ctrl_fpu_fmaCmd(rename_io_in_0_bits_ctrl_fpu_fmaCmd),
    .io_in_0_bits_ctrl_fpu_div(rename_io_in_0_bits_ctrl_fpu_div),
    .io_in_0_bits_ctrl_fpu_sqrt(rename_io_in_0_bits_ctrl_fpu_sqrt),
    .io_in_0_bits_ctrl_fpu_fcvt(rename_io_in_0_bits_ctrl_fpu_fcvt),
    .io_in_0_bits_ctrl_fpu_typ(rename_io_in_0_bits_ctrl_fpu_typ),
    .io_in_0_bits_ctrl_fpu_fmt(rename_io_in_0_bits_ctrl_fpu_fmt),
    .io_in_0_bits_ctrl_fpu_ren3(rename_io_in_0_bits_ctrl_fpu_ren3),
    .io_in_0_bits_ctrl_fpu_rm(rename_io_in_0_bits_ctrl_fpu_rm),
    .io_in_0_bits_ctrl_isMove(rename_io_in_0_bits_ctrl_isMove),
    .io_in_1_ready(rename_io_in_1_ready),
    .io_in_1_valid(rename_io_in_1_valid),
    .io_in_1_bits_cf_foldpc(rename_io_in_1_bits_cf_foldpc),
    .io_in_1_bits_cf_exceptionVec_1(rename_io_in_1_bits_cf_exceptionVec_1),
    .io_in_1_bits_cf_exceptionVec_2(rename_io_in_1_bits_cf_exceptionVec_2),
    .io_in_1_bits_cf_exceptionVec_12(rename_io_in_1_bits_cf_exceptionVec_12),
    .io_in_1_bits_cf_trigger_frontendHit_0(rename_io_in_1_bits_cf_trigger_frontendHit_0),
    .io_in_1_bits_cf_trigger_frontendHit_1(rename_io_in_1_bits_cf_trigger_frontendHit_1),
    .io_in_1_bits_cf_trigger_frontendHit_2(rename_io_in_1_bits_cf_trigger_frontendHit_2),
    .io_in_1_bits_cf_trigger_frontendHit_3(rename_io_in_1_bits_cf_trigger_frontendHit_3),
    .io_in_1_bits_cf_trigger_backendEn_0(rename_io_in_1_bits_cf_trigger_backendEn_0),
    .io_in_1_bits_cf_trigger_backendEn_1(rename_io_in_1_bits_cf_trigger_backendEn_1),
    .io_in_1_bits_cf_trigger_backendHit_0(rename_io_in_1_bits_cf_trigger_backendHit_0),
    .io_in_1_bits_cf_trigger_backendHit_1(rename_io_in_1_bits_cf_trigger_backendHit_1),
    .io_in_1_bits_cf_trigger_backendHit_2(rename_io_in_1_bits_cf_trigger_backendHit_2),
    .io_in_1_bits_cf_trigger_backendHit_3(rename_io_in_1_bits_cf_trigger_backendHit_3),
    .io_in_1_bits_cf_trigger_backendHit_4(rename_io_in_1_bits_cf_trigger_backendHit_4),
    .io_in_1_bits_cf_trigger_backendHit_5(rename_io_in_1_bits_cf_trigger_backendHit_5),
    .io_in_1_bits_cf_pd_isRVC(rename_io_in_1_bits_cf_pd_isRVC),
    .io_in_1_bits_cf_pd_brType(rename_io_in_1_bits_cf_pd_brType),
    .io_in_1_bits_cf_pd_isCall(rename_io_in_1_bits_cf_pd_isCall),
    .io_in_1_bits_cf_pd_isRet(rename_io_in_1_bits_cf_pd_isRet),
    .io_in_1_bits_cf_pred_taken(rename_io_in_1_bits_cf_pred_taken),
    .io_in_1_bits_cf_crossPageIPFFix(rename_io_in_1_bits_cf_crossPageIPFFix),
    .io_in_1_bits_cf_ftqPtr_flag(rename_io_in_1_bits_cf_ftqPtr_flag),
    .io_in_1_bits_cf_ftqPtr_value(rename_io_in_1_bits_cf_ftqPtr_value),
    .io_in_1_bits_cf_ftqOffset(rename_io_in_1_bits_cf_ftqOffset),
    .io_in_1_bits_ctrl_srcType_0(rename_io_in_1_bits_ctrl_srcType_0),
    .io_in_1_bits_ctrl_srcType_1(rename_io_in_1_bits_ctrl_srcType_1),
    .io_in_1_bits_ctrl_srcType_2(rename_io_in_1_bits_ctrl_srcType_2),
    .io_in_1_bits_ctrl_lsrc_0(rename_io_in_1_bits_ctrl_lsrc_0),
    .io_in_1_bits_ctrl_lsrc_1(rename_io_in_1_bits_ctrl_lsrc_1),
    .io_in_1_bits_ctrl_lsrc_2(rename_io_in_1_bits_ctrl_lsrc_2),
    .io_in_1_bits_ctrl_ldest(rename_io_in_1_bits_ctrl_ldest),
    .io_in_1_bits_ctrl_fuType(rename_io_in_1_bits_ctrl_fuType),
    .io_in_1_bits_ctrl_fuOpType(rename_io_in_1_bits_ctrl_fuOpType),
    .io_in_1_bits_ctrl_rfWen(rename_io_in_1_bits_ctrl_rfWen),
    .io_in_1_bits_ctrl_fpWen(rename_io_in_1_bits_ctrl_fpWen),
    .io_in_1_bits_ctrl_isRVCORETrap(rename_io_in_1_bits_ctrl_isRVCORETrap),
    .io_in_1_bits_ctrl_noSpecExec(rename_io_in_1_bits_ctrl_noSpecExec),
    .io_in_1_bits_ctrl_blockBackward(rename_io_in_1_bits_ctrl_blockBackward),
    .io_in_1_bits_ctrl_flushPipe(rename_io_in_1_bits_ctrl_flushPipe),
    .io_in_1_bits_ctrl_selImm(rename_io_in_1_bits_ctrl_selImm),
    .io_in_1_bits_ctrl_imm(rename_io_in_1_bits_ctrl_imm),
    .io_in_1_bits_ctrl_commitType(rename_io_in_1_bits_ctrl_commitType),
    .io_in_1_bits_ctrl_fpu_isAddSub(rename_io_in_1_bits_ctrl_fpu_isAddSub),
    .io_in_1_bits_ctrl_fpu_typeTagIn(rename_io_in_1_bits_ctrl_fpu_typeTagIn),
    .io_in_1_bits_ctrl_fpu_typeTagOut(rename_io_in_1_bits_ctrl_fpu_typeTagOut),
    .io_in_1_bits_ctrl_fpu_fromInt(rename_io_in_1_bits_ctrl_fpu_fromInt),
    .io_in_1_bits_ctrl_fpu_wflags(rename_io_in_1_bits_ctrl_fpu_wflags),
    .io_in_1_bits_ctrl_fpu_fpWen(rename_io_in_1_bits_ctrl_fpu_fpWen),
    .io_in_1_bits_ctrl_fpu_fmaCmd(rename_io_in_1_bits_ctrl_fpu_fmaCmd),
    .io_in_1_bits_ctrl_fpu_div(rename_io_in_1_bits_ctrl_fpu_div),
    .io_in_1_bits_ctrl_fpu_sqrt(rename_io_in_1_bits_ctrl_fpu_sqrt),
    .io_in_1_bits_ctrl_fpu_fcvt(rename_io_in_1_bits_ctrl_fpu_fcvt),
    .io_in_1_bits_ctrl_fpu_typ(rename_io_in_1_bits_ctrl_fpu_typ),
    .io_in_1_bits_ctrl_fpu_fmt(rename_io_in_1_bits_ctrl_fpu_fmt),
    .io_in_1_bits_ctrl_fpu_ren3(rename_io_in_1_bits_ctrl_fpu_ren3),
    .io_in_1_bits_ctrl_fpu_rm(rename_io_in_1_bits_ctrl_fpu_rm),
    .io_in_1_bits_ctrl_isMove(rename_io_in_1_bits_ctrl_isMove),
    .io_in_2_ready(rename_io_in_2_ready),
    .io_in_2_valid(rename_io_in_2_valid),
    .io_in_2_bits_cf_foldpc(rename_io_in_2_bits_cf_foldpc),
    .io_in_2_bits_cf_exceptionVec_1(rename_io_in_2_bits_cf_exceptionVec_1),
    .io_in_2_bits_cf_exceptionVec_2(rename_io_in_2_bits_cf_exceptionVec_2),
    .io_in_2_bits_cf_exceptionVec_12(rename_io_in_2_bits_cf_exceptionVec_12),
    .io_in_2_bits_cf_trigger_frontendHit_0(rename_io_in_2_bits_cf_trigger_frontendHit_0),
    .io_in_2_bits_cf_trigger_frontendHit_1(rename_io_in_2_bits_cf_trigger_frontendHit_1),
    .io_in_2_bits_cf_trigger_frontendHit_2(rename_io_in_2_bits_cf_trigger_frontendHit_2),
    .io_in_2_bits_cf_trigger_frontendHit_3(rename_io_in_2_bits_cf_trigger_frontendHit_3),
    .io_in_2_bits_cf_trigger_backendEn_0(rename_io_in_2_bits_cf_trigger_backendEn_0),
    .io_in_2_bits_cf_trigger_backendEn_1(rename_io_in_2_bits_cf_trigger_backendEn_1),
    .io_in_2_bits_cf_trigger_backendHit_0(rename_io_in_2_bits_cf_trigger_backendHit_0),
    .io_in_2_bits_cf_trigger_backendHit_1(rename_io_in_2_bits_cf_trigger_backendHit_1),
    .io_in_2_bits_cf_trigger_backendHit_2(rename_io_in_2_bits_cf_trigger_backendHit_2),
    .io_in_2_bits_cf_trigger_backendHit_3(rename_io_in_2_bits_cf_trigger_backendHit_3),
    .io_in_2_bits_cf_trigger_backendHit_4(rename_io_in_2_bits_cf_trigger_backendHit_4),
    .io_in_2_bits_cf_trigger_backendHit_5(rename_io_in_2_bits_cf_trigger_backendHit_5),
    .io_in_2_bits_cf_pd_isRVC(rename_io_in_2_bits_cf_pd_isRVC),
    .io_in_2_bits_cf_pd_brType(rename_io_in_2_bits_cf_pd_brType),
    .io_in_2_bits_cf_pd_isCall(rename_io_in_2_bits_cf_pd_isCall),
    .io_in_2_bits_cf_pd_isRet(rename_io_in_2_bits_cf_pd_isRet),
    .io_in_2_bits_cf_pred_taken(rename_io_in_2_bits_cf_pred_taken),
    .io_in_2_bits_cf_crossPageIPFFix(rename_io_in_2_bits_cf_crossPageIPFFix),
    .io_in_2_bits_cf_ftqPtr_flag(rename_io_in_2_bits_cf_ftqPtr_flag),
    .io_in_2_bits_cf_ftqPtr_value(rename_io_in_2_bits_cf_ftqPtr_value),
    .io_in_2_bits_cf_ftqOffset(rename_io_in_2_bits_cf_ftqOffset),
    .io_in_2_bits_ctrl_srcType_0(rename_io_in_2_bits_ctrl_srcType_0),
    .io_in_2_bits_ctrl_srcType_1(rename_io_in_2_bits_ctrl_srcType_1),
    .io_in_2_bits_ctrl_srcType_2(rename_io_in_2_bits_ctrl_srcType_2),
    .io_in_2_bits_ctrl_lsrc_0(rename_io_in_2_bits_ctrl_lsrc_0),
    .io_in_2_bits_ctrl_lsrc_1(rename_io_in_2_bits_ctrl_lsrc_1),
    .io_in_2_bits_ctrl_lsrc_2(rename_io_in_2_bits_ctrl_lsrc_2),
    .io_in_2_bits_ctrl_ldest(rename_io_in_2_bits_ctrl_ldest),
    .io_in_2_bits_ctrl_fuType(rename_io_in_2_bits_ctrl_fuType),
    .io_in_2_bits_ctrl_fuOpType(rename_io_in_2_bits_ctrl_fuOpType),
    .io_in_2_bits_ctrl_rfWen(rename_io_in_2_bits_ctrl_rfWen),
    .io_in_2_bits_ctrl_fpWen(rename_io_in_2_bits_ctrl_fpWen),
    .io_in_2_bits_ctrl_isRVCORETrap(rename_io_in_2_bits_ctrl_isRVCORETrap),
    .io_in_2_bits_ctrl_noSpecExec(rename_io_in_2_bits_ctrl_noSpecExec),
    .io_in_2_bits_ctrl_blockBackward(rename_io_in_2_bits_ctrl_blockBackward),
    .io_in_2_bits_ctrl_flushPipe(rename_io_in_2_bits_ctrl_flushPipe),
    .io_in_2_bits_ctrl_selImm(rename_io_in_2_bits_ctrl_selImm),
    .io_in_2_bits_ctrl_imm(rename_io_in_2_bits_ctrl_imm),
    .io_in_2_bits_ctrl_commitType(rename_io_in_2_bits_ctrl_commitType),
    .io_in_2_bits_ctrl_fpu_isAddSub(rename_io_in_2_bits_ctrl_fpu_isAddSub),
    .io_in_2_bits_ctrl_fpu_typeTagIn(rename_io_in_2_bits_ctrl_fpu_typeTagIn),
    .io_in_2_bits_ctrl_fpu_typeTagOut(rename_io_in_2_bits_ctrl_fpu_typeTagOut),
    .io_in_2_bits_ctrl_fpu_fromInt(rename_io_in_2_bits_ctrl_fpu_fromInt),
    .io_in_2_bits_ctrl_fpu_wflags(rename_io_in_2_bits_ctrl_fpu_wflags),
    .io_in_2_bits_ctrl_fpu_fpWen(rename_io_in_2_bits_ctrl_fpu_fpWen),
    .io_in_2_bits_ctrl_fpu_fmaCmd(rename_io_in_2_bits_ctrl_fpu_fmaCmd),
    .io_in_2_bits_ctrl_fpu_div(rename_io_in_2_bits_ctrl_fpu_div),
    .io_in_2_bits_ctrl_fpu_sqrt(rename_io_in_2_bits_ctrl_fpu_sqrt),
    .io_in_2_bits_ctrl_fpu_fcvt(rename_io_in_2_bits_ctrl_fpu_fcvt),
    .io_in_2_bits_ctrl_fpu_typ(rename_io_in_2_bits_ctrl_fpu_typ),
    .io_in_2_bits_ctrl_fpu_fmt(rename_io_in_2_bits_ctrl_fpu_fmt),
    .io_in_2_bits_ctrl_fpu_ren3(rename_io_in_2_bits_ctrl_fpu_ren3),
    .io_in_2_bits_ctrl_fpu_rm(rename_io_in_2_bits_ctrl_fpu_rm),
    .io_in_2_bits_ctrl_isMove(rename_io_in_2_bits_ctrl_isMove),
    .io_in_3_ready(rename_io_in_3_ready),
    .io_in_3_valid(rename_io_in_3_valid),
    .io_in_3_bits_cf_foldpc(rename_io_in_3_bits_cf_foldpc),
    .io_in_3_bits_cf_exceptionVec_1(rename_io_in_3_bits_cf_exceptionVec_1),
    .io_in_3_bits_cf_exceptionVec_2(rename_io_in_3_bits_cf_exceptionVec_2),
    .io_in_3_bits_cf_exceptionVec_12(rename_io_in_3_bits_cf_exceptionVec_12),
    .io_in_3_bits_cf_trigger_frontendHit_0(rename_io_in_3_bits_cf_trigger_frontendHit_0),
    .io_in_3_bits_cf_trigger_frontendHit_1(rename_io_in_3_bits_cf_trigger_frontendHit_1),
    .io_in_3_bits_cf_trigger_frontendHit_2(rename_io_in_3_bits_cf_trigger_frontendHit_2),
    .io_in_3_bits_cf_trigger_frontendHit_3(rename_io_in_3_bits_cf_trigger_frontendHit_3),
    .io_in_3_bits_cf_trigger_backendEn_0(rename_io_in_3_bits_cf_trigger_backendEn_0),
    .io_in_3_bits_cf_trigger_backendEn_1(rename_io_in_3_bits_cf_trigger_backendEn_1),
    .io_in_3_bits_cf_trigger_backendHit_0(rename_io_in_3_bits_cf_trigger_backendHit_0),
    .io_in_3_bits_cf_trigger_backendHit_1(rename_io_in_3_bits_cf_trigger_backendHit_1),
    .io_in_3_bits_cf_trigger_backendHit_2(rename_io_in_3_bits_cf_trigger_backendHit_2),
    .io_in_3_bits_cf_trigger_backendHit_3(rename_io_in_3_bits_cf_trigger_backendHit_3),
    .io_in_3_bits_cf_trigger_backendHit_4(rename_io_in_3_bits_cf_trigger_backendHit_4),
    .io_in_3_bits_cf_trigger_backendHit_5(rename_io_in_3_bits_cf_trigger_backendHit_5),
    .io_in_3_bits_cf_pd_isRVC(rename_io_in_3_bits_cf_pd_isRVC),
    .io_in_3_bits_cf_pd_brType(rename_io_in_3_bits_cf_pd_brType),
    .io_in_3_bits_cf_pd_isCall(rename_io_in_3_bits_cf_pd_isCall),
    .io_in_3_bits_cf_pd_isRet(rename_io_in_3_bits_cf_pd_isRet),
    .io_in_3_bits_cf_pred_taken(rename_io_in_3_bits_cf_pred_taken),
    .io_in_3_bits_cf_crossPageIPFFix(rename_io_in_3_bits_cf_crossPageIPFFix),
    .io_in_3_bits_cf_ftqPtr_flag(rename_io_in_3_bits_cf_ftqPtr_flag),
    .io_in_3_bits_cf_ftqPtr_value(rename_io_in_3_bits_cf_ftqPtr_value),
    .io_in_3_bits_cf_ftqOffset(rename_io_in_3_bits_cf_ftqOffset),
    .io_in_3_bits_ctrl_srcType_0(rename_io_in_3_bits_ctrl_srcType_0),
    .io_in_3_bits_ctrl_srcType_1(rename_io_in_3_bits_ctrl_srcType_1),
    .io_in_3_bits_ctrl_srcType_2(rename_io_in_3_bits_ctrl_srcType_2),
    .io_in_3_bits_ctrl_lsrc_0(rename_io_in_3_bits_ctrl_lsrc_0),
    .io_in_3_bits_ctrl_lsrc_1(rename_io_in_3_bits_ctrl_lsrc_1),
    .io_in_3_bits_ctrl_lsrc_2(rename_io_in_3_bits_ctrl_lsrc_2),
    .io_in_3_bits_ctrl_ldest(rename_io_in_3_bits_ctrl_ldest),
    .io_in_3_bits_ctrl_fuType(rename_io_in_3_bits_ctrl_fuType),
    .io_in_3_bits_ctrl_fuOpType(rename_io_in_3_bits_ctrl_fuOpType),
    .io_in_3_bits_ctrl_rfWen(rename_io_in_3_bits_ctrl_rfWen),
    .io_in_3_bits_ctrl_fpWen(rename_io_in_3_bits_ctrl_fpWen),
    .io_in_3_bits_ctrl_isRVCORETrap(rename_io_in_3_bits_ctrl_isRVCORETrap),
    .io_in_3_bits_ctrl_noSpecExec(rename_io_in_3_bits_ctrl_noSpecExec),
    .io_in_3_bits_ctrl_blockBackward(rename_io_in_3_bits_ctrl_blockBackward),
    .io_in_3_bits_ctrl_flushPipe(rename_io_in_3_bits_ctrl_flushPipe),
    .io_in_3_bits_ctrl_selImm(rename_io_in_3_bits_ctrl_selImm),
    .io_in_3_bits_ctrl_imm(rename_io_in_3_bits_ctrl_imm),
    .io_in_3_bits_ctrl_commitType(rename_io_in_3_bits_ctrl_commitType),
    .io_in_3_bits_ctrl_fpu_isAddSub(rename_io_in_3_bits_ctrl_fpu_isAddSub),
    .io_in_3_bits_ctrl_fpu_typeTagIn(rename_io_in_3_bits_ctrl_fpu_typeTagIn),
    .io_in_3_bits_ctrl_fpu_typeTagOut(rename_io_in_3_bits_ctrl_fpu_typeTagOut),
    .io_in_3_bits_ctrl_fpu_fromInt(rename_io_in_3_bits_ctrl_fpu_fromInt),
    .io_in_3_bits_ctrl_fpu_wflags(rename_io_in_3_bits_ctrl_fpu_wflags),
    .io_in_3_bits_ctrl_fpu_fpWen(rename_io_in_3_bits_ctrl_fpu_fpWen),
    .io_in_3_bits_ctrl_fpu_fmaCmd(rename_io_in_3_bits_ctrl_fpu_fmaCmd),
    .io_in_3_bits_ctrl_fpu_div(rename_io_in_3_bits_ctrl_fpu_div),
    .io_in_3_bits_ctrl_fpu_sqrt(rename_io_in_3_bits_ctrl_fpu_sqrt),
    .io_in_3_bits_ctrl_fpu_fcvt(rename_io_in_3_bits_ctrl_fpu_fcvt),
    .io_in_3_bits_ctrl_fpu_typ(rename_io_in_3_bits_ctrl_fpu_typ),
    .io_in_3_bits_ctrl_fpu_fmt(rename_io_in_3_bits_ctrl_fpu_fmt),
    .io_in_3_bits_ctrl_fpu_ren3(rename_io_in_3_bits_ctrl_fpu_ren3),
    .io_in_3_bits_ctrl_fpu_rm(rename_io_in_3_bits_ctrl_fpu_rm),
    .io_in_3_bits_ctrl_isMove(rename_io_in_3_bits_ctrl_isMove),
    .io_ssit_0_valid(rename_io_ssit_0_valid),
    .io_ssit_0_ssid(rename_io_ssit_0_ssid),
    .io_ssit_0_strict(rename_io_ssit_0_strict),
    .io_ssit_1_valid(rename_io_ssit_1_valid),
    .io_ssit_1_ssid(rename_io_ssit_1_ssid),
    .io_ssit_1_strict(rename_io_ssit_1_strict),
    .io_ssit_2_valid(rename_io_ssit_2_valid),
    .io_ssit_2_ssid(rename_io_ssit_2_ssid),
    .io_ssit_2_strict(rename_io_ssit_2_strict),
    .io_ssit_3_valid(rename_io_ssit_3_valid),
    .io_ssit_3_ssid(rename_io_ssit_3_ssid),
    .io_ssit_3_strict(rename_io_ssit_3_strict),
    .io_intReadPorts_0_0(rename_io_intReadPorts_0_0),
    .io_intReadPorts_0_1(rename_io_intReadPorts_0_1),
    .io_intReadPorts_0_2(rename_io_intReadPorts_0_2),
    .io_intReadPorts_1_0(rename_io_intReadPorts_1_0),
    .io_intReadPorts_1_1(rename_io_intReadPorts_1_1),
    .io_intReadPorts_1_2(rename_io_intReadPorts_1_2),
    .io_intReadPorts_2_0(rename_io_intReadPorts_2_0),
    .io_intReadPorts_2_1(rename_io_intReadPorts_2_1),
    .io_intReadPorts_2_2(rename_io_intReadPorts_2_2),
    .io_intReadPorts_3_0(rename_io_intReadPorts_3_0),
    .io_intReadPorts_3_1(rename_io_intReadPorts_3_1),
    .io_intReadPorts_3_2(rename_io_intReadPorts_3_2),
    .io_fpReadPorts_0_0(rename_io_fpReadPorts_0_0),
    .io_fpReadPorts_0_1(rename_io_fpReadPorts_0_1),
    .io_fpReadPorts_0_2(rename_io_fpReadPorts_0_2),
    .io_fpReadPorts_0_3(rename_io_fpReadPorts_0_3),
    .io_fpReadPorts_1_0(rename_io_fpReadPorts_1_0),
    .io_fpReadPorts_1_1(rename_io_fpReadPorts_1_1),
    .io_fpReadPorts_1_2(rename_io_fpReadPorts_1_2),
    .io_fpReadPorts_1_3(rename_io_fpReadPorts_1_3),
    .io_fpReadPorts_2_0(rename_io_fpReadPorts_2_0),
    .io_fpReadPorts_2_1(rename_io_fpReadPorts_2_1),
    .io_fpReadPorts_2_2(rename_io_fpReadPorts_2_2),
    .io_fpReadPorts_2_3(rename_io_fpReadPorts_2_3),
    .io_fpReadPorts_3_0(rename_io_fpReadPorts_3_0),
    .io_fpReadPorts_3_1(rename_io_fpReadPorts_3_1),
    .io_fpReadPorts_3_2(rename_io_fpReadPorts_3_2),
    .io_fpReadPorts_3_3(rename_io_fpReadPorts_3_3),
    .io_intRenamePorts_0_wen(rename_io_intRenamePorts_0_wen),
    .io_intRenamePorts_0_addr(rename_io_intRenamePorts_0_addr),
    .io_intRenamePorts_0_data(rename_io_intRenamePorts_0_data),
    .io_intRenamePorts_1_wen(rename_io_intRenamePorts_1_wen),
    .io_intRenamePorts_1_addr(rename_io_intRenamePorts_1_addr),
    .io_intRenamePorts_1_data(rename_io_intRenamePorts_1_data),
    .io_intRenamePorts_2_wen(rename_io_intRenamePorts_2_wen),
    .io_intRenamePorts_2_addr(rename_io_intRenamePorts_2_addr),
    .io_intRenamePorts_2_data(rename_io_intRenamePorts_2_data),
    .io_intRenamePorts_3_wen(rename_io_intRenamePorts_3_wen),
    .io_intRenamePorts_3_addr(rename_io_intRenamePorts_3_addr),
    .io_intRenamePorts_3_data(rename_io_intRenamePorts_3_data),
    .io_fpRenamePorts_0_wen(rename_io_fpRenamePorts_0_wen),
    .io_fpRenamePorts_0_addr(rename_io_fpRenamePorts_0_addr),
    .io_fpRenamePorts_0_data(rename_io_fpRenamePorts_0_data),
    .io_fpRenamePorts_1_wen(rename_io_fpRenamePorts_1_wen),
    .io_fpRenamePorts_1_addr(rename_io_fpRenamePorts_1_addr),
    .io_fpRenamePorts_1_data(rename_io_fpRenamePorts_1_data),
    .io_fpRenamePorts_2_wen(rename_io_fpRenamePorts_2_wen),
    .io_fpRenamePorts_2_addr(rename_io_fpRenamePorts_2_addr),
    .io_fpRenamePorts_2_data(rename_io_fpRenamePorts_2_data),
    .io_fpRenamePorts_3_wen(rename_io_fpRenamePorts_3_wen),
    .io_fpRenamePorts_3_addr(rename_io_fpRenamePorts_3_addr),
    .io_fpRenamePorts_3_data(rename_io_fpRenamePorts_3_data),
    .io_out_0_ready(rename_io_out_0_ready),
    .io_out_0_valid(rename_io_out_0_valid),
    .io_out_0_bits_cf_exceptionVec_1(rename_io_out_0_bits_cf_exceptionVec_1),
    .io_out_0_bits_cf_exceptionVec_2(rename_io_out_0_bits_cf_exceptionVec_2),
    .io_out_0_bits_cf_exceptionVec_12(rename_io_out_0_bits_cf_exceptionVec_12),
    .io_out_0_bits_cf_trigger_frontendHit_0(rename_io_out_0_bits_cf_trigger_frontendHit_0),
    .io_out_0_bits_cf_trigger_frontendHit_1(rename_io_out_0_bits_cf_trigger_frontendHit_1),
    .io_out_0_bits_cf_trigger_frontendHit_2(rename_io_out_0_bits_cf_trigger_frontendHit_2),
    .io_out_0_bits_cf_trigger_frontendHit_3(rename_io_out_0_bits_cf_trigger_frontendHit_3),
    .io_out_0_bits_cf_trigger_backendEn_0(rename_io_out_0_bits_cf_trigger_backendEn_0),
    .io_out_0_bits_cf_trigger_backendEn_1(rename_io_out_0_bits_cf_trigger_backendEn_1),
    .io_out_0_bits_cf_trigger_backendHit_0(rename_io_out_0_bits_cf_trigger_backendHit_0),
    .io_out_0_bits_cf_trigger_backendHit_1(rename_io_out_0_bits_cf_trigger_backendHit_1),
    .io_out_0_bits_cf_trigger_backendHit_2(rename_io_out_0_bits_cf_trigger_backendHit_2),
    .io_out_0_bits_cf_trigger_backendHit_3(rename_io_out_0_bits_cf_trigger_backendHit_3),
    .io_out_0_bits_cf_trigger_backendHit_4(rename_io_out_0_bits_cf_trigger_backendHit_4),
    .io_out_0_bits_cf_trigger_backendHit_5(rename_io_out_0_bits_cf_trigger_backendHit_5),
    .io_out_0_bits_cf_pd_isRVC(rename_io_out_0_bits_cf_pd_isRVC),
    .io_out_0_bits_cf_pd_brType(rename_io_out_0_bits_cf_pd_brType),
    .io_out_0_bits_cf_pd_isCall(rename_io_out_0_bits_cf_pd_isCall),
    .io_out_0_bits_cf_pd_isRet(rename_io_out_0_bits_cf_pd_isRet),
    .io_out_0_bits_cf_pred_taken(rename_io_out_0_bits_cf_pred_taken),
    .io_out_0_bits_cf_crossPageIPFFix(rename_io_out_0_bits_cf_crossPageIPFFix),
    .io_out_0_bits_cf_storeSetHit(rename_io_out_0_bits_cf_storeSetHit),
    .io_out_0_bits_cf_loadWaitStrict(rename_io_out_0_bits_cf_loadWaitStrict),
    .io_out_0_bits_cf_ssid(rename_io_out_0_bits_cf_ssid),
    .io_out_0_bits_cf_ftqPtr_flag(rename_io_out_0_bits_cf_ftqPtr_flag),
    .io_out_0_bits_cf_ftqPtr_value(rename_io_out_0_bits_cf_ftqPtr_value),
    .io_out_0_bits_cf_ftqOffset(rename_io_out_0_bits_cf_ftqOffset),
    .io_out_0_bits_ctrl_srcType_0(rename_io_out_0_bits_ctrl_srcType_0),
    .io_out_0_bits_ctrl_srcType_1(rename_io_out_0_bits_ctrl_srcType_1),
    .io_out_0_bits_ctrl_srcType_2(rename_io_out_0_bits_ctrl_srcType_2),
    .io_out_0_bits_ctrl_ldest(rename_io_out_0_bits_ctrl_ldest),
    .io_out_0_bits_ctrl_fuType(rename_io_out_0_bits_ctrl_fuType),
    .io_out_0_bits_ctrl_fuOpType(rename_io_out_0_bits_ctrl_fuOpType),
    .io_out_0_bits_ctrl_rfWen(rename_io_out_0_bits_ctrl_rfWen),
    .io_out_0_bits_ctrl_fpWen(rename_io_out_0_bits_ctrl_fpWen),
    .io_out_0_bits_ctrl_isRVCORETrap(rename_io_out_0_bits_ctrl_isRVCORETrap),
    .io_out_0_bits_ctrl_noSpecExec(rename_io_out_0_bits_ctrl_noSpecExec),
    .io_out_0_bits_ctrl_blockBackward(rename_io_out_0_bits_ctrl_blockBackward),
    .io_out_0_bits_ctrl_flushPipe(rename_io_out_0_bits_ctrl_flushPipe),
    .io_out_0_bits_ctrl_selImm(rename_io_out_0_bits_ctrl_selImm),
    .io_out_0_bits_ctrl_imm(rename_io_out_0_bits_ctrl_imm),
    .io_out_0_bits_ctrl_commitType(rename_io_out_0_bits_ctrl_commitType),
    .io_out_0_bits_ctrl_fpu_isAddSub(rename_io_out_0_bits_ctrl_fpu_isAddSub),
    .io_out_0_bits_ctrl_fpu_typeTagIn(rename_io_out_0_bits_ctrl_fpu_typeTagIn),
    .io_out_0_bits_ctrl_fpu_typeTagOut(rename_io_out_0_bits_ctrl_fpu_typeTagOut),
    .io_out_0_bits_ctrl_fpu_fromInt(rename_io_out_0_bits_ctrl_fpu_fromInt),
    .io_out_0_bits_ctrl_fpu_wflags(rename_io_out_0_bits_ctrl_fpu_wflags),
    .io_out_0_bits_ctrl_fpu_fpWen(rename_io_out_0_bits_ctrl_fpu_fpWen),
    .io_out_0_bits_ctrl_fpu_fmaCmd(rename_io_out_0_bits_ctrl_fpu_fmaCmd),
    .io_out_0_bits_ctrl_fpu_div(rename_io_out_0_bits_ctrl_fpu_div),
    .io_out_0_bits_ctrl_fpu_sqrt(rename_io_out_0_bits_ctrl_fpu_sqrt),
    .io_out_0_bits_ctrl_fpu_fcvt(rename_io_out_0_bits_ctrl_fpu_fcvt),
    .io_out_0_bits_ctrl_fpu_typ(rename_io_out_0_bits_ctrl_fpu_typ),
    .io_out_0_bits_ctrl_fpu_fmt(rename_io_out_0_bits_ctrl_fpu_fmt),
    .io_out_0_bits_ctrl_fpu_ren3(rename_io_out_0_bits_ctrl_fpu_ren3),
    .io_out_0_bits_ctrl_fpu_rm(rename_io_out_0_bits_ctrl_fpu_rm),
    .io_out_0_bits_ctrl_isMove(rename_io_out_0_bits_ctrl_isMove),
    .io_out_0_bits_psrc_0(rename_io_out_0_bits_psrc_0),
    .io_out_0_bits_psrc_1(rename_io_out_0_bits_psrc_1),
    .io_out_0_bits_psrc_2(rename_io_out_0_bits_psrc_2),
    .io_out_0_bits_pdest(rename_io_out_0_bits_pdest),
    .io_out_0_bits_old_pdest(rename_io_out_0_bits_old_pdest),
    .io_out_0_bits_robIdx_flag(rename_io_out_0_bits_robIdx_flag),
    .io_out_0_bits_robIdx_value(rename_io_out_0_bits_robIdx_value),
    .io_out_0_bits_eliminatedMove(rename_io_out_0_bits_eliminatedMove),
    .io_out_1_valid(rename_io_out_1_valid),
    .io_out_1_bits_cf_exceptionVec_1(rename_io_out_1_bits_cf_exceptionVec_1),
    .io_out_1_bits_cf_exceptionVec_2(rename_io_out_1_bits_cf_exceptionVec_2),
    .io_out_1_bits_cf_exceptionVec_12(rename_io_out_1_bits_cf_exceptionVec_12),
    .io_out_1_bits_cf_trigger_frontendHit_0(rename_io_out_1_bits_cf_trigger_frontendHit_0),
    .io_out_1_bits_cf_trigger_frontendHit_1(rename_io_out_1_bits_cf_trigger_frontendHit_1),
    .io_out_1_bits_cf_trigger_frontendHit_2(rename_io_out_1_bits_cf_trigger_frontendHit_2),
    .io_out_1_bits_cf_trigger_frontendHit_3(rename_io_out_1_bits_cf_trigger_frontendHit_3),
    .io_out_1_bits_cf_trigger_backendEn_0(rename_io_out_1_bits_cf_trigger_backendEn_0),
    .io_out_1_bits_cf_trigger_backendEn_1(rename_io_out_1_bits_cf_trigger_backendEn_1),
    .io_out_1_bits_cf_trigger_backendHit_0(rename_io_out_1_bits_cf_trigger_backendHit_0),
    .io_out_1_bits_cf_trigger_backendHit_1(rename_io_out_1_bits_cf_trigger_backendHit_1),
    .io_out_1_bits_cf_trigger_backendHit_2(rename_io_out_1_bits_cf_trigger_backendHit_2),
    .io_out_1_bits_cf_trigger_backendHit_3(rename_io_out_1_bits_cf_trigger_backendHit_3),
    .io_out_1_bits_cf_trigger_backendHit_4(rename_io_out_1_bits_cf_trigger_backendHit_4),
    .io_out_1_bits_cf_trigger_backendHit_5(rename_io_out_1_bits_cf_trigger_backendHit_5),
    .io_out_1_bits_cf_pd_isRVC(rename_io_out_1_bits_cf_pd_isRVC),
    .io_out_1_bits_cf_pd_brType(rename_io_out_1_bits_cf_pd_brType),
    .io_out_1_bits_cf_pd_isCall(rename_io_out_1_bits_cf_pd_isCall),
    .io_out_1_bits_cf_pd_isRet(rename_io_out_1_bits_cf_pd_isRet),
    .io_out_1_bits_cf_pred_taken(rename_io_out_1_bits_cf_pred_taken),
    .io_out_1_bits_cf_crossPageIPFFix(rename_io_out_1_bits_cf_crossPageIPFFix),
    .io_out_1_bits_cf_storeSetHit(rename_io_out_1_bits_cf_storeSetHit),
    .io_out_1_bits_cf_loadWaitStrict(rename_io_out_1_bits_cf_loadWaitStrict),
    .io_out_1_bits_cf_ssid(rename_io_out_1_bits_cf_ssid),
    .io_out_1_bits_cf_ftqPtr_flag(rename_io_out_1_bits_cf_ftqPtr_flag),
    .io_out_1_bits_cf_ftqPtr_value(rename_io_out_1_bits_cf_ftqPtr_value),
    .io_out_1_bits_cf_ftqOffset(rename_io_out_1_bits_cf_ftqOffset),
    .io_out_1_bits_ctrl_srcType_0(rename_io_out_1_bits_ctrl_srcType_0),
    .io_out_1_bits_ctrl_srcType_1(rename_io_out_1_bits_ctrl_srcType_1),
    .io_out_1_bits_ctrl_srcType_2(rename_io_out_1_bits_ctrl_srcType_2),
    .io_out_1_bits_ctrl_ldest(rename_io_out_1_bits_ctrl_ldest),
    .io_out_1_bits_ctrl_fuType(rename_io_out_1_bits_ctrl_fuType),
    .io_out_1_bits_ctrl_fuOpType(rename_io_out_1_bits_ctrl_fuOpType),
    .io_out_1_bits_ctrl_rfWen(rename_io_out_1_bits_ctrl_rfWen),
    .io_out_1_bits_ctrl_fpWen(rename_io_out_1_bits_ctrl_fpWen),
    .io_out_1_bits_ctrl_isRVCORETrap(rename_io_out_1_bits_ctrl_isRVCORETrap),
    .io_out_1_bits_ctrl_noSpecExec(rename_io_out_1_bits_ctrl_noSpecExec),
    .io_out_1_bits_ctrl_blockBackward(rename_io_out_1_bits_ctrl_blockBackward),
    .io_out_1_bits_ctrl_flushPipe(rename_io_out_1_bits_ctrl_flushPipe),
    .io_out_1_bits_ctrl_selImm(rename_io_out_1_bits_ctrl_selImm),
    .io_out_1_bits_ctrl_imm(rename_io_out_1_bits_ctrl_imm),
    .io_out_1_bits_ctrl_commitType(rename_io_out_1_bits_ctrl_commitType),
    .io_out_1_bits_ctrl_fpu_isAddSub(rename_io_out_1_bits_ctrl_fpu_isAddSub),
    .io_out_1_bits_ctrl_fpu_typeTagIn(rename_io_out_1_bits_ctrl_fpu_typeTagIn),
    .io_out_1_bits_ctrl_fpu_typeTagOut(rename_io_out_1_bits_ctrl_fpu_typeTagOut),
    .io_out_1_bits_ctrl_fpu_fromInt(rename_io_out_1_bits_ctrl_fpu_fromInt),
    .io_out_1_bits_ctrl_fpu_wflags(rename_io_out_1_bits_ctrl_fpu_wflags),
    .io_out_1_bits_ctrl_fpu_fpWen(rename_io_out_1_bits_ctrl_fpu_fpWen),
    .io_out_1_bits_ctrl_fpu_fmaCmd(rename_io_out_1_bits_ctrl_fpu_fmaCmd),
    .io_out_1_bits_ctrl_fpu_div(rename_io_out_1_bits_ctrl_fpu_div),
    .io_out_1_bits_ctrl_fpu_sqrt(rename_io_out_1_bits_ctrl_fpu_sqrt),
    .io_out_1_bits_ctrl_fpu_fcvt(rename_io_out_1_bits_ctrl_fpu_fcvt),
    .io_out_1_bits_ctrl_fpu_typ(rename_io_out_1_bits_ctrl_fpu_typ),
    .io_out_1_bits_ctrl_fpu_fmt(rename_io_out_1_bits_ctrl_fpu_fmt),
    .io_out_1_bits_ctrl_fpu_ren3(rename_io_out_1_bits_ctrl_fpu_ren3),
    .io_out_1_bits_ctrl_fpu_rm(rename_io_out_1_bits_ctrl_fpu_rm),
    .io_out_1_bits_ctrl_isMove(rename_io_out_1_bits_ctrl_isMove),
    .io_out_1_bits_psrc_0(rename_io_out_1_bits_psrc_0),
    .io_out_1_bits_psrc_1(rename_io_out_1_bits_psrc_1),
    .io_out_1_bits_psrc_2(rename_io_out_1_bits_psrc_2),
    .io_out_1_bits_pdest(rename_io_out_1_bits_pdest),
    .io_out_1_bits_old_pdest(rename_io_out_1_bits_old_pdest),
    .io_out_1_bits_robIdx_flag(rename_io_out_1_bits_robIdx_flag),
    .io_out_1_bits_robIdx_value(rename_io_out_1_bits_robIdx_value),
    .io_out_1_bits_eliminatedMove(rename_io_out_1_bits_eliminatedMove),
    .io_out_2_valid(rename_io_out_2_valid),
    .io_out_2_bits_cf_exceptionVec_1(rename_io_out_2_bits_cf_exceptionVec_1),
    .io_out_2_bits_cf_exceptionVec_2(rename_io_out_2_bits_cf_exceptionVec_2),
    .io_out_2_bits_cf_exceptionVec_12(rename_io_out_2_bits_cf_exceptionVec_12),
    .io_out_2_bits_cf_trigger_frontendHit_0(rename_io_out_2_bits_cf_trigger_frontendHit_0),
    .io_out_2_bits_cf_trigger_frontendHit_1(rename_io_out_2_bits_cf_trigger_frontendHit_1),
    .io_out_2_bits_cf_trigger_frontendHit_2(rename_io_out_2_bits_cf_trigger_frontendHit_2),
    .io_out_2_bits_cf_trigger_frontendHit_3(rename_io_out_2_bits_cf_trigger_frontendHit_3),
    .io_out_2_bits_cf_trigger_backendEn_0(rename_io_out_2_bits_cf_trigger_backendEn_0),
    .io_out_2_bits_cf_trigger_backendEn_1(rename_io_out_2_bits_cf_trigger_backendEn_1),
    .io_out_2_bits_cf_trigger_backendHit_0(rename_io_out_2_bits_cf_trigger_backendHit_0),
    .io_out_2_bits_cf_trigger_backendHit_1(rename_io_out_2_bits_cf_trigger_backendHit_1),
    .io_out_2_bits_cf_trigger_backendHit_2(rename_io_out_2_bits_cf_trigger_backendHit_2),
    .io_out_2_bits_cf_trigger_backendHit_3(rename_io_out_2_bits_cf_trigger_backendHit_3),
    .io_out_2_bits_cf_trigger_backendHit_4(rename_io_out_2_bits_cf_trigger_backendHit_4),
    .io_out_2_bits_cf_trigger_backendHit_5(rename_io_out_2_bits_cf_trigger_backendHit_5),
    .io_out_2_bits_cf_pd_isRVC(rename_io_out_2_bits_cf_pd_isRVC),
    .io_out_2_bits_cf_pd_brType(rename_io_out_2_bits_cf_pd_brType),
    .io_out_2_bits_cf_pd_isCall(rename_io_out_2_bits_cf_pd_isCall),
    .io_out_2_bits_cf_pd_isRet(rename_io_out_2_bits_cf_pd_isRet),
    .io_out_2_bits_cf_pred_taken(rename_io_out_2_bits_cf_pred_taken),
    .io_out_2_bits_cf_crossPageIPFFix(rename_io_out_2_bits_cf_crossPageIPFFix),
    .io_out_2_bits_cf_storeSetHit(rename_io_out_2_bits_cf_storeSetHit),
    .io_out_2_bits_cf_loadWaitStrict(rename_io_out_2_bits_cf_loadWaitStrict),
    .io_out_2_bits_cf_ssid(rename_io_out_2_bits_cf_ssid),
    .io_out_2_bits_cf_ftqPtr_flag(rename_io_out_2_bits_cf_ftqPtr_flag),
    .io_out_2_bits_cf_ftqPtr_value(rename_io_out_2_bits_cf_ftqPtr_value),
    .io_out_2_bits_cf_ftqOffset(rename_io_out_2_bits_cf_ftqOffset),
    .io_out_2_bits_ctrl_srcType_0(rename_io_out_2_bits_ctrl_srcType_0),
    .io_out_2_bits_ctrl_srcType_1(rename_io_out_2_bits_ctrl_srcType_1),
    .io_out_2_bits_ctrl_srcType_2(rename_io_out_2_bits_ctrl_srcType_2),
    .io_out_2_bits_ctrl_ldest(rename_io_out_2_bits_ctrl_ldest),
    .io_out_2_bits_ctrl_fuType(rename_io_out_2_bits_ctrl_fuType),
    .io_out_2_bits_ctrl_fuOpType(rename_io_out_2_bits_ctrl_fuOpType),
    .io_out_2_bits_ctrl_rfWen(rename_io_out_2_bits_ctrl_rfWen),
    .io_out_2_bits_ctrl_fpWen(rename_io_out_2_bits_ctrl_fpWen),
    .io_out_2_bits_ctrl_isRVCORETrap(rename_io_out_2_bits_ctrl_isRVCORETrap),
    .io_out_2_bits_ctrl_noSpecExec(rename_io_out_2_bits_ctrl_noSpecExec),
    .io_out_2_bits_ctrl_blockBackward(rename_io_out_2_bits_ctrl_blockBackward),
    .io_out_2_bits_ctrl_flushPipe(rename_io_out_2_bits_ctrl_flushPipe),
    .io_out_2_bits_ctrl_selImm(rename_io_out_2_bits_ctrl_selImm),
    .io_out_2_bits_ctrl_imm(rename_io_out_2_bits_ctrl_imm),
    .io_out_2_bits_ctrl_commitType(rename_io_out_2_bits_ctrl_commitType),
    .io_out_2_bits_ctrl_fpu_isAddSub(rename_io_out_2_bits_ctrl_fpu_isAddSub),
    .io_out_2_bits_ctrl_fpu_typeTagIn(rename_io_out_2_bits_ctrl_fpu_typeTagIn),
    .io_out_2_bits_ctrl_fpu_typeTagOut(rename_io_out_2_bits_ctrl_fpu_typeTagOut),
    .io_out_2_bits_ctrl_fpu_fromInt(rename_io_out_2_bits_ctrl_fpu_fromInt),
    .io_out_2_bits_ctrl_fpu_wflags(rename_io_out_2_bits_ctrl_fpu_wflags),
    .io_out_2_bits_ctrl_fpu_fpWen(rename_io_out_2_bits_ctrl_fpu_fpWen),
    .io_out_2_bits_ctrl_fpu_fmaCmd(rename_io_out_2_bits_ctrl_fpu_fmaCmd),
    .io_out_2_bits_ctrl_fpu_div(rename_io_out_2_bits_ctrl_fpu_div),
    .io_out_2_bits_ctrl_fpu_sqrt(rename_io_out_2_bits_ctrl_fpu_sqrt),
    .io_out_2_bits_ctrl_fpu_fcvt(rename_io_out_2_bits_ctrl_fpu_fcvt),
    .io_out_2_bits_ctrl_fpu_typ(rename_io_out_2_bits_ctrl_fpu_typ),
    .io_out_2_bits_ctrl_fpu_fmt(rename_io_out_2_bits_ctrl_fpu_fmt),
    .io_out_2_bits_ctrl_fpu_ren3(rename_io_out_2_bits_ctrl_fpu_ren3),
    .io_out_2_bits_ctrl_fpu_rm(rename_io_out_2_bits_ctrl_fpu_rm),
    .io_out_2_bits_ctrl_isMove(rename_io_out_2_bits_ctrl_isMove),
    .io_out_2_bits_psrc_0(rename_io_out_2_bits_psrc_0),
    .io_out_2_bits_psrc_1(rename_io_out_2_bits_psrc_1),
    .io_out_2_bits_psrc_2(rename_io_out_2_bits_psrc_2),
    .io_out_2_bits_pdest(rename_io_out_2_bits_pdest),
    .io_out_2_bits_old_pdest(rename_io_out_2_bits_old_pdest),
    .io_out_2_bits_robIdx_flag(rename_io_out_2_bits_robIdx_flag),
    .io_out_2_bits_robIdx_value(rename_io_out_2_bits_robIdx_value),
    .io_out_2_bits_eliminatedMove(rename_io_out_2_bits_eliminatedMove),
    .io_out_3_valid(rename_io_out_3_valid),
    .io_out_3_bits_cf_exceptionVec_1(rename_io_out_3_bits_cf_exceptionVec_1),
    .io_out_3_bits_cf_exceptionVec_2(rename_io_out_3_bits_cf_exceptionVec_2),
    .io_out_3_bits_cf_exceptionVec_12(rename_io_out_3_bits_cf_exceptionVec_12),
    .io_out_3_bits_cf_trigger_frontendHit_0(rename_io_out_3_bits_cf_trigger_frontendHit_0),
    .io_out_3_bits_cf_trigger_frontendHit_1(rename_io_out_3_bits_cf_trigger_frontendHit_1),
    .io_out_3_bits_cf_trigger_frontendHit_2(rename_io_out_3_bits_cf_trigger_frontendHit_2),
    .io_out_3_bits_cf_trigger_frontendHit_3(rename_io_out_3_bits_cf_trigger_frontendHit_3),
    .io_out_3_bits_cf_trigger_backendEn_0(rename_io_out_3_bits_cf_trigger_backendEn_0),
    .io_out_3_bits_cf_trigger_backendEn_1(rename_io_out_3_bits_cf_trigger_backendEn_1),
    .io_out_3_bits_cf_trigger_backendHit_0(rename_io_out_3_bits_cf_trigger_backendHit_0),
    .io_out_3_bits_cf_trigger_backendHit_1(rename_io_out_3_bits_cf_trigger_backendHit_1),
    .io_out_3_bits_cf_trigger_backendHit_2(rename_io_out_3_bits_cf_trigger_backendHit_2),
    .io_out_3_bits_cf_trigger_backendHit_3(rename_io_out_3_bits_cf_trigger_backendHit_3),
    .io_out_3_bits_cf_trigger_backendHit_4(rename_io_out_3_bits_cf_trigger_backendHit_4),
    .io_out_3_bits_cf_trigger_backendHit_5(rename_io_out_3_bits_cf_trigger_backendHit_5),
    .io_out_3_bits_cf_pd_isRVC(rename_io_out_3_bits_cf_pd_isRVC),
    .io_out_3_bits_cf_pd_brType(rename_io_out_3_bits_cf_pd_brType),
    .io_out_3_bits_cf_pd_isCall(rename_io_out_3_bits_cf_pd_isCall),
    .io_out_3_bits_cf_pd_isRet(rename_io_out_3_bits_cf_pd_isRet),
    .io_out_3_bits_cf_pred_taken(rename_io_out_3_bits_cf_pred_taken),
    .io_out_3_bits_cf_crossPageIPFFix(rename_io_out_3_bits_cf_crossPageIPFFix),
    .io_out_3_bits_cf_storeSetHit(rename_io_out_3_bits_cf_storeSetHit),
    .io_out_3_bits_cf_loadWaitStrict(rename_io_out_3_bits_cf_loadWaitStrict),
    .io_out_3_bits_cf_ssid(rename_io_out_3_bits_cf_ssid),
    .io_out_3_bits_cf_ftqPtr_flag(rename_io_out_3_bits_cf_ftqPtr_flag),
    .io_out_3_bits_cf_ftqPtr_value(rename_io_out_3_bits_cf_ftqPtr_value),
    .io_out_3_bits_cf_ftqOffset(rename_io_out_3_bits_cf_ftqOffset),
    .io_out_3_bits_ctrl_srcType_0(rename_io_out_3_bits_ctrl_srcType_0),
    .io_out_3_bits_ctrl_srcType_1(rename_io_out_3_bits_ctrl_srcType_1),
    .io_out_3_bits_ctrl_srcType_2(rename_io_out_3_bits_ctrl_srcType_2),
    .io_out_3_bits_ctrl_ldest(rename_io_out_3_bits_ctrl_ldest),
    .io_out_3_bits_ctrl_fuType(rename_io_out_3_bits_ctrl_fuType),
    .io_out_3_bits_ctrl_fuOpType(rename_io_out_3_bits_ctrl_fuOpType),
    .io_out_3_bits_ctrl_rfWen(rename_io_out_3_bits_ctrl_rfWen),
    .io_out_3_bits_ctrl_fpWen(rename_io_out_3_bits_ctrl_fpWen),
    .io_out_3_bits_ctrl_isRVCORETrap(rename_io_out_3_bits_ctrl_isRVCORETrap),
    .io_out_3_bits_ctrl_noSpecExec(rename_io_out_3_bits_ctrl_noSpecExec),
    .io_out_3_bits_ctrl_blockBackward(rename_io_out_3_bits_ctrl_blockBackward),
    .io_out_3_bits_ctrl_flushPipe(rename_io_out_3_bits_ctrl_flushPipe),
    .io_out_3_bits_ctrl_selImm(rename_io_out_3_bits_ctrl_selImm),
    .io_out_3_bits_ctrl_imm(rename_io_out_3_bits_ctrl_imm),
    .io_out_3_bits_ctrl_commitType(rename_io_out_3_bits_ctrl_commitType),
    .io_out_3_bits_ctrl_fpu_isAddSub(rename_io_out_3_bits_ctrl_fpu_isAddSub),
    .io_out_3_bits_ctrl_fpu_typeTagIn(rename_io_out_3_bits_ctrl_fpu_typeTagIn),
    .io_out_3_bits_ctrl_fpu_typeTagOut(rename_io_out_3_bits_ctrl_fpu_typeTagOut),
    .io_out_3_bits_ctrl_fpu_fromInt(rename_io_out_3_bits_ctrl_fpu_fromInt),
    .io_out_3_bits_ctrl_fpu_wflags(rename_io_out_3_bits_ctrl_fpu_wflags),
    .io_out_3_bits_ctrl_fpu_fpWen(rename_io_out_3_bits_ctrl_fpu_fpWen),
    .io_out_3_bits_ctrl_fpu_fmaCmd(rename_io_out_3_bits_ctrl_fpu_fmaCmd),
    .io_out_3_bits_ctrl_fpu_div(rename_io_out_3_bits_ctrl_fpu_div),
    .io_out_3_bits_ctrl_fpu_sqrt(rename_io_out_3_bits_ctrl_fpu_sqrt),
    .io_out_3_bits_ctrl_fpu_fcvt(rename_io_out_3_bits_ctrl_fpu_fcvt),
    .io_out_3_bits_ctrl_fpu_typ(rename_io_out_3_bits_ctrl_fpu_typ),
    .io_out_3_bits_ctrl_fpu_fmt(rename_io_out_3_bits_ctrl_fpu_fmt),
    .io_out_3_bits_ctrl_fpu_ren3(rename_io_out_3_bits_ctrl_fpu_ren3),
    .io_out_3_bits_ctrl_fpu_rm(rename_io_out_3_bits_ctrl_fpu_rm),
    .io_out_3_bits_ctrl_isMove(rename_io_out_3_bits_ctrl_isMove),
    .io_out_3_bits_psrc_0(rename_io_out_3_bits_psrc_0),
    .io_out_3_bits_psrc_1(rename_io_out_3_bits_psrc_1),
    .io_out_3_bits_psrc_2(rename_io_out_3_bits_psrc_2),
    .io_out_3_bits_pdest(rename_io_out_3_bits_pdest),
    .io_out_3_bits_old_pdest(rename_io_out_3_bits_old_pdest),
    .io_out_3_bits_robIdx_flag(rename_io_out_3_bits_robIdx_flag),
    .io_out_3_bits_robIdx_value(rename_io_out_3_bits_robIdx_value),
    .io_out_3_bits_eliminatedMove(rename_io_out_3_bits_eliminatedMove),
    .io_perf_0_value(rename_io_perf_0_value),
    .io_perf_1_value(rename_io_perf_1_value),
    .io_perf_2_value(rename_io_perf_2_value),
    .io_perf_3_value(rename_io_perf_3_value),
    .io_perf_4_value(rename_io_perf_4_value),
    .io_perf_5_value(rename_io_perf_5_value),
    .io_perf_6_value(rename_io_perf_6_value),
    .io_perf_7_value(rename_io_perf_7_value),
    .io_perf_8_value(rename_io_perf_8_value),
    .io_perf_9_value(rename_io_perf_9_value),
    .io_perf_10_value(rename_io_perf_10_value),
    .io_perf_11_value(rename_io_perf_11_value),
    .io_perf_12_value(rename_io_perf_12_value),
    .io_perf_13_value(rename_io_perf_13_value)
  );
  Dispatch dispatch ( // @[CtrlBlock.scala 285:24]
    .clock(dispatch_clock),
    .reset(dispatch_reset),
    .io_fromRename_0_ready(dispatch_io_fromRename_0_ready),
    .io_fromRename_0_valid(dispatch_io_fromRename_0_valid),
    .io_fromRename_0_bits_cf_exceptionVec_1(dispatch_io_fromRename_0_bits_cf_exceptionVec_1),
    .io_fromRename_0_bits_cf_exceptionVec_2(dispatch_io_fromRename_0_bits_cf_exceptionVec_2),
    .io_fromRename_0_bits_cf_exceptionVec_12(dispatch_io_fromRename_0_bits_cf_exceptionVec_12),
    .io_fromRename_0_bits_cf_trigger_frontendHit_0(dispatch_io_fromRename_0_bits_cf_trigger_frontendHit_0),
    .io_fromRename_0_bits_cf_trigger_frontendHit_1(dispatch_io_fromRename_0_bits_cf_trigger_frontendHit_1),
    .io_fromRename_0_bits_cf_trigger_frontendHit_2(dispatch_io_fromRename_0_bits_cf_trigger_frontendHit_2),
    .io_fromRename_0_bits_cf_trigger_frontendHit_3(dispatch_io_fromRename_0_bits_cf_trigger_frontendHit_3),
    .io_fromRename_0_bits_cf_trigger_backendEn_0(dispatch_io_fromRename_0_bits_cf_trigger_backendEn_0),
    .io_fromRename_0_bits_cf_trigger_backendEn_1(dispatch_io_fromRename_0_bits_cf_trigger_backendEn_1),
    .io_fromRename_0_bits_cf_trigger_backendHit_0(dispatch_io_fromRename_0_bits_cf_trigger_backendHit_0),
    .io_fromRename_0_bits_cf_trigger_backendHit_1(dispatch_io_fromRename_0_bits_cf_trigger_backendHit_1),
    .io_fromRename_0_bits_cf_trigger_backendHit_2(dispatch_io_fromRename_0_bits_cf_trigger_backendHit_2),
    .io_fromRename_0_bits_cf_trigger_backendHit_3(dispatch_io_fromRename_0_bits_cf_trigger_backendHit_3),
    .io_fromRename_0_bits_cf_trigger_backendHit_4(dispatch_io_fromRename_0_bits_cf_trigger_backendHit_4),
    .io_fromRename_0_bits_cf_trigger_backendHit_5(dispatch_io_fromRename_0_bits_cf_trigger_backendHit_5),
    .io_fromRename_0_bits_cf_pd_isRVC(dispatch_io_fromRename_0_bits_cf_pd_isRVC),
    .io_fromRename_0_bits_cf_pd_brType(dispatch_io_fromRename_0_bits_cf_pd_brType),
    .io_fromRename_0_bits_cf_pd_isCall(dispatch_io_fromRename_0_bits_cf_pd_isCall),
    .io_fromRename_0_bits_cf_pd_isRet(dispatch_io_fromRename_0_bits_cf_pd_isRet),
    .io_fromRename_0_bits_cf_pred_taken(dispatch_io_fromRename_0_bits_cf_pred_taken),
    .io_fromRename_0_bits_cf_crossPageIPFFix(dispatch_io_fromRename_0_bits_cf_crossPageIPFFix),
    .io_fromRename_0_bits_cf_storeSetHit(dispatch_io_fromRename_0_bits_cf_storeSetHit),
    .io_fromRename_0_bits_cf_loadWaitStrict(dispatch_io_fromRename_0_bits_cf_loadWaitStrict),
    .io_fromRename_0_bits_cf_ssid(dispatch_io_fromRename_0_bits_cf_ssid),
    .io_fromRename_0_bits_cf_ftqPtr_flag(dispatch_io_fromRename_0_bits_cf_ftqPtr_flag),
    .io_fromRename_0_bits_cf_ftqPtr_value(dispatch_io_fromRename_0_bits_cf_ftqPtr_value),
    .io_fromRename_0_bits_cf_ftqOffset(dispatch_io_fromRename_0_bits_cf_ftqOffset),
    .io_fromRename_0_bits_ctrl_srcType_0(dispatch_io_fromRename_0_bits_ctrl_srcType_0),
    .io_fromRename_0_bits_ctrl_srcType_1(dispatch_io_fromRename_0_bits_ctrl_srcType_1),
    .io_fromRename_0_bits_ctrl_srcType_2(dispatch_io_fromRename_0_bits_ctrl_srcType_2),
    .io_fromRename_0_bits_ctrl_ldest(dispatch_io_fromRename_0_bits_ctrl_ldest),
    .io_fromRename_0_bits_ctrl_fuType(dispatch_io_fromRename_0_bits_ctrl_fuType),
    .io_fromRename_0_bits_ctrl_fuOpType(dispatch_io_fromRename_0_bits_ctrl_fuOpType),
    .io_fromRename_0_bits_ctrl_rfWen(dispatch_io_fromRename_0_bits_ctrl_rfWen),
    .io_fromRename_0_bits_ctrl_fpWen(dispatch_io_fromRename_0_bits_ctrl_fpWen),
    .io_fromRename_0_bits_ctrl_isRVCORETrap(dispatch_io_fromRename_0_bits_ctrl_isRVCORETrap),
    .io_fromRename_0_bits_ctrl_noSpecExec(dispatch_io_fromRename_0_bits_ctrl_noSpecExec),
    .io_fromRename_0_bits_ctrl_blockBackward(dispatch_io_fromRename_0_bits_ctrl_blockBackward),
    .io_fromRename_0_bits_ctrl_flushPipe(dispatch_io_fromRename_0_bits_ctrl_flushPipe),
    .io_fromRename_0_bits_ctrl_selImm(dispatch_io_fromRename_0_bits_ctrl_selImm),
    .io_fromRename_0_bits_ctrl_imm(dispatch_io_fromRename_0_bits_ctrl_imm),
    .io_fromRename_0_bits_ctrl_commitType(dispatch_io_fromRename_0_bits_ctrl_commitType),
    .io_fromRename_0_bits_ctrl_fpu_isAddSub(dispatch_io_fromRename_0_bits_ctrl_fpu_isAddSub),
    .io_fromRename_0_bits_ctrl_fpu_typeTagIn(dispatch_io_fromRename_0_bits_ctrl_fpu_typeTagIn),
    .io_fromRename_0_bits_ctrl_fpu_typeTagOut(dispatch_io_fromRename_0_bits_ctrl_fpu_typeTagOut),
    .io_fromRename_0_bits_ctrl_fpu_fromInt(dispatch_io_fromRename_0_bits_ctrl_fpu_fromInt),
    .io_fromRename_0_bits_ctrl_fpu_wflags(dispatch_io_fromRename_0_bits_ctrl_fpu_wflags),
    .io_fromRename_0_bits_ctrl_fpu_fpWen(dispatch_io_fromRename_0_bits_ctrl_fpu_fpWen),
    .io_fromRename_0_bits_ctrl_fpu_fmaCmd(dispatch_io_fromRename_0_bits_ctrl_fpu_fmaCmd),
    .io_fromRename_0_bits_ctrl_fpu_div(dispatch_io_fromRename_0_bits_ctrl_fpu_div),
    .io_fromRename_0_bits_ctrl_fpu_sqrt(dispatch_io_fromRename_0_bits_ctrl_fpu_sqrt),
    .io_fromRename_0_bits_ctrl_fpu_fcvt(dispatch_io_fromRename_0_bits_ctrl_fpu_fcvt),
    .io_fromRename_0_bits_ctrl_fpu_typ(dispatch_io_fromRename_0_bits_ctrl_fpu_typ),
    .io_fromRename_0_bits_ctrl_fpu_fmt(dispatch_io_fromRename_0_bits_ctrl_fpu_fmt),
    .io_fromRename_0_bits_ctrl_fpu_ren3(dispatch_io_fromRename_0_bits_ctrl_fpu_ren3),
    .io_fromRename_0_bits_ctrl_fpu_rm(dispatch_io_fromRename_0_bits_ctrl_fpu_rm),
    .io_fromRename_0_bits_ctrl_isMove(dispatch_io_fromRename_0_bits_ctrl_isMove),
    .io_fromRename_0_bits_psrc_0(dispatch_io_fromRename_0_bits_psrc_0),
    .io_fromRename_0_bits_psrc_1(dispatch_io_fromRename_0_bits_psrc_1),
    .io_fromRename_0_bits_psrc_2(dispatch_io_fromRename_0_bits_psrc_2),
    .io_fromRename_0_bits_pdest(dispatch_io_fromRename_0_bits_pdest),
    .io_fromRename_0_bits_old_pdest(dispatch_io_fromRename_0_bits_old_pdest),
    .io_fromRename_0_bits_robIdx_flag(dispatch_io_fromRename_0_bits_robIdx_flag),
    .io_fromRename_0_bits_robIdx_value(dispatch_io_fromRename_0_bits_robIdx_value),
    .io_fromRename_0_bits_eliminatedMove(dispatch_io_fromRename_0_bits_eliminatedMove),
    .io_fromRename_1_ready(dispatch_io_fromRename_1_ready),
    .io_fromRename_1_valid(dispatch_io_fromRename_1_valid),
    .io_fromRename_1_bits_cf_exceptionVec_1(dispatch_io_fromRename_1_bits_cf_exceptionVec_1),
    .io_fromRename_1_bits_cf_exceptionVec_2(dispatch_io_fromRename_1_bits_cf_exceptionVec_2),
    .io_fromRename_1_bits_cf_exceptionVec_12(dispatch_io_fromRename_1_bits_cf_exceptionVec_12),
    .io_fromRename_1_bits_cf_trigger_frontendHit_0(dispatch_io_fromRename_1_bits_cf_trigger_frontendHit_0),
    .io_fromRename_1_bits_cf_trigger_frontendHit_1(dispatch_io_fromRename_1_bits_cf_trigger_frontendHit_1),
    .io_fromRename_1_bits_cf_trigger_frontendHit_2(dispatch_io_fromRename_1_bits_cf_trigger_frontendHit_2),
    .io_fromRename_1_bits_cf_trigger_frontendHit_3(dispatch_io_fromRename_1_bits_cf_trigger_frontendHit_3),
    .io_fromRename_1_bits_cf_trigger_backendEn_0(dispatch_io_fromRename_1_bits_cf_trigger_backendEn_0),
    .io_fromRename_1_bits_cf_trigger_backendEn_1(dispatch_io_fromRename_1_bits_cf_trigger_backendEn_1),
    .io_fromRename_1_bits_cf_trigger_backendHit_0(dispatch_io_fromRename_1_bits_cf_trigger_backendHit_0),
    .io_fromRename_1_bits_cf_trigger_backendHit_1(dispatch_io_fromRename_1_bits_cf_trigger_backendHit_1),
    .io_fromRename_1_bits_cf_trigger_backendHit_2(dispatch_io_fromRename_1_bits_cf_trigger_backendHit_2),
    .io_fromRename_1_bits_cf_trigger_backendHit_3(dispatch_io_fromRename_1_bits_cf_trigger_backendHit_3),
    .io_fromRename_1_bits_cf_trigger_backendHit_4(dispatch_io_fromRename_1_bits_cf_trigger_backendHit_4),
    .io_fromRename_1_bits_cf_trigger_backendHit_5(dispatch_io_fromRename_1_bits_cf_trigger_backendHit_5),
    .io_fromRename_1_bits_cf_pd_isRVC(dispatch_io_fromRename_1_bits_cf_pd_isRVC),
    .io_fromRename_1_bits_cf_pd_brType(dispatch_io_fromRename_1_bits_cf_pd_brType),
    .io_fromRename_1_bits_cf_pd_isCall(dispatch_io_fromRename_1_bits_cf_pd_isCall),
    .io_fromRename_1_bits_cf_pd_isRet(dispatch_io_fromRename_1_bits_cf_pd_isRet),
    .io_fromRename_1_bits_cf_pred_taken(dispatch_io_fromRename_1_bits_cf_pred_taken),
    .io_fromRename_1_bits_cf_crossPageIPFFix(dispatch_io_fromRename_1_bits_cf_crossPageIPFFix),
    .io_fromRename_1_bits_cf_storeSetHit(dispatch_io_fromRename_1_bits_cf_storeSetHit),
    .io_fromRename_1_bits_cf_loadWaitStrict(dispatch_io_fromRename_1_bits_cf_loadWaitStrict),
    .io_fromRename_1_bits_cf_ssid(dispatch_io_fromRename_1_bits_cf_ssid),
    .io_fromRename_1_bits_cf_ftqPtr_flag(dispatch_io_fromRename_1_bits_cf_ftqPtr_flag),
    .io_fromRename_1_bits_cf_ftqPtr_value(dispatch_io_fromRename_1_bits_cf_ftqPtr_value),
    .io_fromRename_1_bits_cf_ftqOffset(dispatch_io_fromRename_1_bits_cf_ftqOffset),
    .io_fromRename_1_bits_ctrl_srcType_0(dispatch_io_fromRename_1_bits_ctrl_srcType_0),
    .io_fromRename_1_bits_ctrl_srcType_1(dispatch_io_fromRename_1_bits_ctrl_srcType_1),
    .io_fromRename_1_bits_ctrl_srcType_2(dispatch_io_fromRename_1_bits_ctrl_srcType_2),
    .io_fromRename_1_bits_ctrl_ldest(dispatch_io_fromRename_1_bits_ctrl_ldest),
    .io_fromRename_1_bits_ctrl_fuType(dispatch_io_fromRename_1_bits_ctrl_fuType),
    .io_fromRename_1_bits_ctrl_fuOpType(dispatch_io_fromRename_1_bits_ctrl_fuOpType),
    .io_fromRename_1_bits_ctrl_rfWen(dispatch_io_fromRename_1_bits_ctrl_rfWen),
    .io_fromRename_1_bits_ctrl_fpWen(dispatch_io_fromRename_1_bits_ctrl_fpWen),
    .io_fromRename_1_bits_ctrl_isRVCORETrap(dispatch_io_fromRename_1_bits_ctrl_isRVCORETrap),
    .io_fromRename_1_bits_ctrl_noSpecExec(dispatch_io_fromRename_1_bits_ctrl_noSpecExec),
    .io_fromRename_1_bits_ctrl_blockBackward(dispatch_io_fromRename_1_bits_ctrl_blockBackward),
    .io_fromRename_1_bits_ctrl_flushPipe(dispatch_io_fromRename_1_bits_ctrl_flushPipe),
    .io_fromRename_1_bits_ctrl_selImm(dispatch_io_fromRename_1_bits_ctrl_selImm),
    .io_fromRename_1_bits_ctrl_imm(dispatch_io_fromRename_1_bits_ctrl_imm),
    .io_fromRename_1_bits_ctrl_commitType(dispatch_io_fromRename_1_bits_ctrl_commitType),
    .io_fromRename_1_bits_ctrl_fpu_isAddSub(dispatch_io_fromRename_1_bits_ctrl_fpu_isAddSub),
    .io_fromRename_1_bits_ctrl_fpu_typeTagIn(dispatch_io_fromRename_1_bits_ctrl_fpu_typeTagIn),
    .io_fromRename_1_bits_ctrl_fpu_typeTagOut(dispatch_io_fromRename_1_bits_ctrl_fpu_typeTagOut),
    .io_fromRename_1_bits_ctrl_fpu_fromInt(dispatch_io_fromRename_1_bits_ctrl_fpu_fromInt),
    .io_fromRename_1_bits_ctrl_fpu_wflags(dispatch_io_fromRename_1_bits_ctrl_fpu_wflags),
    .io_fromRename_1_bits_ctrl_fpu_fpWen(dispatch_io_fromRename_1_bits_ctrl_fpu_fpWen),
    .io_fromRename_1_bits_ctrl_fpu_fmaCmd(dispatch_io_fromRename_1_bits_ctrl_fpu_fmaCmd),
    .io_fromRename_1_bits_ctrl_fpu_div(dispatch_io_fromRename_1_bits_ctrl_fpu_div),
    .io_fromRename_1_bits_ctrl_fpu_sqrt(dispatch_io_fromRename_1_bits_ctrl_fpu_sqrt),
    .io_fromRename_1_bits_ctrl_fpu_fcvt(dispatch_io_fromRename_1_bits_ctrl_fpu_fcvt),
    .io_fromRename_1_bits_ctrl_fpu_typ(dispatch_io_fromRename_1_bits_ctrl_fpu_typ),
    .io_fromRename_1_bits_ctrl_fpu_fmt(dispatch_io_fromRename_1_bits_ctrl_fpu_fmt),
    .io_fromRename_1_bits_ctrl_fpu_ren3(dispatch_io_fromRename_1_bits_ctrl_fpu_ren3),
    .io_fromRename_1_bits_ctrl_fpu_rm(dispatch_io_fromRename_1_bits_ctrl_fpu_rm),
    .io_fromRename_1_bits_ctrl_isMove(dispatch_io_fromRename_1_bits_ctrl_isMove),
    .io_fromRename_1_bits_psrc_0(dispatch_io_fromRename_1_bits_psrc_0),
    .io_fromRename_1_bits_psrc_1(dispatch_io_fromRename_1_bits_psrc_1),
    .io_fromRename_1_bits_psrc_2(dispatch_io_fromRename_1_bits_psrc_2),
    .io_fromRename_1_bits_pdest(dispatch_io_fromRename_1_bits_pdest),
    .io_fromRename_1_bits_old_pdest(dispatch_io_fromRename_1_bits_old_pdest),
    .io_fromRename_1_bits_robIdx_flag(dispatch_io_fromRename_1_bits_robIdx_flag),
    .io_fromRename_1_bits_robIdx_value(dispatch_io_fromRename_1_bits_robIdx_value),
    .io_fromRename_1_bits_eliminatedMove(dispatch_io_fromRename_1_bits_eliminatedMove),
    .io_fromRename_2_ready(dispatch_io_fromRename_2_ready),
    .io_fromRename_2_valid(dispatch_io_fromRename_2_valid),
    .io_fromRename_2_bits_cf_exceptionVec_1(dispatch_io_fromRename_2_bits_cf_exceptionVec_1),
    .io_fromRename_2_bits_cf_exceptionVec_2(dispatch_io_fromRename_2_bits_cf_exceptionVec_2),
    .io_fromRename_2_bits_cf_exceptionVec_12(dispatch_io_fromRename_2_bits_cf_exceptionVec_12),
    .io_fromRename_2_bits_cf_trigger_frontendHit_0(dispatch_io_fromRename_2_bits_cf_trigger_frontendHit_0),
    .io_fromRename_2_bits_cf_trigger_frontendHit_1(dispatch_io_fromRename_2_bits_cf_trigger_frontendHit_1),
    .io_fromRename_2_bits_cf_trigger_frontendHit_2(dispatch_io_fromRename_2_bits_cf_trigger_frontendHit_2),
    .io_fromRename_2_bits_cf_trigger_frontendHit_3(dispatch_io_fromRename_2_bits_cf_trigger_frontendHit_3),
    .io_fromRename_2_bits_cf_trigger_backendEn_0(dispatch_io_fromRename_2_bits_cf_trigger_backendEn_0),
    .io_fromRename_2_bits_cf_trigger_backendEn_1(dispatch_io_fromRename_2_bits_cf_trigger_backendEn_1),
    .io_fromRename_2_bits_cf_trigger_backendHit_0(dispatch_io_fromRename_2_bits_cf_trigger_backendHit_0),
    .io_fromRename_2_bits_cf_trigger_backendHit_1(dispatch_io_fromRename_2_bits_cf_trigger_backendHit_1),
    .io_fromRename_2_bits_cf_trigger_backendHit_2(dispatch_io_fromRename_2_bits_cf_trigger_backendHit_2),
    .io_fromRename_2_bits_cf_trigger_backendHit_3(dispatch_io_fromRename_2_bits_cf_trigger_backendHit_3),
    .io_fromRename_2_bits_cf_trigger_backendHit_4(dispatch_io_fromRename_2_bits_cf_trigger_backendHit_4),
    .io_fromRename_2_bits_cf_trigger_backendHit_5(dispatch_io_fromRename_2_bits_cf_trigger_backendHit_5),
    .io_fromRename_2_bits_cf_pd_isRVC(dispatch_io_fromRename_2_bits_cf_pd_isRVC),
    .io_fromRename_2_bits_cf_pd_brType(dispatch_io_fromRename_2_bits_cf_pd_brType),
    .io_fromRename_2_bits_cf_pd_isCall(dispatch_io_fromRename_2_bits_cf_pd_isCall),
    .io_fromRename_2_bits_cf_pd_isRet(dispatch_io_fromRename_2_bits_cf_pd_isRet),
    .io_fromRename_2_bits_cf_pred_taken(dispatch_io_fromRename_2_bits_cf_pred_taken),
    .io_fromRename_2_bits_cf_crossPageIPFFix(dispatch_io_fromRename_2_bits_cf_crossPageIPFFix),
    .io_fromRename_2_bits_cf_storeSetHit(dispatch_io_fromRename_2_bits_cf_storeSetHit),
    .io_fromRename_2_bits_cf_loadWaitStrict(dispatch_io_fromRename_2_bits_cf_loadWaitStrict),
    .io_fromRename_2_bits_cf_ssid(dispatch_io_fromRename_2_bits_cf_ssid),
    .io_fromRename_2_bits_cf_ftqPtr_flag(dispatch_io_fromRename_2_bits_cf_ftqPtr_flag),
    .io_fromRename_2_bits_cf_ftqPtr_value(dispatch_io_fromRename_2_bits_cf_ftqPtr_value),
    .io_fromRename_2_bits_cf_ftqOffset(dispatch_io_fromRename_2_bits_cf_ftqOffset),
    .io_fromRename_2_bits_ctrl_srcType_0(dispatch_io_fromRename_2_bits_ctrl_srcType_0),
    .io_fromRename_2_bits_ctrl_srcType_1(dispatch_io_fromRename_2_bits_ctrl_srcType_1),
    .io_fromRename_2_bits_ctrl_srcType_2(dispatch_io_fromRename_2_bits_ctrl_srcType_2),
    .io_fromRename_2_bits_ctrl_ldest(dispatch_io_fromRename_2_bits_ctrl_ldest),
    .io_fromRename_2_bits_ctrl_fuType(dispatch_io_fromRename_2_bits_ctrl_fuType),
    .io_fromRename_2_bits_ctrl_fuOpType(dispatch_io_fromRename_2_bits_ctrl_fuOpType),
    .io_fromRename_2_bits_ctrl_rfWen(dispatch_io_fromRename_2_bits_ctrl_rfWen),
    .io_fromRename_2_bits_ctrl_fpWen(dispatch_io_fromRename_2_bits_ctrl_fpWen),
    .io_fromRename_2_bits_ctrl_isRVCORETrap(dispatch_io_fromRename_2_bits_ctrl_isRVCORETrap),
    .io_fromRename_2_bits_ctrl_noSpecExec(dispatch_io_fromRename_2_bits_ctrl_noSpecExec),
    .io_fromRename_2_bits_ctrl_blockBackward(dispatch_io_fromRename_2_bits_ctrl_blockBackward),
    .io_fromRename_2_bits_ctrl_flushPipe(dispatch_io_fromRename_2_bits_ctrl_flushPipe),
    .io_fromRename_2_bits_ctrl_selImm(dispatch_io_fromRename_2_bits_ctrl_selImm),
    .io_fromRename_2_bits_ctrl_imm(dispatch_io_fromRename_2_bits_ctrl_imm),
    .io_fromRename_2_bits_ctrl_commitType(dispatch_io_fromRename_2_bits_ctrl_commitType),
    .io_fromRename_2_bits_ctrl_fpu_isAddSub(dispatch_io_fromRename_2_bits_ctrl_fpu_isAddSub),
    .io_fromRename_2_bits_ctrl_fpu_typeTagIn(dispatch_io_fromRename_2_bits_ctrl_fpu_typeTagIn),
    .io_fromRename_2_bits_ctrl_fpu_typeTagOut(dispatch_io_fromRename_2_bits_ctrl_fpu_typeTagOut),
    .io_fromRename_2_bits_ctrl_fpu_fromInt(dispatch_io_fromRename_2_bits_ctrl_fpu_fromInt),
    .io_fromRename_2_bits_ctrl_fpu_wflags(dispatch_io_fromRename_2_bits_ctrl_fpu_wflags),
    .io_fromRename_2_bits_ctrl_fpu_fpWen(dispatch_io_fromRename_2_bits_ctrl_fpu_fpWen),
    .io_fromRename_2_bits_ctrl_fpu_fmaCmd(dispatch_io_fromRename_2_bits_ctrl_fpu_fmaCmd),
    .io_fromRename_2_bits_ctrl_fpu_div(dispatch_io_fromRename_2_bits_ctrl_fpu_div),
    .io_fromRename_2_bits_ctrl_fpu_sqrt(dispatch_io_fromRename_2_bits_ctrl_fpu_sqrt),
    .io_fromRename_2_bits_ctrl_fpu_fcvt(dispatch_io_fromRename_2_bits_ctrl_fpu_fcvt),
    .io_fromRename_2_bits_ctrl_fpu_typ(dispatch_io_fromRename_2_bits_ctrl_fpu_typ),
    .io_fromRename_2_bits_ctrl_fpu_fmt(dispatch_io_fromRename_2_bits_ctrl_fpu_fmt),
    .io_fromRename_2_bits_ctrl_fpu_ren3(dispatch_io_fromRename_2_bits_ctrl_fpu_ren3),
    .io_fromRename_2_bits_ctrl_fpu_rm(dispatch_io_fromRename_2_bits_ctrl_fpu_rm),
    .io_fromRename_2_bits_ctrl_isMove(dispatch_io_fromRename_2_bits_ctrl_isMove),
    .io_fromRename_2_bits_psrc_0(dispatch_io_fromRename_2_bits_psrc_0),
    .io_fromRename_2_bits_psrc_1(dispatch_io_fromRename_2_bits_psrc_1),
    .io_fromRename_2_bits_psrc_2(dispatch_io_fromRename_2_bits_psrc_2),
    .io_fromRename_2_bits_pdest(dispatch_io_fromRename_2_bits_pdest),
    .io_fromRename_2_bits_old_pdest(dispatch_io_fromRename_2_bits_old_pdest),
    .io_fromRename_2_bits_robIdx_flag(dispatch_io_fromRename_2_bits_robIdx_flag),
    .io_fromRename_2_bits_robIdx_value(dispatch_io_fromRename_2_bits_robIdx_value),
    .io_fromRename_2_bits_eliminatedMove(dispatch_io_fromRename_2_bits_eliminatedMove),
    .io_fromRename_3_ready(dispatch_io_fromRename_3_ready),
    .io_fromRename_3_valid(dispatch_io_fromRename_3_valid),
    .io_fromRename_3_bits_cf_exceptionVec_1(dispatch_io_fromRename_3_bits_cf_exceptionVec_1),
    .io_fromRename_3_bits_cf_exceptionVec_2(dispatch_io_fromRename_3_bits_cf_exceptionVec_2),
    .io_fromRename_3_bits_cf_exceptionVec_12(dispatch_io_fromRename_3_bits_cf_exceptionVec_12),
    .io_fromRename_3_bits_cf_trigger_frontendHit_0(dispatch_io_fromRename_3_bits_cf_trigger_frontendHit_0),
    .io_fromRename_3_bits_cf_trigger_frontendHit_1(dispatch_io_fromRename_3_bits_cf_trigger_frontendHit_1),
    .io_fromRename_3_bits_cf_trigger_frontendHit_2(dispatch_io_fromRename_3_bits_cf_trigger_frontendHit_2),
    .io_fromRename_3_bits_cf_trigger_frontendHit_3(dispatch_io_fromRename_3_bits_cf_trigger_frontendHit_3),
    .io_fromRename_3_bits_cf_trigger_backendEn_0(dispatch_io_fromRename_3_bits_cf_trigger_backendEn_0),
    .io_fromRename_3_bits_cf_trigger_backendEn_1(dispatch_io_fromRename_3_bits_cf_trigger_backendEn_1),
    .io_fromRename_3_bits_cf_trigger_backendHit_0(dispatch_io_fromRename_3_bits_cf_trigger_backendHit_0),
    .io_fromRename_3_bits_cf_trigger_backendHit_1(dispatch_io_fromRename_3_bits_cf_trigger_backendHit_1),
    .io_fromRename_3_bits_cf_trigger_backendHit_2(dispatch_io_fromRename_3_bits_cf_trigger_backendHit_2),
    .io_fromRename_3_bits_cf_trigger_backendHit_3(dispatch_io_fromRename_3_bits_cf_trigger_backendHit_3),
    .io_fromRename_3_bits_cf_trigger_backendHit_4(dispatch_io_fromRename_3_bits_cf_trigger_backendHit_4),
    .io_fromRename_3_bits_cf_trigger_backendHit_5(dispatch_io_fromRename_3_bits_cf_trigger_backendHit_5),
    .io_fromRename_3_bits_cf_pd_isRVC(dispatch_io_fromRename_3_bits_cf_pd_isRVC),
    .io_fromRename_3_bits_cf_pd_brType(dispatch_io_fromRename_3_bits_cf_pd_brType),
    .io_fromRename_3_bits_cf_pd_isCall(dispatch_io_fromRename_3_bits_cf_pd_isCall),
    .io_fromRename_3_bits_cf_pd_isRet(dispatch_io_fromRename_3_bits_cf_pd_isRet),
    .io_fromRename_3_bits_cf_pred_taken(dispatch_io_fromRename_3_bits_cf_pred_taken),
    .io_fromRename_3_bits_cf_crossPageIPFFix(dispatch_io_fromRename_3_bits_cf_crossPageIPFFix),
    .io_fromRename_3_bits_cf_storeSetHit(dispatch_io_fromRename_3_bits_cf_storeSetHit),
    .io_fromRename_3_bits_cf_loadWaitStrict(dispatch_io_fromRename_3_bits_cf_loadWaitStrict),
    .io_fromRename_3_bits_cf_ssid(dispatch_io_fromRename_3_bits_cf_ssid),
    .io_fromRename_3_bits_cf_ftqPtr_flag(dispatch_io_fromRename_3_bits_cf_ftqPtr_flag),
    .io_fromRename_3_bits_cf_ftqPtr_value(dispatch_io_fromRename_3_bits_cf_ftqPtr_value),
    .io_fromRename_3_bits_cf_ftqOffset(dispatch_io_fromRename_3_bits_cf_ftqOffset),
    .io_fromRename_3_bits_ctrl_srcType_0(dispatch_io_fromRename_3_bits_ctrl_srcType_0),
    .io_fromRename_3_bits_ctrl_srcType_1(dispatch_io_fromRename_3_bits_ctrl_srcType_1),
    .io_fromRename_3_bits_ctrl_srcType_2(dispatch_io_fromRename_3_bits_ctrl_srcType_2),
    .io_fromRename_3_bits_ctrl_ldest(dispatch_io_fromRename_3_bits_ctrl_ldest),
    .io_fromRename_3_bits_ctrl_fuType(dispatch_io_fromRename_3_bits_ctrl_fuType),
    .io_fromRename_3_bits_ctrl_fuOpType(dispatch_io_fromRename_3_bits_ctrl_fuOpType),
    .io_fromRename_3_bits_ctrl_rfWen(dispatch_io_fromRename_3_bits_ctrl_rfWen),
    .io_fromRename_3_bits_ctrl_fpWen(dispatch_io_fromRename_3_bits_ctrl_fpWen),
    .io_fromRename_3_bits_ctrl_isRVCORETrap(dispatch_io_fromRename_3_bits_ctrl_isRVCORETrap),
    .io_fromRename_3_bits_ctrl_noSpecExec(dispatch_io_fromRename_3_bits_ctrl_noSpecExec),
    .io_fromRename_3_bits_ctrl_blockBackward(dispatch_io_fromRename_3_bits_ctrl_blockBackward),
    .io_fromRename_3_bits_ctrl_flushPipe(dispatch_io_fromRename_3_bits_ctrl_flushPipe),
    .io_fromRename_3_bits_ctrl_selImm(dispatch_io_fromRename_3_bits_ctrl_selImm),
    .io_fromRename_3_bits_ctrl_imm(dispatch_io_fromRename_3_bits_ctrl_imm),
    .io_fromRename_3_bits_ctrl_commitType(dispatch_io_fromRename_3_bits_ctrl_commitType),
    .io_fromRename_3_bits_ctrl_fpu_isAddSub(dispatch_io_fromRename_3_bits_ctrl_fpu_isAddSub),
    .io_fromRename_3_bits_ctrl_fpu_typeTagIn(dispatch_io_fromRename_3_bits_ctrl_fpu_typeTagIn),
    .io_fromRename_3_bits_ctrl_fpu_typeTagOut(dispatch_io_fromRename_3_bits_ctrl_fpu_typeTagOut),
    .io_fromRename_3_bits_ctrl_fpu_fromInt(dispatch_io_fromRename_3_bits_ctrl_fpu_fromInt),
    .io_fromRename_3_bits_ctrl_fpu_wflags(dispatch_io_fromRename_3_bits_ctrl_fpu_wflags),
    .io_fromRename_3_bits_ctrl_fpu_fpWen(dispatch_io_fromRename_3_bits_ctrl_fpu_fpWen),
    .io_fromRename_3_bits_ctrl_fpu_fmaCmd(dispatch_io_fromRename_3_bits_ctrl_fpu_fmaCmd),
    .io_fromRename_3_bits_ctrl_fpu_div(dispatch_io_fromRename_3_bits_ctrl_fpu_div),
    .io_fromRename_3_bits_ctrl_fpu_sqrt(dispatch_io_fromRename_3_bits_ctrl_fpu_sqrt),
    .io_fromRename_3_bits_ctrl_fpu_fcvt(dispatch_io_fromRename_3_bits_ctrl_fpu_fcvt),
    .io_fromRename_3_bits_ctrl_fpu_typ(dispatch_io_fromRename_3_bits_ctrl_fpu_typ),
    .io_fromRename_3_bits_ctrl_fpu_fmt(dispatch_io_fromRename_3_bits_ctrl_fpu_fmt),
    .io_fromRename_3_bits_ctrl_fpu_ren3(dispatch_io_fromRename_3_bits_ctrl_fpu_ren3),
    .io_fromRename_3_bits_ctrl_fpu_rm(dispatch_io_fromRename_3_bits_ctrl_fpu_rm),
    .io_fromRename_3_bits_ctrl_isMove(dispatch_io_fromRename_3_bits_ctrl_isMove),
    .io_fromRename_3_bits_psrc_0(dispatch_io_fromRename_3_bits_psrc_0),
    .io_fromRename_3_bits_psrc_1(dispatch_io_fromRename_3_bits_psrc_1),
    .io_fromRename_3_bits_psrc_2(dispatch_io_fromRename_3_bits_psrc_2),
    .io_fromRename_3_bits_pdest(dispatch_io_fromRename_3_bits_pdest),
    .io_fromRename_3_bits_old_pdest(dispatch_io_fromRename_3_bits_old_pdest),
    .io_fromRename_3_bits_robIdx_flag(dispatch_io_fromRename_3_bits_robIdx_flag),
    .io_fromRename_3_bits_robIdx_value(dispatch_io_fromRename_3_bits_robIdx_value),
    .io_fromRename_3_bits_eliminatedMove(dispatch_io_fromRename_3_bits_eliminatedMove),
    .io_recv_0(dispatch_io_recv_0),
    .io_recv_1(dispatch_io_recv_1),
    .io_recv_2(dispatch_io_recv_2),
    .io_recv_3(dispatch_io_recv_3),
    .io_enqRob_canAccept(dispatch_io_enqRob_canAccept),
    .io_enqRob_isEmpty(dispatch_io_enqRob_isEmpty),
    .io_enqRob_needAlloc_0(dispatch_io_enqRob_needAlloc_0),
    .io_enqRob_needAlloc_1(dispatch_io_enqRob_needAlloc_1),
    .io_enqRob_needAlloc_2(dispatch_io_enqRob_needAlloc_2),
    .io_enqRob_needAlloc_3(dispatch_io_enqRob_needAlloc_3),
    .io_enqRob_req_0_valid(dispatch_io_enqRob_req_0_valid),
    .io_enqRob_req_0_bits_cf_exceptionVec_1(dispatch_io_enqRob_req_0_bits_cf_exceptionVec_1),
    .io_enqRob_req_0_bits_cf_exceptionVec_2(dispatch_io_enqRob_req_0_bits_cf_exceptionVec_2),
    .io_enqRob_req_0_bits_cf_exceptionVec_12(dispatch_io_enqRob_req_0_bits_cf_exceptionVec_12),
    .io_enqRob_req_0_bits_cf_trigger_frontendHit_0(dispatch_io_enqRob_req_0_bits_cf_trigger_frontendHit_0),
    .io_enqRob_req_0_bits_cf_trigger_frontendHit_1(dispatch_io_enqRob_req_0_bits_cf_trigger_frontendHit_1),
    .io_enqRob_req_0_bits_cf_trigger_frontendHit_2(dispatch_io_enqRob_req_0_bits_cf_trigger_frontendHit_2),
    .io_enqRob_req_0_bits_cf_trigger_frontendHit_3(dispatch_io_enqRob_req_0_bits_cf_trigger_frontendHit_3),
    .io_enqRob_req_0_bits_cf_pd_isRVC(dispatch_io_enqRob_req_0_bits_cf_pd_isRVC),
    .io_enqRob_req_0_bits_cf_crossPageIPFFix(dispatch_io_enqRob_req_0_bits_cf_crossPageIPFFix),
    .io_enqRob_req_0_bits_cf_loadWaitBit(dispatch_io_enqRob_req_0_bits_cf_loadWaitBit),
    .io_enqRob_req_0_bits_cf_ftqPtr_flag(dispatch_io_enqRob_req_0_bits_cf_ftqPtr_flag),
    .io_enqRob_req_0_bits_cf_ftqPtr_value(dispatch_io_enqRob_req_0_bits_cf_ftqPtr_value),
    .io_enqRob_req_0_bits_cf_ftqOffset(dispatch_io_enqRob_req_0_bits_cf_ftqOffset),
    .io_enqRob_req_0_bits_ctrl_ldest(dispatch_io_enqRob_req_0_bits_ctrl_ldest),
    .io_enqRob_req_0_bits_ctrl_fuType(dispatch_io_enqRob_req_0_bits_ctrl_fuType),
    .io_enqRob_req_0_bits_ctrl_fuOpType(dispatch_io_enqRob_req_0_bits_ctrl_fuOpType),
    .io_enqRob_req_0_bits_ctrl_rfWen(dispatch_io_enqRob_req_0_bits_ctrl_rfWen),
    .io_enqRob_req_0_bits_ctrl_fpWen(dispatch_io_enqRob_req_0_bits_ctrl_fpWen),
    .io_enqRob_req_0_bits_ctrl_isRVCORETrap(dispatch_io_enqRob_req_0_bits_ctrl_isRVCORETrap),
    .io_enqRob_req_0_bits_ctrl_noSpecExec(dispatch_io_enqRob_req_0_bits_ctrl_noSpecExec),
    .io_enqRob_req_0_bits_ctrl_blockBackward(dispatch_io_enqRob_req_0_bits_ctrl_blockBackward),
    .io_enqRob_req_0_bits_ctrl_flushPipe(dispatch_io_enqRob_req_0_bits_ctrl_flushPipe),
    .io_enqRob_req_0_bits_ctrl_commitType(dispatch_io_enqRob_req_0_bits_ctrl_commitType),
    .io_enqRob_req_0_bits_ctrl_fpu_wflags(dispatch_io_enqRob_req_0_bits_ctrl_fpu_wflags),
    .io_enqRob_req_0_bits_ctrl_isMove(dispatch_io_enqRob_req_0_bits_ctrl_isMove),
    .io_enqRob_req_0_bits_ctrl_singleStep(dispatch_io_enqRob_req_0_bits_ctrl_singleStep),
    .io_enqRob_req_0_bits_pdest(dispatch_io_enqRob_req_0_bits_pdest),
    .io_enqRob_req_0_bits_old_pdest(dispatch_io_enqRob_req_0_bits_old_pdest),
    .io_enqRob_req_0_bits_robIdx_flag(dispatch_io_enqRob_req_0_bits_robIdx_flag),
    .io_enqRob_req_0_bits_robIdx_value(dispatch_io_enqRob_req_0_bits_robIdx_value),
    .io_enqRob_req_0_bits_eliminatedMove(dispatch_io_enqRob_req_0_bits_eliminatedMove),
    .io_enqRob_req_1_valid(dispatch_io_enqRob_req_1_valid),
    .io_enqRob_req_1_bits_cf_exceptionVec_1(dispatch_io_enqRob_req_1_bits_cf_exceptionVec_1),
    .io_enqRob_req_1_bits_cf_exceptionVec_2(dispatch_io_enqRob_req_1_bits_cf_exceptionVec_2),
    .io_enqRob_req_1_bits_cf_exceptionVec_12(dispatch_io_enqRob_req_1_bits_cf_exceptionVec_12),
    .io_enqRob_req_1_bits_cf_trigger_frontendHit_0(dispatch_io_enqRob_req_1_bits_cf_trigger_frontendHit_0),
    .io_enqRob_req_1_bits_cf_trigger_frontendHit_1(dispatch_io_enqRob_req_1_bits_cf_trigger_frontendHit_1),
    .io_enqRob_req_1_bits_cf_trigger_frontendHit_2(dispatch_io_enqRob_req_1_bits_cf_trigger_frontendHit_2),
    .io_enqRob_req_1_bits_cf_trigger_frontendHit_3(dispatch_io_enqRob_req_1_bits_cf_trigger_frontendHit_3),
    .io_enqRob_req_1_bits_cf_pd_isRVC(dispatch_io_enqRob_req_1_bits_cf_pd_isRVC),
    .io_enqRob_req_1_bits_cf_crossPageIPFFix(dispatch_io_enqRob_req_1_bits_cf_crossPageIPFFix),
    .io_enqRob_req_1_bits_cf_loadWaitBit(dispatch_io_enqRob_req_1_bits_cf_loadWaitBit),
    .io_enqRob_req_1_bits_cf_ftqPtr_flag(dispatch_io_enqRob_req_1_bits_cf_ftqPtr_flag),
    .io_enqRob_req_1_bits_cf_ftqPtr_value(dispatch_io_enqRob_req_1_bits_cf_ftqPtr_value),
    .io_enqRob_req_1_bits_cf_ftqOffset(dispatch_io_enqRob_req_1_bits_cf_ftqOffset),
    .io_enqRob_req_1_bits_ctrl_ldest(dispatch_io_enqRob_req_1_bits_ctrl_ldest),
    .io_enqRob_req_1_bits_ctrl_fuType(dispatch_io_enqRob_req_1_bits_ctrl_fuType),
    .io_enqRob_req_1_bits_ctrl_fuOpType(dispatch_io_enqRob_req_1_bits_ctrl_fuOpType),
    .io_enqRob_req_1_bits_ctrl_rfWen(dispatch_io_enqRob_req_1_bits_ctrl_rfWen),
    .io_enqRob_req_1_bits_ctrl_fpWen(dispatch_io_enqRob_req_1_bits_ctrl_fpWen),
    .io_enqRob_req_1_bits_ctrl_isRVCORETrap(dispatch_io_enqRob_req_1_bits_ctrl_isRVCORETrap),
    .io_enqRob_req_1_bits_ctrl_noSpecExec(dispatch_io_enqRob_req_1_bits_ctrl_noSpecExec),
    .io_enqRob_req_1_bits_ctrl_blockBackward(dispatch_io_enqRob_req_1_bits_ctrl_blockBackward),
    .io_enqRob_req_1_bits_ctrl_flushPipe(dispatch_io_enqRob_req_1_bits_ctrl_flushPipe),
    .io_enqRob_req_1_bits_ctrl_commitType(dispatch_io_enqRob_req_1_bits_ctrl_commitType),
    .io_enqRob_req_1_bits_ctrl_fpu_wflags(dispatch_io_enqRob_req_1_bits_ctrl_fpu_wflags),
    .io_enqRob_req_1_bits_ctrl_isMove(dispatch_io_enqRob_req_1_bits_ctrl_isMove),
    .io_enqRob_req_1_bits_ctrl_singleStep(dispatch_io_enqRob_req_1_bits_ctrl_singleStep),
    .io_enqRob_req_1_bits_pdest(dispatch_io_enqRob_req_1_bits_pdest),
    .io_enqRob_req_1_bits_old_pdest(dispatch_io_enqRob_req_1_bits_old_pdest),
    .io_enqRob_req_1_bits_robIdx_flag(dispatch_io_enqRob_req_1_bits_robIdx_flag),
    .io_enqRob_req_1_bits_robIdx_value(dispatch_io_enqRob_req_1_bits_robIdx_value),
    .io_enqRob_req_1_bits_eliminatedMove(dispatch_io_enqRob_req_1_bits_eliminatedMove),
    .io_enqRob_req_2_valid(dispatch_io_enqRob_req_2_valid),
    .io_enqRob_req_2_bits_cf_exceptionVec_1(dispatch_io_enqRob_req_2_bits_cf_exceptionVec_1),
    .io_enqRob_req_2_bits_cf_exceptionVec_2(dispatch_io_enqRob_req_2_bits_cf_exceptionVec_2),
    .io_enqRob_req_2_bits_cf_exceptionVec_12(dispatch_io_enqRob_req_2_bits_cf_exceptionVec_12),
    .io_enqRob_req_2_bits_cf_trigger_frontendHit_0(dispatch_io_enqRob_req_2_bits_cf_trigger_frontendHit_0),
    .io_enqRob_req_2_bits_cf_trigger_frontendHit_1(dispatch_io_enqRob_req_2_bits_cf_trigger_frontendHit_1),
    .io_enqRob_req_2_bits_cf_trigger_frontendHit_2(dispatch_io_enqRob_req_2_bits_cf_trigger_frontendHit_2),
    .io_enqRob_req_2_bits_cf_trigger_frontendHit_3(dispatch_io_enqRob_req_2_bits_cf_trigger_frontendHit_3),
    .io_enqRob_req_2_bits_cf_pd_isRVC(dispatch_io_enqRob_req_2_bits_cf_pd_isRVC),
    .io_enqRob_req_2_bits_cf_crossPageIPFFix(dispatch_io_enqRob_req_2_bits_cf_crossPageIPFFix),
    .io_enqRob_req_2_bits_cf_loadWaitBit(dispatch_io_enqRob_req_2_bits_cf_loadWaitBit),
    .io_enqRob_req_2_bits_cf_ftqPtr_flag(dispatch_io_enqRob_req_2_bits_cf_ftqPtr_flag),
    .io_enqRob_req_2_bits_cf_ftqPtr_value(dispatch_io_enqRob_req_2_bits_cf_ftqPtr_value),
    .io_enqRob_req_2_bits_cf_ftqOffset(dispatch_io_enqRob_req_2_bits_cf_ftqOffset),
    .io_enqRob_req_2_bits_ctrl_ldest(dispatch_io_enqRob_req_2_bits_ctrl_ldest),
    .io_enqRob_req_2_bits_ctrl_fuType(dispatch_io_enqRob_req_2_bits_ctrl_fuType),
    .io_enqRob_req_2_bits_ctrl_fuOpType(dispatch_io_enqRob_req_2_bits_ctrl_fuOpType),
    .io_enqRob_req_2_bits_ctrl_rfWen(dispatch_io_enqRob_req_2_bits_ctrl_rfWen),
    .io_enqRob_req_2_bits_ctrl_fpWen(dispatch_io_enqRob_req_2_bits_ctrl_fpWen),
    .io_enqRob_req_2_bits_ctrl_isRVCORETrap(dispatch_io_enqRob_req_2_bits_ctrl_isRVCORETrap),
    .io_enqRob_req_2_bits_ctrl_noSpecExec(dispatch_io_enqRob_req_2_bits_ctrl_noSpecExec),
    .io_enqRob_req_2_bits_ctrl_blockBackward(dispatch_io_enqRob_req_2_bits_ctrl_blockBackward),
    .io_enqRob_req_2_bits_ctrl_flushPipe(dispatch_io_enqRob_req_2_bits_ctrl_flushPipe),
    .io_enqRob_req_2_bits_ctrl_commitType(dispatch_io_enqRob_req_2_bits_ctrl_commitType),
    .io_enqRob_req_2_bits_ctrl_fpu_wflags(dispatch_io_enqRob_req_2_bits_ctrl_fpu_wflags),
    .io_enqRob_req_2_bits_ctrl_isMove(dispatch_io_enqRob_req_2_bits_ctrl_isMove),
    .io_enqRob_req_2_bits_ctrl_singleStep(dispatch_io_enqRob_req_2_bits_ctrl_singleStep),
    .io_enqRob_req_2_bits_pdest(dispatch_io_enqRob_req_2_bits_pdest),
    .io_enqRob_req_2_bits_old_pdest(dispatch_io_enqRob_req_2_bits_old_pdest),
    .io_enqRob_req_2_bits_robIdx_flag(dispatch_io_enqRob_req_2_bits_robIdx_flag),
    .io_enqRob_req_2_bits_robIdx_value(dispatch_io_enqRob_req_2_bits_robIdx_value),
    .io_enqRob_req_2_bits_eliminatedMove(dispatch_io_enqRob_req_2_bits_eliminatedMove),
    .io_enqRob_req_3_valid(dispatch_io_enqRob_req_3_valid),
    .io_enqRob_req_3_bits_cf_exceptionVec_1(dispatch_io_enqRob_req_3_bits_cf_exceptionVec_1),
    .io_enqRob_req_3_bits_cf_exceptionVec_2(dispatch_io_enqRob_req_3_bits_cf_exceptionVec_2),
    .io_enqRob_req_3_bits_cf_exceptionVec_12(dispatch_io_enqRob_req_3_bits_cf_exceptionVec_12),
    .io_enqRob_req_3_bits_cf_trigger_frontendHit_0(dispatch_io_enqRob_req_3_bits_cf_trigger_frontendHit_0),
    .io_enqRob_req_3_bits_cf_trigger_frontendHit_1(dispatch_io_enqRob_req_3_bits_cf_trigger_frontendHit_1),
    .io_enqRob_req_3_bits_cf_trigger_frontendHit_2(dispatch_io_enqRob_req_3_bits_cf_trigger_frontendHit_2),
    .io_enqRob_req_3_bits_cf_trigger_frontendHit_3(dispatch_io_enqRob_req_3_bits_cf_trigger_frontendHit_3),
    .io_enqRob_req_3_bits_cf_pd_isRVC(dispatch_io_enqRob_req_3_bits_cf_pd_isRVC),
    .io_enqRob_req_3_bits_cf_crossPageIPFFix(dispatch_io_enqRob_req_3_bits_cf_crossPageIPFFix),
    .io_enqRob_req_3_bits_cf_loadWaitBit(dispatch_io_enqRob_req_3_bits_cf_loadWaitBit),
    .io_enqRob_req_3_bits_cf_ftqPtr_flag(dispatch_io_enqRob_req_3_bits_cf_ftqPtr_flag),
    .io_enqRob_req_3_bits_cf_ftqPtr_value(dispatch_io_enqRob_req_3_bits_cf_ftqPtr_value),
    .io_enqRob_req_3_bits_cf_ftqOffset(dispatch_io_enqRob_req_3_bits_cf_ftqOffset),
    .io_enqRob_req_3_bits_ctrl_ldest(dispatch_io_enqRob_req_3_bits_ctrl_ldest),
    .io_enqRob_req_3_bits_ctrl_fuType(dispatch_io_enqRob_req_3_bits_ctrl_fuType),
    .io_enqRob_req_3_bits_ctrl_fuOpType(dispatch_io_enqRob_req_3_bits_ctrl_fuOpType),
    .io_enqRob_req_3_bits_ctrl_rfWen(dispatch_io_enqRob_req_3_bits_ctrl_rfWen),
    .io_enqRob_req_3_bits_ctrl_fpWen(dispatch_io_enqRob_req_3_bits_ctrl_fpWen),
    .io_enqRob_req_3_bits_ctrl_isRVCORETrap(dispatch_io_enqRob_req_3_bits_ctrl_isRVCORETrap),
    .io_enqRob_req_3_bits_ctrl_noSpecExec(dispatch_io_enqRob_req_3_bits_ctrl_noSpecExec),
    .io_enqRob_req_3_bits_ctrl_blockBackward(dispatch_io_enqRob_req_3_bits_ctrl_blockBackward),
    .io_enqRob_req_3_bits_ctrl_flushPipe(dispatch_io_enqRob_req_3_bits_ctrl_flushPipe),
    .io_enqRob_req_3_bits_ctrl_commitType(dispatch_io_enqRob_req_3_bits_ctrl_commitType),
    .io_enqRob_req_3_bits_ctrl_fpu_wflags(dispatch_io_enqRob_req_3_bits_ctrl_fpu_wflags),
    .io_enqRob_req_3_bits_ctrl_isMove(dispatch_io_enqRob_req_3_bits_ctrl_isMove),
    .io_enqRob_req_3_bits_ctrl_singleStep(dispatch_io_enqRob_req_3_bits_ctrl_singleStep),
    .io_enqRob_req_3_bits_pdest(dispatch_io_enqRob_req_3_bits_pdest),
    .io_enqRob_req_3_bits_old_pdest(dispatch_io_enqRob_req_3_bits_old_pdest),
    .io_enqRob_req_3_bits_robIdx_flag(dispatch_io_enqRob_req_3_bits_robIdx_flag),
    .io_enqRob_req_3_bits_robIdx_value(dispatch_io_enqRob_req_3_bits_robIdx_value),
    .io_enqRob_req_3_bits_eliminatedMove(dispatch_io_enqRob_req_3_bits_eliminatedMove),
    .io_allocPregs_0_isInt(dispatch_io_allocPregs_0_isInt),
    .io_allocPregs_0_isFp(dispatch_io_allocPregs_0_isFp),
    .io_allocPregs_0_preg(dispatch_io_allocPregs_0_preg),
    .io_allocPregs_1_isInt(dispatch_io_allocPregs_1_isInt),
    .io_allocPregs_1_isFp(dispatch_io_allocPregs_1_isFp),
    .io_allocPregs_1_preg(dispatch_io_allocPregs_1_preg),
    .io_allocPregs_2_isInt(dispatch_io_allocPregs_2_isInt),
    .io_allocPregs_2_isFp(dispatch_io_allocPregs_2_isFp),
    .io_allocPregs_2_preg(dispatch_io_allocPregs_2_preg),
    .io_allocPregs_3_isInt(dispatch_io_allocPregs_3_isInt),
    .io_allocPregs_3_isFp(dispatch_io_allocPregs_3_isFp),
    .io_allocPregs_3_preg(dispatch_io_allocPregs_3_preg),
    .io_toIntDq_canAccept(dispatch_io_toIntDq_canAccept),
    .io_toIntDq_needAlloc_0(dispatch_io_toIntDq_needAlloc_0),
    .io_toIntDq_needAlloc_1(dispatch_io_toIntDq_needAlloc_1),
    .io_toIntDq_needAlloc_2(dispatch_io_toIntDq_needAlloc_2),
    .io_toIntDq_req_0_valid(dispatch_io_toIntDq_req_0_valid),
    .io_toIntDq_req_0_bits_cf_trigger_backendEn_0(dispatch_io_toIntDq_req_0_bits_cf_trigger_backendEn_0),
    .io_toIntDq_req_0_bits_cf_trigger_backendEn_1(dispatch_io_toIntDq_req_0_bits_cf_trigger_backendEn_1),
    .io_toIntDq_req_0_bits_cf_trigger_backendHit_0(dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_0),
    .io_toIntDq_req_0_bits_cf_trigger_backendHit_1(dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_1),
    .io_toIntDq_req_0_bits_cf_trigger_backendHit_2(dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_2),
    .io_toIntDq_req_0_bits_cf_trigger_backendHit_3(dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_3),
    .io_toIntDq_req_0_bits_cf_trigger_backendHit_4(dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_4),
    .io_toIntDq_req_0_bits_cf_trigger_backendHit_5(dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_5),
    .io_toIntDq_req_0_bits_cf_pd_isRVC(dispatch_io_toIntDq_req_0_bits_cf_pd_isRVC),
    .io_toIntDq_req_0_bits_cf_pd_brType(dispatch_io_toIntDq_req_0_bits_cf_pd_brType),
    .io_toIntDq_req_0_bits_cf_pd_isCall(dispatch_io_toIntDq_req_0_bits_cf_pd_isCall),
    .io_toIntDq_req_0_bits_cf_pd_isRet(dispatch_io_toIntDq_req_0_bits_cf_pd_isRet),
    .io_toIntDq_req_0_bits_cf_pred_taken(dispatch_io_toIntDq_req_0_bits_cf_pred_taken),
    .io_toIntDq_req_0_bits_cf_waitForRobIdx_value(dispatch_io_toIntDq_req_0_bits_cf_waitForRobIdx_value),
    .io_toIntDq_req_0_bits_cf_loadWaitBit(dispatch_io_toIntDq_req_0_bits_cf_loadWaitBit),
    .io_toIntDq_req_0_bits_cf_loadWaitStrict(dispatch_io_toIntDq_req_0_bits_cf_loadWaitStrict),
    .io_toIntDq_req_0_bits_cf_ssid(dispatch_io_toIntDq_req_0_bits_cf_ssid),
    .io_toIntDq_req_0_bits_cf_ftqPtr_flag(dispatch_io_toIntDq_req_0_bits_cf_ftqPtr_flag),
    .io_toIntDq_req_0_bits_cf_ftqPtr_value(dispatch_io_toIntDq_req_0_bits_cf_ftqPtr_value),
    .io_toIntDq_req_0_bits_cf_ftqOffset(dispatch_io_toIntDq_req_0_bits_cf_ftqOffset),
    .io_toIntDq_req_0_bits_ctrl_srcType_0(dispatch_io_toIntDq_req_0_bits_ctrl_srcType_0),
    .io_toIntDq_req_0_bits_ctrl_srcType_1(dispatch_io_toIntDq_req_0_bits_ctrl_srcType_1),
    .io_toIntDq_req_0_bits_ctrl_srcType_2(dispatch_io_toIntDq_req_0_bits_ctrl_srcType_2),
    .io_toIntDq_req_0_bits_ctrl_fuType(dispatch_io_toIntDq_req_0_bits_ctrl_fuType),
    .io_toIntDq_req_0_bits_ctrl_fuOpType(dispatch_io_toIntDq_req_0_bits_ctrl_fuOpType),
    .io_toIntDq_req_0_bits_ctrl_rfWen(dispatch_io_toIntDq_req_0_bits_ctrl_rfWen),
    .io_toIntDq_req_0_bits_ctrl_fpWen(dispatch_io_toIntDq_req_0_bits_ctrl_fpWen),
    .io_toIntDq_req_0_bits_ctrl_selImm(dispatch_io_toIntDq_req_0_bits_ctrl_selImm),
    .io_toIntDq_req_0_bits_ctrl_imm(dispatch_io_toIntDq_req_0_bits_ctrl_imm),
    .io_toIntDq_req_0_bits_ctrl_fpu_isAddSub(dispatch_io_toIntDq_req_0_bits_ctrl_fpu_isAddSub),
    .io_toIntDq_req_0_bits_ctrl_fpu_typeTagIn(dispatch_io_toIntDq_req_0_bits_ctrl_fpu_typeTagIn),
    .io_toIntDq_req_0_bits_ctrl_fpu_typeTagOut(dispatch_io_toIntDq_req_0_bits_ctrl_fpu_typeTagOut),
    .io_toIntDq_req_0_bits_ctrl_fpu_fromInt(dispatch_io_toIntDq_req_0_bits_ctrl_fpu_fromInt),
    .io_toIntDq_req_0_bits_ctrl_fpu_wflags(dispatch_io_toIntDq_req_0_bits_ctrl_fpu_wflags),
    .io_toIntDq_req_0_bits_ctrl_fpu_fpWen(dispatch_io_toIntDq_req_0_bits_ctrl_fpu_fpWen),
    .io_toIntDq_req_0_bits_ctrl_fpu_fmaCmd(dispatch_io_toIntDq_req_0_bits_ctrl_fpu_fmaCmd),
    .io_toIntDq_req_0_bits_ctrl_fpu_div(dispatch_io_toIntDq_req_0_bits_ctrl_fpu_div),
    .io_toIntDq_req_0_bits_ctrl_fpu_sqrt(dispatch_io_toIntDq_req_0_bits_ctrl_fpu_sqrt),
    .io_toIntDq_req_0_bits_ctrl_fpu_fcvt(dispatch_io_toIntDq_req_0_bits_ctrl_fpu_fcvt),
    .io_toIntDq_req_0_bits_ctrl_fpu_typ(dispatch_io_toIntDq_req_0_bits_ctrl_fpu_typ),
    .io_toIntDq_req_0_bits_ctrl_fpu_fmt(dispatch_io_toIntDq_req_0_bits_ctrl_fpu_fmt),
    .io_toIntDq_req_0_bits_ctrl_fpu_ren3(dispatch_io_toIntDq_req_0_bits_ctrl_fpu_ren3),
    .io_toIntDq_req_0_bits_ctrl_fpu_rm(dispatch_io_toIntDq_req_0_bits_ctrl_fpu_rm),
    .io_toIntDq_req_0_bits_psrc_0(dispatch_io_toIntDq_req_0_bits_psrc_0),
    .io_toIntDq_req_0_bits_psrc_1(dispatch_io_toIntDq_req_0_bits_psrc_1),
    .io_toIntDq_req_0_bits_psrc_2(dispatch_io_toIntDq_req_0_bits_psrc_2),
    .io_toIntDq_req_0_bits_pdest(dispatch_io_toIntDq_req_0_bits_pdest),
    .io_toIntDq_req_0_bits_robIdx_flag(dispatch_io_toIntDq_req_0_bits_robIdx_flag),
    .io_toIntDq_req_0_bits_robIdx_value(dispatch_io_toIntDq_req_0_bits_robIdx_value),
    .io_toIntDq_req_1_valid(dispatch_io_toIntDq_req_1_valid),
    .io_toIntDq_req_1_bits_cf_trigger_backendEn_0(dispatch_io_toIntDq_req_1_bits_cf_trigger_backendEn_0),
    .io_toIntDq_req_1_bits_cf_trigger_backendEn_1(dispatch_io_toIntDq_req_1_bits_cf_trigger_backendEn_1),
    .io_toIntDq_req_1_bits_cf_trigger_backendHit_0(dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_0),
    .io_toIntDq_req_1_bits_cf_trigger_backendHit_1(dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_1),
    .io_toIntDq_req_1_bits_cf_trigger_backendHit_2(dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_2),
    .io_toIntDq_req_1_bits_cf_trigger_backendHit_3(dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_3),
    .io_toIntDq_req_1_bits_cf_trigger_backendHit_4(dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_4),
    .io_toIntDq_req_1_bits_cf_trigger_backendHit_5(dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_5),
    .io_toIntDq_req_1_bits_cf_pd_isRVC(dispatch_io_toIntDq_req_1_bits_cf_pd_isRVC),
    .io_toIntDq_req_1_bits_cf_pd_brType(dispatch_io_toIntDq_req_1_bits_cf_pd_brType),
    .io_toIntDq_req_1_bits_cf_pd_isCall(dispatch_io_toIntDq_req_1_bits_cf_pd_isCall),
    .io_toIntDq_req_1_bits_cf_pd_isRet(dispatch_io_toIntDq_req_1_bits_cf_pd_isRet),
    .io_toIntDq_req_1_bits_cf_pred_taken(dispatch_io_toIntDq_req_1_bits_cf_pred_taken),
    .io_toIntDq_req_1_bits_cf_waitForRobIdx_value(dispatch_io_toIntDq_req_1_bits_cf_waitForRobIdx_value),
    .io_toIntDq_req_1_bits_cf_loadWaitBit(dispatch_io_toIntDq_req_1_bits_cf_loadWaitBit),
    .io_toIntDq_req_1_bits_cf_loadWaitStrict(dispatch_io_toIntDq_req_1_bits_cf_loadWaitStrict),
    .io_toIntDq_req_1_bits_cf_ssid(dispatch_io_toIntDq_req_1_bits_cf_ssid),
    .io_toIntDq_req_1_bits_cf_ftqPtr_flag(dispatch_io_toIntDq_req_1_bits_cf_ftqPtr_flag),
    .io_toIntDq_req_1_bits_cf_ftqPtr_value(dispatch_io_toIntDq_req_1_bits_cf_ftqPtr_value),
    .io_toIntDq_req_1_bits_cf_ftqOffset(dispatch_io_toIntDq_req_1_bits_cf_ftqOffset),
    .io_toIntDq_req_1_bits_ctrl_srcType_0(dispatch_io_toIntDq_req_1_bits_ctrl_srcType_0),
    .io_toIntDq_req_1_bits_ctrl_srcType_1(dispatch_io_toIntDq_req_1_bits_ctrl_srcType_1),
    .io_toIntDq_req_1_bits_ctrl_srcType_2(dispatch_io_toIntDq_req_1_bits_ctrl_srcType_2),
    .io_toIntDq_req_1_bits_ctrl_fuType(dispatch_io_toIntDq_req_1_bits_ctrl_fuType),
    .io_toIntDq_req_1_bits_ctrl_fuOpType(dispatch_io_toIntDq_req_1_bits_ctrl_fuOpType),
    .io_toIntDq_req_1_bits_ctrl_rfWen(dispatch_io_toIntDq_req_1_bits_ctrl_rfWen),
    .io_toIntDq_req_1_bits_ctrl_fpWen(dispatch_io_toIntDq_req_1_bits_ctrl_fpWen),
    .io_toIntDq_req_1_bits_ctrl_selImm(dispatch_io_toIntDq_req_1_bits_ctrl_selImm),
    .io_toIntDq_req_1_bits_ctrl_imm(dispatch_io_toIntDq_req_1_bits_ctrl_imm),
    .io_toIntDq_req_1_bits_ctrl_fpu_isAddSub(dispatch_io_toIntDq_req_1_bits_ctrl_fpu_isAddSub),
    .io_toIntDq_req_1_bits_ctrl_fpu_typeTagIn(dispatch_io_toIntDq_req_1_bits_ctrl_fpu_typeTagIn),
    .io_toIntDq_req_1_bits_ctrl_fpu_typeTagOut(dispatch_io_toIntDq_req_1_bits_ctrl_fpu_typeTagOut),
    .io_toIntDq_req_1_bits_ctrl_fpu_fromInt(dispatch_io_toIntDq_req_1_bits_ctrl_fpu_fromInt),
    .io_toIntDq_req_1_bits_ctrl_fpu_wflags(dispatch_io_toIntDq_req_1_bits_ctrl_fpu_wflags),
    .io_toIntDq_req_1_bits_ctrl_fpu_fpWen(dispatch_io_toIntDq_req_1_bits_ctrl_fpu_fpWen),
    .io_toIntDq_req_1_bits_ctrl_fpu_fmaCmd(dispatch_io_toIntDq_req_1_bits_ctrl_fpu_fmaCmd),
    .io_toIntDq_req_1_bits_ctrl_fpu_div(dispatch_io_toIntDq_req_1_bits_ctrl_fpu_div),
    .io_toIntDq_req_1_bits_ctrl_fpu_sqrt(dispatch_io_toIntDq_req_1_bits_ctrl_fpu_sqrt),
    .io_toIntDq_req_1_bits_ctrl_fpu_fcvt(dispatch_io_toIntDq_req_1_bits_ctrl_fpu_fcvt),
    .io_toIntDq_req_1_bits_ctrl_fpu_typ(dispatch_io_toIntDq_req_1_bits_ctrl_fpu_typ),
    .io_toIntDq_req_1_bits_ctrl_fpu_fmt(dispatch_io_toIntDq_req_1_bits_ctrl_fpu_fmt),
    .io_toIntDq_req_1_bits_ctrl_fpu_ren3(dispatch_io_toIntDq_req_1_bits_ctrl_fpu_ren3),
    .io_toIntDq_req_1_bits_ctrl_fpu_rm(dispatch_io_toIntDq_req_1_bits_ctrl_fpu_rm),
    .io_toIntDq_req_1_bits_psrc_0(dispatch_io_toIntDq_req_1_bits_psrc_0),
    .io_toIntDq_req_1_bits_psrc_1(dispatch_io_toIntDq_req_1_bits_psrc_1),
    .io_toIntDq_req_1_bits_psrc_2(dispatch_io_toIntDq_req_1_bits_psrc_2),
    .io_toIntDq_req_1_bits_pdest(dispatch_io_toIntDq_req_1_bits_pdest),
    .io_toIntDq_req_1_bits_robIdx_flag(dispatch_io_toIntDq_req_1_bits_robIdx_flag),
    .io_toIntDq_req_1_bits_robIdx_value(dispatch_io_toIntDq_req_1_bits_robIdx_value),
    .io_toIntDq_req_2_valid(dispatch_io_toIntDq_req_2_valid),
    .io_toIntDq_req_2_bits_cf_trigger_backendEn_0(dispatch_io_toIntDq_req_2_bits_cf_trigger_backendEn_0),
    .io_toIntDq_req_2_bits_cf_trigger_backendEn_1(dispatch_io_toIntDq_req_2_bits_cf_trigger_backendEn_1),
    .io_toIntDq_req_2_bits_cf_trigger_backendHit_0(dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_0),
    .io_toIntDq_req_2_bits_cf_trigger_backendHit_1(dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_1),
    .io_toIntDq_req_2_bits_cf_trigger_backendHit_2(dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_2),
    .io_toIntDq_req_2_bits_cf_trigger_backendHit_3(dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_3),
    .io_toIntDq_req_2_bits_cf_trigger_backendHit_4(dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_4),
    .io_toIntDq_req_2_bits_cf_trigger_backendHit_5(dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_5),
    .io_toIntDq_req_2_bits_cf_pd_isRVC(dispatch_io_toIntDq_req_2_bits_cf_pd_isRVC),
    .io_toIntDq_req_2_bits_cf_pd_brType(dispatch_io_toIntDq_req_2_bits_cf_pd_brType),
    .io_toIntDq_req_2_bits_cf_pd_isCall(dispatch_io_toIntDq_req_2_bits_cf_pd_isCall),
    .io_toIntDq_req_2_bits_cf_pd_isRet(dispatch_io_toIntDq_req_2_bits_cf_pd_isRet),
    .io_toIntDq_req_2_bits_cf_pred_taken(dispatch_io_toIntDq_req_2_bits_cf_pred_taken),
    .io_toIntDq_req_2_bits_cf_waitForRobIdx_value(dispatch_io_toIntDq_req_2_bits_cf_waitForRobIdx_value),
    .io_toIntDq_req_2_bits_cf_loadWaitBit(dispatch_io_toIntDq_req_2_bits_cf_loadWaitBit),
    .io_toIntDq_req_2_bits_cf_loadWaitStrict(dispatch_io_toIntDq_req_2_bits_cf_loadWaitStrict),
    .io_toIntDq_req_2_bits_cf_ssid(dispatch_io_toIntDq_req_2_bits_cf_ssid),
    .io_toIntDq_req_2_bits_cf_ftqPtr_flag(dispatch_io_toIntDq_req_2_bits_cf_ftqPtr_flag),
    .io_toIntDq_req_2_bits_cf_ftqPtr_value(dispatch_io_toIntDq_req_2_bits_cf_ftqPtr_value),
    .io_toIntDq_req_2_bits_cf_ftqOffset(dispatch_io_toIntDq_req_2_bits_cf_ftqOffset),
    .io_toIntDq_req_2_bits_ctrl_srcType_0(dispatch_io_toIntDq_req_2_bits_ctrl_srcType_0),
    .io_toIntDq_req_2_bits_ctrl_srcType_1(dispatch_io_toIntDq_req_2_bits_ctrl_srcType_1),
    .io_toIntDq_req_2_bits_ctrl_srcType_2(dispatch_io_toIntDq_req_2_bits_ctrl_srcType_2),
    .io_toIntDq_req_2_bits_ctrl_fuType(dispatch_io_toIntDq_req_2_bits_ctrl_fuType),
    .io_toIntDq_req_2_bits_ctrl_fuOpType(dispatch_io_toIntDq_req_2_bits_ctrl_fuOpType),
    .io_toIntDq_req_2_bits_ctrl_rfWen(dispatch_io_toIntDq_req_2_bits_ctrl_rfWen),
    .io_toIntDq_req_2_bits_ctrl_fpWen(dispatch_io_toIntDq_req_2_bits_ctrl_fpWen),
    .io_toIntDq_req_2_bits_ctrl_selImm(dispatch_io_toIntDq_req_2_bits_ctrl_selImm),
    .io_toIntDq_req_2_bits_ctrl_imm(dispatch_io_toIntDq_req_2_bits_ctrl_imm),
    .io_toIntDq_req_2_bits_ctrl_fpu_isAddSub(dispatch_io_toIntDq_req_2_bits_ctrl_fpu_isAddSub),
    .io_toIntDq_req_2_bits_ctrl_fpu_typeTagIn(dispatch_io_toIntDq_req_2_bits_ctrl_fpu_typeTagIn),
    .io_toIntDq_req_2_bits_ctrl_fpu_typeTagOut(dispatch_io_toIntDq_req_2_bits_ctrl_fpu_typeTagOut),
    .io_toIntDq_req_2_bits_ctrl_fpu_fromInt(dispatch_io_toIntDq_req_2_bits_ctrl_fpu_fromInt),
    .io_toIntDq_req_2_bits_ctrl_fpu_wflags(dispatch_io_toIntDq_req_2_bits_ctrl_fpu_wflags),
    .io_toIntDq_req_2_bits_ctrl_fpu_fpWen(dispatch_io_toIntDq_req_2_bits_ctrl_fpu_fpWen),
    .io_toIntDq_req_2_bits_ctrl_fpu_fmaCmd(dispatch_io_toIntDq_req_2_bits_ctrl_fpu_fmaCmd),
    .io_toIntDq_req_2_bits_ctrl_fpu_div(dispatch_io_toIntDq_req_2_bits_ctrl_fpu_div),
    .io_toIntDq_req_2_bits_ctrl_fpu_sqrt(dispatch_io_toIntDq_req_2_bits_ctrl_fpu_sqrt),
    .io_toIntDq_req_2_bits_ctrl_fpu_fcvt(dispatch_io_toIntDq_req_2_bits_ctrl_fpu_fcvt),
    .io_toIntDq_req_2_bits_ctrl_fpu_typ(dispatch_io_toIntDq_req_2_bits_ctrl_fpu_typ),
    .io_toIntDq_req_2_bits_ctrl_fpu_fmt(dispatch_io_toIntDq_req_2_bits_ctrl_fpu_fmt),
    .io_toIntDq_req_2_bits_ctrl_fpu_ren3(dispatch_io_toIntDq_req_2_bits_ctrl_fpu_ren3),
    .io_toIntDq_req_2_bits_ctrl_fpu_rm(dispatch_io_toIntDq_req_2_bits_ctrl_fpu_rm),
    .io_toIntDq_req_2_bits_psrc_0(dispatch_io_toIntDq_req_2_bits_psrc_0),
    .io_toIntDq_req_2_bits_psrc_1(dispatch_io_toIntDq_req_2_bits_psrc_1),
    .io_toIntDq_req_2_bits_psrc_2(dispatch_io_toIntDq_req_2_bits_psrc_2),
    .io_toIntDq_req_2_bits_pdest(dispatch_io_toIntDq_req_2_bits_pdest),
    .io_toIntDq_req_2_bits_robIdx_flag(dispatch_io_toIntDq_req_2_bits_robIdx_flag),
    .io_toIntDq_req_2_bits_robIdx_value(dispatch_io_toIntDq_req_2_bits_robIdx_value),
    .io_toIntDq_req_3_valid(dispatch_io_toIntDq_req_3_valid),
    .io_toIntDq_req_3_bits_cf_trigger_backendEn_0(dispatch_io_toIntDq_req_3_bits_cf_trigger_backendEn_0),
    .io_toIntDq_req_3_bits_cf_trigger_backendEn_1(dispatch_io_toIntDq_req_3_bits_cf_trigger_backendEn_1),
    .io_toIntDq_req_3_bits_cf_trigger_backendHit_0(dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_0),
    .io_toIntDq_req_3_bits_cf_trigger_backendHit_1(dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_1),
    .io_toIntDq_req_3_bits_cf_trigger_backendHit_2(dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_2),
    .io_toIntDq_req_3_bits_cf_trigger_backendHit_3(dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_3),
    .io_toIntDq_req_3_bits_cf_trigger_backendHit_4(dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_4),
    .io_toIntDq_req_3_bits_cf_trigger_backendHit_5(dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_5),
    .io_toIntDq_req_3_bits_cf_pd_isRVC(dispatch_io_toIntDq_req_3_bits_cf_pd_isRVC),
    .io_toIntDq_req_3_bits_cf_pd_brType(dispatch_io_toIntDq_req_3_bits_cf_pd_brType),
    .io_toIntDq_req_3_bits_cf_pd_isCall(dispatch_io_toIntDq_req_3_bits_cf_pd_isCall),
    .io_toIntDq_req_3_bits_cf_pd_isRet(dispatch_io_toIntDq_req_3_bits_cf_pd_isRet),
    .io_toIntDq_req_3_bits_cf_pred_taken(dispatch_io_toIntDq_req_3_bits_cf_pred_taken),
    .io_toIntDq_req_3_bits_cf_waitForRobIdx_value(dispatch_io_toIntDq_req_3_bits_cf_waitForRobIdx_value),
    .io_toIntDq_req_3_bits_cf_loadWaitBit(dispatch_io_toIntDq_req_3_bits_cf_loadWaitBit),
    .io_toIntDq_req_3_bits_cf_loadWaitStrict(dispatch_io_toIntDq_req_3_bits_cf_loadWaitStrict),
    .io_toIntDq_req_3_bits_cf_ssid(dispatch_io_toIntDq_req_3_bits_cf_ssid),
    .io_toIntDq_req_3_bits_cf_ftqPtr_flag(dispatch_io_toIntDq_req_3_bits_cf_ftqPtr_flag),
    .io_toIntDq_req_3_bits_cf_ftqPtr_value(dispatch_io_toIntDq_req_3_bits_cf_ftqPtr_value),
    .io_toIntDq_req_3_bits_cf_ftqOffset(dispatch_io_toIntDq_req_3_bits_cf_ftqOffset),
    .io_toIntDq_req_3_bits_ctrl_srcType_0(dispatch_io_toIntDq_req_3_bits_ctrl_srcType_0),
    .io_toIntDq_req_3_bits_ctrl_srcType_1(dispatch_io_toIntDq_req_3_bits_ctrl_srcType_1),
    .io_toIntDq_req_3_bits_ctrl_srcType_2(dispatch_io_toIntDq_req_3_bits_ctrl_srcType_2),
    .io_toIntDq_req_3_bits_ctrl_fuType(dispatch_io_toIntDq_req_3_bits_ctrl_fuType),
    .io_toIntDq_req_3_bits_ctrl_fuOpType(dispatch_io_toIntDq_req_3_bits_ctrl_fuOpType),
    .io_toIntDq_req_3_bits_ctrl_rfWen(dispatch_io_toIntDq_req_3_bits_ctrl_rfWen),
    .io_toIntDq_req_3_bits_ctrl_fpWen(dispatch_io_toIntDq_req_3_bits_ctrl_fpWen),
    .io_toIntDq_req_3_bits_ctrl_selImm(dispatch_io_toIntDq_req_3_bits_ctrl_selImm),
    .io_toIntDq_req_3_bits_ctrl_imm(dispatch_io_toIntDq_req_3_bits_ctrl_imm),
    .io_toIntDq_req_3_bits_ctrl_fpu_isAddSub(dispatch_io_toIntDq_req_3_bits_ctrl_fpu_isAddSub),
    .io_toIntDq_req_3_bits_ctrl_fpu_typeTagIn(dispatch_io_toIntDq_req_3_bits_ctrl_fpu_typeTagIn),
    .io_toIntDq_req_3_bits_ctrl_fpu_typeTagOut(dispatch_io_toIntDq_req_3_bits_ctrl_fpu_typeTagOut),
    .io_toIntDq_req_3_bits_ctrl_fpu_fromInt(dispatch_io_toIntDq_req_3_bits_ctrl_fpu_fromInt),
    .io_toIntDq_req_3_bits_ctrl_fpu_wflags(dispatch_io_toIntDq_req_3_bits_ctrl_fpu_wflags),
    .io_toIntDq_req_3_bits_ctrl_fpu_fpWen(dispatch_io_toIntDq_req_3_bits_ctrl_fpu_fpWen),
    .io_toIntDq_req_3_bits_ctrl_fpu_fmaCmd(dispatch_io_toIntDq_req_3_bits_ctrl_fpu_fmaCmd),
    .io_toIntDq_req_3_bits_ctrl_fpu_div(dispatch_io_toIntDq_req_3_bits_ctrl_fpu_div),
    .io_toIntDq_req_3_bits_ctrl_fpu_sqrt(dispatch_io_toIntDq_req_3_bits_ctrl_fpu_sqrt),
    .io_toIntDq_req_3_bits_ctrl_fpu_fcvt(dispatch_io_toIntDq_req_3_bits_ctrl_fpu_fcvt),
    .io_toIntDq_req_3_bits_ctrl_fpu_typ(dispatch_io_toIntDq_req_3_bits_ctrl_fpu_typ),
    .io_toIntDq_req_3_bits_ctrl_fpu_fmt(dispatch_io_toIntDq_req_3_bits_ctrl_fpu_fmt),
    .io_toIntDq_req_3_bits_ctrl_fpu_ren3(dispatch_io_toIntDq_req_3_bits_ctrl_fpu_ren3),
    .io_toIntDq_req_3_bits_ctrl_fpu_rm(dispatch_io_toIntDq_req_3_bits_ctrl_fpu_rm),
    .io_toIntDq_req_3_bits_psrc_0(dispatch_io_toIntDq_req_3_bits_psrc_0),
    .io_toIntDq_req_3_bits_psrc_1(dispatch_io_toIntDq_req_3_bits_psrc_1),
    .io_toIntDq_req_3_bits_psrc_2(dispatch_io_toIntDq_req_3_bits_psrc_2),
    .io_toIntDq_req_3_bits_pdest(dispatch_io_toIntDq_req_3_bits_pdest),
    .io_toIntDq_req_3_bits_robIdx_flag(dispatch_io_toIntDq_req_3_bits_robIdx_flag),
    .io_toIntDq_req_3_bits_robIdx_value(dispatch_io_toIntDq_req_3_bits_robIdx_value),
    .io_toFpDq_canAccept(dispatch_io_toFpDq_canAccept),
    .io_toFpDq_needAlloc_0(dispatch_io_toFpDq_needAlloc_0),
    .io_toFpDq_needAlloc_1(dispatch_io_toFpDq_needAlloc_1),
    .io_toFpDq_needAlloc_2(dispatch_io_toFpDq_needAlloc_2),
    .io_toFpDq_req_0_valid(dispatch_io_toFpDq_req_0_valid),
    .io_toFpDq_req_0_bits_cf_trigger_backendEn_0(dispatch_io_toFpDq_req_0_bits_cf_trigger_backendEn_0),
    .io_toFpDq_req_0_bits_cf_trigger_backendEn_1(dispatch_io_toFpDq_req_0_bits_cf_trigger_backendEn_1),
    .io_toFpDq_req_0_bits_cf_trigger_backendHit_0(dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_0),
    .io_toFpDq_req_0_bits_cf_trigger_backendHit_1(dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_1),
    .io_toFpDq_req_0_bits_cf_trigger_backendHit_2(dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_2),
    .io_toFpDq_req_0_bits_cf_trigger_backendHit_3(dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_3),
    .io_toFpDq_req_0_bits_cf_trigger_backendHit_4(dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_4),
    .io_toFpDq_req_0_bits_cf_trigger_backendHit_5(dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_5),
    .io_toFpDq_req_0_bits_cf_pd_isRVC(dispatch_io_toFpDq_req_0_bits_cf_pd_isRVC),
    .io_toFpDq_req_0_bits_cf_pd_brType(dispatch_io_toFpDq_req_0_bits_cf_pd_brType),
    .io_toFpDq_req_0_bits_cf_pd_isCall(dispatch_io_toFpDq_req_0_bits_cf_pd_isCall),
    .io_toFpDq_req_0_bits_cf_pd_isRet(dispatch_io_toFpDq_req_0_bits_cf_pd_isRet),
    .io_toFpDq_req_0_bits_cf_pred_taken(dispatch_io_toFpDq_req_0_bits_cf_pred_taken),
    .io_toFpDq_req_0_bits_cf_waitForRobIdx_value(dispatch_io_toFpDq_req_0_bits_cf_waitForRobIdx_value),
    .io_toFpDq_req_0_bits_cf_loadWaitBit(dispatch_io_toFpDq_req_0_bits_cf_loadWaitBit),
    .io_toFpDq_req_0_bits_cf_loadWaitStrict(dispatch_io_toFpDq_req_0_bits_cf_loadWaitStrict),
    .io_toFpDq_req_0_bits_cf_ssid(dispatch_io_toFpDq_req_0_bits_cf_ssid),
    .io_toFpDq_req_0_bits_cf_ftqPtr_flag(dispatch_io_toFpDq_req_0_bits_cf_ftqPtr_flag),
    .io_toFpDq_req_0_bits_cf_ftqPtr_value(dispatch_io_toFpDq_req_0_bits_cf_ftqPtr_value),
    .io_toFpDq_req_0_bits_cf_ftqOffset(dispatch_io_toFpDq_req_0_bits_cf_ftqOffset),
    .io_toFpDq_req_0_bits_ctrl_srcType_0(dispatch_io_toFpDq_req_0_bits_ctrl_srcType_0),
    .io_toFpDq_req_0_bits_ctrl_srcType_1(dispatch_io_toFpDq_req_0_bits_ctrl_srcType_1),
    .io_toFpDq_req_0_bits_ctrl_srcType_2(dispatch_io_toFpDq_req_0_bits_ctrl_srcType_2),
    .io_toFpDq_req_0_bits_ctrl_fuType(dispatch_io_toFpDq_req_0_bits_ctrl_fuType),
    .io_toFpDq_req_0_bits_ctrl_fuOpType(dispatch_io_toFpDq_req_0_bits_ctrl_fuOpType),
    .io_toFpDq_req_0_bits_ctrl_rfWen(dispatch_io_toFpDq_req_0_bits_ctrl_rfWen),
    .io_toFpDq_req_0_bits_ctrl_fpWen(dispatch_io_toFpDq_req_0_bits_ctrl_fpWen),
    .io_toFpDq_req_0_bits_ctrl_selImm(dispatch_io_toFpDq_req_0_bits_ctrl_selImm),
    .io_toFpDq_req_0_bits_ctrl_imm(dispatch_io_toFpDq_req_0_bits_ctrl_imm),
    .io_toFpDq_req_0_bits_ctrl_fpu_isAddSub(dispatch_io_toFpDq_req_0_bits_ctrl_fpu_isAddSub),
    .io_toFpDq_req_0_bits_ctrl_fpu_typeTagIn(dispatch_io_toFpDq_req_0_bits_ctrl_fpu_typeTagIn),
    .io_toFpDq_req_0_bits_ctrl_fpu_typeTagOut(dispatch_io_toFpDq_req_0_bits_ctrl_fpu_typeTagOut),
    .io_toFpDq_req_0_bits_ctrl_fpu_fromInt(dispatch_io_toFpDq_req_0_bits_ctrl_fpu_fromInt),
    .io_toFpDq_req_0_bits_ctrl_fpu_wflags(dispatch_io_toFpDq_req_0_bits_ctrl_fpu_wflags),
    .io_toFpDq_req_0_bits_ctrl_fpu_fpWen(dispatch_io_toFpDq_req_0_bits_ctrl_fpu_fpWen),
    .io_toFpDq_req_0_bits_ctrl_fpu_fmaCmd(dispatch_io_toFpDq_req_0_bits_ctrl_fpu_fmaCmd),
    .io_toFpDq_req_0_bits_ctrl_fpu_div(dispatch_io_toFpDq_req_0_bits_ctrl_fpu_div),
    .io_toFpDq_req_0_bits_ctrl_fpu_sqrt(dispatch_io_toFpDq_req_0_bits_ctrl_fpu_sqrt),
    .io_toFpDq_req_0_bits_ctrl_fpu_fcvt(dispatch_io_toFpDq_req_0_bits_ctrl_fpu_fcvt),
    .io_toFpDq_req_0_bits_ctrl_fpu_typ(dispatch_io_toFpDq_req_0_bits_ctrl_fpu_typ),
    .io_toFpDq_req_0_bits_ctrl_fpu_fmt(dispatch_io_toFpDq_req_0_bits_ctrl_fpu_fmt),
    .io_toFpDq_req_0_bits_ctrl_fpu_ren3(dispatch_io_toFpDq_req_0_bits_ctrl_fpu_ren3),
    .io_toFpDq_req_0_bits_ctrl_fpu_rm(dispatch_io_toFpDq_req_0_bits_ctrl_fpu_rm),
    .io_toFpDq_req_0_bits_psrc_0(dispatch_io_toFpDq_req_0_bits_psrc_0),
    .io_toFpDq_req_0_bits_psrc_1(dispatch_io_toFpDq_req_0_bits_psrc_1),
    .io_toFpDq_req_0_bits_psrc_2(dispatch_io_toFpDq_req_0_bits_psrc_2),
    .io_toFpDq_req_0_bits_pdest(dispatch_io_toFpDq_req_0_bits_pdest),
    .io_toFpDq_req_0_bits_robIdx_flag(dispatch_io_toFpDq_req_0_bits_robIdx_flag),
    .io_toFpDq_req_0_bits_robIdx_value(dispatch_io_toFpDq_req_0_bits_robIdx_value),
    .io_toFpDq_req_1_valid(dispatch_io_toFpDq_req_1_valid),
    .io_toFpDq_req_1_bits_cf_trigger_backendEn_0(dispatch_io_toFpDq_req_1_bits_cf_trigger_backendEn_0),
    .io_toFpDq_req_1_bits_cf_trigger_backendEn_1(dispatch_io_toFpDq_req_1_bits_cf_trigger_backendEn_1),
    .io_toFpDq_req_1_bits_cf_trigger_backendHit_0(dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_0),
    .io_toFpDq_req_1_bits_cf_trigger_backendHit_1(dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_1),
    .io_toFpDq_req_1_bits_cf_trigger_backendHit_2(dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_2),
    .io_toFpDq_req_1_bits_cf_trigger_backendHit_3(dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_3),
    .io_toFpDq_req_1_bits_cf_trigger_backendHit_4(dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_4),
    .io_toFpDq_req_1_bits_cf_trigger_backendHit_5(dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_5),
    .io_toFpDq_req_1_bits_cf_pd_isRVC(dispatch_io_toFpDq_req_1_bits_cf_pd_isRVC),
    .io_toFpDq_req_1_bits_cf_pd_brType(dispatch_io_toFpDq_req_1_bits_cf_pd_brType),
    .io_toFpDq_req_1_bits_cf_pd_isCall(dispatch_io_toFpDq_req_1_bits_cf_pd_isCall),
    .io_toFpDq_req_1_bits_cf_pd_isRet(dispatch_io_toFpDq_req_1_bits_cf_pd_isRet),
    .io_toFpDq_req_1_bits_cf_pred_taken(dispatch_io_toFpDq_req_1_bits_cf_pred_taken),
    .io_toFpDq_req_1_bits_cf_waitForRobIdx_value(dispatch_io_toFpDq_req_1_bits_cf_waitForRobIdx_value),
    .io_toFpDq_req_1_bits_cf_loadWaitBit(dispatch_io_toFpDq_req_1_bits_cf_loadWaitBit),
    .io_toFpDq_req_1_bits_cf_loadWaitStrict(dispatch_io_toFpDq_req_1_bits_cf_loadWaitStrict),
    .io_toFpDq_req_1_bits_cf_ssid(dispatch_io_toFpDq_req_1_bits_cf_ssid),
    .io_toFpDq_req_1_bits_cf_ftqPtr_flag(dispatch_io_toFpDq_req_1_bits_cf_ftqPtr_flag),
    .io_toFpDq_req_1_bits_cf_ftqPtr_value(dispatch_io_toFpDq_req_1_bits_cf_ftqPtr_value),
    .io_toFpDq_req_1_bits_cf_ftqOffset(dispatch_io_toFpDq_req_1_bits_cf_ftqOffset),
    .io_toFpDq_req_1_bits_ctrl_srcType_0(dispatch_io_toFpDq_req_1_bits_ctrl_srcType_0),
    .io_toFpDq_req_1_bits_ctrl_srcType_1(dispatch_io_toFpDq_req_1_bits_ctrl_srcType_1),
    .io_toFpDq_req_1_bits_ctrl_srcType_2(dispatch_io_toFpDq_req_1_bits_ctrl_srcType_2),
    .io_toFpDq_req_1_bits_ctrl_fuType(dispatch_io_toFpDq_req_1_bits_ctrl_fuType),
    .io_toFpDq_req_1_bits_ctrl_fuOpType(dispatch_io_toFpDq_req_1_bits_ctrl_fuOpType),
    .io_toFpDq_req_1_bits_ctrl_rfWen(dispatch_io_toFpDq_req_1_bits_ctrl_rfWen),
    .io_toFpDq_req_1_bits_ctrl_fpWen(dispatch_io_toFpDq_req_1_bits_ctrl_fpWen),
    .io_toFpDq_req_1_bits_ctrl_selImm(dispatch_io_toFpDq_req_1_bits_ctrl_selImm),
    .io_toFpDq_req_1_bits_ctrl_imm(dispatch_io_toFpDq_req_1_bits_ctrl_imm),
    .io_toFpDq_req_1_bits_ctrl_fpu_isAddSub(dispatch_io_toFpDq_req_1_bits_ctrl_fpu_isAddSub),
    .io_toFpDq_req_1_bits_ctrl_fpu_typeTagIn(dispatch_io_toFpDq_req_1_bits_ctrl_fpu_typeTagIn),
    .io_toFpDq_req_1_bits_ctrl_fpu_typeTagOut(dispatch_io_toFpDq_req_1_bits_ctrl_fpu_typeTagOut),
    .io_toFpDq_req_1_bits_ctrl_fpu_fromInt(dispatch_io_toFpDq_req_1_bits_ctrl_fpu_fromInt),
    .io_toFpDq_req_1_bits_ctrl_fpu_wflags(dispatch_io_toFpDq_req_1_bits_ctrl_fpu_wflags),
    .io_toFpDq_req_1_bits_ctrl_fpu_fpWen(dispatch_io_toFpDq_req_1_bits_ctrl_fpu_fpWen),
    .io_toFpDq_req_1_bits_ctrl_fpu_fmaCmd(dispatch_io_toFpDq_req_1_bits_ctrl_fpu_fmaCmd),
    .io_toFpDq_req_1_bits_ctrl_fpu_div(dispatch_io_toFpDq_req_1_bits_ctrl_fpu_div),
    .io_toFpDq_req_1_bits_ctrl_fpu_sqrt(dispatch_io_toFpDq_req_1_bits_ctrl_fpu_sqrt),
    .io_toFpDq_req_1_bits_ctrl_fpu_fcvt(dispatch_io_toFpDq_req_1_bits_ctrl_fpu_fcvt),
    .io_toFpDq_req_1_bits_ctrl_fpu_typ(dispatch_io_toFpDq_req_1_bits_ctrl_fpu_typ),
    .io_toFpDq_req_1_bits_ctrl_fpu_fmt(dispatch_io_toFpDq_req_1_bits_ctrl_fpu_fmt),
    .io_toFpDq_req_1_bits_ctrl_fpu_ren3(dispatch_io_toFpDq_req_1_bits_ctrl_fpu_ren3),
    .io_toFpDq_req_1_bits_ctrl_fpu_rm(dispatch_io_toFpDq_req_1_bits_ctrl_fpu_rm),
    .io_toFpDq_req_1_bits_psrc_0(dispatch_io_toFpDq_req_1_bits_psrc_0),
    .io_toFpDq_req_1_bits_psrc_1(dispatch_io_toFpDq_req_1_bits_psrc_1),
    .io_toFpDq_req_1_bits_psrc_2(dispatch_io_toFpDq_req_1_bits_psrc_2),
    .io_toFpDq_req_1_bits_pdest(dispatch_io_toFpDq_req_1_bits_pdest),
    .io_toFpDq_req_1_bits_robIdx_flag(dispatch_io_toFpDq_req_1_bits_robIdx_flag),
    .io_toFpDq_req_1_bits_robIdx_value(dispatch_io_toFpDq_req_1_bits_robIdx_value),
    .io_toFpDq_req_2_valid(dispatch_io_toFpDq_req_2_valid),
    .io_toFpDq_req_2_bits_cf_trigger_backendEn_0(dispatch_io_toFpDq_req_2_bits_cf_trigger_backendEn_0),
    .io_toFpDq_req_2_bits_cf_trigger_backendEn_1(dispatch_io_toFpDq_req_2_bits_cf_trigger_backendEn_1),
    .io_toFpDq_req_2_bits_cf_trigger_backendHit_0(dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_0),
    .io_toFpDq_req_2_bits_cf_trigger_backendHit_1(dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_1),
    .io_toFpDq_req_2_bits_cf_trigger_backendHit_2(dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_2),
    .io_toFpDq_req_2_bits_cf_trigger_backendHit_3(dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_3),
    .io_toFpDq_req_2_bits_cf_trigger_backendHit_4(dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_4),
    .io_toFpDq_req_2_bits_cf_trigger_backendHit_5(dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_5),
    .io_toFpDq_req_2_bits_cf_pd_isRVC(dispatch_io_toFpDq_req_2_bits_cf_pd_isRVC),
    .io_toFpDq_req_2_bits_cf_pd_brType(dispatch_io_toFpDq_req_2_bits_cf_pd_brType),
    .io_toFpDq_req_2_bits_cf_pd_isCall(dispatch_io_toFpDq_req_2_bits_cf_pd_isCall),
    .io_toFpDq_req_2_bits_cf_pd_isRet(dispatch_io_toFpDq_req_2_bits_cf_pd_isRet),
    .io_toFpDq_req_2_bits_cf_pred_taken(dispatch_io_toFpDq_req_2_bits_cf_pred_taken),
    .io_toFpDq_req_2_bits_cf_waitForRobIdx_value(dispatch_io_toFpDq_req_2_bits_cf_waitForRobIdx_value),
    .io_toFpDq_req_2_bits_cf_loadWaitBit(dispatch_io_toFpDq_req_2_bits_cf_loadWaitBit),
    .io_toFpDq_req_2_bits_cf_loadWaitStrict(dispatch_io_toFpDq_req_2_bits_cf_loadWaitStrict),
    .io_toFpDq_req_2_bits_cf_ssid(dispatch_io_toFpDq_req_2_bits_cf_ssid),
    .io_toFpDq_req_2_bits_cf_ftqPtr_flag(dispatch_io_toFpDq_req_2_bits_cf_ftqPtr_flag),
    .io_toFpDq_req_2_bits_cf_ftqPtr_value(dispatch_io_toFpDq_req_2_bits_cf_ftqPtr_value),
    .io_toFpDq_req_2_bits_cf_ftqOffset(dispatch_io_toFpDq_req_2_bits_cf_ftqOffset),
    .io_toFpDq_req_2_bits_ctrl_srcType_0(dispatch_io_toFpDq_req_2_bits_ctrl_srcType_0),
    .io_toFpDq_req_2_bits_ctrl_srcType_1(dispatch_io_toFpDq_req_2_bits_ctrl_srcType_1),
    .io_toFpDq_req_2_bits_ctrl_srcType_2(dispatch_io_toFpDq_req_2_bits_ctrl_srcType_2),
    .io_toFpDq_req_2_bits_ctrl_fuType(dispatch_io_toFpDq_req_2_bits_ctrl_fuType),
    .io_toFpDq_req_2_bits_ctrl_fuOpType(dispatch_io_toFpDq_req_2_bits_ctrl_fuOpType),
    .io_toFpDq_req_2_bits_ctrl_rfWen(dispatch_io_toFpDq_req_2_bits_ctrl_rfWen),
    .io_toFpDq_req_2_bits_ctrl_fpWen(dispatch_io_toFpDq_req_2_bits_ctrl_fpWen),
    .io_toFpDq_req_2_bits_ctrl_selImm(dispatch_io_toFpDq_req_2_bits_ctrl_selImm),
    .io_toFpDq_req_2_bits_ctrl_imm(dispatch_io_toFpDq_req_2_bits_ctrl_imm),
    .io_toFpDq_req_2_bits_ctrl_fpu_isAddSub(dispatch_io_toFpDq_req_2_bits_ctrl_fpu_isAddSub),
    .io_toFpDq_req_2_bits_ctrl_fpu_typeTagIn(dispatch_io_toFpDq_req_2_bits_ctrl_fpu_typeTagIn),
    .io_toFpDq_req_2_bits_ctrl_fpu_typeTagOut(dispatch_io_toFpDq_req_2_bits_ctrl_fpu_typeTagOut),
    .io_toFpDq_req_2_bits_ctrl_fpu_fromInt(dispatch_io_toFpDq_req_2_bits_ctrl_fpu_fromInt),
    .io_toFpDq_req_2_bits_ctrl_fpu_wflags(dispatch_io_toFpDq_req_2_bits_ctrl_fpu_wflags),
    .io_toFpDq_req_2_bits_ctrl_fpu_fpWen(dispatch_io_toFpDq_req_2_bits_ctrl_fpu_fpWen),
    .io_toFpDq_req_2_bits_ctrl_fpu_fmaCmd(dispatch_io_toFpDq_req_2_bits_ctrl_fpu_fmaCmd),
    .io_toFpDq_req_2_bits_ctrl_fpu_div(dispatch_io_toFpDq_req_2_bits_ctrl_fpu_div),
    .io_toFpDq_req_2_bits_ctrl_fpu_sqrt(dispatch_io_toFpDq_req_2_bits_ctrl_fpu_sqrt),
    .io_toFpDq_req_2_bits_ctrl_fpu_fcvt(dispatch_io_toFpDq_req_2_bits_ctrl_fpu_fcvt),
    .io_toFpDq_req_2_bits_ctrl_fpu_typ(dispatch_io_toFpDq_req_2_bits_ctrl_fpu_typ),
    .io_toFpDq_req_2_bits_ctrl_fpu_fmt(dispatch_io_toFpDq_req_2_bits_ctrl_fpu_fmt),
    .io_toFpDq_req_2_bits_ctrl_fpu_ren3(dispatch_io_toFpDq_req_2_bits_ctrl_fpu_ren3),
    .io_toFpDq_req_2_bits_ctrl_fpu_rm(dispatch_io_toFpDq_req_2_bits_ctrl_fpu_rm),
    .io_toFpDq_req_2_bits_psrc_0(dispatch_io_toFpDq_req_2_bits_psrc_0),
    .io_toFpDq_req_2_bits_psrc_1(dispatch_io_toFpDq_req_2_bits_psrc_1),
    .io_toFpDq_req_2_bits_psrc_2(dispatch_io_toFpDq_req_2_bits_psrc_2),
    .io_toFpDq_req_2_bits_pdest(dispatch_io_toFpDq_req_2_bits_pdest),
    .io_toFpDq_req_2_bits_robIdx_flag(dispatch_io_toFpDq_req_2_bits_robIdx_flag),
    .io_toFpDq_req_2_bits_robIdx_value(dispatch_io_toFpDq_req_2_bits_robIdx_value),
    .io_toFpDq_req_3_valid(dispatch_io_toFpDq_req_3_valid),
    .io_toFpDq_req_3_bits_cf_trigger_backendEn_0(dispatch_io_toFpDq_req_3_bits_cf_trigger_backendEn_0),
    .io_toFpDq_req_3_bits_cf_trigger_backendEn_1(dispatch_io_toFpDq_req_3_bits_cf_trigger_backendEn_1),
    .io_toFpDq_req_3_bits_cf_trigger_backendHit_0(dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_0),
    .io_toFpDq_req_3_bits_cf_trigger_backendHit_1(dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_1),
    .io_toFpDq_req_3_bits_cf_trigger_backendHit_2(dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_2),
    .io_toFpDq_req_3_bits_cf_trigger_backendHit_3(dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_3),
    .io_toFpDq_req_3_bits_cf_trigger_backendHit_4(dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_4),
    .io_toFpDq_req_3_bits_cf_trigger_backendHit_5(dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_5),
    .io_toFpDq_req_3_bits_cf_pd_isRVC(dispatch_io_toFpDq_req_3_bits_cf_pd_isRVC),
    .io_toFpDq_req_3_bits_cf_pd_brType(dispatch_io_toFpDq_req_3_bits_cf_pd_brType),
    .io_toFpDq_req_3_bits_cf_pd_isCall(dispatch_io_toFpDq_req_3_bits_cf_pd_isCall),
    .io_toFpDq_req_3_bits_cf_pd_isRet(dispatch_io_toFpDq_req_3_bits_cf_pd_isRet),
    .io_toFpDq_req_3_bits_cf_pred_taken(dispatch_io_toFpDq_req_3_bits_cf_pred_taken),
    .io_toFpDq_req_3_bits_cf_waitForRobIdx_value(dispatch_io_toFpDq_req_3_bits_cf_waitForRobIdx_value),
    .io_toFpDq_req_3_bits_cf_loadWaitBit(dispatch_io_toFpDq_req_3_bits_cf_loadWaitBit),
    .io_toFpDq_req_3_bits_cf_loadWaitStrict(dispatch_io_toFpDq_req_3_bits_cf_loadWaitStrict),
    .io_toFpDq_req_3_bits_cf_ssid(dispatch_io_toFpDq_req_3_bits_cf_ssid),
    .io_toFpDq_req_3_bits_cf_ftqPtr_flag(dispatch_io_toFpDq_req_3_bits_cf_ftqPtr_flag),
    .io_toFpDq_req_3_bits_cf_ftqPtr_value(dispatch_io_toFpDq_req_3_bits_cf_ftqPtr_value),
    .io_toFpDq_req_3_bits_cf_ftqOffset(dispatch_io_toFpDq_req_3_bits_cf_ftqOffset),
    .io_toFpDq_req_3_bits_ctrl_srcType_0(dispatch_io_toFpDq_req_3_bits_ctrl_srcType_0),
    .io_toFpDq_req_3_bits_ctrl_srcType_1(dispatch_io_toFpDq_req_3_bits_ctrl_srcType_1),
    .io_toFpDq_req_3_bits_ctrl_srcType_2(dispatch_io_toFpDq_req_3_bits_ctrl_srcType_2),
    .io_toFpDq_req_3_bits_ctrl_fuType(dispatch_io_toFpDq_req_3_bits_ctrl_fuType),
    .io_toFpDq_req_3_bits_ctrl_fuOpType(dispatch_io_toFpDq_req_3_bits_ctrl_fuOpType),
    .io_toFpDq_req_3_bits_ctrl_rfWen(dispatch_io_toFpDq_req_3_bits_ctrl_rfWen),
    .io_toFpDq_req_3_bits_ctrl_fpWen(dispatch_io_toFpDq_req_3_bits_ctrl_fpWen),
    .io_toFpDq_req_3_bits_ctrl_selImm(dispatch_io_toFpDq_req_3_bits_ctrl_selImm),
    .io_toFpDq_req_3_bits_ctrl_imm(dispatch_io_toFpDq_req_3_bits_ctrl_imm),
    .io_toFpDq_req_3_bits_ctrl_fpu_isAddSub(dispatch_io_toFpDq_req_3_bits_ctrl_fpu_isAddSub),
    .io_toFpDq_req_3_bits_ctrl_fpu_typeTagIn(dispatch_io_toFpDq_req_3_bits_ctrl_fpu_typeTagIn),
    .io_toFpDq_req_3_bits_ctrl_fpu_typeTagOut(dispatch_io_toFpDq_req_3_bits_ctrl_fpu_typeTagOut),
    .io_toFpDq_req_3_bits_ctrl_fpu_fromInt(dispatch_io_toFpDq_req_3_bits_ctrl_fpu_fromInt),
    .io_toFpDq_req_3_bits_ctrl_fpu_wflags(dispatch_io_toFpDq_req_3_bits_ctrl_fpu_wflags),
    .io_toFpDq_req_3_bits_ctrl_fpu_fpWen(dispatch_io_toFpDq_req_3_bits_ctrl_fpu_fpWen),
    .io_toFpDq_req_3_bits_ctrl_fpu_fmaCmd(dispatch_io_toFpDq_req_3_bits_ctrl_fpu_fmaCmd),
    .io_toFpDq_req_3_bits_ctrl_fpu_div(dispatch_io_toFpDq_req_3_bits_ctrl_fpu_div),
    .io_toFpDq_req_3_bits_ctrl_fpu_sqrt(dispatch_io_toFpDq_req_3_bits_ctrl_fpu_sqrt),
    .io_toFpDq_req_3_bits_ctrl_fpu_fcvt(dispatch_io_toFpDq_req_3_bits_ctrl_fpu_fcvt),
    .io_toFpDq_req_3_bits_ctrl_fpu_typ(dispatch_io_toFpDq_req_3_bits_ctrl_fpu_typ),
    .io_toFpDq_req_3_bits_ctrl_fpu_fmt(dispatch_io_toFpDq_req_3_bits_ctrl_fpu_fmt),
    .io_toFpDq_req_3_bits_ctrl_fpu_ren3(dispatch_io_toFpDq_req_3_bits_ctrl_fpu_ren3),
    .io_toFpDq_req_3_bits_ctrl_fpu_rm(dispatch_io_toFpDq_req_3_bits_ctrl_fpu_rm),
    .io_toFpDq_req_3_bits_psrc_0(dispatch_io_toFpDq_req_3_bits_psrc_0),
    .io_toFpDq_req_3_bits_psrc_1(dispatch_io_toFpDq_req_3_bits_psrc_1),
    .io_toFpDq_req_3_bits_psrc_2(dispatch_io_toFpDq_req_3_bits_psrc_2),
    .io_toFpDq_req_3_bits_pdest(dispatch_io_toFpDq_req_3_bits_pdest),
    .io_toFpDq_req_3_bits_robIdx_flag(dispatch_io_toFpDq_req_3_bits_robIdx_flag),
    .io_toFpDq_req_3_bits_robIdx_value(dispatch_io_toFpDq_req_3_bits_robIdx_value),
    .io_toLsDq_canAccept(dispatch_io_toLsDq_canAccept),
    .io_toLsDq_needAlloc_0(dispatch_io_toLsDq_needAlloc_0),
    .io_toLsDq_needAlloc_1(dispatch_io_toLsDq_needAlloc_1),
    .io_toLsDq_needAlloc_2(dispatch_io_toLsDq_needAlloc_2),
    .io_toLsDq_req_0_valid(dispatch_io_toLsDq_req_0_valid),
    .io_toLsDq_req_0_bits_cf_trigger_backendEn_0(dispatch_io_toLsDq_req_0_bits_cf_trigger_backendEn_0),
    .io_toLsDq_req_0_bits_cf_trigger_backendEn_1(dispatch_io_toLsDq_req_0_bits_cf_trigger_backendEn_1),
    .io_toLsDq_req_0_bits_cf_trigger_backendHit_0(dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_0),
    .io_toLsDq_req_0_bits_cf_trigger_backendHit_1(dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_1),
    .io_toLsDq_req_0_bits_cf_trigger_backendHit_2(dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_2),
    .io_toLsDq_req_0_bits_cf_trigger_backendHit_3(dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_3),
    .io_toLsDq_req_0_bits_cf_trigger_backendHit_4(dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_4),
    .io_toLsDq_req_0_bits_cf_trigger_backendHit_5(dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_5),
    .io_toLsDq_req_0_bits_cf_pd_isRVC(dispatch_io_toLsDq_req_0_bits_cf_pd_isRVC),
    .io_toLsDq_req_0_bits_cf_pd_brType(dispatch_io_toLsDq_req_0_bits_cf_pd_brType),
    .io_toLsDq_req_0_bits_cf_pd_isCall(dispatch_io_toLsDq_req_0_bits_cf_pd_isCall),
    .io_toLsDq_req_0_bits_cf_pd_isRet(dispatch_io_toLsDq_req_0_bits_cf_pd_isRet),
    .io_toLsDq_req_0_bits_cf_pred_taken(dispatch_io_toLsDq_req_0_bits_cf_pred_taken),
    .io_toLsDq_req_0_bits_cf_waitForRobIdx_value(dispatch_io_toLsDq_req_0_bits_cf_waitForRobIdx_value),
    .io_toLsDq_req_0_bits_cf_loadWaitBit(dispatch_io_toLsDq_req_0_bits_cf_loadWaitBit),
    .io_toLsDq_req_0_bits_cf_loadWaitStrict(dispatch_io_toLsDq_req_0_bits_cf_loadWaitStrict),
    .io_toLsDq_req_0_bits_cf_ssid(dispatch_io_toLsDq_req_0_bits_cf_ssid),
    .io_toLsDq_req_0_bits_cf_ftqPtr_flag(dispatch_io_toLsDq_req_0_bits_cf_ftqPtr_flag),
    .io_toLsDq_req_0_bits_cf_ftqPtr_value(dispatch_io_toLsDq_req_0_bits_cf_ftqPtr_value),
    .io_toLsDq_req_0_bits_cf_ftqOffset(dispatch_io_toLsDq_req_0_bits_cf_ftqOffset),
    .io_toLsDq_req_0_bits_ctrl_srcType_0(dispatch_io_toLsDq_req_0_bits_ctrl_srcType_0),
    .io_toLsDq_req_0_bits_ctrl_srcType_1(dispatch_io_toLsDq_req_0_bits_ctrl_srcType_1),
    .io_toLsDq_req_0_bits_ctrl_srcType_2(dispatch_io_toLsDq_req_0_bits_ctrl_srcType_2),
    .io_toLsDq_req_0_bits_ctrl_fuType(dispatch_io_toLsDq_req_0_bits_ctrl_fuType),
    .io_toLsDq_req_0_bits_ctrl_fuOpType(dispatch_io_toLsDq_req_0_bits_ctrl_fuOpType),
    .io_toLsDq_req_0_bits_ctrl_rfWen(dispatch_io_toLsDq_req_0_bits_ctrl_rfWen),
    .io_toLsDq_req_0_bits_ctrl_fpWen(dispatch_io_toLsDq_req_0_bits_ctrl_fpWen),
    .io_toLsDq_req_0_bits_ctrl_selImm(dispatch_io_toLsDq_req_0_bits_ctrl_selImm),
    .io_toLsDq_req_0_bits_ctrl_imm(dispatch_io_toLsDq_req_0_bits_ctrl_imm),
    .io_toLsDq_req_0_bits_ctrl_fpu_isAddSub(dispatch_io_toLsDq_req_0_bits_ctrl_fpu_isAddSub),
    .io_toLsDq_req_0_bits_ctrl_fpu_typeTagIn(dispatch_io_toLsDq_req_0_bits_ctrl_fpu_typeTagIn),
    .io_toLsDq_req_0_bits_ctrl_fpu_typeTagOut(dispatch_io_toLsDq_req_0_bits_ctrl_fpu_typeTagOut),
    .io_toLsDq_req_0_bits_ctrl_fpu_fromInt(dispatch_io_toLsDq_req_0_bits_ctrl_fpu_fromInt),
    .io_toLsDq_req_0_bits_ctrl_fpu_wflags(dispatch_io_toLsDq_req_0_bits_ctrl_fpu_wflags),
    .io_toLsDq_req_0_bits_ctrl_fpu_fpWen(dispatch_io_toLsDq_req_0_bits_ctrl_fpu_fpWen),
    .io_toLsDq_req_0_bits_ctrl_fpu_fmaCmd(dispatch_io_toLsDq_req_0_bits_ctrl_fpu_fmaCmd),
    .io_toLsDq_req_0_bits_ctrl_fpu_div(dispatch_io_toLsDq_req_0_bits_ctrl_fpu_div),
    .io_toLsDq_req_0_bits_ctrl_fpu_sqrt(dispatch_io_toLsDq_req_0_bits_ctrl_fpu_sqrt),
    .io_toLsDq_req_0_bits_ctrl_fpu_fcvt(dispatch_io_toLsDq_req_0_bits_ctrl_fpu_fcvt),
    .io_toLsDq_req_0_bits_ctrl_fpu_typ(dispatch_io_toLsDq_req_0_bits_ctrl_fpu_typ),
    .io_toLsDq_req_0_bits_ctrl_fpu_fmt(dispatch_io_toLsDq_req_0_bits_ctrl_fpu_fmt),
    .io_toLsDq_req_0_bits_ctrl_fpu_ren3(dispatch_io_toLsDq_req_0_bits_ctrl_fpu_ren3),
    .io_toLsDq_req_0_bits_ctrl_fpu_rm(dispatch_io_toLsDq_req_0_bits_ctrl_fpu_rm),
    .io_toLsDq_req_0_bits_psrc_0(dispatch_io_toLsDq_req_0_bits_psrc_0),
    .io_toLsDq_req_0_bits_psrc_1(dispatch_io_toLsDq_req_0_bits_psrc_1),
    .io_toLsDq_req_0_bits_psrc_2(dispatch_io_toLsDq_req_0_bits_psrc_2),
    .io_toLsDq_req_0_bits_pdest(dispatch_io_toLsDq_req_0_bits_pdest),
    .io_toLsDq_req_0_bits_robIdx_flag(dispatch_io_toLsDq_req_0_bits_robIdx_flag),
    .io_toLsDq_req_0_bits_robIdx_value(dispatch_io_toLsDq_req_0_bits_robIdx_value),
    .io_toLsDq_req_1_valid(dispatch_io_toLsDq_req_1_valid),
    .io_toLsDq_req_1_bits_cf_trigger_backendEn_0(dispatch_io_toLsDq_req_1_bits_cf_trigger_backendEn_0),
    .io_toLsDq_req_1_bits_cf_trigger_backendEn_1(dispatch_io_toLsDq_req_1_bits_cf_trigger_backendEn_1),
    .io_toLsDq_req_1_bits_cf_trigger_backendHit_0(dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_0),
    .io_toLsDq_req_1_bits_cf_trigger_backendHit_1(dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_1),
    .io_toLsDq_req_1_bits_cf_trigger_backendHit_2(dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_2),
    .io_toLsDq_req_1_bits_cf_trigger_backendHit_3(dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_3),
    .io_toLsDq_req_1_bits_cf_trigger_backendHit_4(dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_4),
    .io_toLsDq_req_1_bits_cf_trigger_backendHit_5(dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_5),
    .io_toLsDq_req_1_bits_cf_pd_isRVC(dispatch_io_toLsDq_req_1_bits_cf_pd_isRVC),
    .io_toLsDq_req_1_bits_cf_pd_brType(dispatch_io_toLsDq_req_1_bits_cf_pd_brType),
    .io_toLsDq_req_1_bits_cf_pd_isCall(dispatch_io_toLsDq_req_1_bits_cf_pd_isCall),
    .io_toLsDq_req_1_bits_cf_pd_isRet(dispatch_io_toLsDq_req_1_bits_cf_pd_isRet),
    .io_toLsDq_req_1_bits_cf_pred_taken(dispatch_io_toLsDq_req_1_bits_cf_pred_taken),
    .io_toLsDq_req_1_bits_cf_waitForRobIdx_value(dispatch_io_toLsDq_req_1_bits_cf_waitForRobIdx_value),
    .io_toLsDq_req_1_bits_cf_loadWaitBit(dispatch_io_toLsDq_req_1_bits_cf_loadWaitBit),
    .io_toLsDq_req_1_bits_cf_loadWaitStrict(dispatch_io_toLsDq_req_1_bits_cf_loadWaitStrict),
    .io_toLsDq_req_1_bits_cf_ssid(dispatch_io_toLsDq_req_1_bits_cf_ssid),
    .io_toLsDq_req_1_bits_cf_ftqPtr_flag(dispatch_io_toLsDq_req_1_bits_cf_ftqPtr_flag),
    .io_toLsDq_req_1_bits_cf_ftqPtr_value(dispatch_io_toLsDq_req_1_bits_cf_ftqPtr_value),
    .io_toLsDq_req_1_bits_cf_ftqOffset(dispatch_io_toLsDq_req_1_bits_cf_ftqOffset),
    .io_toLsDq_req_1_bits_ctrl_srcType_0(dispatch_io_toLsDq_req_1_bits_ctrl_srcType_0),
    .io_toLsDq_req_1_bits_ctrl_srcType_1(dispatch_io_toLsDq_req_1_bits_ctrl_srcType_1),
    .io_toLsDq_req_1_bits_ctrl_srcType_2(dispatch_io_toLsDq_req_1_bits_ctrl_srcType_2),
    .io_toLsDq_req_1_bits_ctrl_fuType(dispatch_io_toLsDq_req_1_bits_ctrl_fuType),
    .io_toLsDq_req_1_bits_ctrl_fuOpType(dispatch_io_toLsDq_req_1_bits_ctrl_fuOpType),
    .io_toLsDq_req_1_bits_ctrl_rfWen(dispatch_io_toLsDq_req_1_bits_ctrl_rfWen),
    .io_toLsDq_req_1_bits_ctrl_fpWen(dispatch_io_toLsDq_req_1_bits_ctrl_fpWen),
    .io_toLsDq_req_1_bits_ctrl_selImm(dispatch_io_toLsDq_req_1_bits_ctrl_selImm),
    .io_toLsDq_req_1_bits_ctrl_imm(dispatch_io_toLsDq_req_1_bits_ctrl_imm),
    .io_toLsDq_req_1_bits_ctrl_fpu_isAddSub(dispatch_io_toLsDq_req_1_bits_ctrl_fpu_isAddSub),
    .io_toLsDq_req_1_bits_ctrl_fpu_typeTagIn(dispatch_io_toLsDq_req_1_bits_ctrl_fpu_typeTagIn),
    .io_toLsDq_req_1_bits_ctrl_fpu_typeTagOut(dispatch_io_toLsDq_req_1_bits_ctrl_fpu_typeTagOut),
    .io_toLsDq_req_1_bits_ctrl_fpu_fromInt(dispatch_io_toLsDq_req_1_bits_ctrl_fpu_fromInt),
    .io_toLsDq_req_1_bits_ctrl_fpu_wflags(dispatch_io_toLsDq_req_1_bits_ctrl_fpu_wflags),
    .io_toLsDq_req_1_bits_ctrl_fpu_fpWen(dispatch_io_toLsDq_req_1_bits_ctrl_fpu_fpWen),
    .io_toLsDq_req_1_bits_ctrl_fpu_fmaCmd(dispatch_io_toLsDq_req_1_bits_ctrl_fpu_fmaCmd),
    .io_toLsDq_req_1_bits_ctrl_fpu_div(dispatch_io_toLsDq_req_1_bits_ctrl_fpu_div),
    .io_toLsDq_req_1_bits_ctrl_fpu_sqrt(dispatch_io_toLsDq_req_1_bits_ctrl_fpu_sqrt),
    .io_toLsDq_req_1_bits_ctrl_fpu_fcvt(dispatch_io_toLsDq_req_1_bits_ctrl_fpu_fcvt),
    .io_toLsDq_req_1_bits_ctrl_fpu_typ(dispatch_io_toLsDq_req_1_bits_ctrl_fpu_typ),
    .io_toLsDq_req_1_bits_ctrl_fpu_fmt(dispatch_io_toLsDq_req_1_bits_ctrl_fpu_fmt),
    .io_toLsDq_req_1_bits_ctrl_fpu_ren3(dispatch_io_toLsDq_req_1_bits_ctrl_fpu_ren3),
    .io_toLsDq_req_1_bits_ctrl_fpu_rm(dispatch_io_toLsDq_req_1_bits_ctrl_fpu_rm),
    .io_toLsDq_req_1_bits_psrc_0(dispatch_io_toLsDq_req_1_bits_psrc_0),
    .io_toLsDq_req_1_bits_psrc_1(dispatch_io_toLsDq_req_1_bits_psrc_1),
    .io_toLsDq_req_1_bits_psrc_2(dispatch_io_toLsDq_req_1_bits_psrc_2),
    .io_toLsDq_req_1_bits_pdest(dispatch_io_toLsDq_req_1_bits_pdest),
    .io_toLsDq_req_1_bits_robIdx_flag(dispatch_io_toLsDq_req_1_bits_robIdx_flag),
    .io_toLsDq_req_1_bits_robIdx_value(dispatch_io_toLsDq_req_1_bits_robIdx_value),
    .io_toLsDq_req_2_valid(dispatch_io_toLsDq_req_2_valid),
    .io_toLsDq_req_2_bits_cf_trigger_backendEn_0(dispatch_io_toLsDq_req_2_bits_cf_trigger_backendEn_0),
    .io_toLsDq_req_2_bits_cf_trigger_backendEn_1(dispatch_io_toLsDq_req_2_bits_cf_trigger_backendEn_1),
    .io_toLsDq_req_2_bits_cf_trigger_backendHit_0(dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_0),
    .io_toLsDq_req_2_bits_cf_trigger_backendHit_1(dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_1),
    .io_toLsDq_req_2_bits_cf_trigger_backendHit_2(dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_2),
    .io_toLsDq_req_2_bits_cf_trigger_backendHit_3(dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_3),
    .io_toLsDq_req_2_bits_cf_trigger_backendHit_4(dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_4),
    .io_toLsDq_req_2_bits_cf_trigger_backendHit_5(dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_5),
    .io_toLsDq_req_2_bits_cf_pd_isRVC(dispatch_io_toLsDq_req_2_bits_cf_pd_isRVC),
    .io_toLsDq_req_2_bits_cf_pd_brType(dispatch_io_toLsDq_req_2_bits_cf_pd_brType),
    .io_toLsDq_req_2_bits_cf_pd_isCall(dispatch_io_toLsDq_req_2_bits_cf_pd_isCall),
    .io_toLsDq_req_2_bits_cf_pd_isRet(dispatch_io_toLsDq_req_2_bits_cf_pd_isRet),
    .io_toLsDq_req_2_bits_cf_pred_taken(dispatch_io_toLsDq_req_2_bits_cf_pred_taken),
    .io_toLsDq_req_2_bits_cf_waitForRobIdx_value(dispatch_io_toLsDq_req_2_bits_cf_waitForRobIdx_value),
    .io_toLsDq_req_2_bits_cf_loadWaitBit(dispatch_io_toLsDq_req_2_bits_cf_loadWaitBit),
    .io_toLsDq_req_2_bits_cf_loadWaitStrict(dispatch_io_toLsDq_req_2_bits_cf_loadWaitStrict),
    .io_toLsDq_req_2_bits_cf_ssid(dispatch_io_toLsDq_req_2_bits_cf_ssid),
    .io_toLsDq_req_2_bits_cf_ftqPtr_flag(dispatch_io_toLsDq_req_2_bits_cf_ftqPtr_flag),
    .io_toLsDq_req_2_bits_cf_ftqPtr_value(dispatch_io_toLsDq_req_2_bits_cf_ftqPtr_value),
    .io_toLsDq_req_2_bits_cf_ftqOffset(dispatch_io_toLsDq_req_2_bits_cf_ftqOffset),
    .io_toLsDq_req_2_bits_ctrl_srcType_0(dispatch_io_toLsDq_req_2_bits_ctrl_srcType_0),
    .io_toLsDq_req_2_bits_ctrl_srcType_1(dispatch_io_toLsDq_req_2_bits_ctrl_srcType_1),
    .io_toLsDq_req_2_bits_ctrl_srcType_2(dispatch_io_toLsDq_req_2_bits_ctrl_srcType_2),
    .io_toLsDq_req_2_bits_ctrl_fuType(dispatch_io_toLsDq_req_2_bits_ctrl_fuType),
    .io_toLsDq_req_2_bits_ctrl_fuOpType(dispatch_io_toLsDq_req_2_bits_ctrl_fuOpType),
    .io_toLsDq_req_2_bits_ctrl_rfWen(dispatch_io_toLsDq_req_2_bits_ctrl_rfWen),
    .io_toLsDq_req_2_bits_ctrl_fpWen(dispatch_io_toLsDq_req_2_bits_ctrl_fpWen),
    .io_toLsDq_req_2_bits_ctrl_selImm(dispatch_io_toLsDq_req_2_bits_ctrl_selImm),
    .io_toLsDq_req_2_bits_ctrl_imm(dispatch_io_toLsDq_req_2_bits_ctrl_imm),
    .io_toLsDq_req_2_bits_ctrl_fpu_isAddSub(dispatch_io_toLsDq_req_2_bits_ctrl_fpu_isAddSub),
    .io_toLsDq_req_2_bits_ctrl_fpu_typeTagIn(dispatch_io_toLsDq_req_2_bits_ctrl_fpu_typeTagIn),
    .io_toLsDq_req_2_bits_ctrl_fpu_typeTagOut(dispatch_io_toLsDq_req_2_bits_ctrl_fpu_typeTagOut),
    .io_toLsDq_req_2_bits_ctrl_fpu_fromInt(dispatch_io_toLsDq_req_2_bits_ctrl_fpu_fromInt),
    .io_toLsDq_req_2_bits_ctrl_fpu_wflags(dispatch_io_toLsDq_req_2_bits_ctrl_fpu_wflags),
    .io_toLsDq_req_2_bits_ctrl_fpu_fpWen(dispatch_io_toLsDq_req_2_bits_ctrl_fpu_fpWen),
    .io_toLsDq_req_2_bits_ctrl_fpu_fmaCmd(dispatch_io_toLsDq_req_2_bits_ctrl_fpu_fmaCmd),
    .io_toLsDq_req_2_bits_ctrl_fpu_div(dispatch_io_toLsDq_req_2_bits_ctrl_fpu_div),
    .io_toLsDq_req_2_bits_ctrl_fpu_sqrt(dispatch_io_toLsDq_req_2_bits_ctrl_fpu_sqrt),
    .io_toLsDq_req_2_bits_ctrl_fpu_fcvt(dispatch_io_toLsDq_req_2_bits_ctrl_fpu_fcvt),
    .io_toLsDq_req_2_bits_ctrl_fpu_typ(dispatch_io_toLsDq_req_2_bits_ctrl_fpu_typ),
    .io_toLsDq_req_2_bits_ctrl_fpu_fmt(dispatch_io_toLsDq_req_2_bits_ctrl_fpu_fmt),
    .io_toLsDq_req_2_bits_ctrl_fpu_ren3(dispatch_io_toLsDq_req_2_bits_ctrl_fpu_ren3),
    .io_toLsDq_req_2_bits_ctrl_fpu_rm(dispatch_io_toLsDq_req_2_bits_ctrl_fpu_rm),
    .io_toLsDq_req_2_bits_psrc_0(dispatch_io_toLsDq_req_2_bits_psrc_0),
    .io_toLsDq_req_2_bits_psrc_1(dispatch_io_toLsDq_req_2_bits_psrc_1),
    .io_toLsDq_req_2_bits_psrc_2(dispatch_io_toLsDq_req_2_bits_psrc_2),
    .io_toLsDq_req_2_bits_pdest(dispatch_io_toLsDq_req_2_bits_pdest),
    .io_toLsDq_req_2_bits_robIdx_flag(dispatch_io_toLsDq_req_2_bits_robIdx_flag),
    .io_toLsDq_req_2_bits_robIdx_value(dispatch_io_toLsDq_req_2_bits_robIdx_value),
    .io_toLsDq_req_3_valid(dispatch_io_toLsDq_req_3_valid),
    .io_toLsDq_req_3_bits_cf_trigger_backendEn_0(dispatch_io_toLsDq_req_3_bits_cf_trigger_backendEn_0),
    .io_toLsDq_req_3_bits_cf_trigger_backendEn_1(dispatch_io_toLsDq_req_3_bits_cf_trigger_backendEn_1),
    .io_toLsDq_req_3_bits_cf_trigger_backendHit_0(dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_0),
    .io_toLsDq_req_3_bits_cf_trigger_backendHit_1(dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_1),
    .io_toLsDq_req_3_bits_cf_trigger_backendHit_2(dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_2),
    .io_toLsDq_req_3_bits_cf_trigger_backendHit_3(dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_3),
    .io_toLsDq_req_3_bits_cf_trigger_backendHit_4(dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_4),
    .io_toLsDq_req_3_bits_cf_trigger_backendHit_5(dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_5),
    .io_toLsDq_req_3_bits_cf_pd_isRVC(dispatch_io_toLsDq_req_3_bits_cf_pd_isRVC),
    .io_toLsDq_req_3_bits_cf_pd_brType(dispatch_io_toLsDq_req_3_bits_cf_pd_brType),
    .io_toLsDq_req_3_bits_cf_pd_isCall(dispatch_io_toLsDq_req_3_bits_cf_pd_isCall),
    .io_toLsDq_req_3_bits_cf_pd_isRet(dispatch_io_toLsDq_req_3_bits_cf_pd_isRet),
    .io_toLsDq_req_3_bits_cf_pred_taken(dispatch_io_toLsDq_req_3_bits_cf_pred_taken),
    .io_toLsDq_req_3_bits_cf_waitForRobIdx_value(dispatch_io_toLsDq_req_3_bits_cf_waitForRobIdx_value),
    .io_toLsDq_req_3_bits_cf_loadWaitBit(dispatch_io_toLsDq_req_3_bits_cf_loadWaitBit),
    .io_toLsDq_req_3_bits_cf_loadWaitStrict(dispatch_io_toLsDq_req_3_bits_cf_loadWaitStrict),
    .io_toLsDq_req_3_bits_cf_ssid(dispatch_io_toLsDq_req_3_bits_cf_ssid),
    .io_toLsDq_req_3_bits_cf_ftqPtr_flag(dispatch_io_toLsDq_req_3_bits_cf_ftqPtr_flag),
    .io_toLsDq_req_3_bits_cf_ftqPtr_value(dispatch_io_toLsDq_req_3_bits_cf_ftqPtr_value),
    .io_toLsDq_req_3_bits_cf_ftqOffset(dispatch_io_toLsDq_req_3_bits_cf_ftqOffset),
    .io_toLsDq_req_3_bits_ctrl_srcType_0(dispatch_io_toLsDq_req_3_bits_ctrl_srcType_0),
    .io_toLsDq_req_3_bits_ctrl_srcType_1(dispatch_io_toLsDq_req_3_bits_ctrl_srcType_1),
    .io_toLsDq_req_3_bits_ctrl_srcType_2(dispatch_io_toLsDq_req_3_bits_ctrl_srcType_2),
    .io_toLsDq_req_3_bits_ctrl_fuType(dispatch_io_toLsDq_req_3_bits_ctrl_fuType),
    .io_toLsDq_req_3_bits_ctrl_fuOpType(dispatch_io_toLsDq_req_3_bits_ctrl_fuOpType),
    .io_toLsDq_req_3_bits_ctrl_rfWen(dispatch_io_toLsDq_req_3_bits_ctrl_rfWen),
    .io_toLsDq_req_3_bits_ctrl_fpWen(dispatch_io_toLsDq_req_3_bits_ctrl_fpWen),
    .io_toLsDq_req_3_bits_ctrl_selImm(dispatch_io_toLsDq_req_3_bits_ctrl_selImm),
    .io_toLsDq_req_3_bits_ctrl_imm(dispatch_io_toLsDq_req_3_bits_ctrl_imm),
    .io_toLsDq_req_3_bits_ctrl_fpu_isAddSub(dispatch_io_toLsDq_req_3_bits_ctrl_fpu_isAddSub),
    .io_toLsDq_req_3_bits_ctrl_fpu_typeTagIn(dispatch_io_toLsDq_req_3_bits_ctrl_fpu_typeTagIn),
    .io_toLsDq_req_3_bits_ctrl_fpu_typeTagOut(dispatch_io_toLsDq_req_3_bits_ctrl_fpu_typeTagOut),
    .io_toLsDq_req_3_bits_ctrl_fpu_fromInt(dispatch_io_toLsDq_req_3_bits_ctrl_fpu_fromInt),
    .io_toLsDq_req_3_bits_ctrl_fpu_wflags(dispatch_io_toLsDq_req_3_bits_ctrl_fpu_wflags),
    .io_toLsDq_req_3_bits_ctrl_fpu_fpWen(dispatch_io_toLsDq_req_3_bits_ctrl_fpu_fpWen),
    .io_toLsDq_req_3_bits_ctrl_fpu_fmaCmd(dispatch_io_toLsDq_req_3_bits_ctrl_fpu_fmaCmd),
    .io_toLsDq_req_3_bits_ctrl_fpu_div(dispatch_io_toLsDq_req_3_bits_ctrl_fpu_div),
    .io_toLsDq_req_3_bits_ctrl_fpu_sqrt(dispatch_io_toLsDq_req_3_bits_ctrl_fpu_sqrt),
    .io_toLsDq_req_3_bits_ctrl_fpu_fcvt(dispatch_io_toLsDq_req_3_bits_ctrl_fpu_fcvt),
    .io_toLsDq_req_3_bits_ctrl_fpu_typ(dispatch_io_toLsDq_req_3_bits_ctrl_fpu_typ),
    .io_toLsDq_req_3_bits_ctrl_fpu_fmt(dispatch_io_toLsDq_req_3_bits_ctrl_fpu_fmt),
    .io_toLsDq_req_3_bits_ctrl_fpu_ren3(dispatch_io_toLsDq_req_3_bits_ctrl_fpu_ren3),
    .io_toLsDq_req_3_bits_ctrl_fpu_rm(dispatch_io_toLsDq_req_3_bits_ctrl_fpu_rm),
    .io_toLsDq_req_3_bits_psrc_0(dispatch_io_toLsDq_req_3_bits_psrc_0),
    .io_toLsDq_req_3_bits_psrc_1(dispatch_io_toLsDq_req_3_bits_psrc_1),
    .io_toLsDq_req_3_bits_psrc_2(dispatch_io_toLsDq_req_3_bits_psrc_2),
    .io_toLsDq_req_3_bits_pdest(dispatch_io_toLsDq_req_3_bits_pdest),
    .io_toLsDq_req_3_bits_robIdx_flag(dispatch_io_toLsDq_req_3_bits_robIdx_flag),
    .io_toLsDq_req_3_bits_robIdx_value(dispatch_io_toLsDq_req_3_bits_robIdx_value),
    .io_redirect_valid(dispatch_io_redirect_valid),
    .io_singleStep(dispatch_io_singleStep),
    .io_lfst_req_0_valid(dispatch_io_lfst_req_0_valid),
    .io_lfst_req_0_bits_isstore(dispatch_io_lfst_req_0_bits_isstore),
    .io_lfst_req_0_bits_ssid(dispatch_io_lfst_req_0_bits_ssid),
    .io_lfst_req_0_bits_robIdx_flag(dispatch_io_lfst_req_0_bits_robIdx_flag),
    .io_lfst_req_0_bits_robIdx_value(dispatch_io_lfst_req_0_bits_robIdx_value),
    .io_lfst_req_1_valid(dispatch_io_lfst_req_1_valid),
    .io_lfst_req_1_bits_isstore(dispatch_io_lfst_req_1_bits_isstore),
    .io_lfst_req_1_bits_ssid(dispatch_io_lfst_req_1_bits_ssid),
    .io_lfst_req_1_bits_robIdx_flag(dispatch_io_lfst_req_1_bits_robIdx_flag),
    .io_lfst_req_1_bits_robIdx_value(dispatch_io_lfst_req_1_bits_robIdx_value),
    .io_lfst_req_2_valid(dispatch_io_lfst_req_2_valid),
    .io_lfst_req_2_bits_isstore(dispatch_io_lfst_req_2_bits_isstore),
    .io_lfst_req_2_bits_ssid(dispatch_io_lfst_req_2_bits_ssid),
    .io_lfst_req_2_bits_robIdx_flag(dispatch_io_lfst_req_2_bits_robIdx_flag),
    .io_lfst_req_2_bits_robIdx_value(dispatch_io_lfst_req_2_bits_robIdx_value),
    .io_lfst_req_3_valid(dispatch_io_lfst_req_3_valid),
    .io_lfst_req_3_bits_isstore(dispatch_io_lfst_req_3_bits_isstore),
    .io_lfst_req_3_bits_ssid(dispatch_io_lfst_req_3_bits_ssid),
    .io_lfst_req_3_bits_robIdx_flag(dispatch_io_lfst_req_3_bits_robIdx_flag),
    .io_lfst_req_3_bits_robIdx_value(dispatch_io_lfst_req_3_bits_robIdx_value),
    .io_lfst_resp_0_bits_shouldWait(dispatch_io_lfst_resp_0_bits_shouldWait),
    .io_lfst_resp_0_bits_robIdx_value(dispatch_io_lfst_resp_0_bits_robIdx_value),
    .io_lfst_resp_1_bits_shouldWait(dispatch_io_lfst_resp_1_bits_shouldWait),
    .io_lfst_resp_1_bits_robIdx_value(dispatch_io_lfst_resp_1_bits_robIdx_value),
    .io_lfst_resp_2_bits_shouldWait(dispatch_io_lfst_resp_2_bits_shouldWait),
    .io_lfst_resp_2_bits_robIdx_value(dispatch_io_lfst_resp_2_bits_robIdx_value),
    .io_lfst_resp_3_bits_shouldWait(dispatch_io_lfst_resp_3_bits_shouldWait),
    .io_lfst_resp_3_bits_robIdx_value(dispatch_io_lfst_resp_3_bits_robIdx_value),
    .io_perf_0_value(dispatch_io_perf_0_value),
    .io_perf_1_value(dispatch_io_perf_1_value),
    .io_perf_2_value(dispatch_io_perf_2_value),
    .io_perf_3_value(dispatch_io_perf_3_value),
    .io_perf_5_value(dispatch_io_perf_5_value),
    .io_perf_6_value(dispatch_io_perf_6_value),
    .io_perf_7_value(dispatch_io_perf_7_value),
    .io_perf_8_value(dispatch_io_perf_8_value)
  );
  DispatchQueue intDq ( // @[CtrlBlock.scala 286:21]
    .clock(intDq_clock),
    .reset(intDq_reset),
    .io_enq_canAccept(intDq_io_enq_canAccept),
    .io_enq_needAlloc_0(intDq_io_enq_needAlloc_0),
    .io_enq_needAlloc_1(intDq_io_enq_needAlloc_1),
    .io_enq_needAlloc_2(intDq_io_enq_needAlloc_2),
    .io_enq_req_0_valid(intDq_io_enq_req_0_valid),
    .io_enq_req_0_bits_cf_trigger_backendEn_0(intDq_io_enq_req_0_bits_cf_trigger_backendEn_0),
    .io_enq_req_0_bits_cf_trigger_backendEn_1(intDq_io_enq_req_0_bits_cf_trigger_backendEn_1),
    .io_enq_req_0_bits_cf_trigger_backendHit_0(intDq_io_enq_req_0_bits_cf_trigger_backendHit_0),
    .io_enq_req_0_bits_cf_trigger_backendHit_1(intDq_io_enq_req_0_bits_cf_trigger_backendHit_1),
    .io_enq_req_0_bits_cf_trigger_backendHit_2(intDq_io_enq_req_0_bits_cf_trigger_backendHit_2),
    .io_enq_req_0_bits_cf_trigger_backendHit_3(intDq_io_enq_req_0_bits_cf_trigger_backendHit_3),
    .io_enq_req_0_bits_cf_trigger_backendHit_4(intDq_io_enq_req_0_bits_cf_trigger_backendHit_4),
    .io_enq_req_0_bits_cf_trigger_backendHit_5(intDq_io_enq_req_0_bits_cf_trigger_backendHit_5),
    .io_enq_req_0_bits_cf_pd_isRVC(intDq_io_enq_req_0_bits_cf_pd_isRVC),
    .io_enq_req_0_bits_cf_pd_brType(intDq_io_enq_req_0_bits_cf_pd_brType),
    .io_enq_req_0_bits_cf_pd_isCall(intDq_io_enq_req_0_bits_cf_pd_isCall),
    .io_enq_req_0_bits_cf_pd_isRet(intDq_io_enq_req_0_bits_cf_pd_isRet),
    .io_enq_req_0_bits_cf_pred_taken(intDq_io_enq_req_0_bits_cf_pred_taken),
    .io_enq_req_0_bits_cf_waitForRobIdx_value(intDq_io_enq_req_0_bits_cf_waitForRobIdx_value),
    .io_enq_req_0_bits_cf_loadWaitBit(intDq_io_enq_req_0_bits_cf_loadWaitBit),
    .io_enq_req_0_bits_cf_loadWaitStrict(intDq_io_enq_req_0_bits_cf_loadWaitStrict),
    .io_enq_req_0_bits_cf_ssid(intDq_io_enq_req_0_bits_cf_ssid),
    .io_enq_req_0_bits_cf_ftqPtr_flag(intDq_io_enq_req_0_bits_cf_ftqPtr_flag),
    .io_enq_req_0_bits_cf_ftqPtr_value(intDq_io_enq_req_0_bits_cf_ftqPtr_value),
    .io_enq_req_0_bits_cf_ftqOffset(intDq_io_enq_req_0_bits_cf_ftqOffset),
    .io_enq_req_0_bits_ctrl_srcType_0(intDq_io_enq_req_0_bits_ctrl_srcType_0),
    .io_enq_req_0_bits_ctrl_srcType_1(intDq_io_enq_req_0_bits_ctrl_srcType_1),
    .io_enq_req_0_bits_ctrl_srcType_2(intDq_io_enq_req_0_bits_ctrl_srcType_2),
    .io_enq_req_0_bits_ctrl_fuType(intDq_io_enq_req_0_bits_ctrl_fuType),
    .io_enq_req_0_bits_ctrl_fuOpType(intDq_io_enq_req_0_bits_ctrl_fuOpType),
    .io_enq_req_0_bits_ctrl_rfWen(intDq_io_enq_req_0_bits_ctrl_rfWen),
    .io_enq_req_0_bits_ctrl_fpWen(intDq_io_enq_req_0_bits_ctrl_fpWen),
    .io_enq_req_0_bits_ctrl_selImm(intDq_io_enq_req_0_bits_ctrl_selImm),
    .io_enq_req_0_bits_ctrl_imm(intDq_io_enq_req_0_bits_ctrl_imm),
    .io_enq_req_0_bits_ctrl_fpu_isAddSub(intDq_io_enq_req_0_bits_ctrl_fpu_isAddSub),
    .io_enq_req_0_bits_ctrl_fpu_typeTagIn(intDq_io_enq_req_0_bits_ctrl_fpu_typeTagIn),
    .io_enq_req_0_bits_ctrl_fpu_typeTagOut(intDq_io_enq_req_0_bits_ctrl_fpu_typeTagOut),
    .io_enq_req_0_bits_ctrl_fpu_fromInt(intDq_io_enq_req_0_bits_ctrl_fpu_fromInt),
    .io_enq_req_0_bits_ctrl_fpu_wflags(intDq_io_enq_req_0_bits_ctrl_fpu_wflags),
    .io_enq_req_0_bits_ctrl_fpu_fpWen(intDq_io_enq_req_0_bits_ctrl_fpu_fpWen),
    .io_enq_req_0_bits_ctrl_fpu_fmaCmd(intDq_io_enq_req_0_bits_ctrl_fpu_fmaCmd),
    .io_enq_req_0_bits_ctrl_fpu_div(intDq_io_enq_req_0_bits_ctrl_fpu_div),
    .io_enq_req_0_bits_ctrl_fpu_sqrt(intDq_io_enq_req_0_bits_ctrl_fpu_sqrt),
    .io_enq_req_0_bits_ctrl_fpu_fcvt(intDq_io_enq_req_0_bits_ctrl_fpu_fcvt),
    .io_enq_req_0_bits_ctrl_fpu_typ(intDq_io_enq_req_0_bits_ctrl_fpu_typ),
    .io_enq_req_0_bits_ctrl_fpu_fmt(intDq_io_enq_req_0_bits_ctrl_fpu_fmt),
    .io_enq_req_0_bits_ctrl_fpu_ren3(intDq_io_enq_req_0_bits_ctrl_fpu_ren3),
    .io_enq_req_0_bits_ctrl_fpu_rm(intDq_io_enq_req_0_bits_ctrl_fpu_rm),
    .io_enq_req_0_bits_psrc_0(intDq_io_enq_req_0_bits_psrc_0),
    .io_enq_req_0_bits_psrc_1(intDq_io_enq_req_0_bits_psrc_1),
    .io_enq_req_0_bits_psrc_2(intDq_io_enq_req_0_bits_psrc_2),
    .io_enq_req_0_bits_pdest(intDq_io_enq_req_0_bits_pdest),
    .io_enq_req_0_bits_robIdx_flag(intDq_io_enq_req_0_bits_robIdx_flag),
    .io_enq_req_0_bits_robIdx_value(intDq_io_enq_req_0_bits_robIdx_value),
    .io_enq_req_1_valid(intDq_io_enq_req_1_valid),
    .io_enq_req_1_bits_cf_trigger_backendEn_0(intDq_io_enq_req_1_bits_cf_trigger_backendEn_0),
    .io_enq_req_1_bits_cf_trigger_backendEn_1(intDq_io_enq_req_1_bits_cf_trigger_backendEn_1),
    .io_enq_req_1_bits_cf_trigger_backendHit_0(intDq_io_enq_req_1_bits_cf_trigger_backendHit_0),
    .io_enq_req_1_bits_cf_trigger_backendHit_1(intDq_io_enq_req_1_bits_cf_trigger_backendHit_1),
    .io_enq_req_1_bits_cf_trigger_backendHit_2(intDq_io_enq_req_1_bits_cf_trigger_backendHit_2),
    .io_enq_req_1_bits_cf_trigger_backendHit_3(intDq_io_enq_req_1_bits_cf_trigger_backendHit_3),
    .io_enq_req_1_bits_cf_trigger_backendHit_4(intDq_io_enq_req_1_bits_cf_trigger_backendHit_4),
    .io_enq_req_1_bits_cf_trigger_backendHit_5(intDq_io_enq_req_1_bits_cf_trigger_backendHit_5),
    .io_enq_req_1_bits_cf_pd_isRVC(intDq_io_enq_req_1_bits_cf_pd_isRVC),
    .io_enq_req_1_bits_cf_pd_brType(intDq_io_enq_req_1_bits_cf_pd_brType),
    .io_enq_req_1_bits_cf_pd_isCall(intDq_io_enq_req_1_bits_cf_pd_isCall),
    .io_enq_req_1_bits_cf_pd_isRet(intDq_io_enq_req_1_bits_cf_pd_isRet),
    .io_enq_req_1_bits_cf_pred_taken(intDq_io_enq_req_1_bits_cf_pred_taken),
    .io_enq_req_1_bits_cf_waitForRobIdx_value(intDq_io_enq_req_1_bits_cf_waitForRobIdx_value),
    .io_enq_req_1_bits_cf_loadWaitBit(intDq_io_enq_req_1_bits_cf_loadWaitBit),
    .io_enq_req_1_bits_cf_loadWaitStrict(intDq_io_enq_req_1_bits_cf_loadWaitStrict),
    .io_enq_req_1_bits_cf_ssid(intDq_io_enq_req_1_bits_cf_ssid),
    .io_enq_req_1_bits_cf_ftqPtr_flag(intDq_io_enq_req_1_bits_cf_ftqPtr_flag),
    .io_enq_req_1_bits_cf_ftqPtr_value(intDq_io_enq_req_1_bits_cf_ftqPtr_value),
    .io_enq_req_1_bits_cf_ftqOffset(intDq_io_enq_req_1_bits_cf_ftqOffset),
    .io_enq_req_1_bits_ctrl_srcType_0(intDq_io_enq_req_1_bits_ctrl_srcType_0),
    .io_enq_req_1_bits_ctrl_srcType_1(intDq_io_enq_req_1_bits_ctrl_srcType_1),
    .io_enq_req_1_bits_ctrl_srcType_2(intDq_io_enq_req_1_bits_ctrl_srcType_2),
    .io_enq_req_1_bits_ctrl_fuType(intDq_io_enq_req_1_bits_ctrl_fuType),
    .io_enq_req_1_bits_ctrl_fuOpType(intDq_io_enq_req_1_bits_ctrl_fuOpType),
    .io_enq_req_1_bits_ctrl_rfWen(intDq_io_enq_req_1_bits_ctrl_rfWen),
    .io_enq_req_1_bits_ctrl_fpWen(intDq_io_enq_req_1_bits_ctrl_fpWen),
    .io_enq_req_1_bits_ctrl_selImm(intDq_io_enq_req_1_bits_ctrl_selImm),
    .io_enq_req_1_bits_ctrl_imm(intDq_io_enq_req_1_bits_ctrl_imm),
    .io_enq_req_1_bits_ctrl_fpu_isAddSub(intDq_io_enq_req_1_bits_ctrl_fpu_isAddSub),
    .io_enq_req_1_bits_ctrl_fpu_typeTagIn(intDq_io_enq_req_1_bits_ctrl_fpu_typeTagIn),
    .io_enq_req_1_bits_ctrl_fpu_typeTagOut(intDq_io_enq_req_1_bits_ctrl_fpu_typeTagOut),
    .io_enq_req_1_bits_ctrl_fpu_fromInt(intDq_io_enq_req_1_bits_ctrl_fpu_fromInt),
    .io_enq_req_1_bits_ctrl_fpu_wflags(intDq_io_enq_req_1_bits_ctrl_fpu_wflags),
    .io_enq_req_1_bits_ctrl_fpu_fpWen(intDq_io_enq_req_1_bits_ctrl_fpu_fpWen),
    .io_enq_req_1_bits_ctrl_fpu_fmaCmd(intDq_io_enq_req_1_bits_ctrl_fpu_fmaCmd),
    .io_enq_req_1_bits_ctrl_fpu_div(intDq_io_enq_req_1_bits_ctrl_fpu_div),
    .io_enq_req_1_bits_ctrl_fpu_sqrt(intDq_io_enq_req_1_bits_ctrl_fpu_sqrt),
    .io_enq_req_1_bits_ctrl_fpu_fcvt(intDq_io_enq_req_1_bits_ctrl_fpu_fcvt),
    .io_enq_req_1_bits_ctrl_fpu_typ(intDq_io_enq_req_1_bits_ctrl_fpu_typ),
    .io_enq_req_1_bits_ctrl_fpu_fmt(intDq_io_enq_req_1_bits_ctrl_fpu_fmt),
    .io_enq_req_1_bits_ctrl_fpu_ren3(intDq_io_enq_req_1_bits_ctrl_fpu_ren3),
    .io_enq_req_1_bits_ctrl_fpu_rm(intDq_io_enq_req_1_bits_ctrl_fpu_rm),
    .io_enq_req_1_bits_psrc_0(intDq_io_enq_req_1_bits_psrc_0),
    .io_enq_req_1_bits_psrc_1(intDq_io_enq_req_1_bits_psrc_1),
    .io_enq_req_1_bits_psrc_2(intDq_io_enq_req_1_bits_psrc_2),
    .io_enq_req_1_bits_pdest(intDq_io_enq_req_1_bits_pdest),
    .io_enq_req_1_bits_robIdx_flag(intDq_io_enq_req_1_bits_robIdx_flag),
    .io_enq_req_1_bits_robIdx_value(intDq_io_enq_req_1_bits_robIdx_value),
    .io_enq_req_2_valid(intDq_io_enq_req_2_valid),
    .io_enq_req_2_bits_cf_trigger_backendEn_0(intDq_io_enq_req_2_bits_cf_trigger_backendEn_0),
    .io_enq_req_2_bits_cf_trigger_backendEn_1(intDq_io_enq_req_2_bits_cf_trigger_backendEn_1),
    .io_enq_req_2_bits_cf_trigger_backendHit_0(intDq_io_enq_req_2_bits_cf_trigger_backendHit_0),
    .io_enq_req_2_bits_cf_trigger_backendHit_1(intDq_io_enq_req_2_bits_cf_trigger_backendHit_1),
    .io_enq_req_2_bits_cf_trigger_backendHit_2(intDq_io_enq_req_2_bits_cf_trigger_backendHit_2),
    .io_enq_req_2_bits_cf_trigger_backendHit_3(intDq_io_enq_req_2_bits_cf_trigger_backendHit_3),
    .io_enq_req_2_bits_cf_trigger_backendHit_4(intDq_io_enq_req_2_bits_cf_trigger_backendHit_4),
    .io_enq_req_2_bits_cf_trigger_backendHit_5(intDq_io_enq_req_2_bits_cf_trigger_backendHit_5),
    .io_enq_req_2_bits_cf_pd_isRVC(intDq_io_enq_req_2_bits_cf_pd_isRVC),
    .io_enq_req_2_bits_cf_pd_brType(intDq_io_enq_req_2_bits_cf_pd_brType),
    .io_enq_req_2_bits_cf_pd_isCall(intDq_io_enq_req_2_bits_cf_pd_isCall),
    .io_enq_req_2_bits_cf_pd_isRet(intDq_io_enq_req_2_bits_cf_pd_isRet),
    .io_enq_req_2_bits_cf_pred_taken(intDq_io_enq_req_2_bits_cf_pred_taken),
    .io_enq_req_2_bits_cf_waitForRobIdx_value(intDq_io_enq_req_2_bits_cf_waitForRobIdx_value),
    .io_enq_req_2_bits_cf_loadWaitBit(intDq_io_enq_req_2_bits_cf_loadWaitBit),
    .io_enq_req_2_bits_cf_loadWaitStrict(intDq_io_enq_req_2_bits_cf_loadWaitStrict),
    .io_enq_req_2_bits_cf_ssid(intDq_io_enq_req_2_bits_cf_ssid),
    .io_enq_req_2_bits_cf_ftqPtr_flag(intDq_io_enq_req_2_bits_cf_ftqPtr_flag),
    .io_enq_req_2_bits_cf_ftqPtr_value(intDq_io_enq_req_2_bits_cf_ftqPtr_value),
    .io_enq_req_2_bits_cf_ftqOffset(intDq_io_enq_req_2_bits_cf_ftqOffset),
    .io_enq_req_2_bits_ctrl_srcType_0(intDq_io_enq_req_2_bits_ctrl_srcType_0),
    .io_enq_req_2_bits_ctrl_srcType_1(intDq_io_enq_req_2_bits_ctrl_srcType_1),
    .io_enq_req_2_bits_ctrl_srcType_2(intDq_io_enq_req_2_bits_ctrl_srcType_2),
    .io_enq_req_2_bits_ctrl_fuType(intDq_io_enq_req_2_bits_ctrl_fuType),
    .io_enq_req_2_bits_ctrl_fuOpType(intDq_io_enq_req_2_bits_ctrl_fuOpType),
    .io_enq_req_2_bits_ctrl_rfWen(intDq_io_enq_req_2_bits_ctrl_rfWen),
    .io_enq_req_2_bits_ctrl_fpWen(intDq_io_enq_req_2_bits_ctrl_fpWen),
    .io_enq_req_2_bits_ctrl_selImm(intDq_io_enq_req_2_bits_ctrl_selImm),
    .io_enq_req_2_bits_ctrl_imm(intDq_io_enq_req_2_bits_ctrl_imm),
    .io_enq_req_2_bits_ctrl_fpu_isAddSub(intDq_io_enq_req_2_bits_ctrl_fpu_isAddSub),
    .io_enq_req_2_bits_ctrl_fpu_typeTagIn(intDq_io_enq_req_2_bits_ctrl_fpu_typeTagIn),
    .io_enq_req_2_bits_ctrl_fpu_typeTagOut(intDq_io_enq_req_2_bits_ctrl_fpu_typeTagOut),
    .io_enq_req_2_bits_ctrl_fpu_fromInt(intDq_io_enq_req_2_bits_ctrl_fpu_fromInt),
    .io_enq_req_2_bits_ctrl_fpu_wflags(intDq_io_enq_req_2_bits_ctrl_fpu_wflags),
    .io_enq_req_2_bits_ctrl_fpu_fpWen(intDq_io_enq_req_2_bits_ctrl_fpu_fpWen),
    .io_enq_req_2_bits_ctrl_fpu_fmaCmd(intDq_io_enq_req_2_bits_ctrl_fpu_fmaCmd),
    .io_enq_req_2_bits_ctrl_fpu_div(intDq_io_enq_req_2_bits_ctrl_fpu_div),
    .io_enq_req_2_bits_ctrl_fpu_sqrt(intDq_io_enq_req_2_bits_ctrl_fpu_sqrt),
    .io_enq_req_2_bits_ctrl_fpu_fcvt(intDq_io_enq_req_2_bits_ctrl_fpu_fcvt),
    .io_enq_req_2_bits_ctrl_fpu_typ(intDq_io_enq_req_2_bits_ctrl_fpu_typ),
    .io_enq_req_2_bits_ctrl_fpu_fmt(intDq_io_enq_req_2_bits_ctrl_fpu_fmt),
    .io_enq_req_2_bits_ctrl_fpu_ren3(intDq_io_enq_req_2_bits_ctrl_fpu_ren3),
    .io_enq_req_2_bits_ctrl_fpu_rm(intDq_io_enq_req_2_bits_ctrl_fpu_rm),
    .io_enq_req_2_bits_psrc_0(intDq_io_enq_req_2_bits_psrc_0),
    .io_enq_req_2_bits_psrc_1(intDq_io_enq_req_2_bits_psrc_1),
    .io_enq_req_2_bits_psrc_2(intDq_io_enq_req_2_bits_psrc_2),
    .io_enq_req_2_bits_pdest(intDq_io_enq_req_2_bits_pdest),
    .io_enq_req_2_bits_robIdx_flag(intDq_io_enq_req_2_bits_robIdx_flag),
    .io_enq_req_2_bits_robIdx_value(intDq_io_enq_req_2_bits_robIdx_value),
    .io_enq_req_3_valid(intDq_io_enq_req_3_valid),
    .io_enq_req_3_bits_cf_trigger_backendEn_0(intDq_io_enq_req_3_bits_cf_trigger_backendEn_0),
    .io_enq_req_3_bits_cf_trigger_backendEn_1(intDq_io_enq_req_3_bits_cf_trigger_backendEn_1),
    .io_enq_req_3_bits_cf_trigger_backendHit_0(intDq_io_enq_req_3_bits_cf_trigger_backendHit_0),
    .io_enq_req_3_bits_cf_trigger_backendHit_1(intDq_io_enq_req_3_bits_cf_trigger_backendHit_1),
    .io_enq_req_3_bits_cf_trigger_backendHit_2(intDq_io_enq_req_3_bits_cf_trigger_backendHit_2),
    .io_enq_req_3_bits_cf_trigger_backendHit_3(intDq_io_enq_req_3_bits_cf_trigger_backendHit_3),
    .io_enq_req_3_bits_cf_trigger_backendHit_4(intDq_io_enq_req_3_bits_cf_trigger_backendHit_4),
    .io_enq_req_3_bits_cf_trigger_backendHit_5(intDq_io_enq_req_3_bits_cf_trigger_backendHit_5),
    .io_enq_req_3_bits_cf_pd_isRVC(intDq_io_enq_req_3_bits_cf_pd_isRVC),
    .io_enq_req_3_bits_cf_pd_brType(intDq_io_enq_req_3_bits_cf_pd_brType),
    .io_enq_req_3_bits_cf_pd_isCall(intDq_io_enq_req_3_bits_cf_pd_isCall),
    .io_enq_req_3_bits_cf_pd_isRet(intDq_io_enq_req_3_bits_cf_pd_isRet),
    .io_enq_req_3_bits_cf_pred_taken(intDq_io_enq_req_3_bits_cf_pred_taken),
    .io_enq_req_3_bits_cf_waitForRobIdx_value(intDq_io_enq_req_3_bits_cf_waitForRobIdx_value),
    .io_enq_req_3_bits_cf_loadWaitBit(intDq_io_enq_req_3_bits_cf_loadWaitBit),
    .io_enq_req_3_bits_cf_loadWaitStrict(intDq_io_enq_req_3_bits_cf_loadWaitStrict),
    .io_enq_req_3_bits_cf_ssid(intDq_io_enq_req_3_bits_cf_ssid),
    .io_enq_req_3_bits_cf_ftqPtr_flag(intDq_io_enq_req_3_bits_cf_ftqPtr_flag),
    .io_enq_req_3_bits_cf_ftqPtr_value(intDq_io_enq_req_3_bits_cf_ftqPtr_value),
    .io_enq_req_3_bits_cf_ftqOffset(intDq_io_enq_req_3_bits_cf_ftqOffset),
    .io_enq_req_3_bits_ctrl_srcType_0(intDq_io_enq_req_3_bits_ctrl_srcType_0),
    .io_enq_req_3_bits_ctrl_srcType_1(intDq_io_enq_req_3_bits_ctrl_srcType_1),
    .io_enq_req_3_bits_ctrl_srcType_2(intDq_io_enq_req_3_bits_ctrl_srcType_2),
    .io_enq_req_3_bits_ctrl_fuType(intDq_io_enq_req_3_bits_ctrl_fuType),
    .io_enq_req_3_bits_ctrl_fuOpType(intDq_io_enq_req_3_bits_ctrl_fuOpType),
    .io_enq_req_3_bits_ctrl_rfWen(intDq_io_enq_req_3_bits_ctrl_rfWen),
    .io_enq_req_3_bits_ctrl_fpWen(intDq_io_enq_req_3_bits_ctrl_fpWen),
    .io_enq_req_3_bits_ctrl_selImm(intDq_io_enq_req_3_bits_ctrl_selImm),
    .io_enq_req_3_bits_ctrl_imm(intDq_io_enq_req_3_bits_ctrl_imm),
    .io_enq_req_3_bits_ctrl_fpu_isAddSub(intDq_io_enq_req_3_bits_ctrl_fpu_isAddSub),
    .io_enq_req_3_bits_ctrl_fpu_typeTagIn(intDq_io_enq_req_3_bits_ctrl_fpu_typeTagIn),
    .io_enq_req_3_bits_ctrl_fpu_typeTagOut(intDq_io_enq_req_3_bits_ctrl_fpu_typeTagOut),
    .io_enq_req_3_bits_ctrl_fpu_fromInt(intDq_io_enq_req_3_bits_ctrl_fpu_fromInt),
    .io_enq_req_3_bits_ctrl_fpu_wflags(intDq_io_enq_req_3_bits_ctrl_fpu_wflags),
    .io_enq_req_3_bits_ctrl_fpu_fpWen(intDq_io_enq_req_3_bits_ctrl_fpu_fpWen),
    .io_enq_req_3_bits_ctrl_fpu_fmaCmd(intDq_io_enq_req_3_bits_ctrl_fpu_fmaCmd),
    .io_enq_req_3_bits_ctrl_fpu_div(intDq_io_enq_req_3_bits_ctrl_fpu_div),
    .io_enq_req_3_bits_ctrl_fpu_sqrt(intDq_io_enq_req_3_bits_ctrl_fpu_sqrt),
    .io_enq_req_3_bits_ctrl_fpu_fcvt(intDq_io_enq_req_3_bits_ctrl_fpu_fcvt),
    .io_enq_req_3_bits_ctrl_fpu_typ(intDq_io_enq_req_3_bits_ctrl_fpu_typ),
    .io_enq_req_3_bits_ctrl_fpu_fmt(intDq_io_enq_req_3_bits_ctrl_fpu_fmt),
    .io_enq_req_3_bits_ctrl_fpu_ren3(intDq_io_enq_req_3_bits_ctrl_fpu_ren3),
    .io_enq_req_3_bits_ctrl_fpu_rm(intDq_io_enq_req_3_bits_ctrl_fpu_rm),
    .io_enq_req_3_bits_psrc_0(intDq_io_enq_req_3_bits_psrc_0),
    .io_enq_req_3_bits_psrc_1(intDq_io_enq_req_3_bits_psrc_1),
    .io_enq_req_3_bits_psrc_2(intDq_io_enq_req_3_bits_psrc_2),
    .io_enq_req_3_bits_pdest(intDq_io_enq_req_3_bits_pdest),
    .io_enq_req_3_bits_robIdx_flag(intDq_io_enq_req_3_bits_robIdx_flag),
    .io_enq_req_3_bits_robIdx_value(intDq_io_enq_req_3_bits_robIdx_value),
    .io_deq_0_ready(intDq_io_deq_0_ready),
    .io_deq_0_valid(intDq_io_deq_0_valid),
    .io_deq_0_bits_cf_trigger_backendEn_0(intDq_io_deq_0_bits_cf_trigger_backendEn_0),
    .io_deq_0_bits_cf_trigger_backendEn_1(intDq_io_deq_0_bits_cf_trigger_backendEn_1),
    .io_deq_0_bits_cf_trigger_backendHit_0(intDq_io_deq_0_bits_cf_trigger_backendHit_0),
    .io_deq_0_bits_cf_trigger_backendHit_1(intDq_io_deq_0_bits_cf_trigger_backendHit_1),
    .io_deq_0_bits_cf_trigger_backendHit_2(intDq_io_deq_0_bits_cf_trigger_backendHit_2),
    .io_deq_0_bits_cf_trigger_backendHit_3(intDq_io_deq_0_bits_cf_trigger_backendHit_3),
    .io_deq_0_bits_cf_trigger_backendHit_4(intDq_io_deq_0_bits_cf_trigger_backendHit_4),
    .io_deq_0_bits_cf_trigger_backendHit_5(intDq_io_deq_0_bits_cf_trigger_backendHit_5),
    .io_deq_0_bits_cf_pd_isRVC(intDq_io_deq_0_bits_cf_pd_isRVC),
    .io_deq_0_bits_cf_pd_brType(intDq_io_deq_0_bits_cf_pd_brType),
    .io_deq_0_bits_cf_pd_isCall(intDq_io_deq_0_bits_cf_pd_isCall),
    .io_deq_0_bits_cf_pd_isRet(intDq_io_deq_0_bits_cf_pd_isRet),
    .io_deq_0_bits_cf_pred_taken(intDq_io_deq_0_bits_cf_pred_taken),
    .io_deq_0_bits_cf_waitForRobIdx_value(intDq_io_deq_0_bits_cf_waitForRobIdx_value),
    .io_deq_0_bits_cf_loadWaitBit(intDq_io_deq_0_bits_cf_loadWaitBit),
    .io_deq_0_bits_cf_loadWaitStrict(intDq_io_deq_0_bits_cf_loadWaitStrict),
    .io_deq_0_bits_cf_ssid(intDq_io_deq_0_bits_cf_ssid),
    .io_deq_0_bits_cf_ftqPtr_flag(intDq_io_deq_0_bits_cf_ftqPtr_flag),
    .io_deq_0_bits_cf_ftqPtr_value(intDq_io_deq_0_bits_cf_ftqPtr_value),
    .io_deq_0_bits_cf_ftqOffset(intDq_io_deq_0_bits_cf_ftqOffset),
    .io_deq_0_bits_ctrl_srcType_0(intDq_io_deq_0_bits_ctrl_srcType_0),
    .io_deq_0_bits_ctrl_srcType_1(intDq_io_deq_0_bits_ctrl_srcType_1),
    .io_deq_0_bits_ctrl_srcType_2(intDq_io_deq_0_bits_ctrl_srcType_2),
    .io_deq_0_bits_ctrl_fuType(intDq_io_deq_0_bits_ctrl_fuType),
    .io_deq_0_bits_ctrl_fuOpType(intDq_io_deq_0_bits_ctrl_fuOpType),
    .io_deq_0_bits_ctrl_rfWen(intDq_io_deq_0_bits_ctrl_rfWen),
    .io_deq_0_bits_ctrl_fpWen(intDq_io_deq_0_bits_ctrl_fpWen),
    .io_deq_0_bits_ctrl_selImm(intDq_io_deq_0_bits_ctrl_selImm),
    .io_deq_0_bits_ctrl_imm(intDq_io_deq_0_bits_ctrl_imm),
    .io_deq_0_bits_ctrl_fpu_isAddSub(intDq_io_deq_0_bits_ctrl_fpu_isAddSub),
    .io_deq_0_bits_ctrl_fpu_typeTagIn(intDq_io_deq_0_bits_ctrl_fpu_typeTagIn),
    .io_deq_0_bits_ctrl_fpu_typeTagOut(intDq_io_deq_0_bits_ctrl_fpu_typeTagOut),
    .io_deq_0_bits_ctrl_fpu_fromInt(intDq_io_deq_0_bits_ctrl_fpu_fromInt),
    .io_deq_0_bits_ctrl_fpu_wflags(intDq_io_deq_0_bits_ctrl_fpu_wflags),
    .io_deq_0_bits_ctrl_fpu_fpWen(intDq_io_deq_0_bits_ctrl_fpu_fpWen),
    .io_deq_0_bits_ctrl_fpu_fmaCmd(intDq_io_deq_0_bits_ctrl_fpu_fmaCmd),
    .io_deq_0_bits_ctrl_fpu_div(intDq_io_deq_0_bits_ctrl_fpu_div),
    .io_deq_0_bits_ctrl_fpu_sqrt(intDq_io_deq_0_bits_ctrl_fpu_sqrt),
    .io_deq_0_bits_ctrl_fpu_fcvt(intDq_io_deq_0_bits_ctrl_fpu_fcvt),
    .io_deq_0_bits_ctrl_fpu_typ(intDq_io_deq_0_bits_ctrl_fpu_typ),
    .io_deq_0_bits_ctrl_fpu_fmt(intDq_io_deq_0_bits_ctrl_fpu_fmt),
    .io_deq_0_bits_ctrl_fpu_ren3(intDq_io_deq_0_bits_ctrl_fpu_ren3),
    .io_deq_0_bits_ctrl_fpu_rm(intDq_io_deq_0_bits_ctrl_fpu_rm),
    .io_deq_0_bits_psrc_0(intDq_io_deq_0_bits_psrc_0),
    .io_deq_0_bits_psrc_1(intDq_io_deq_0_bits_psrc_1),
    .io_deq_0_bits_psrc_2(intDq_io_deq_0_bits_psrc_2),
    .io_deq_0_bits_pdest(intDq_io_deq_0_bits_pdest),
    .io_deq_0_bits_robIdx_flag(intDq_io_deq_0_bits_robIdx_flag),
    .io_deq_0_bits_robIdx_value(intDq_io_deq_0_bits_robIdx_value),
    .io_deq_0_bits_lqIdx_flag(intDq_io_deq_0_bits_lqIdx_flag),
    .io_deq_0_bits_lqIdx_value(intDq_io_deq_0_bits_lqIdx_value),
    .io_deq_0_bits_sqIdx_flag(intDq_io_deq_0_bits_sqIdx_flag),
    .io_deq_0_bits_sqIdx_value(intDq_io_deq_0_bits_sqIdx_value),
    .io_deq_1_ready(intDq_io_deq_1_ready),
    .io_deq_1_valid(intDq_io_deq_1_valid),
    .io_deq_1_bits_cf_trigger_backendEn_0(intDq_io_deq_1_bits_cf_trigger_backendEn_0),
    .io_deq_1_bits_cf_trigger_backendEn_1(intDq_io_deq_1_bits_cf_trigger_backendEn_1),
    .io_deq_1_bits_cf_trigger_backendHit_0(intDq_io_deq_1_bits_cf_trigger_backendHit_0),
    .io_deq_1_bits_cf_trigger_backendHit_1(intDq_io_deq_1_bits_cf_trigger_backendHit_1),
    .io_deq_1_bits_cf_trigger_backendHit_2(intDq_io_deq_1_bits_cf_trigger_backendHit_2),
    .io_deq_1_bits_cf_trigger_backendHit_3(intDq_io_deq_1_bits_cf_trigger_backendHit_3),
    .io_deq_1_bits_cf_trigger_backendHit_4(intDq_io_deq_1_bits_cf_trigger_backendHit_4),
    .io_deq_1_bits_cf_trigger_backendHit_5(intDq_io_deq_1_bits_cf_trigger_backendHit_5),
    .io_deq_1_bits_cf_pd_isRVC(intDq_io_deq_1_bits_cf_pd_isRVC),
    .io_deq_1_bits_cf_pd_brType(intDq_io_deq_1_bits_cf_pd_brType),
    .io_deq_1_bits_cf_pd_isCall(intDq_io_deq_1_bits_cf_pd_isCall),
    .io_deq_1_bits_cf_pd_isRet(intDq_io_deq_1_bits_cf_pd_isRet),
    .io_deq_1_bits_cf_pred_taken(intDq_io_deq_1_bits_cf_pred_taken),
    .io_deq_1_bits_cf_waitForRobIdx_value(intDq_io_deq_1_bits_cf_waitForRobIdx_value),
    .io_deq_1_bits_cf_loadWaitBit(intDq_io_deq_1_bits_cf_loadWaitBit),
    .io_deq_1_bits_cf_loadWaitStrict(intDq_io_deq_1_bits_cf_loadWaitStrict),
    .io_deq_1_bits_cf_ssid(intDq_io_deq_1_bits_cf_ssid),
    .io_deq_1_bits_cf_ftqPtr_flag(intDq_io_deq_1_bits_cf_ftqPtr_flag),
    .io_deq_1_bits_cf_ftqPtr_value(intDq_io_deq_1_bits_cf_ftqPtr_value),
    .io_deq_1_bits_cf_ftqOffset(intDq_io_deq_1_bits_cf_ftqOffset),
    .io_deq_1_bits_ctrl_srcType_0(intDq_io_deq_1_bits_ctrl_srcType_0),
    .io_deq_1_bits_ctrl_srcType_1(intDq_io_deq_1_bits_ctrl_srcType_1),
    .io_deq_1_bits_ctrl_srcType_2(intDq_io_deq_1_bits_ctrl_srcType_2),
    .io_deq_1_bits_ctrl_fuType(intDq_io_deq_1_bits_ctrl_fuType),
    .io_deq_1_bits_ctrl_fuOpType(intDq_io_deq_1_bits_ctrl_fuOpType),
    .io_deq_1_bits_ctrl_rfWen(intDq_io_deq_1_bits_ctrl_rfWen),
    .io_deq_1_bits_ctrl_fpWen(intDq_io_deq_1_bits_ctrl_fpWen),
    .io_deq_1_bits_ctrl_selImm(intDq_io_deq_1_bits_ctrl_selImm),
    .io_deq_1_bits_ctrl_imm(intDq_io_deq_1_bits_ctrl_imm),
    .io_deq_1_bits_ctrl_fpu_isAddSub(intDq_io_deq_1_bits_ctrl_fpu_isAddSub),
    .io_deq_1_bits_ctrl_fpu_typeTagIn(intDq_io_deq_1_bits_ctrl_fpu_typeTagIn),
    .io_deq_1_bits_ctrl_fpu_typeTagOut(intDq_io_deq_1_bits_ctrl_fpu_typeTagOut),
    .io_deq_1_bits_ctrl_fpu_fromInt(intDq_io_deq_1_bits_ctrl_fpu_fromInt),
    .io_deq_1_bits_ctrl_fpu_wflags(intDq_io_deq_1_bits_ctrl_fpu_wflags),
    .io_deq_1_bits_ctrl_fpu_fpWen(intDq_io_deq_1_bits_ctrl_fpu_fpWen),
    .io_deq_1_bits_ctrl_fpu_fmaCmd(intDq_io_deq_1_bits_ctrl_fpu_fmaCmd),
    .io_deq_1_bits_ctrl_fpu_div(intDq_io_deq_1_bits_ctrl_fpu_div),
    .io_deq_1_bits_ctrl_fpu_sqrt(intDq_io_deq_1_bits_ctrl_fpu_sqrt),
    .io_deq_1_bits_ctrl_fpu_fcvt(intDq_io_deq_1_bits_ctrl_fpu_fcvt),
    .io_deq_1_bits_ctrl_fpu_typ(intDq_io_deq_1_bits_ctrl_fpu_typ),
    .io_deq_1_bits_ctrl_fpu_fmt(intDq_io_deq_1_bits_ctrl_fpu_fmt),
    .io_deq_1_bits_ctrl_fpu_ren3(intDq_io_deq_1_bits_ctrl_fpu_ren3),
    .io_deq_1_bits_ctrl_fpu_rm(intDq_io_deq_1_bits_ctrl_fpu_rm),
    .io_deq_1_bits_psrc_0(intDq_io_deq_1_bits_psrc_0),
    .io_deq_1_bits_psrc_1(intDq_io_deq_1_bits_psrc_1),
    .io_deq_1_bits_psrc_2(intDq_io_deq_1_bits_psrc_2),
    .io_deq_1_bits_pdest(intDq_io_deq_1_bits_pdest),
    .io_deq_1_bits_robIdx_flag(intDq_io_deq_1_bits_robIdx_flag),
    .io_deq_1_bits_robIdx_value(intDq_io_deq_1_bits_robIdx_value),
    .io_deq_1_bits_lqIdx_flag(intDq_io_deq_1_bits_lqIdx_flag),
    .io_deq_1_bits_lqIdx_value(intDq_io_deq_1_bits_lqIdx_value),
    .io_deq_1_bits_sqIdx_flag(intDq_io_deq_1_bits_sqIdx_flag),
    .io_deq_1_bits_sqIdx_value(intDq_io_deq_1_bits_sqIdx_value),
    .io_deq_2_ready(intDq_io_deq_2_ready),
    .io_deq_2_valid(intDq_io_deq_2_valid),
    .io_deq_2_bits_cf_trigger_backendEn_0(intDq_io_deq_2_bits_cf_trigger_backendEn_0),
    .io_deq_2_bits_cf_trigger_backendEn_1(intDq_io_deq_2_bits_cf_trigger_backendEn_1),
    .io_deq_2_bits_cf_trigger_backendHit_0(intDq_io_deq_2_bits_cf_trigger_backendHit_0),
    .io_deq_2_bits_cf_trigger_backendHit_1(intDq_io_deq_2_bits_cf_trigger_backendHit_1),
    .io_deq_2_bits_cf_trigger_backendHit_2(intDq_io_deq_2_bits_cf_trigger_backendHit_2),
    .io_deq_2_bits_cf_trigger_backendHit_3(intDq_io_deq_2_bits_cf_trigger_backendHit_3),
    .io_deq_2_bits_cf_trigger_backendHit_4(intDq_io_deq_2_bits_cf_trigger_backendHit_4),
    .io_deq_2_bits_cf_trigger_backendHit_5(intDq_io_deq_2_bits_cf_trigger_backendHit_5),
    .io_deq_2_bits_cf_pd_isRVC(intDq_io_deq_2_bits_cf_pd_isRVC),
    .io_deq_2_bits_cf_pd_brType(intDq_io_deq_2_bits_cf_pd_brType),
    .io_deq_2_bits_cf_pd_isCall(intDq_io_deq_2_bits_cf_pd_isCall),
    .io_deq_2_bits_cf_pd_isRet(intDq_io_deq_2_bits_cf_pd_isRet),
    .io_deq_2_bits_cf_pred_taken(intDq_io_deq_2_bits_cf_pred_taken),
    .io_deq_2_bits_cf_waitForRobIdx_value(intDq_io_deq_2_bits_cf_waitForRobIdx_value),
    .io_deq_2_bits_cf_loadWaitBit(intDq_io_deq_2_bits_cf_loadWaitBit),
    .io_deq_2_bits_cf_loadWaitStrict(intDq_io_deq_2_bits_cf_loadWaitStrict),
    .io_deq_2_bits_cf_ssid(intDq_io_deq_2_bits_cf_ssid),
    .io_deq_2_bits_cf_ftqPtr_flag(intDq_io_deq_2_bits_cf_ftqPtr_flag),
    .io_deq_2_bits_cf_ftqPtr_value(intDq_io_deq_2_bits_cf_ftqPtr_value),
    .io_deq_2_bits_cf_ftqOffset(intDq_io_deq_2_bits_cf_ftqOffset),
    .io_deq_2_bits_ctrl_srcType_0(intDq_io_deq_2_bits_ctrl_srcType_0),
    .io_deq_2_bits_ctrl_srcType_1(intDq_io_deq_2_bits_ctrl_srcType_1),
    .io_deq_2_bits_ctrl_fuType(intDq_io_deq_2_bits_ctrl_fuType),
    .io_deq_2_bits_ctrl_fuOpType(intDq_io_deq_2_bits_ctrl_fuOpType),
    .io_deq_2_bits_ctrl_rfWen(intDq_io_deq_2_bits_ctrl_rfWen),
    .io_deq_2_bits_ctrl_fpWen(intDq_io_deq_2_bits_ctrl_fpWen),
    .io_deq_2_bits_ctrl_selImm(intDq_io_deq_2_bits_ctrl_selImm),
    .io_deq_2_bits_ctrl_imm(intDq_io_deq_2_bits_ctrl_imm),
    .io_deq_2_bits_ctrl_fpu_isAddSub(intDq_io_deq_2_bits_ctrl_fpu_isAddSub),
    .io_deq_2_bits_ctrl_fpu_typeTagIn(intDq_io_deq_2_bits_ctrl_fpu_typeTagIn),
    .io_deq_2_bits_ctrl_fpu_typeTagOut(intDq_io_deq_2_bits_ctrl_fpu_typeTagOut),
    .io_deq_2_bits_ctrl_fpu_fromInt(intDq_io_deq_2_bits_ctrl_fpu_fromInt),
    .io_deq_2_bits_ctrl_fpu_wflags(intDq_io_deq_2_bits_ctrl_fpu_wflags),
    .io_deq_2_bits_ctrl_fpu_fpWen(intDq_io_deq_2_bits_ctrl_fpu_fpWen),
    .io_deq_2_bits_ctrl_fpu_fmaCmd(intDq_io_deq_2_bits_ctrl_fpu_fmaCmd),
    .io_deq_2_bits_ctrl_fpu_div(intDq_io_deq_2_bits_ctrl_fpu_div),
    .io_deq_2_bits_ctrl_fpu_sqrt(intDq_io_deq_2_bits_ctrl_fpu_sqrt),
    .io_deq_2_bits_ctrl_fpu_fcvt(intDq_io_deq_2_bits_ctrl_fpu_fcvt),
    .io_deq_2_bits_ctrl_fpu_typ(intDq_io_deq_2_bits_ctrl_fpu_typ),
    .io_deq_2_bits_ctrl_fpu_fmt(intDq_io_deq_2_bits_ctrl_fpu_fmt),
    .io_deq_2_bits_ctrl_fpu_ren3(intDq_io_deq_2_bits_ctrl_fpu_ren3),
    .io_deq_2_bits_ctrl_fpu_rm(intDq_io_deq_2_bits_ctrl_fpu_rm),
    .io_deq_2_bits_psrc_0(intDq_io_deq_2_bits_psrc_0),
    .io_deq_2_bits_psrc_1(intDq_io_deq_2_bits_psrc_1),
    .io_deq_2_bits_pdest(intDq_io_deq_2_bits_pdest),
    .io_deq_2_bits_robIdx_flag(intDq_io_deq_2_bits_robIdx_flag),
    .io_deq_2_bits_robIdx_value(intDq_io_deq_2_bits_robIdx_value),
    .io_deq_2_bits_lqIdx_flag(intDq_io_deq_2_bits_lqIdx_flag),
    .io_deq_2_bits_lqIdx_value(intDq_io_deq_2_bits_lqIdx_value),
    .io_deq_2_bits_sqIdx_flag(intDq_io_deq_2_bits_sqIdx_flag),
    .io_deq_2_bits_sqIdx_value(intDq_io_deq_2_bits_sqIdx_value),
    .io_deq_3_ready(intDq_io_deq_3_ready),
    .io_deq_3_valid(intDq_io_deq_3_valid),
    .io_deq_3_bits_cf_trigger_backendEn_0(intDq_io_deq_3_bits_cf_trigger_backendEn_0),
    .io_deq_3_bits_cf_trigger_backendEn_1(intDq_io_deq_3_bits_cf_trigger_backendEn_1),
    .io_deq_3_bits_cf_trigger_backendHit_0(intDq_io_deq_3_bits_cf_trigger_backendHit_0),
    .io_deq_3_bits_cf_trigger_backendHit_1(intDq_io_deq_3_bits_cf_trigger_backendHit_1),
    .io_deq_3_bits_cf_trigger_backendHit_2(intDq_io_deq_3_bits_cf_trigger_backendHit_2),
    .io_deq_3_bits_cf_trigger_backendHit_3(intDq_io_deq_3_bits_cf_trigger_backendHit_3),
    .io_deq_3_bits_cf_trigger_backendHit_4(intDq_io_deq_3_bits_cf_trigger_backendHit_4),
    .io_deq_3_bits_cf_trigger_backendHit_5(intDq_io_deq_3_bits_cf_trigger_backendHit_5),
    .io_deq_3_bits_cf_pd_isRVC(intDq_io_deq_3_bits_cf_pd_isRVC),
    .io_deq_3_bits_cf_pd_brType(intDq_io_deq_3_bits_cf_pd_brType),
    .io_deq_3_bits_cf_pd_isCall(intDq_io_deq_3_bits_cf_pd_isCall),
    .io_deq_3_bits_cf_pd_isRet(intDq_io_deq_3_bits_cf_pd_isRet),
    .io_deq_3_bits_cf_pred_taken(intDq_io_deq_3_bits_cf_pred_taken),
    .io_deq_3_bits_cf_waitForRobIdx_value(intDq_io_deq_3_bits_cf_waitForRobIdx_value),
    .io_deq_3_bits_cf_loadWaitBit(intDq_io_deq_3_bits_cf_loadWaitBit),
    .io_deq_3_bits_cf_loadWaitStrict(intDq_io_deq_3_bits_cf_loadWaitStrict),
    .io_deq_3_bits_cf_ssid(intDq_io_deq_3_bits_cf_ssid),
    .io_deq_3_bits_cf_ftqPtr_flag(intDq_io_deq_3_bits_cf_ftqPtr_flag),
    .io_deq_3_bits_cf_ftqPtr_value(intDq_io_deq_3_bits_cf_ftqPtr_value),
    .io_deq_3_bits_cf_ftqOffset(intDq_io_deq_3_bits_cf_ftqOffset),
    .io_deq_3_bits_ctrl_srcType_0(intDq_io_deq_3_bits_ctrl_srcType_0),
    .io_deq_3_bits_ctrl_srcType_1(intDq_io_deq_3_bits_ctrl_srcType_1),
    .io_deq_3_bits_ctrl_fuType(intDq_io_deq_3_bits_ctrl_fuType),
    .io_deq_3_bits_ctrl_fuOpType(intDq_io_deq_3_bits_ctrl_fuOpType),
    .io_deq_3_bits_ctrl_rfWen(intDq_io_deq_3_bits_ctrl_rfWen),
    .io_deq_3_bits_ctrl_fpWen(intDq_io_deq_3_bits_ctrl_fpWen),
    .io_deq_3_bits_ctrl_selImm(intDq_io_deq_3_bits_ctrl_selImm),
    .io_deq_3_bits_ctrl_imm(intDq_io_deq_3_bits_ctrl_imm),
    .io_deq_3_bits_ctrl_fpu_isAddSub(intDq_io_deq_3_bits_ctrl_fpu_isAddSub),
    .io_deq_3_bits_ctrl_fpu_typeTagIn(intDq_io_deq_3_bits_ctrl_fpu_typeTagIn),
    .io_deq_3_bits_ctrl_fpu_typeTagOut(intDq_io_deq_3_bits_ctrl_fpu_typeTagOut),
    .io_deq_3_bits_ctrl_fpu_fromInt(intDq_io_deq_3_bits_ctrl_fpu_fromInt),
    .io_deq_3_bits_ctrl_fpu_wflags(intDq_io_deq_3_bits_ctrl_fpu_wflags),
    .io_deq_3_bits_ctrl_fpu_fpWen(intDq_io_deq_3_bits_ctrl_fpu_fpWen),
    .io_deq_3_bits_ctrl_fpu_fmaCmd(intDq_io_deq_3_bits_ctrl_fpu_fmaCmd),
    .io_deq_3_bits_ctrl_fpu_div(intDq_io_deq_3_bits_ctrl_fpu_div),
    .io_deq_3_bits_ctrl_fpu_sqrt(intDq_io_deq_3_bits_ctrl_fpu_sqrt),
    .io_deq_3_bits_ctrl_fpu_fcvt(intDq_io_deq_3_bits_ctrl_fpu_fcvt),
    .io_deq_3_bits_ctrl_fpu_typ(intDq_io_deq_3_bits_ctrl_fpu_typ),
    .io_deq_3_bits_ctrl_fpu_fmt(intDq_io_deq_3_bits_ctrl_fpu_fmt),
    .io_deq_3_bits_ctrl_fpu_ren3(intDq_io_deq_3_bits_ctrl_fpu_ren3),
    .io_deq_3_bits_ctrl_fpu_rm(intDq_io_deq_3_bits_ctrl_fpu_rm),
    .io_deq_3_bits_psrc_0(intDq_io_deq_3_bits_psrc_0),
    .io_deq_3_bits_psrc_1(intDq_io_deq_3_bits_psrc_1),
    .io_deq_3_bits_pdest(intDq_io_deq_3_bits_pdest),
    .io_deq_3_bits_robIdx_flag(intDq_io_deq_3_bits_robIdx_flag),
    .io_deq_3_bits_robIdx_value(intDq_io_deq_3_bits_robIdx_value),
    .io_deq_3_bits_lqIdx_flag(intDq_io_deq_3_bits_lqIdx_flag),
    .io_deq_3_bits_lqIdx_value(intDq_io_deq_3_bits_lqIdx_value),
    .io_deq_3_bits_sqIdx_flag(intDq_io_deq_3_bits_sqIdx_flag),
    .io_deq_3_bits_sqIdx_value(intDq_io_deq_3_bits_sqIdx_value),
    .io_redirect_valid(intDq_io_redirect_valid),
    .io_redirect_bits_robIdx_flag(intDq_io_redirect_bits_robIdx_flag),
    .io_redirect_bits_robIdx_value(intDq_io_redirect_bits_robIdx_value),
    .io_redirect_bits_level(intDq_io_redirect_bits_level),
    .io_perf_0_value(intDq_io_perf_0_value),
    .io_perf_1_value(intDq_io_perf_1_value),
    .io_perf_2_value(intDq_io_perf_2_value),
    .io_perf_3_value(intDq_io_perf_3_value),
    .io_perf_4_value(intDq_io_perf_4_value),
    .io_perf_5_value(intDq_io_perf_5_value),
    .io_perf_6_value(intDq_io_perf_6_value),
    .io_perf_7_value(intDq_io_perf_7_value)
  );
  DispatchQueue fpDq ( // @[CtrlBlock.scala 287:20]
    .clock(fpDq_clock),
    .reset(fpDq_reset),
    .io_enq_canAccept(fpDq_io_enq_canAccept),
    .io_enq_needAlloc_0(fpDq_io_enq_needAlloc_0),
    .io_enq_needAlloc_1(fpDq_io_enq_needAlloc_1),
    .io_enq_needAlloc_2(fpDq_io_enq_needAlloc_2),
    .io_enq_req_0_valid(fpDq_io_enq_req_0_valid),
    .io_enq_req_0_bits_cf_trigger_backendEn_0(fpDq_io_enq_req_0_bits_cf_trigger_backendEn_0),
    .io_enq_req_0_bits_cf_trigger_backendEn_1(fpDq_io_enq_req_0_bits_cf_trigger_backendEn_1),
    .io_enq_req_0_bits_cf_trigger_backendHit_0(fpDq_io_enq_req_0_bits_cf_trigger_backendHit_0),
    .io_enq_req_0_bits_cf_trigger_backendHit_1(fpDq_io_enq_req_0_bits_cf_trigger_backendHit_1),
    .io_enq_req_0_bits_cf_trigger_backendHit_2(fpDq_io_enq_req_0_bits_cf_trigger_backendHit_2),
    .io_enq_req_0_bits_cf_trigger_backendHit_3(fpDq_io_enq_req_0_bits_cf_trigger_backendHit_3),
    .io_enq_req_0_bits_cf_trigger_backendHit_4(fpDq_io_enq_req_0_bits_cf_trigger_backendHit_4),
    .io_enq_req_0_bits_cf_trigger_backendHit_5(fpDq_io_enq_req_0_bits_cf_trigger_backendHit_5),
    .io_enq_req_0_bits_cf_pd_isRVC(fpDq_io_enq_req_0_bits_cf_pd_isRVC),
    .io_enq_req_0_bits_cf_pd_brType(fpDq_io_enq_req_0_bits_cf_pd_brType),
    .io_enq_req_0_bits_cf_pd_isCall(fpDq_io_enq_req_0_bits_cf_pd_isCall),
    .io_enq_req_0_bits_cf_pd_isRet(fpDq_io_enq_req_0_bits_cf_pd_isRet),
    .io_enq_req_0_bits_cf_pred_taken(fpDq_io_enq_req_0_bits_cf_pred_taken),
    .io_enq_req_0_bits_cf_waitForRobIdx_value(fpDq_io_enq_req_0_bits_cf_waitForRobIdx_value),
    .io_enq_req_0_bits_cf_loadWaitBit(fpDq_io_enq_req_0_bits_cf_loadWaitBit),
    .io_enq_req_0_bits_cf_loadWaitStrict(fpDq_io_enq_req_0_bits_cf_loadWaitStrict),
    .io_enq_req_0_bits_cf_ssid(fpDq_io_enq_req_0_bits_cf_ssid),
    .io_enq_req_0_bits_cf_ftqPtr_flag(fpDq_io_enq_req_0_bits_cf_ftqPtr_flag),
    .io_enq_req_0_bits_cf_ftqPtr_value(fpDq_io_enq_req_0_bits_cf_ftqPtr_value),
    .io_enq_req_0_bits_cf_ftqOffset(fpDq_io_enq_req_0_bits_cf_ftqOffset),
    .io_enq_req_0_bits_ctrl_srcType_0(fpDq_io_enq_req_0_bits_ctrl_srcType_0),
    .io_enq_req_0_bits_ctrl_srcType_1(fpDq_io_enq_req_0_bits_ctrl_srcType_1),
    .io_enq_req_0_bits_ctrl_srcType_2(fpDq_io_enq_req_0_bits_ctrl_srcType_2),
    .io_enq_req_0_bits_ctrl_fuType(fpDq_io_enq_req_0_bits_ctrl_fuType),
    .io_enq_req_0_bits_ctrl_fuOpType(fpDq_io_enq_req_0_bits_ctrl_fuOpType),
    .io_enq_req_0_bits_ctrl_rfWen(fpDq_io_enq_req_0_bits_ctrl_rfWen),
    .io_enq_req_0_bits_ctrl_fpWen(fpDq_io_enq_req_0_bits_ctrl_fpWen),
    .io_enq_req_0_bits_ctrl_selImm(fpDq_io_enq_req_0_bits_ctrl_selImm),
    .io_enq_req_0_bits_ctrl_imm(fpDq_io_enq_req_0_bits_ctrl_imm),
    .io_enq_req_0_bits_ctrl_fpu_isAddSub(fpDq_io_enq_req_0_bits_ctrl_fpu_isAddSub),
    .io_enq_req_0_bits_ctrl_fpu_typeTagIn(fpDq_io_enq_req_0_bits_ctrl_fpu_typeTagIn),
    .io_enq_req_0_bits_ctrl_fpu_typeTagOut(fpDq_io_enq_req_0_bits_ctrl_fpu_typeTagOut),
    .io_enq_req_0_bits_ctrl_fpu_fromInt(fpDq_io_enq_req_0_bits_ctrl_fpu_fromInt),
    .io_enq_req_0_bits_ctrl_fpu_wflags(fpDq_io_enq_req_0_bits_ctrl_fpu_wflags),
    .io_enq_req_0_bits_ctrl_fpu_fpWen(fpDq_io_enq_req_0_bits_ctrl_fpu_fpWen),
    .io_enq_req_0_bits_ctrl_fpu_fmaCmd(fpDq_io_enq_req_0_bits_ctrl_fpu_fmaCmd),
    .io_enq_req_0_bits_ctrl_fpu_div(fpDq_io_enq_req_0_bits_ctrl_fpu_div),
    .io_enq_req_0_bits_ctrl_fpu_sqrt(fpDq_io_enq_req_0_bits_ctrl_fpu_sqrt),
    .io_enq_req_0_bits_ctrl_fpu_fcvt(fpDq_io_enq_req_0_bits_ctrl_fpu_fcvt),
    .io_enq_req_0_bits_ctrl_fpu_typ(fpDq_io_enq_req_0_bits_ctrl_fpu_typ),
    .io_enq_req_0_bits_ctrl_fpu_fmt(fpDq_io_enq_req_0_bits_ctrl_fpu_fmt),
    .io_enq_req_0_bits_ctrl_fpu_ren3(fpDq_io_enq_req_0_bits_ctrl_fpu_ren3),
    .io_enq_req_0_bits_ctrl_fpu_rm(fpDq_io_enq_req_0_bits_ctrl_fpu_rm),
    .io_enq_req_0_bits_psrc_0(fpDq_io_enq_req_0_bits_psrc_0),
    .io_enq_req_0_bits_psrc_1(fpDq_io_enq_req_0_bits_psrc_1),
    .io_enq_req_0_bits_psrc_2(fpDq_io_enq_req_0_bits_psrc_2),
    .io_enq_req_0_bits_pdest(fpDq_io_enq_req_0_bits_pdest),
    .io_enq_req_0_bits_robIdx_flag(fpDq_io_enq_req_0_bits_robIdx_flag),
    .io_enq_req_0_bits_robIdx_value(fpDq_io_enq_req_0_bits_robIdx_value),
    .io_enq_req_1_valid(fpDq_io_enq_req_1_valid),
    .io_enq_req_1_bits_cf_trigger_backendEn_0(fpDq_io_enq_req_1_bits_cf_trigger_backendEn_0),
    .io_enq_req_1_bits_cf_trigger_backendEn_1(fpDq_io_enq_req_1_bits_cf_trigger_backendEn_1),
    .io_enq_req_1_bits_cf_trigger_backendHit_0(fpDq_io_enq_req_1_bits_cf_trigger_backendHit_0),
    .io_enq_req_1_bits_cf_trigger_backendHit_1(fpDq_io_enq_req_1_bits_cf_trigger_backendHit_1),
    .io_enq_req_1_bits_cf_trigger_backendHit_2(fpDq_io_enq_req_1_bits_cf_trigger_backendHit_2),
    .io_enq_req_1_bits_cf_trigger_backendHit_3(fpDq_io_enq_req_1_bits_cf_trigger_backendHit_3),
    .io_enq_req_1_bits_cf_trigger_backendHit_4(fpDq_io_enq_req_1_bits_cf_trigger_backendHit_4),
    .io_enq_req_1_bits_cf_trigger_backendHit_5(fpDq_io_enq_req_1_bits_cf_trigger_backendHit_5),
    .io_enq_req_1_bits_cf_pd_isRVC(fpDq_io_enq_req_1_bits_cf_pd_isRVC),
    .io_enq_req_1_bits_cf_pd_brType(fpDq_io_enq_req_1_bits_cf_pd_brType),
    .io_enq_req_1_bits_cf_pd_isCall(fpDq_io_enq_req_1_bits_cf_pd_isCall),
    .io_enq_req_1_bits_cf_pd_isRet(fpDq_io_enq_req_1_bits_cf_pd_isRet),
    .io_enq_req_1_bits_cf_pred_taken(fpDq_io_enq_req_1_bits_cf_pred_taken),
    .io_enq_req_1_bits_cf_waitForRobIdx_value(fpDq_io_enq_req_1_bits_cf_waitForRobIdx_value),
    .io_enq_req_1_bits_cf_loadWaitBit(fpDq_io_enq_req_1_bits_cf_loadWaitBit),
    .io_enq_req_1_bits_cf_loadWaitStrict(fpDq_io_enq_req_1_bits_cf_loadWaitStrict),
    .io_enq_req_1_bits_cf_ssid(fpDq_io_enq_req_1_bits_cf_ssid),
    .io_enq_req_1_bits_cf_ftqPtr_flag(fpDq_io_enq_req_1_bits_cf_ftqPtr_flag),
    .io_enq_req_1_bits_cf_ftqPtr_value(fpDq_io_enq_req_1_bits_cf_ftqPtr_value),
    .io_enq_req_1_bits_cf_ftqOffset(fpDq_io_enq_req_1_bits_cf_ftqOffset),
    .io_enq_req_1_bits_ctrl_srcType_0(fpDq_io_enq_req_1_bits_ctrl_srcType_0),
    .io_enq_req_1_bits_ctrl_srcType_1(fpDq_io_enq_req_1_bits_ctrl_srcType_1),
    .io_enq_req_1_bits_ctrl_srcType_2(fpDq_io_enq_req_1_bits_ctrl_srcType_2),
    .io_enq_req_1_bits_ctrl_fuType(fpDq_io_enq_req_1_bits_ctrl_fuType),
    .io_enq_req_1_bits_ctrl_fuOpType(fpDq_io_enq_req_1_bits_ctrl_fuOpType),
    .io_enq_req_1_bits_ctrl_rfWen(fpDq_io_enq_req_1_bits_ctrl_rfWen),
    .io_enq_req_1_bits_ctrl_fpWen(fpDq_io_enq_req_1_bits_ctrl_fpWen),
    .io_enq_req_1_bits_ctrl_selImm(fpDq_io_enq_req_1_bits_ctrl_selImm),
    .io_enq_req_1_bits_ctrl_imm(fpDq_io_enq_req_1_bits_ctrl_imm),
    .io_enq_req_1_bits_ctrl_fpu_isAddSub(fpDq_io_enq_req_1_bits_ctrl_fpu_isAddSub),
    .io_enq_req_1_bits_ctrl_fpu_typeTagIn(fpDq_io_enq_req_1_bits_ctrl_fpu_typeTagIn),
    .io_enq_req_1_bits_ctrl_fpu_typeTagOut(fpDq_io_enq_req_1_bits_ctrl_fpu_typeTagOut),
    .io_enq_req_1_bits_ctrl_fpu_fromInt(fpDq_io_enq_req_1_bits_ctrl_fpu_fromInt),
    .io_enq_req_1_bits_ctrl_fpu_wflags(fpDq_io_enq_req_1_bits_ctrl_fpu_wflags),
    .io_enq_req_1_bits_ctrl_fpu_fpWen(fpDq_io_enq_req_1_bits_ctrl_fpu_fpWen),
    .io_enq_req_1_bits_ctrl_fpu_fmaCmd(fpDq_io_enq_req_1_bits_ctrl_fpu_fmaCmd),
    .io_enq_req_1_bits_ctrl_fpu_div(fpDq_io_enq_req_1_bits_ctrl_fpu_div),
    .io_enq_req_1_bits_ctrl_fpu_sqrt(fpDq_io_enq_req_1_bits_ctrl_fpu_sqrt),
    .io_enq_req_1_bits_ctrl_fpu_fcvt(fpDq_io_enq_req_1_bits_ctrl_fpu_fcvt),
    .io_enq_req_1_bits_ctrl_fpu_typ(fpDq_io_enq_req_1_bits_ctrl_fpu_typ),
    .io_enq_req_1_bits_ctrl_fpu_fmt(fpDq_io_enq_req_1_bits_ctrl_fpu_fmt),
    .io_enq_req_1_bits_ctrl_fpu_ren3(fpDq_io_enq_req_1_bits_ctrl_fpu_ren3),
    .io_enq_req_1_bits_ctrl_fpu_rm(fpDq_io_enq_req_1_bits_ctrl_fpu_rm),
    .io_enq_req_1_bits_psrc_0(fpDq_io_enq_req_1_bits_psrc_0),
    .io_enq_req_1_bits_psrc_1(fpDq_io_enq_req_1_bits_psrc_1),
    .io_enq_req_1_bits_psrc_2(fpDq_io_enq_req_1_bits_psrc_2),
    .io_enq_req_1_bits_pdest(fpDq_io_enq_req_1_bits_pdest),
    .io_enq_req_1_bits_robIdx_flag(fpDq_io_enq_req_1_bits_robIdx_flag),
    .io_enq_req_1_bits_robIdx_value(fpDq_io_enq_req_1_bits_robIdx_value),
    .io_enq_req_2_valid(fpDq_io_enq_req_2_valid),
    .io_enq_req_2_bits_cf_trigger_backendEn_0(fpDq_io_enq_req_2_bits_cf_trigger_backendEn_0),
    .io_enq_req_2_bits_cf_trigger_backendEn_1(fpDq_io_enq_req_2_bits_cf_trigger_backendEn_1),
    .io_enq_req_2_bits_cf_trigger_backendHit_0(fpDq_io_enq_req_2_bits_cf_trigger_backendHit_0),
    .io_enq_req_2_bits_cf_trigger_backendHit_1(fpDq_io_enq_req_2_bits_cf_trigger_backendHit_1),
    .io_enq_req_2_bits_cf_trigger_backendHit_2(fpDq_io_enq_req_2_bits_cf_trigger_backendHit_2),
    .io_enq_req_2_bits_cf_trigger_backendHit_3(fpDq_io_enq_req_2_bits_cf_trigger_backendHit_3),
    .io_enq_req_2_bits_cf_trigger_backendHit_4(fpDq_io_enq_req_2_bits_cf_trigger_backendHit_4),
    .io_enq_req_2_bits_cf_trigger_backendHit_5(fpDq_io_enq_req_2_bits_cf_trigger_backendHit_5),
    .io_enq_req_2_bits_cf_pd_isRVC(fpDq_io_enq_req_2_bits_cf_pd_isRVC),
    .io_enq_req_2_bits_cf_pd_brType(fpDq_io_enq_req_2_bits_cf_pd_brType),
    .io_enq_req_2_bits_cf_pd_isCall(fpDq_io_enq_req_2_bits_cf_pd_isCall),
    .io_enq_req_2_bits_cf_pd_isRet(fpDq_io_enq_req_2_bits_cf_pd_isRet),
    .io_enq_req_2_bits_cf_pred_taken(fpDq_io_enq_req_2_bits_cf_pred_taken),
    .io_enq_req_2_bits_cf_waitForRobIdx_value(fpDq_io_enq_req_2_bits_cf_waitForRobIdx_value),
    .io_enq_req_2_bits_cf_loadWaitBit(fpDq_io_enq_req_2_bits_cf_loadWaitBit),
    .io_enq_req_2_bits_cf_loadWaitStrict(fpDq_io_enq_req_2_bits_cf_loadWaitStrict),
    .io_enq_req_2_bits_cf_ssid(fpDq_io_enq_req_2_bits_cf_ssid),
    .io_enq_req_2_bits_cf_ftqPtr_flag(fpDq_io_enq_req_2_bits_cf_ftqPtr_flag),
    .io_enq_req_2_bits_cf_ftqPtr_value(fpDq_io_enq_req_2_bits_cf_ftqPtr_value),
    .io_enq_req_2_bits_cf_ftqOffset(fpDq_io_enq_req_2_bits_cf_ftqOffset),
    .io_enq_req_2_bits_ctrl_srcType_0(fpDq_io_enq_req_2_bits_ctrl_srcType_0),
    .io_enq_req_2_bits_ctrl_srcType_1(fpDq_io_enq_req_2_bits_ctrl_srcType_1),
    .io_enq_req_2_bits_ctrl_srcType_2(fpDq_io_enq_req_2_bits_ctrl_srcType_2),
    .io_enq_req_2_bits_ctrl_fuType(fpDq_io_enq_req_2_bits_ctrl_fuType),
    .io_enq_req_2_bits_ctrl_fuOpType(fpDq_io_enq_req_2_bits_ctrl_fuOpType),
    .io_enq_req_2_bits_ctrl_rfWen(fpDq_io_enq_req_2_bits_ctrl_rfWen),
    .io_enq_req_2_bits_ctrl_fpWen(fpDq_io_enq_req_2_bits_ctrl_fpWen),
    .io_enq_req_2_bits_ctrl_selImm(fpDq_io_enq_req_2_bits_ctrl_selImm),
    .io_enq_req_2_bits_ctrl_imm(fpDq_io_enq_req_2_bits_ctrl_imm),
    .io_enq_req_2_bits_ctrl_fpu_isAddSub(fpDq_io_enq_req_2_bits_ctrl_fpu_isAddSub),
    .io_enq_req_2_bits_ctrl_fpu_typeTagIn(fpDq_io_enq_req_2_bits_ctrl_fpu_typeTagIn),
    .io_enq_req_2_bits_ctrl_fpu_typeTagOut(fpDq_io_enq_req_2_bits_ctrl_fpu_typeTagOut),
    .io_enq_req_2_bits_ctrl_fpu_fromInt(fpDq_io_enq_req_2_bits_ctrl_fpu_fromInt),
    .io_enq_req_2_bits_ctrl_fpu_wflags(fpDq_io_enq_req_2_bits_ctrl_fpu_wflags),
    .io_enq_req_2_bits_ctrl_fpu_fpWen(fpDq_io_enq_req_2_bits_ctrl_fpu_fpWen),
    .io_enq_req_2_bits_ctrl_fpu_fmaCmd(fpDq_io_enq_req_2_bits_ctrl_fpu_fmaCmd),
    .io_enq_req_2_bits_ctrl_fpu_div(fpDq_io_enq_req_2_bits_ctrl_fpu_div),
    .io_enq_req_2_bits_ctrl_fpu_sqrt(fpDq_io_enq_req_2_bits_ctrl_fpu_sqrt),
    .io_enq_req_2_bits_ctrl_fpu_fcvt(fpDq_io_enq_req_2_bits_ctrl_fpu_fcvt),
    .io_enq_req_2_bits_ctrl_fpu_typ(fpDq_io_enq_req_2_bits_ctrl_fpu_typ),
    .io_enq_req_2_bits_ctrl_fpu_fmt(fpDq_io_enq_req_2_bits_ctrl_fpu_fmt),
    .io_enq_req_2_bits_ctrl_fpu_ren3(fpDq_io_enq_req_2_bits_ctrl_fpu_ren3),
    .io_enq_req_2_bits_ctrl_fpu_rm(fpDq_io_enq_req_2_bits_ctrl_fpu_rm),
    .io_enq_req_2_bits_psrc_0(fpDq_io_enq_req_2_bits_psrc_0),
    .io_enq_req_2_bits_psrc_1(fpDq_io_enq_req_2_bits_psrc_1),
    .io_enq_req_2_bits_psrc_2(fpDq_io_enq_req_2_bits_psrc_2),
    .io_enq_req_2_bits_pdest(fpDq_io_enq_req_2_bits_pdest),
    .io_enq_req_2_bits_robIdx_flag(fpDq_io_enq_req_2_bits_robIdx_flag),
    .io_enq_req_2_bits_robIdx_value(fpDq_io_enq_req_2_bits_robIdx_value),
    .io_enq_req_3_valid(fpDq_io_enq_req_3_valid),
    .io_enq_req_3_bits_cf_trigger_backendEn_0(fpDq_io_enq_req_3_bits_cf_trigger_backendEn_0),
    .io_enq_req_3_bits_cf_trigger_backendEn_1(fpDq_io_enq_req_3_bits_cf_trigger_backendEn_1),
    .io_enq_req_3_bits_cf_trigger_backendHit_0(fpDq_io_enq_req_3_bits_cf_trigger_backendHit_0),
    .io_enq_req_3_bits_cf_trigger_backendHit_1(fpDq_io_enq_req_3_bits_cf_trigger_backendHit_1),
    .io_enq_req_3_bits_cf_trigger_backendHit_2(fpDq_io_enq_req_3_bits_cf_trigger_backendHit_2),
    .io_enq_req_3_bits_cf_trigger_backendHit_3(fpDq_io_enq_req_3_bits_cf_trigger_backendHit_3),
    .io_enq_req_3_bits_cf_trigger_backendHit_4(fpDq_io_enq_req_3_bits_cf_trigger_backendHit_4),
    .io_enq_req_3_bits_cf_trigger_backendHit_5(fpDq_io_enq_req_3_bits_cf_trigger_backendHit_5),
    .io_enq_req_3_bits_cf_pd_isRVC(fpDq_io_enq_req_3_bits_cf_pd_isRVC),
    .io_enq_req_3_bits_cf_pd_brType(fpDq_io_enq_req_3_bits_cf_pd_brType),
    .io_enq_req_3_bits_cf_pd_isCall(fpDq_io_enq_req_3_bits_cf_pd_isCall),
    .io_enq_req_3_bits_cf_pd_isRet(fpDq_io_enq_req_3_bits_cf_pd_isRet),
    .io_enq_req_3_bits_cf_pred_taken(fpDq_io_enq_req_3_bits_cf_pred_taken),
    .io_enq_req_3_bits_cf_waitForRobIdx_value(fpDq_io_enq_req_3_bits_cf_waitForRobIdx_value),
    .io_enq_req_3_bits_cf_loadWaitBit(fpDq_io_enq_req_3_bits_cf_loadWaitBit),
    .io_enq_req_3_bits_cf_loadWaitStrict(fpDq_io_enq_req_3_bits_cf_loadWaitStrict),
    .io_enq_req_3_bits_cf_ssid(fpDq_io_enq_req_3_bits_cf_ssid),
    .io_enq_req_3_bits_cf_ftqPtr_flag(fpDq_io_enq_req_3_bits_cf_ftqPtr_flag),
    .io_enq_req_3_bits_cf_ftqPtr_value(fpDq_io_enq_req_3_bits_cf_ftqPtr_value),
    .io_enq_req_3_bits_cf_ftqOffset(fpDq_io_enq_req_3_bits_cf_ftqOffset),
    .io_enq_req_3_bits_ctrl_srcType_0(fpDq_io_enq_req_3_bits_ctrl_srcType_0),
    .io_enq_req_3_bits_ctrl_srcType_1(fpDq_io_enq_req_3_bits_ctrl_srcType_1),
    .io_enq_req_3_bits_ctrl_srcType_2(fpDq_io_enq_req_3_bits_ctrl_srcType_2),
    .io_enq_req_3_bits_ctrl_fuType(fpDq_io_enq_req_3_bits_ctrl_fuType),
    .io_enq_req_3_bits_ctrl_fuOpType(fpDq_io_enq_req_3_bits_ctrl_fuOpType),
    .io_enq_req_3_bits_ctrl_rfWen(fpDq_io_enq_req_3_bits_ctrl_rfWen),
    .io_enq_req_3_bits_ctrl_fpWen(fpDq_io_enq_req_3_bits_ctrl_fpWen),
    .io_enq_req_3_bits_ctrl_selImm(fpDq_io_enq_req_3_bits_ctrl_selImm),
    .io_enq_req_3_bits_ctrl_imm(fpDq_io_enq_req_3_bits_ctrl_imm),
    .io_enq_req_3_bits_ctrl_fpu_isAddSub(fpDq_io_enq_req_3_bits_ctrl_fpu_isAddSub),
    .io_enq_req_3_bits_ctrl_fpu_typeTagIn(fpDq_io_enq_req_3_bits_ctrl_fpu_typeTagIn),
    .io_enq_req_3_bits_ctrl_fpu_typeTagOut(fpDq_io_enq_req_3_bits_ctrl_fpu_typeTagOut),
    .io_enq_req_3_bits_ctrl_fpu_fromInt(fpDq_io_enq_req_3_bits_ctrl_fpu_fromInt),
    .io_enq_req_3_bits_ctrl_fpu_wflags(fpDq_io_enq_req_3_bits_ctrl_fpu_wflags),
    .io_enq_req_3_bits_ctrl_fpu_fpWen(fpDq_io_enq_req_3_bits_ctrl_fpu_fpWen),
    .io_enq_req_3_bits_ctrl_fpu_fmaCmd(fpDq_io_enq_req_3_bits_ctrl_fpu_fmaCmd),
    .io_enq_req_3_bits_ctrl_fpu_div(fpDq_io_enq_req_3_bits_ctrl_fpu_div),
    .io_enq_req_3_bits_ctrl_fpu_sqrt(fpDq_io_enq_req_3_bits_ctrl_fpu_sqrt),
    .io_enq_req_3_bits_ctrl_fpu_fcvt(fpDq_io_enq_req_3_bits_ctrl_fpu_fcvt),
    .io_enq_req_3_bits_ctrl_fpu_typ(fpDq_io_enq_req_3_bits_ctrl_fpu_typ),
    .io_enq_req_3_bits_ctrl_fpu_fmt(fpDq_io_enq_req_3_bits_ctrl_fpu_fmt),
    .io_enq_req_3_bits_ctrl_fpu_ren3(fpDq_io_enq_req_3_bits_ctrl_fpu_ren3),
    .io_enq_req_3_bits_ctrl_fpu_rm(fpDq_io_enq_req_3_bits_ctrl_fpu_rm),
    .io_enq_req_3_bits_psrc_0(fpDq_io_enq_req_3_bits_psrc_0),
    .io_enq_req_3_bits_psrc_1(fpDq_io_enq_req_3_bits_psrc_1),
    .io_enq_req_3_bits_psrc_2(fpDq_io_enq_req_3_bits_psrc_2),
    .io_enq_req_3_bits_pdest(fpDq_io_enq_req_3_bits_pdest),
    .io_enq_req_3_bits_robIdx_flag(fpDq_io_enq_req_3_bits_robIdx_flag),
    .io_enq_req_3_bits_robIdx_value(fpDq_io_enq_req_3_bits_robIdx_value),
    .io_deq_0_ready(fpDq_io_deq_0_ready),
    .io_deq_0_valid(fpDq_io_deq_0_valid),
    .io_deq_0_bits_cf_trigger_backendEn_0(fpDq_io_deq_0_bits_cf_trigger_backendEn_0),
    .io_deq_0_bits_cf_trigger_backendEn_1(fpDq_io_deq_0_bits_cf_trigger_backendEn_1),
    .io_deq_0_bits_cf_trigger_backendHit_0(fpDq_io_deq_0_bits_cf_trigger_backendHit_0),
    .io_deq_0_bits_cf_trigger_backendHit_1(fpDq_io_deq_0_bits_cf_trigger_backendHit_1),
    .io_deq_0_bits_cf_trigger_backendHit_2(fpDq_io_deq_0_bits_cf_trigger_backendHit_2),
    .io_deq_0_bits_cf_trigger_backendHit_3(fpDq_io_deq_0_bits_cf_trigger_backendHit_3),
    .io_deq_0_bits_cf_trigger_backendHit_4(fpDq_io_deq_0_bits_cf_trigger_backendHit_4),
    .io_deq_0_bits_cf_trigger_backendHit_5(fpDq_io_deq_0_bits_cf_trigger_backendHit_5),
    .io_deq_0_bits_cf_pd_isRVC(fpDq_io_deq_0_bits_cf_pd_isRVC),
    .io_deq_0_bits_cf_pd_brType(fpDq_io_deq_0_bits_cf_pd_brType),
    .io_deq_0_bits_cf_pd_isCall(fpDq_io_deq_0_bits_cf_pd_isCall),
    .io_deq_0_bits_cf_pd_isRet(fpDq_io_deq_0_bits_cf_pd_isRet),
    .io_deq_0_bits_cf_pred_taken(fpDq_io_deq_0_bits_cf_pred_taken),
    .io_deq_0_bits_cf_waitForRobIdx_value(fpDq_io_deq_0_bits_cf_waitForRobIdx_value),
    .io_deq_0_bits_cf_loadWaitBit(fpDq_io_deq_0_bits_cf_loadWaitBit),
    .io_deq_0_bits_cf_loadWaitStrict(fpDq_io_deq_0_bits_cf_loadWaitStrict),
    .io_deq_0_bits_cf_ssid(fpDq_io_deq_0_bits_cf_ssid),
    .io_deq_0_bits_cf_ftqPtr_flag(fpDq_io_deq_0_bits_cf_ftqPtr_flag),
    .io_deq_0_bits_cf_ftqPtr_value(fpDq_io_deq_0_bits_cf_ftqPtr_value),
    .io_deq_0_bits_cf_ftqOffset(fpDq_io_deq_0_bits_cf_ftqOffset),
    .io_deq_0_bits_ctrl_srcType_0(fpDq_io_deq_0_bits_ctrl_srcType_0),
    .io_deq_0_bits_ctrl_srcType_1(fpDq_io_deq_0_bits_ctrl_srcType_1),
    .io_deq_0_bits_ctrl_srcType_2(fpDq_io_deq_0_bits_ctrl_srcType_2),
    .io_deq_0_bits_ctrl_fuType(fpDq_io_deq_0_bits_ctrl_fuType),
    .io_deq_0_bits_ctrl_fuOpType(fpDq_io_deq_0_bits_ctrl_fuOpType),
    .io_deq_0_bits_ctrl_rfWen(fpDq_io_deq_0_bits_ctrl_rfWen),
    .io_deq_0_bits_ctrl_fpWen(fpDq_io_deq_0_bits_ctrl_fpWen),
    .io_deq_0_bits_ctrl_selImm(fpDq_io_deq_0_bits_ctrl_selImm),
    .io_deq_0_bits_ctrl_imm(fpDq_io_deq_0_bits_ctrl_imm),
    .io_deq_0_bits_ctrl_fpu_isAddSub(fpDq_io_deq_0_bits_ctrl_fpu_isAddSub),
    .io_deq_0_bits_ctrl_fpu_typeTagIn(fpDq_io_deq_0_bits_ctrl_fpu_typeTagIn),
    .io_deq_0_bits_ctrl_fpu_typeTagOut(fpDq_io_deq_0_bits_ctrl_fpu_typeTagOut),
    .io_deq_0_bits_ctrl_fpu_fromInt(fpDq_io_deq_0_bits_ctrl_fpu_fromInt),
    .io_deq_0_bits_ctrl_fpu_wflags(fpDq_io_deq_0_bits_ctrl_fpu_wflags),
    .io_deq_0_bits_ctrl_fpu_fpWen(fpDq_io_deq_0_bits_ctrl_fpu_fpWen),
    .io_deq_0_bits_ctrl_fpu_fmaCmd(fpDq_io_deq_0_bits_ctrl_fpu_fmaCmd),
    .io_deq_0_bits_ctrl_fpu_div(fpDq_io_deq_0_bits_ctrl_fpu_div),
    .io_deq_0_bits_ctrl_fpu_sqrt(fpDq_io_deq_0_bits_ctrl_fpu_sqrt),
    .io_deq_0_bits_ctrl_fpu_fcvt(fpDq_io_deq_0_bits_ctrl_fpu_fcvt),
    .io_deq_0_bits_ctrl_fpu_typ(fpDq_io_deq_0_bits_ctrl_fpu_typ),
    .io_deq_0_bits_ctrl_fpu_fmt(fpDq_io_deq_0_bits_ctrl_fpu_fmt),
    .io_deq_0_bits_ctrl_fpu_ren3(fpDq_io_deq_0_bits_ctrl_fpu_ren3),
    .io_deq_0_bits_ctrl_fpu_rm(fpDq_io_deq_0_bits_ctrl_fpu_rm),
    .io_deq_0_bits_psrc_0(fpDq_io_deq_0_bits_psrc_0),
    .io_deq_0_bits_psrc_1(fpDq_io_deq_0_bits_psrc_1),
    .io_deq_0_bits_psrc_2(fpDq_io_deq_0_bits_psrc_2),
    .io_deq_0_bits_pdest(fpDq_io_deq_0_bits_pdest),
    .io_deq_0_bits_robIdx_flag(fpDq_io_deq_0_bits_robIdx_flag),
    .io_deq_0_bits_robIdx_value(fpDq_io_deq_0_bits_robIdx_value),
    .io_deq_0_bits_lqIdx_flag(fpDq_io_deq_0_bits_lqIdx_flag),
    .io_deq_0_bits_lqIdx_value(fpDq_io_deq_0_bits_lqIdx_value),
    .io_deq_0_bits_sqIdx_flag(fpDq_io_deq_0_bits_sqIdx_flag),
    .io_deq_0_bits_sqIdx_value(fpDq_io_deq_0_bits_sqIdx_value),
    .io_deq_1_ready(fpDq_io_deq_1_ready),
    .io_deq_1_valid(fpDq_io_deq_1_valid),
    .io_deq_1_bits_cf_trigger_backendEn_0(fpDq_io_deq_1_bits_cf_trigger_backendEn_0),
    .io_deq_1_bits_cf_trigger_backendEn_1(fpDq_io_deq_1_bits_cf_trigger_backendEn_1),
    .io_deq_1_bits_cf_trigger_backendHit_0(fpDq_io_deq_1_bits_cf_trigger_backendHit_0),
    .io_deq_1_bits_cf_trigger_backendHit_1(fpDq_io_deq_1_bits_cf_trigger_backendHit_1),
    .io_deq_1_bits_cf_trigger_backendHit_2(fpDq_io_deq_1_bits_cf_trigger_backendHit_2),
    .io_deq_1_bits_cf_trigger_backendHit_3(fpDq_io_deq_1_bits_cf_trigger_backendHit_3),
    .io_deq_1_bits_cf_trigger_backendHit_4(fpDq_io_deq_1_bits_cf_trigger_backendHit_4),
    .io_deq_1_bits_cf_trigger_backendHit_5(fpDq_io_deq_1_bits_cf_trigger_backendHit_5),
    .io_deq_1_bits_cf_pd_isRVC(fpDq_io_deq_1_bits_cf_pd_isRVC),
    .io_deq_1_bits_cf_pd_brType(fpDq_io_deq_1_bits_cf_pd_brType),
    .io_deq_1_bits_cf_pd_isCall(fpDq_io_deq_1_bits_cf_pd_isCall),
    .io_deq_1_bits_cf_pd_isRet(fpDq_io_deq_1_bits_cf_pd_isRet),
    .io_deq_1_bits_cf_pred_taken(fpDq_io_deq_1_bits_cf_pred_taken),
    .io_deq_1_bits_cf_waitForRobIdx_value(fpDq_io_deq_1_bits_cf_waitForRobIdx_value),
    .io_deq_1_bits_cf_loadWaitBit(fpDq_io_deq_1_bits_cf_loadWaitBit),
    .io_deq_1_bits_cf_loadWaitStrict(fpDq_io_deq_1_bits_cf_loadWaitStrict),
    .io_deq_1_bits_cf_ssid(fpDq_io_deq_1_bits_cf_ssid),
    .io_deq_1_bits_cf_ftqPtr_flag(fpDq_io_deq_1_bits_cf_ftqPtr_flag),
    .io_deq_1_bits_cf_ftqPtr_value(fpDq_io_deq_1_bits_cf_ftqPtr_value),
    .io_deq_1_bits_cf_ftqOffset(fpDq_io_deq_1_bits_cf_ftqOffset),
    .io_deq_1_bits_ctrl_srcType_0(fpDq_io_deq_1_bits_ctrl_srcType_0),
    .io_deq_1_bits_ctrl_srcType_1(fpDq_io_deq_1_bits_ctrl_srcType_1),
    .io_deq_1_bits_ctrl_srcType_2(fpDq_io_deq_1_bits_ctrl_srcType_2),
    .io_deq_1_bits_ctrl_fuType(fpDq_io_deq_1_bits_ctrl_fuType),
    .io_deq_1_bits_ctrl_fuOpType(fpDq_io_deq_1_bits_ctrl_fuOpType),
    .io_deq_1_bits_ctrl_rfWen(fpDq_io_deq_1_bits_ctrl_rfWen),
    .io_deq_1_bits_ctrl_fpWen(fpDq_io_deq_1_bits_ctrl_fpWen),
    .io_deq_1_bits_ctrl_selImm(fpDq_io_deq_1_bits_ctrl_selImm),
    .io_deq_1_bits_ctrl_imm(fpDq_io_deq_1_bits_ctrl_imm),
    .io_deq_1_bits_ctrl_fpu_isAddSub(fpDq_io_deq_1_bits_ctrl_fpu_isAddSub),
    .io_deq_1_bits_ctrl_fpu_typeTagIn(fpDq_io_deq_1_bits_ctrl_fpu_typeTagIn),
    .io_deq_1_bits_ctrl_fpu_typeTagOut(fpDq_io_deq_1_bits_ctrl_fpu_typeTagOut),
    .io_deq_1_bits_ctrl_fpu_fromInt(fpDq_io_deq_1_bits_ctrl_fpu_fromInt),
    .io_deq_1_bits_ctrl_fpu_wflags(fpDq_io_deq_1_bits_ctrl_fpu_wflags),
    .io_deq_1_bits_ctrl_fpu_fpWen(fpDq_io_deq_1_bits_ctrl_fpu_fpWen),
    .io_deq_1_bits_ctrl_fpu_fmaCmd(fpDq_io_deq_1_bits_ctrl_fpu_fmaCmd),
    .io_deq_1_bits_ctrl_fpu_div(fpDq_io_deq_1_bits_ctrl_fpu_div),
    .io_deq_1_bits_ctrl_fpu_sqrt(fpDq_io_deq_1_bits_ctrl_fpu_sqrt),
    .io_deq_1_bits_ctrl_fpu_fcvt(fpDq_io_deq_1_bits_ctrl_fpu_fcvt),
    .io_deq_1_bits_ctrl_fpu_typ(fpDq_io_deq_1_bits_ctrl_fpu_typ),
    .io_deq_1_bits_ctrl_fpu_fmt(fpDq_io_deq_1_bits_ctrl_fpu_fmt),
    .io_deq_1_bits_ctrl_fpu_ren3(fpDq_io_deq_1_bits_ctrl_fpu_ren3),
    .io_deq_1_bits_ctrl_fpu_rm(fpDq_io_deq_1_bits_ctrl_fpu_rm),
    .io_deq_1_bits_psrc_0(fpDq_io_deq_1_bits_psrc_0),
    .io_deq_1_bits_psrc_1(fpDq_io_deq_1_bits_psrc_1),
    .io_deq_1_bits_psrc_2(fpDq_io_deq_1_bits_psrc_2),
    .io_deq_1_bits_pdest(fpDq_io_deq_1_bits_pdest),
    .io_deq_1_bits_robIdx_flag(fpDq_io_deq_1_bits_robIdx_flag),
    .io_deq_1_bits_robIdx_value(fpDq_io_deq_1_bits_robIdx_value),
    .io_deq_1_bits_lqIdx_flag(fpDq_io_deq_1_bits_lqIdx_flag),
    .io_deq_1_bits_lqIdx_value(fpDq_io_deq_1_bits_lqIdx_value),
    .io_deq_1_bits_sqIdx_flag(fpDq_io_deq_1_bits_sqIdx_flag),
    .io_deq_1_bits_sqIdx_value(fpDq_io_deq_1_bits_sqIdx_value),
    .io_deq_2_ready(fpDq_io_deq_2_ready),
    .io_deq_2_valid(fpDq_io_deq_2_valid),
    .io_deq_2_bits_cf_trigger_backendEn_0(fpDq_io_deq_2_bits_cf_trigger_backendEn_0),
    .io_deq_2_bits_cf_trigger_backendEn_1(fpDq_io_deq_2_bits_cf_trigger_backendEn_1),
    .io_deq_2_bits_cf_trigger_backendHit_0(fpDq_io_deq_2_bits_cf_trigger_backendHit_0),
    .io_deq_2_bits_cf_trigger_backendHit_1(fpDq_io_deq_2_bits_cf_trigger_backendHit_1),
    .io_deq_2_bits_cf_trigger_backendHit_2(fpDq_io_deq_2_bits_cf_trigger_backendHit_2),
    .io_deq_2_bits_cf_trigger_backendHit_3(fpDq_io_deq_2_bits_cf_trigger_backendHit_3),
    .io_deq_2_bits_cf_trigger_backendHit_4(fpDq_io_deq_2_bits_cf_trigger_backendHit_4),
    .io_deq_2_bits_cf_trigger_backendHit_5(fpDq_io_deq_2_bits_cf_trigger_backendHit_5),
    .io_deq_2_bits_cf_pd_isRVC(fpDq_io_deq_2_bits_cf_pd_isRVC),
    .io_deq_2_bits_cf_pd_brType(fpDq_io_deq_2_bits_cf_pd_brType),
    .io_deq_2_bits_cf_pd_isCall(fpDq_io_deq_2_bits_cf_pd_isCall),
    .io_deq_2_bits_cf_pd_isRet(fpDq_io_deq_2_bits_cf_pd_isRet),
    .io_deq_2_bits_cf_pred_taken(fpDq_io_deq_2_bits_cf_pred_taken),
    .io_deq_2_bits_cf_waitForRobIdx_value(fpDq_io_deq_2_bits_cf_waitForRobIdx_value),
    .io_deq_2_bits_cf_loadWaitBit(fpDq_io_deq_2_bits_cf_loadWaitBit),
    .io_deq_2_bits_cf_loadWaitStrict(fpDq_io_deq_2_bits_cf_loadWaitStrict),
    .io_deq_2_bits_cf_ssid(fpDq_io_deq_2_bits_cf_ssid),
    .io_deq_2_bits_cf_ftqPtr_flag(fpDq_io_deq_2_bits_cf_ftqPtr_flag),
    .io_deq_2_bits_cf_ftqPtr_value(fpDq_io_deq_2_bits_cf_ftqPtr_value),
    .io_deq_2_bits_cf_ftqOffset(fpDq_io_deq_2_bits_cf_ftqOffset),
    .io_deq_2_bits_ctrl_srcType_0(fpDq_io_deq_2_bits_ctrl_srcType_0),
    .io_deq_2_bits_ctrl_srcType_1(fpDq_io_deq_2_bits_ctrl_srcType_1),
    .io_deq_2_bits_ctrl_fuType(fpDq_io_deq_2_bits_ctrl_fuType),
    .io_deq_2_bits_ctrl_fuOpType(fpDq_io_deq_2_bits_ctrl_fuOpType),
    .io_deq_2_bits_ctrl_rfWen(fpDq_io_deq_2_bits_ctrl_rfWen),
    .io_deq_2_bits_ctrl_fpWen(fpDq_io_deq_2_bits_ctrl_fpWen),
    .io_deq_2_bits_ctrl_selImm(fpDq_io_deq_2_bits_ctrl_selImm),
    .io_deq_2_bits_ctrl_imm(fpDq_io_deq_2_bits_ctrl_imm),
    .io_deq_2_bits_ctrl_fpu_isAddSub(fpDq_io_deq_2_bits_ctrl_fpu_isAddSub),
    .io_deq_2_bits_ctrl_fpu_typeTagIn(fpDq_io_deq_2_bits_ctrl_fpu_typeTagIn),
    .io_deq_2_bits_ctrl_fpu_typeTagOut(fpDq_io_deq_2_bits_ctrl_fpu_typeTagOut),
    .io_deq_2_bits_ctrl_fpu_fromInt(fpDq_io_deq_2_bits_ctrl_fpu_fromInt),
    .io_deq_2_bits_ctrl_fpu_wflags(fpDq_io_deq_2_bits_ctrl_fpu_wflags),
    .io_deq_2_bits_ctrl_fpu_fpWen(fpDq_io_deq_2_bits_ctrl_fpu_fpWen),
    .io_deq_2_bits_ctrl_fpu_fmaCmd(fpDq_io_deq_2_bits_ctrl_fpu_fmaCmd),
    .io_deq_2_bits_ctrl_fpu_div(fpDq_io_deq_2_bits_ctrl_fpu_div),
    .io_deq_2_bits_ctrl_fpu_sqrt(fpDq_io_deq_2_bits_ctrl_fpu_sqrt),
    .io_deq_2_bits_ctrl_fpu_fcvt(fpDq_io_deq_2_bits_ctrl_fpu_fcvt),
    .io_deq_2_bits_ctrl_fpu_typ(fpDq_io_deq_2_bits_ctrl_fpu_typ),
    .io_deq_2_bits_ctrl_fpu_fmt(fpDq_io_deq_2_bits_ctrl_fpu_fmt),
    .io_deq_2_bits_ctrl_fpu_ren3(fpDq_io_deq_2_bits_ctrl_fpu_ren3),
    .io_deq_2_bits_ctrl_fpu_rm(fpDq_io_deq_2_bits_ctrl_fpu_rm),
    .io_deq_2_bits_psrc_0(fpDq_io_deq_2_bits_psrc_0),
    .io_deq_2_bits_psrc_1(fpDq_io_deq_2_bits_psrc_1),
    .io_deq_2_bits_pdest(fpDq_io_deq_2_bits_pdest),
    .io_deq_2_bits_robIdx_flag(fpDq_io_deq_2_bits_robIdx_flag),
    .io_deq_2_bits_robIdx_value(fpDq_io_deq_2_bits_robIdx_value),
    .io_deq_2_bits_lqIdx_flag(fpDq_io_deq_2_bits_lqIdx_flag),
    .io_deq_2_bits_lqIdx_value(fpDq_io_deq_2_bits_lqIdx_value),
    .io_deq_2_bits_sqIdx_flag(fpDq_io_deq_2_bits_sqIdx_flag),
    .io_deq_2_bits_sqIdx_value(fpDq_io_deq_2_bits_sqIdx_value),
    .io_deq_3_ready(fpDq_io_deq_3_ready),
    .io_deq_3_valid(fpDq_io_deq_3_valid),
    .io_deq_3_bits_cf_trigger_backendEn_0(fpDq_io_deq_3_bits_cf_trigger_backendEn_0),
    .io_deq_3_bits_cf_trigger_backendEn_1(fpDq_io_deq_3_bits_cf_trigger_backendEn_1),
    .io_deq_3_bits_cf_trigger_backendHit_0(fpDq_io_deq_3_bits_cf_trigger_backendHit_0),
    .io_deq_3_bits_cf_trigger_backendHit_1(fpDq_io_deq_3_bits_cf_trigger_backendHit_1),
    .io_deq_3_bits_cf_trigger_backendHit_2(fpDq_io_deq_3_bits_cf_trigger_backendHit_2),
    .io_deq_3_bits_cf_trigger_backendHit_3(fpDq_io_deq_3_bits_cf_trigger_backendHit_3),
    .io_deq_3_bits_cf_trigger_backendHit_4(fpDq_io_deq_3_bits_cf_trigger_backendHit_4),
    .io_deq_3_bits_cf_trigger_backendHit_5(fpDq_io_deq_3_bits_cf_trigger_backendHit_5),
    .io_deq_3_bits_cf_pd_isRVC(fpDq_io_deq_3_bits_cf_pd_isRVC),
    .io_deq_3_bits_cf_pd_brType(fpDq_io_deq_3_bits_cf_pd_brType),
    .io_deq_3_bits_cf_pd_isCall(fpDq_io_deq_3_bits_cf_pd_isCall),
    .io_deq_3_bits_cf_pd_isRet(fpDq_io_deq_3_bits_cf_pd_isRet),
    .io_deq_3_bits_cf_pred_taken(fpDq_io_deq_3_bits_cf_pred_taken),
    .io_deq_3_bits_cf_waitForRobIdx_value(fpDq_io_deq_3_bits_cf_waitForRobIdx_value),
    .io_deq_3_bits_cf_loadWaitBit(fpDq_io_deq_3_bits_cf_loadWaitBit),
    .io_deq_3_bits_cf_loadWaitStrict(fpDq_io_deq_3_bits_cf_loadWaitStrict),
    .io_deq_3_bits_cf_ssid(fpDq_io_deq_3_bits_cf_ssid),
    .io_deq_3_bits_cf_ftqPtr_flag(fpDq_io_deq_3_bits_cf_ftqPtr_flag),
    .io_deq_3_bits_cf_ftqPtr_value(fpDq_io_deq_3_bits_cf_ftqPtr_value),
    .io_deq_3_bits_cf_ftqOffset(fpDq_io_deq_3_bits_cf_ftqOffset),
    .io_deq_3_bits_ctrl_srcType_0(fpDq_io_deq_3_bits_ctrl_srcType_0),
    .io_deq_3_bits_ctrl_srcType_1(fpDq_io_deq_3_bits_ctrl_srcType_1),
    .io_deq_3_bits_ctrl_fuType(fpDq_io_deq_3_bits_ctrl_fuType),
    .io_deq_3_bits_ctrl_fuOpType(fpDq_io_deq_3_bits_ctrl_fuOpType),
    .io_deq_3_bits_ctrl_rfWen(fpDq_io_deq_3_bits_ctrl_rfWen),
    .io_deq_3_bits_ctrl_fpWen(fpDq_io_deq_3_bits_ctrl_fpWen),
    .io_deq_3_bits_ctrl_selImm(fpDq_io_deq_3_bits_ctrl_selImm),
    .io_deq_3_bits_ctrl_imm(fpDq_io_deq_3_bits_ctrl_imm),
    .io_deq_3_bits_ctrl_fpu_isAddSub(fpDq_io_deq_3_bits_ctrl_fpu_isAddSub),
    .io_deq_3_bits_ctrl_fpu_typeTagIn(fpDq_io_deq_3_bits_ctrl_fpu_typeTagIn),
    .io_deq_3_bits_ctrl_fpu_typeTagOut(fpDq_io_deq_3_bits_ctrl_fpu_typeTagOut),
    .io_deq_3_bits_ctrl_fpu_fromInt(fpDq_io_deq_3_bits_ctrl_fpu_fromInt),
    .io_deq_3_bits_ctrl_fpu_wflags(fpDq_io_deq_3_bits_ctrl_fpu_wflags),
    .io_deq_3_bits_ctrl_fpu_fpWen(fpDq_io_deq_3_bits_ctrl_fpu_fpWen),
    .io_deq_3_bits_ctrl_fpu_fmaCmd(fpDq_io_deq_3_bits_ctrl_fpu_fmaCmd),
    .io_deq_3_bits_ctrl_fpu_div(fpDq_io_deq_3_bits_ctrl_fpu_div),
    .io_deq_3_bits_ctrl_fpu_sqrt(fpDq_io_deq_3_bits_ctrl_fpu_sqrt),
    .io_deq_3_bits_ctrl_fpu_fcvt(fpDq_io_deq_3_bits_ctrl_fpu_fcvt),
    .io_deq_3_bits_ctrl_fpu_typ(fpDq_io_deq_3_bits_ctrl_fpu_typ),
    .io_deq_3_bits_ctrl_fpu_fmt(fpDq_io_deq_3_bits_ctrl_fpu_fmt),
    .io_deq_3_bits_ctrl_fpu_ren3(fpDq_io_deq_3_bits_ctrl_fpu_ren3),
    .io_deq_3_bits_ctrl_fpu_rm(fpDq_io_deq_3_bits_ctrl_fpu_rm),
    .io_deq_3_bits_psrc_0(fpDq_io_deq_3_bits_psrc_0),
    .io_deq_3_bits_psrc_1(fpDq_io_deq_3_bits_psrc_1),
    .io_deq_3_bits_pdest(fpDq_io_deq_3_bits_pdest),
    .io_deq_3_bits_robIdx_flag(fpDq_io_deq_3_bits_robIdx_flag),
    .io_deq_3_bits_robIdx_value(fpDq_io_deq_3_bits_robIdx_value),
    .io_deq_3_bits_lqIdx_flag(fpDq_io_deq_3_bits_lqIdx_flag),
    .io_deq_3_bits_lqIdx_value(fpDq_io_deq_3_bits_lqIdx_value),
    .io_deq_3_bits_sqIdx_flag(fpDq_io_deq_3_bits_sqIdx_flag),
    .io_deq_3_bits_sqIdx_value(fpDq_io_deq_3_bits_sqIdx_value),
    .io_redirect_valid(fpDq_io_redirect_valid),
    .io_redirect_bits_robIdx_flag(fpDq_io_redirect_bits_robIdx_flag),
    .io_redirect_bits_robIdx_value(fpDq_io_redirect_bits_robIdx_value),
    .io_redirect_bits_level(fpDq_io_redirect_bits_level),
    .io_perf_0_value(fpDq_io_perf_0_value),
    .io_perf_1_value(fpDq_io_perf_1_value),
    .io_perf_2_value(fpDq_io_perf_2_value),
    .io_perf_3_value(fpDq_io_perf_3_value),
    .io_perf_4_value(fpDq_io_perf_4_value),
    .io_perf_5_value(fpDq_io_perf_5_value),
    .io_perf_6_value(fpDq_io_perf_6_value),
    .io_perf_7_value(fpDq_io_perf_7_value)
  );
  DispatchQueue lsDq ( // @[CtrlBlock.scala 288:20]
    .clock(lsDq_clock),
    .reset(lsDq_reset),
    .io_enq_canAccept(lsDq_io_enq_canAccept),
    .io_enq_needAlloc_0(lsDq_io_enq_needAlloc_0),
    .io_enq_needAlloc_1(lsDq_io_enq_needAlloc_1),
    .io_enq_needAlloc_2(lsDq_io_enq_needAlloc_2),
    .io_enq_req_0_valid(lsDq_io_enq_req_0_valid),
    .io_enq_req_0_bits_cf_trigger_backendEn_0(lsDq_io_enq_req_0_bits_cf_trigger_backendEn_0),
    .io_enq_req_0_bits_cf_trigger_backendEn_1(lsDq_io_enq_req_0_bits_cf_trigger_backendEn_1),
    .io_enq_req_0_bits_cf_trigger_backendHit_0(lsDq_io_enq_req_0_bits_cf_trigger_backendHit_0),
    .io_enq_req_0_bits_cf_trigger_backendHit_1(lsDq_io_enq_req_0_bits_cf_trigger_backendHit_1),
    .io_enq_req_0_bits_cf_trigger_backendHit_2(lsDq_io_enq_req_0_bits_cf_trigger_backendHit_2),
    .io_enq_req_0_bits_cf_trigger_backendHit_3(lsDq_io_enq_req_0_bits_cf_trigger_backendHit_3),
    .io_enq_req_0_bits_cf_trigger_backendHit_4(lsDq_io_enq_req_0_bits_cf_trigger_backendHit_4),
    .io_enq_req_0_bits_cf_trigger_backendHit_5(lsDq_io_enq_req_0_bits_cf_trigger_backendHit_5),
    .io_enq_req_0_bits_cf_pd_isRVC(lsDq_io_enq_req_0_bits_cf_pd_isRVC),
    .io_enq_req_0_bits_cf_pd_brType(lsDq_io_enq_req_0_bits_cf_pd_brType),
    .io_enq_req_0_bits_cf_pd_isCall(lsDq_io_enq_req_0_bits_cf_pd_isCall),
    .io_enq_req_0_bits_cf_pd_isRet(lsDq_io_enq_req_0_bits_cf_pd_isRet),
    .io_enq_req_0_bits_cf_pred_taken(lsDq_io_enq_req_0_bits_cf_pred_taken),
    .io_enq_req_0_bits_cf_waitForRobIdx_value(lsDq_io_enq_req_0_bits_cf_waitForRobIdx_value),
    .io_enq_req_0_bits_cf_loadWaitBit(lsDq_io_enq_req_0_bits_cf_loadWaitBit),
    .io_enq_req_0_bits_cf_loadWaitStrict(lsDq_io_enq_req_0_bits_cf_loadWaitStrict),
    .io_enq_req_0_bits_cf_ssid(lsDq_io_enq_req_0_bits_cf_ssid),
    .io_enq_req_0_bits_cf_ftqPtr_flag(lsDq_io_enq_req_0_bits_cf_ftqPtr_flag),
    .io_enq_req_0_bits_cf_ftqPtr_value(lsDq_io_enq_req_0_bits_cf_ftqPtr_value),
    .io_enq_req_0_bits_cf_ftqOffset(lsDq_io_enq_req_0_bits_cf_ftqOffset),
    .io_enq_req_0_bits_ctrl_srcType_0(lsDq_io_enq_req_0_bits_ctrl_srcType_0),
    .io_enq_req_0_bits_ctrl_srcType_1(lsDq_io_enq_req_0_bits_ctrl_srcType_1),
    .io_enq_req_0_bits_ctrl_srcType_2(lsDq_io_enq_req_0_bits_ctrl_srcType_2),
    .io_enq_req_0_bits_ctrl_fuType(lsDq_io_enq_req_0_bits_ctrl_fuType),
    .io_enq_req_0_bits_ctrl_fuOpType(lsDq_io_enq_req_0_bits_ctrl_fuOpType),
    .io_enq_req_0_bits_ctrl_rfWen(lsDq_io_enq_req_0_bits_ctrl_rfWen),
    .io_enq_req_0_bits_ctrl_fpWen(lsDq_io_enq_req_0_bits_ctrl_fpWen),
    .io_enq_req_0_bits_ctrl_selImm(lsDq_io_enq_req_0_bits_ctrl_selImm),
    .io_enq_req_0_bits_ctrl_imm(lsDq_io_enq_req_0_bits_ctrl_imm),
    .io_enq_req_0_bits_ctrl_fpu_isAddSub(lsDq_io_enq_req_0_bits_ctrl_fpu_isAddSub),
    .io_enq_req_0_bits_ctrl_fpu_typeTagIn(lsDq_io_enq_req_0_bits_ctrl_fpu_typeTagIn),
    .io_enq_req_0_bits_ctrl_fpu_typeTagOut(lsDq_io_enq_req_0_bits_ctrl_fpu_typeTagOut),
    .io_enq_req_0_bits_ctrl_fpu_fromInt(lsDq_io_enq_req_0_bits_ctrl_fpu_fromInt),
    .io_enq_req_0_bits_ctrl_fpu_wflags(lsDq_io_enq_req_0_bits_ctrl_fpu_wflags),
    .io_enq_req_0_bits_ctrl_fpu_fpWen(lsDq_io_enq_req_0_bits_ctrl_fpu_fpWen),
    .io_enq_req_0_bits_ctrl_fpu_fmaCmd(lsDq_io_enq_req_0_bits_ctrl_fpu_fmaCmd),
    .io_enq_req_0_bits_ctrl_fpu_div(lsDq_io_enq_req_0_bits_ctrl_fpu_div),
    .io_enq_req_0_bits_ctrl_fpu_sqrt(lsDq_io_enq_req_0_bits_ctrl_fpu_sqrt),
    .io_enq_req_0_bits_ctrl_fpu_fcvt(lsDq_io_enq_req_0_bits_ctrl_fpu_fcvt),
    .io_enq_req_0_bits_ctrl_fpu_typ(lsDq_io_enq_req_0_bits_ctrl_fpu_typ),
    .io_enq_req_0_bits_ctrl_fpu_fmt(lsDq_io_enq_req_0_bits_ctrl_fpu_fmt),
    .io_enq_req_0_bits_ctrl_fpu_ren3(lsDq_io_enq_req_0_bits_ctrl_fpu_ren3),
    .io_enq_req_0_bits_ctrl_fpu_rm(lsDq_io_enq_req_0_bits_ctrl_fpu_rm),
    .io_enq_req_0_bits_psrc_0(lsDq_io_enq_req_0_bits_psrc_0),
    .io_enq_req_0_bits_psrc_1(lsDq_io_enq_req_0_bits_psrc_1),
    .io_enq_req_0_bits_psrc_2(lsDq_io_enq_req_0_bits_psrc_2),
    .io_enq_req_0_bits_pdest(lsDq_io_enq_req_0_bits_pdest),
    .io_enq_req_0_bits_robIdx_flag(lsDq_io_enq_req_0_bits_robIdx_flag),
    .io_enq_req_0_bits_robIdx_value(lsDq_io_enq_req_0_bits_robIdx_value),
    .io_enq_req_1_valid(lsDq_io_enq_req_1_valid),
    .io_enq_req_1_bits_cf_trigger_backendEn_0(lsDq_io_enq_req_1_bits_cf_trigger_backendEn_0),
    .io_enq_req_1_bits_cf_trigger_backendEn_1(lsDq_io_enq_req_1_bits_cf_trigger_backendEn_1),
    .io_enq_req_1_bits_cf_trigger_backendHit_0(lsDq_io_enq_req_1_bits_cf_trigger_backendHit_0),
    .io_enq_req_1_bits_cf_trigger_backendHit_1(lsDq_io_enq_req_1_bits_cf_trigger_backendHit_1),
    .io_enq_req_1_bits_cf_trigger_backendHit_2(lsDq_io_enq_req_1_bits_cf_trigger_backendHit_2),
    .io_enq_req_1_bits_cf_trigger_backendHit_3(lsDq_io_enq_req_1_bits_cf_trigger_backendHit_3),
    .io_enq_req_1_bits_cf_trigger_backendHit_4(lsDq_io_enq_req_1_bits_cf_trigger_backendHit_4),
    .io_enq_req_1_bits_cf_trigger_backendHit_5(lsDq_io_enq_req_1_bits_cf_trigger_backendHit_5),
    .io_enq_req_1_bits_cf_pd_isRVC(lsDq_io_enq_req_1_bits_cf_pd_isRVC),
    .io_enq_req_1_bits_cf_pd_brType(lsDq_io_enq_req_1_bits_cf_pd_brType),
    .io_enq_req_1_bits_cf_pd_isCall(lsDq_io_enq_req_1_bits_cf_pd_isCall),
    .io_enq_req_1_bits_cf_pd_isRet(lsDq_io_enq_req_1_bits_cf_pd_isRet),
    .io_enq_req_1_bits_cf_pred_taken(lsDq_io_enq_req_1_bits_cf_pred_taken),
    .io_enq_req_1_bits_cf_waitForRobIdx_value(lsDq_io_enq_req_1_bits_cf_waitForRobIdx_value),
    .io_enq_req_1_bits_cf_loadWaitBit(lsDq_io_enq_req_1_bits_cf_loadWaitBit),
    .io_enq_req_1_bits_cf_loadWaitStrict(lsDq_io_enq_req_1_bits_cf_loadWaitStrict),
    .io_enq_req_1_bits_cf_ssid(lsDq_io_enq_req_1_bits_cf_ssid),
    .io_enq_req_1_bits_cf_ftqPtr_flag(lsDq_io_enq_req_1_bits_cf_ftqPtr_flag),
    .io_enq_req_1_bits_cf_ftqPtr_value(lsDq_io_enq_req_1_bits_cf_ftqPtr_value),
    .io_enq_req_1_bits_cf_ftqOffset(lsDq_io_enq_req_1_bits_cf_ftqOffset),
    .io_enq_req_1_bits_ctrl_srcType_0(lsDq_io_enq_req_1_bits_ctrl_srcType_0),
    .io_enq_req_1_bits_ctrl_srcType_1(lsDq_io_enq_req_1_bits_ctrl_srcType_1),
    .io_enq_req_1_bits_ctrl_srcType_2(lsDq_io_enq_req_1_bits_ctrl_srcType_2),
    .io_enq_req_1_bits_ctrl_fuType(lsDq_io_enq_req_1_bits_ctrl_fuType),
    .io_enq_req_1_bits_ctrl_fuOpType(lsDq_io_enq_req_1_bits_ctrl_fuOpType),
    .io_enq_req_1_bits_ctrl_rfWen(lsDq_io_enq_req_1_bits_ctrl_rfWen),
    .io_enq_req_1_bits_ctrl_fpWen(lsDq_io_enq_req_1_bits_ctrl_fpWen),
    .io_enq_req_1_bits_ctrl_selImm(lsDq_io_enq_req_1_bits_ctrl_selImm),
    .io_enq_req_1_bits_ctrl_imm(lsDq_io_enq_req_1_bits_ctrl_imm),
    .io_enq_req_1_bits_ctrl_fpu_isAddSub(lsDq_io_enq_req_1_bits_ctrl_fpu_isAddSub),
    .io_enq_req_1_bits_ctrl_fpu_typeTagIn(lsDq_io_enq_req_1_bits_ctrl_fpu_typeTagIn),
    .io_enq_req_1_bits_ctrl_fpu_typeTagOut(lsDq_io_enq_req_1_bits_ctrl_fpu_typeTagOut),
    .io_enq_req_1_bits_ctrl_fpu_fromInt(lsDq_io_enq_req_1_bits_ctrl_fpu_fromInt),
    .io_enq_req_1_bits_ctrl_fpu_wflags(lsDq_io_enq_req_1_bits_ctrl_fpu_wflags),
    .io_enq_req_1_bits_ctrl_fpu_fpWen(lsDq_io_enq_req_1_bits_ctrl_fpu_fpWen),
    .io_enq_req_1_bits_ctrl_fpu_fmaCmd(lsDq_io_enq_req_1_bits_ctrl_fpu_fmaCmd),
    .io_enq_req_1_bits_ctrl_fpu_div(lsDq_io_enq_req_1_bits_ctrl_fpu_div),
    .io_enq_req_1_bits_ctrl_fpu_sqrt(lsDq_io_enq_req_1_bits_ctrl_fpu_sqrt),
    .io_enq_req_1_bits_ctrl_fpu_fcvt(lsDq_io_enq_req_1_bits_ctrl_fpu_fcvt),
    .io_enq_req_1_bits_ctrl_fpu_typ(lsDq_io_enq_req_1_bits_ctrl_fpu_typ),
    .io_enq_req_1_bits_ctrl_fpu_fmt(lsDq_io_enq_req_1_bits_ctrl_fpu_fmt),
    .io_enq_req_1_bits_ctrl_fpu_ren3(lsDq_io_enq_req_1_bits_ctrl_fpu_ren3),
    .io_enq_req_1_bits_ctrl_fpu_rm(lsDq_io_enq_req_1_bits_ctrl_fpu_rm),
    .io_enq_req_1_bits_psrc_0(lsDq_io_enq_req_1_bits_psrc_0),
    .io_enq_req_1_bits_psrc_1(lsDq_io_enq_req_1_bits_psrc_1),
    .io_enq_req_1_bits_psrc_2(lsDq_io_enq_req_1_bits_psrc_2),
    .io_enq_req_1_bits_pdest(lsDq_io_enq_req_1_bits_pdest),
    .io_enq_req_1_bits_robIdx_flag(lsDq_io_enq_req_1_bits_robIdx_flag),
    .io_enq_req_1_bits_robIdx_value(lsDq_io_enq_req_1_bits_robIdx_value),
    .io_enq_req_2_valid(lsDq_io_enq_req_2_valid),
    .io_enq_req_2_bits_cf_trigger_backendEn_0(lsDq_io_enq_req_2_bits_cf_trigger_backendEn_0),
    .io_enq_req_2_bits_cf_trigger_backendEn_1(lsDq_io_enq_req_2_bits_cf_trigger_backendEn_1),
    .io_enq_req_2_bits_cf_trigger_backendHit_0(lsDq_io_enq_req_2_bits_cf_trigger_backendHit_0),
    .io_enq_req_2_bits_cf_trigger_backendHit_1(lsDq_io_enq_req_2_bits_cf_trigger_backendHit_1),
    .io_enq_req_2_bits_cf_trigger_backendHit_2(lsDq_io_enq_req_2_bits_cf_trigger_backendHit_2),
    .io_enq_req_2_bits_cf_trigger_backendHit_3(lsDq_io_enq_req_2_bits_cf_trigger_backendHit_3),
    .io_enq_req_2_bits_cf_trigger_backendHit_4(lsDq_io_enq_req_2_bits_cf_trigger_backendHit_4),
    .io_enq_req_2_bits_cf_trigger_backendHit_5(lsDq_io_enq_req_2_bits_cf_trigger_backendHit_5),
    .io_enq_req_2_bits_cf_pd_isRVC(lsDq_io_enq_req_2_bits_cf_pd_isRVC),
    .io_enq_req_2_bits_cf_pd_brType(lsDq_io_enq_req_2_bits_cf_pd_brType),
    .io_enq_req_2_bits_cf_pd_isCall(lsDq_io_enq_req_2_bits_cf_pd_isCall),
    .io_enq_req_2_bits_cf_pd_isRet(lsDq_io_enq_req_2_bits_cf_pd_isRet),
    .io_enq_req_2_bits_cf_pred_taken(lsDq_io_enq_req_2_bits_cf_pred_taken),
    .io_enq_req_2_bits_cf_waitForRobIdx_value(lsDq_io_enq_req_2_bits_cf_waitForRobIdx_value),
    .io_enq_req_2_bits_cf_loadWaitBit(lsDq_io_enq_req_2_bits_cf_loadWaitBit),
    .io_enq_req_2_bits_cf_loadWaitStrict(lsDq_io_enq_req_2_bits_cf_loadWaitStrict),
    .io_enq_req_2_bits_cf_ssid(lsDq_io_enq_req_2_bits_cf_ssid),
    .io_enq_req_2_bits_cf_ftqPtr_flag(lsDq_io_enq_req_2_bits_cf_ftqPtr_flag),
    .io_enq_req_2_bits_cf_ftqPtr_value(lsDq_io_enq_req_2_bits_cf_ftqPtr_value),
    .io_enq_req_2_bits_cf_ftqOffset(lsDq_io_enq_req_2_bits_cf_ftqOffset),
    .io_enq_req_2_bits_ctrl_srcType_0(lsDq_io_enq_req_2_bits_ctrl_srcType_0),
    .io_enq_req_2_bits_ctrl_srcType_1(lsDq_io_enq_req_2_bits_ctrl_srcType_1),
    .io_enq_req_2_bits_ctrl_srcType_2(lsDq_io_enq_req_2_bits_ctrl_srcType_2),
    .io_enq_req_2_bits_ctrl_fuType(lsDq_io_enq_req_2_bits_ctrl_fuType),
    .io_enq_req_2_bits_ctrl_fuOpType(lsDq_io_enq_req_2_bits_ctrl_fuOpType),
    .io_enq_req_2_bits_ctrl_rfWen(lsDq_io_enq_req_2_bits_ctrl_rfWen),
    .io_enq_req_2_bits_ctrl_fpWen(lsDq_io_enq_req_2_bits_ctrl_fpWen),
    .io_enq_req_2_bits_ctrl_selImm(lsDq_io_enq_req_2_bits_ctrl_selImm),
    .io_enq_req_2_bits_ctrl_imm(lsDq_io_enq_req_2_bits_ctrl_imm),
    .io_enq_req_2_bits_ctrl_fpu_isAddSub(lsDq_io_enq_req_2_bits_ctrl_fpu_isAddSub),
    .io_enq_req_2_bits_ctrl_fpu_typeTagIn(lsDq_io_enq_req_2_bits_ctrl_fpu_typeTagIn),
    .io_enq_req_2_bits_ctrl_fpu_typeTagOut(lsDq_io_enq_req_2_bits_ctrl_fpu_typeTagOut),
    .io_enq_req_2_bits_ctrl_fpu_fromInt(lsDq_io_enq_req_2_bits_ctrl_fpu_fromInt),
    .io_enq_req_2_bits_ctrl_fpu_wflags(lsDq_io_enq_req_2_bits_ctrl_fpu_wflags),
    .io_enq_req_2_bits_ctrl_fpu_fpWen(lsDq_io_enq_req_2_bits_ctrl_fpu_fpWen),
    .io_enq_req_2_bits_ctrl_fpu_fmaCmd(lsDq_io_enq_req_2_bits_ctrl_fpu_fmaCmd),
    .io_enq_req_2_bits_ctrl_fpu_div(lsDq_io_enq_req_2_bits_ctrl_fpu_div),
    .io_enq_req_2_bits_ctrl_fpu_sqrt(lsDq_io_enq_req_2_bits_ctrl_fpu_sqrt),
    .io_enq_req_2_bits_ctrl_fpu_fcvt(lsDq_io_enq_req_2_bits_ctrl_fpu_fcvt),
    .io_enq_req_2_bits_ctrl_fpu_typ(lsDq_io_enq_req_2_bits_ctrl_fpu_typ),
    .io_enq_req_2_bits_ctrl_fpu_fmt(lsDq_io_enq_req_2_bits_ctrl_fpu_fmt),
    .io_enq_req_2_bits_ctrl_fpu_ren3(lsDq_io_enq_req_2_bits_ctrl_fpu_ren3),
    .io_enq_req_2_bits_ctrl_fpu_rm(lsDq_io_enq_req_2_bits_ctrl_fpu_rm),
    .io_enq_req_2_bits_psrc_0(lsDq_io_enq_req_2_bits_psrc_0),
    .io_enq_req_2_bits_psrc_1(lsDq_io_enq_req_2_bits_psrc_1),
    .io_enq_req_2_bits_psrc_2(lsDq_io_enq_req_2_bits_psrc_2),
    .io_enq_req_2_bits_pdest(lsDq_io_enq_req_2_bits_pdest),
    .io_enq_req_2_bits_robIdx_flag(lsDq_io_enq_req_2_bits_robIdx_flag),
    .io_enq_req_2_bits_robIdx_value(lsDq_io_enq_req_2_bits_robIdx_value),
    .io_enq_req_3_valid(lsDq_io_enq_req_3_valid),
    .io_enq_req_3_bits_cf_trigger_backendEn_0(lsDq_io_enq_req_3_bits_cf_trigger_backendEn_0),
    .io_enq_req_3_bits_cf_trigger_backendEn_1(lsDq_io_enq_req_3_bits_cf_trigger_backendEn_1),
    .io_enq_req_3_bits_cf_trigger_backendHit_0(lsDq_io_enq_req_3_bits_cf_trigger_backendHit_0),
    .io_enq_req_3_bits_cf_trigger_backendHit_1(lsDq_io_enq_req_3_bits_cf_trigger_backendHit_1),
    .io_enq_req_3_bits_cf_trigger_backendHit_2(lsDq_io_enq_req_3_bits_cf_trigger_backendHit_2),
    .io_enq_req_3_bits_cf_trigger_backendHit_3(lsDq_io_enq_req_3_bits_cf_trigger_backendHit_3),
    .io_enq_req_3_bits_cf_trigger_backendHit_4(lsDq_io_enq_req_3_bits_cf_trigger_backendHit_4),
    .io_enq_req_3_bits_cf_trigger_backendHit_5(lsDq_io_enq_req_3_bits_cf_trigger_backendHit_5),
    .io_enq_req_3_bits_cf_pd_isRVC(lsDq_io_enq_req_3_bits_cf_pd_isRVC),
    .io_enq_req_3_bits_cf_pd_brType(lsDq_io_enq_req_3_bits_cf_pd_brType),
    .io_enq_req_3_bits_cf_pd_isCall(lsDq_io_enq_req_3_bits_cf_pd_isCall),
    .io_enq_req_3_bits_cf_pd_isRet(lsDq_io_enq_req_3_bits_cf_pd_isRet),
    .io_enq_req_3_bits_cf_pred_taken(lsDq_io_enq_req_3_bits_cf_pred_taken),
    .io_enq_req_3_bits_cf_waitForRobIdx_value(lsDq_io_enq_req_3_bits_cf_waitForRobIdx_value),
    .io_enq_req_3_bits_cf_loadWaitBit(lsDq_io_enq_req_3_bits_cf_loadWaitBit),
    .io_enq_req_3_bits_cf_loadWaitStrict(lsDq_io_enq_req_3_bits_cf_loadWaitStrict),
    .io_enq_req_3_bits_cf_ssid(lsDq_io_enq_req_3_bits_cf_ssid),
    .io_enq_req_3_bits_cf_ftqPtr_flag(lsDq_io_enq_req_3_bits_cf_ftqPtr_flag),
    .io_enq_req_3_bits_cf_ftqPtr_value(lsDq_io_enq_req_3_bits_cf_ftqPtr_value),
    .io_enq_req_3_bits_cf_ftqOffset(lsDq_io_enq_req_3_bits_cf_ftqOffset),
    .io_enq_req_3_bits_ctrl_srcType_0(lsDq_io_enq_req_3_bits_ctrl_srcType_0),
    .io_enq_req_3_bits_ctrl_srcType_1(lsDq_io_enq_req_3_bits_ctrl_srcType_1),
    .io_enq_req_3_bits_ctrl_srcType_2(lsDq_io_enq_req_3_bits_ctrl_srcType_2),
    .io_enq_req_3_bits_ctrl_fuType(lsDq_io_enq_req_3_bits_ctrl_fuType),
    .io_enq_req_3_bits_ctrl_fuOpType(lsDq_io_enq_req_3_bits_ctrl_fuOpType),
    .io_enq_req_3_bits_ctrl_rfWen(lsDq_io_enq_req_3_bits_ctrl_rfWen),
    .io_enq_req_3_bits_ctrl_fpWen(lsDq_io_enq_req_3_bits_ctrl_fpWen),
    .io_enq_req_3_bits_ctrl_selImm(lsDq_io_enq_req_3_bits_ctrl_selImm),
    .io_enq_req_3_bits_ctrl_imm(lsDq_io_enq_req_3_bits_ctrl_imm),
    .io_enq_req_3_bits_ctrl_fpu_isAddSub(lsDq_io_enq_req_3_bits_ctrl_fpu_isAddSub),
    .io_enq_req_3_bits_ctrl_fpu_typeTagIn(lsDq_io_enq_req_3_bits_ctrl_fpu_typeTagIn),
    .io_enq_req_3_bits_ctrl_fpu_typeTagOut(lsDq_io_enq_req_3_bits_ctrl_fpu_typeTagOut),
    .io_enq_req_3_bits_ctrl_fpu_fromInt(lsDq_io_enq_req_3_bits_ctrl_fpu_fromInt),
    .io_enq_req_3_bits_ctrl_fpu_wflags(lsDq_io_enq_req_3_bits_ctrl_fpu_wflags),
    .io_enq_req_3_bits_ctrl_fpu_fpWen(lsDq_io_enq_req_3_bits_ctrl_fpu_fpWen),
    .io_enq_req_3_bits_ctrl_fpu_fmaCmd(lsDq_io_enq_req_3_bits_ctrl_fpu_fmaCmd),
    .io_enq_req_3_bits_ctrl_fpu_div(lsDq_io_enq_req_3_bits_ctrl_fpu_div),
    .io_enq_req_3_bits_ctrl_fpu_sqrt(lsDq_io_enq_req_3_bits_ctrl_fpu_sqrt),
    .io_enq_req_3_bits_ctrl_fpu_fcvt(lsDq_io_enq_req_3_bits_ctrl_fpu_fcvt),
    .io_enq_req_3_bits_ctrl_fpu_typ(lsDq_io_enq_req_3_bits_ctrl_fpu_typ),
    .io_enq_req_3_bits_ctrl_fpu_fmt(lsDq_io_enq_req_3_bits_ctrl_fpu_fmt),
    .io_enq_req_3_bits_ctrl_fpu_ren3(lsDq_io_enq_req_3_bits_ctrl_fpu_ren3),
    .io_enq_req_3_bits_ctrl_fpu_rm(lsDq_io_enq_req_3_bits_ctrl_fpu_rm),
    .io_enq_req_3_bits_psrc_0(lsDq_io_enq_req_3_bits_psrc_0),
    .io_enq_req_3_bits_psrc_1(lsDq_io_enq_req_3_bits_psrc_1),
    .io_enq_req_3_bits_psrc_2(lsDq_io_enq_req_3_bits_psrc_2),
    .io_enq_req_3_bits_pdest(lsDq_io_enq_req_3_bits_pdest),
    .io_enq_req_3_bits_robIdx_flag(lsDq_io_enq_req_3_bits_robIdx_flag),
    .io_enq_req_3_bits_robIdx_value(lsDq_io_enq_req_3_bits_robIdx_value),
    .io_deq_0_ready(lsDq_io_deq_0_ready),
    .io_deq_0_valid(lsDq_io_deq_0_valid),
    .io_deq_0_bits_cf_trigger_backendEn_0(lsDq_io_deq_0_bits_cf_trigger_backendEn_0),
    .io_deq_0_bits_cf_trigger_backendEn_1(lsDq_io_deq_0_bits_cf_trigger_backendEn_1),
    .io_deq_0_bits_cf_trigger_backendHit_0(lsDq_io_deq_0_bits_cf_trigger_backendHit_0),
    .io_deq_0_bits_cf_trigger_backendHit_1(lsDq_io_deq_0_bits_cf_trigger_backendHit_1),
    .io_deq_0_bits_cf_trigger_backendHit_2(lsDq_io_deq_0_bits_cf_trigger_backendHit_2),
    .io_deq_0_bits_cf_trigger_backendHit_3(lsDq_io_deq_0_bits_cf_trigger_backendHit_3),
    .io_deq_0_bits_cf_trigger_backendHit_4(lsDq_io_deq_0_bits_cf_trigger_backendHit_4),
    .io_deq_0_bits_cf_trigger_backendHit_5(lsDq_io_deq_0_bits_cf_trigger_backendHit_5),
    .io_deq_0_bits_cf_pd_isRVC(lsDq_io_deq_0_bits_cf_pd_isRVC),
    .io_deq_0_bits_cf_pd_brType(lsDq_io_deq_0_bits_cf_pd_brType),
    .io_deq_0_bits_cf_pd_isCall(lsDq_io_deq_0_bits_cf_pd_isCall),
    .io_deq_0_bits_cf_pd_isRet(lsDq_io_deq_0_bits_cf_pd_isRet),
    .io_deq_0_bits_cf_pred_taken(lsDq_io_deq_0_bits_cf_pred_taken),
    .io_deq_0_bits_cf_waitForRobIdx_value(lsDq_io_deq_0_bits_cf_waitForRobIdx_value),
    .io_deq_0_bits_cf_loadWaitBit(lsDq_io_deq_0_bits_cf_loadWaitBit),
    .io_deq_0_bits_cf_loadWaitStrict(lsDq_io_deq_0_bits_cf_loadWaitStrict),
    .io_deq_0_bits_cf_ssid(lsDq_io_deq_0_bits_cf_ssid),
    .io_deq_0_bits_cf_ftqPtr_flag(lsDq_io_deq_0_bits_cf_ftqPtr_flag),
    .io_deq_0_bits_cf_ftqPtr_value(lsDq_io_deq_0_bits_cf_ftqPtr_value),
    .io_deq_0_bits_cf_ftqOffset(lsDq_io_deq_0_bits_cf_ftqOffset),
    .io_deq_0_bits_ctrl_srcType_0(lsDq_io_deq_0_bits_ctrl_srcType_0),
    .io_deq_0_bits_ctrl_srcType_1(lsDq_io_deq_0_bits_ctrl_srcType_1),
    .io_deq_0_bits_ctrl_srcType_2(lsDq_io_deq_0_bits_ctrl_srcType_2),
    .io_deq_0_bits_ctrl_fuType(lsDq_io_deq_0_bits_ctrl_fuType),
    .io_deq_0_bits_ctrl_fuOpType(lsDq_io_deq_0_bits_ctrl_fuOpType),
    .io_deq_0_bits_ctrl_rfWen(lsDq_io_deq_0_bits_ctrl_rfWen),
    .io_deq_0_bits_ctrl_fpWen(lsDq_io_deq_0_bits_ctrl_fpWen),
    .io_deq_0_bits_ctrl_selImm(lsDq_io_deq_0_bits_ctrl_selImm),
    .io_deq_0_bits_ctrl_imm(lsDq_io_deq_0_bits_ctrl_imm),
    .io_deq_0_bits_ctrl_fpu_isAddSub(lsDq_io_deq_0_bits_ctrl_fpu_isAddSub),
    .io_deq_0_bits_ctrl_fpu_typeTagIn(lsDq_io_deq_0_bits_ctrl_fpu_typeTagIn),
    .io_deq_0_bits_ctrl_fpu_typeTagOut(lsDq_io_deq_0_bits_ctrl_fpu_typeTagOut),
    .io_deq_0_bits_ctrl_fpu_fromInt(lsDq_io_deq_0_bits_ctrl_fpu_fromInt),
    .io_deq_0_bits_ctrl_fpu_wflags(lsDq_io_deq_0_bits_ctrl_fpu_wflags),
    .io_deq_0_bits_ctrl_fpu_fpWen(lsDq_io_deq_0_bits_ctrl_fpu_fpWen),
    .io_deq_0_bits_ctrl_fpu_fmaCmd(lsDq_io_deq_0_bits_ctrl_fpu_fmaCmd),
    .io_deq_0_bits_ctrl_fpu_div(lsDq_io_deq_0_bits_ctrl_fpu_div),
    .io_deq_0_bits_ctrl_fpu_sqrt(lsDq_io_deq_0_bits_ctrl_fpu_sqrt),
    .io_deq_0_bits_ctrl_fpu_fcvt(lsDq_io_deq_0_bits_ctrl_fpu_fcvt),
    .io_deq_0_bits_ctrl_fpu_typ(lsDq_io_deq_0_bits_ctrl_fpu_typ),
    .io_deq_0_bits_ctrl_fpu_fmt(lsDq_io_deq_0_bits_ctrl_fpu_fmt),
    .io_deq_0_bits_ctrl_fpu_ren3(lsDq_io_deq_0_bits_ctrl_fpu_ren3),
    .io_deq_0_bits_ctrl_fpu_rm(lsDq_io_deq_0_bits_ctrl_fpu_rm),
    .io_deq_0_bits_psrc_0(lsDq_io_deq_0_bits_psrc_0),
    .io_deq_0_bits_psrc_1(lsDq_io_deq_0_bits_psrc_1),
    .io_deq_0_bits_psrc_2(lsDq_io_deq_0_bits_psrc_2),
    .io_deq_0_bits_pdest(lsDq_io_deq_0_bits_pdest),
    .io_deq_0_bits_robIdx_flag(lsDq_io_deq_0_bits_robIdx_flag),
    .io_deq_0_bits_robIdx_value(lsDq_io_deq_0_bits_robIdx_value),
    .io_deq_0_bits_lqIdx_flag(lsDq_io_deq_0_bits_lqIdx_flag),
    .io_deq_0_bits_lqIdx_value(lsDq_io_deq_0_bits_lqIdx_value),
    .io_deq_0_bits_sqIdx_flag(lsDq_io_deq_0_bits_sqIdx_flag),
    .io_deq_0_bits_sqIdx_value(lsDq_io_deq_0_bits_sqIdx_value),
    .io_deq_1_ready(lsDq_io_deq_1_ready),
    .io_deq_1_valid(lsDq_io_deq_1_valid),
    .io_deq_1_bits_cf_trigger_backendEn_0(lsDq_io_deq_1_bits_cf_trigger_backendEn_0),
    .io_deq_1_bits_cf_trigger_backendEn_1(lsDq_io_deq_1_bits_cf_trigger_backendEn_1),
    .io_deq_1_bits_cf_trigger_backendHit_0(lsDq_io_deq_1_bits_cf_trigger_backendHit_0),
    .io_deq_1_bits_cf_trigger_backendHit_1(lsDq_io_deq_1_bits_cf_trigger_backendHit_1),
    .io_deq_1_bits_cf_trigger_backendHit_2(lsDq_io_deq_1_bits_cf_trigger_backendHit_2),
    .io_deq_1_bits_cf_trigger_backendHit_3(lsDq_io_deq_1_bits_cf_trigger_backendHit_3),
    .io_deq_1_bits_cf_trigger_backendHit_4(lsDq_io_deq_1_bits_cf_trigger_backendHit_4),
    .io_deq_1_bits_cf_trigger_backendHit_5(lsDq_io_deq_1_bits_cf_trigger_backendHit_5),
    .io_deq_1_bits_cf_pd_isRVC(lsDq_io_deq_1_bits_cf_pd_isRVC),
    .io_deq_1_bits_cf_pd_brType(lsDq_io_deq_1_bits_cf_pd_brType),
    .io_deq_1_bits_cf_pd_isCall(lsDq_io_deq_1_bits_cf_pd_isCall),
    .io_deq_1_bits_cf_pd_isRet(lsDq_io_deq_1_bits_cf_pd_isRet),
    .io_deq_1_bits_cf_pred_taken(lsDq_io_deq_1_bits_cf_pred_taken),
    .io_deq_1_bits_cf_waitForRobIdx_value(lsDq_io_deq_1_bits_cf_waitForRobIdx_value),
    .io_deq_1_bits_cf_loadWaitBit(lsDq_io_deq_1_bits_cf_loadWaitBit),
    .io_deq_1_bits_cf_loadWaitStrict(lsDq_io_deq_1_bits_cf_loadWaitStrict),
    .io_deq_1_bits_cf_ssid(lsDq_io_deq_1_bits_cf_ssid),
    .io_deq_1_bits_cf_ftqPtr_flag(lsDq_io_deq_1_bits_cf_ftqPtr_flag),
    .io_deq_1_bits_cf_ftqPtr_value(lsDq_io_deq_1_bits_cf_ftqPtr_value),
    .io_deq_1_bits_cf_ftqOffset(lsDq_io_deq_1_bits_cf_ftqOffset),
    .io_deq_1_bits_ctrl_srcType_0(lsDq_io_deq_1_bits_ctrl_srcType_0),
    .io_deq_1_bits_ctrl_srcType_1(lsDq_io_deq_1_bits_ctrl_srcType_1),
    .io_deq_1_bits_ctrl_srcType_2(lsDq_io_deq_1_bits_ctrl_srcType_2),
    .io_deq_1_bits_ctrl_fuType(lsDq_io_deq_1_bits_ctrl_fuType),
    .io_deq_1_bits_ctrl_fuOpType(lsDq_io_deq_1_bits_ctrl_fuOpType),
    .io_deq_1_bits_ctrl_rfWen(lsDq_io_deq_1_bits_ctrl_rfWen),
    .io_deq_1_bits_ctrl_fpWen(lsDq_io_deq_1_bits_ctrl_fpWen),
    .io_deq_1_bits_ctrl_selImm(lsDq_io_deq_1_bits_ctrl_selImm),
    .io_deq_1_bits_ctrl_imm(lsDq_io_deq_1_bits_ctrl_imm),
    .io_deq_1_bits_ctrl_fpu_isAddSub(lsDq_io_deq_1_bits_ctrl_fpu_isAddSub),
    .io_deq_1_bits_ctrl_fpu_typeTagIn(lsDq_io_deq_1_bits_ctrl_fpu_typeTagIn),
    .io_deq_1_bits_ctrl_fpu_typeTagOut(lsDq_io_deq_1_bits_ctrl_fpu_typeTagOut),
    .io_deq_1_bits_ctrl_fpu_fromInt(lsDq_io_deq_1_bits_ctrl_fpu_fromInt),
    .io_deq_1_bits_ctrl_fpu_wflags(lsDq_io_deq_1_bits_ctrl_fpu_wflags),
    .io_deq_1_bits_ctrl_fpu_fpWen(lsDq_io_deq_1_bits_ctrl_fpu_fpWen),
    .io_deq_1_bits_ctrl_fpu_fmaCmd(lsDq_io_deq_1_bits_ctrl_fpu_fmaCmd),
    .io_deq_1_bits_ctrl_fpu_div(lsDq_io_deq_1_bits_ctrl_fpu_div),
    .io_deq_1_bits_ctrl_fpu_sqrt(lsDq_io_deq_1_bits_ctrl_fpu_sqrt),
    .io_deq_1_bits_ctrl_fpu_fcvt(lsDq_io_deq_1_bits_ctrl_fpu_fcvt),
    .io_deq_1_bits_ctrl_fpu_typ(lsDq_io_deq_1_bits_ctrl_fpu_typ),
    .io_deq_1_bits_ctrl_fpu_fmt(lsDq_io_deq_1_bits_ctrl_fpu_fmt),
    .io_deq_1_bits_ctrl_fpu_ren3(lsDq_io_deq_1_bits_ctrl_fpu_ren3),
    .io_deq_1_bits_ctrl_fpu_rm(lsDq_io_deq_1_bits_ctrl_fpu_rm),
    .io_deq_1_bits_psrc_0(lsDq_io_deq_1_bits_psrc_0),
    .io_deq_1_bits_psrc_1(lsDq_io_deq_1_bits_psrc_1),
    .io_deq_1_bits_psrc_2(lsDq_io_deq_1_bits_psrc_2),
    .io_deq_1_bits_pdest(lsDq_io_deq_1_bits_pdest),
    .io_deq_1_bits_robIdx_flag(lsDq_io_deq_1_bits_robIdx_flag),
    .io_deq_1_bits_robIdx_value(lsDq_io_deq_1_bits_robIdx_value),
    .io_deq_1_bits_lqIdx_flag(lsDq_io_deq_1_bits_lqIdx_flag),
    .io_deq_1_bits_lqIdx_value(lsDq_io_deq_1_bits_lqIdx_value),
    .io_deq_1_bits_sqIdx_flag(lsDq_io_deq_1_bits_sqIdx_flag),
    .io_deq_1_bits_sqIdx_value(lsDq_io_deq_1_bits_sqIdx_value),
    .io_deq_2_ready(lsDq_io_deq_2_ready),
    .io_deq_2_valid(lsDq_io_deq_2_valid),
    .io_deq_2_bits_cf_trigger_backendEn_0(lsDq_io_deq_2_bits_cf_trigger_backendEn_0),
    .io_deq_2_bits_cf_trigger_backendEn_1(lsDq_io_deq_2_bits_cf_trigger_backendEn_1),
    .io_deq_2_bits_cf_trigger_backendHit_0(lsDq_io_deq_2_bits_cf_trigger_backendHit_0),
    .io_deq_2_bits_cf_trigger_backendHit_1(lsDq_io_deq_2_bits_cf_trigger_backendHit_1),
    .io_deq_2_bits_cf_trigger_backendHit_2(lsDq_io_deq_2_bits_cf_trigger_backendHit_2),
    .io_deq_2_bits_cf_trigger_backendHit_3(lsDq_io_deq_2_bits_cf_trigger_backendHit_3),
    .io_deq_2_bits_cf_trigger_backendHit_4(lsDq_io_deq_2_bits_cf_trigger_backendHit_4),
    .io_deq_2_bits_cf_trigger_backendHit_5(lsDq_io_deq_2_bits_cf_trigger_backendHit_5),
    .io_deq_2_bits_cf_pd_isRVC(lsDq_io_deq_2_bits_cf_pd_isRVC),
    .io_deq_2_bits_cf_pd_brType(lsDq_io_deq_2_bits_cf_pd_brType),
    .io_deq_2_bits_cf_pd_isCall(lsDq_io_deq_2_bits_cf_pd_isCall),
    .io_deq_2_bits_cf_pd_isRet(lsDq_io_deq_2_bits_cf_pd_isRet),
    .io_deq_2_bits_cf_pred_taken(lsDq_io_deq_2_bits_cf_pred_taken),
    .io_deq_2_bits_cf_waitForRobIdx_value(lsDq_io_deq_2_bits_cf_waitForRobIdx_value),
    .io_deq_2_bits_cf_loadWaitBit(lsDq_io_deq_2_bits_cf_loadWaitBit),
    .io_deq_2_bits_cf_loadWaitStrict(lsDq_io_deq_2_bits_cf_loadWaitStrict),
    .io_deq_2_bits_cf_ssid(lsDq_io_deq_2_bits_cf_ssid),
    .io_deq_2_bits_cf_ftqPtr_flag(lsDq_io_deq_2_bits_cf_ftqPtr_flag),
    .io_deq_2_bits_cf_ftqPtr_value(lsDq_io_deq_2_bits_cf_ftqPtr_value),
    .io_deq_2_bits_cf_ftqOffset(lsDq_io_deq_2_bits_cf_ftqOffset),
    .io_deq_2_bits_ctrl_srcType_0(lsDq_io_deq_2_bits_ctrl_srcType_0),
    .io_deq_2_bits_ctrl_srcType_1(lsDq_io_deq_2_bits_ctrl_srcType_1),
    .io_deq_2_bits_ctrl_fuType(lsDq_io_deq_2_bits_ctrl_fuType),
    .io_deq_2_bits_ctrl_fuOpType(lsDq_io_deq_2_bits_ctrl_fuOpType),
    .io_deq_2_bits_ctrl_rfWen(lsDq_io_deq_2_bits_ctrl_rfWen),
    .io_deq_2_bits_ctrl_fpWen(lsDq_io_deq_2_bits_ctrl_fpWen),
    .io_deq_2_bits_ctrl_selImm(lsDq_io_deq_2_bits_ctrl_selImm),
    .io_deq_2_bits_ctrl_imm(lsDq_io_deq_2_bits_ctrl_imm),
    .io_deq_2_bits_ctrl_fpu_isAddSub(lsDq_io_deq_2_bits_ctrl_fpu_isAddSub),
    .io_deq_2_bits_ctrl_fpu_typeTagIn(lsDq_io_deq_2_bits_ctrl_fpu_typeTagIn),
    .io_deq_2_bits_ctrl_fpu_typeTagOut(lsDq_io_deq_2_bits_ctrl_fpu_typeTagOut),
    .io_deq_2_bits_ctrl_fpu_fromInt(lsDq_io_deq_2_bits_ctrl_fpu_fromInt),
    .io_deq_2_bits_ctrl_fpu_wflags(lsDq_io_deq_2_bits_ctrl_fpu_wflags),
    .io_deq_2_bits_ctrl_fpu_fpWen(lsDq_io_deq_2_bits_ctrl_fpu_fpWen),
    .io_deq_2_bits_ctrl_fpu_fmaCmd(lsDq_io_deq_2_bits_ctrl_fpu_fmaCmd),
    .io_deq_2_bits_ctrl_fpu_div(lsDq_io_deq_2_bits_ctrl_fpu_div),
    .io_deq_2_bits_ctrl_fpu_sqrt(lsDq_io_deq_2_bits_ctrl_fpu_sqrt),
    .io_deq_2_bits_ctrl_fpu_fcvt(lsDq_io_deq_2_bits_ctrl_fpu_fcvt),
    .io_deq_2_bits_ctrl_fpu_typ(lsDq_io_deq_2_bits_ctrl_fpu_typ),
    .io_deq_2_bits_ctrl_fpu_fmt(lsDq_io_deq_2_bits_ctrl_fpu_fmt),
    .io_deq_2_bits_ctrl_fpu_ren3(lsDq_io_deq_2_bits_ctrl_fpu_ren3),
    .io_deq_2_bits_ctrl_fpu_rm(lsDq_io_deq_2_bits_ctrl_fpu_rm),
    .io_deq_2_bits_psrc_0(lsDq_io_deq_2_bits_psrc_0),
    .io_deq_2_bits_psrc_1(lsDq_io_deq_2_bits_psrc_1),
    .io_deq_2_bits_pdest(lsDq_io_deq_2_bits_pdest),
    .io_deq_2_bits_robIdx_flag(lsDq_io_deq_2_bits_robIdx_flag),
    .io_deq_2_bits_robIdx_value(lsDq_io_deq_2_bits_robIdx_value),
    .io_deq_2_bits_lqIdx_flag(lsDq_io_deq_2_bits_lqIdx_flag),
    .io_deq_2_bits_lqIdx_value(lsDq_io_deq_2_bits_lqIdx_value),
    .io_deq_2_bits_sqIdx_flag(lsDq_io_deq_2_bits_sqIdx_flag),
    .io_deq_2_bits_sqIdx_value(lsDq_io_deq_2_bits_sqIdx_value),
    .io_deq_3_ready(lsDq_io_deq_3_ready),
    .io_deq_3_valid(lsDq_io_deq_3_valid),
    .io_deq_3_bits_cf_trigger_backendEn_0(lsDq_io_deq_3_bits_cf_trigger_backendEn_0),
    .io_deq_3_bits_cf_trigger_backendEn_1(lsDq_io_deq_3_bits_cf_trigger_backendEn_1),
    .io_deq_3_bits_cf_trigger_backendHit_0(lsDq_io_deq_3_bits_cf_trigger_backendHit_0),
    .io_deq_3_bits_cf_trigger_backendHit_1(lsDq_io_deq_3_bits_cf_trigger_backendHit_1),
    .io_deq_3_bits_cf_trigger_backendHit_2(lsDq_io_deq_3_bits_cf_trigger_backendHit_2),
    .io_deq_3_bits_cf_trigger_backendHit_3(lsDq_io_deq_3_bits_cf_trigger_backendHit_3),
    .io_deq_3_bits_cf_trigger_backendHit_4(lsDq_io_deq_3_bits_cf_trigger_backendHit_4),
    .io_deq_3_bits_cf_trigger_backendHit_5(lsDq_io_deq_3_bits_cf_trigger_backendHit_5),
    .io_deq_3_bits_cf_pd_isRVC(lsDq_io_deq_3_bits_cf_pd_isRVC),
    .io_deq_3_bits_cf_pd_brType(lsDq_io_deq_3_bits_cf_pd_brType),
    .io_deq_3_bits_cf_pd_isCall(lsDq_io_deq_3_bits_cf_pd_isCall),
    .io_deq_3_bits_cf_pd_isRet(lsDq_io_deq_3_bits_cf_pd_isRet),
    .io_deq_3_bits_cf_pred_taken(lsDq_io_deq_3_bits_cf_pred_taken),
    .io_deq_3_bits_cf_waitForRobIdx_value(lsDq_io_deq_3_bits_cf_waitForRobIdx_value),
    .io_deq_3_bits_cf_loadWaitBit(lsDq_io_deq_3_bits_cf_loadWaitBit),
    .io_deq_3_bits_cf_loadWaitStrict(lsDq_io_deq_3_bits_cf_loadWaitStrict),
    .io_deq_3_bits_cf_ssid(lsDq_io_deq_3_bits_cf_ssid),
    .io_deq_3_bits_cf_ftqPtr_flag(lsDq_io_deq_3_bits_cf_ftqPtr_flag),
    .io_deq_3_bits_cf_ftqPtr_value(lsDq_io_deq_3_bits_cf_ftqPtr_value),
    .io_deq_3_bits_cf_ftqOffset(lsDq_io_deq_3_bits_cf_ftqOffset),
    .io_deq_3_bits_ctrl_srcType_0(lsDq_io_deq_3_bits_ctrl_srcType_0),
    .io_deq_3_bits_ctrl_srcType_1(lsDq_io_deq_3_bits_ctrl_srcType_1),
    .io_deq_3_bits_ctrl_fuType(lsDq_io_deq_3_bits_ctrl_fuType),
    .io_deq_3_bits_ctrl_fuOpType(lsDq_io_deq_3_bits_ctrl_fuOpType),
    .io_deq_3_bits_ctrl_rfWen(lsDq_io_deq_3_bits_ctrl_rfWen),
    .io_deq_3_bits_ctrl_fpWen(lsDq_io_deq_3_bits_ctrl_fpWen),
    .io_deq_3_bits_ctrl_selImm(lsDq_io_deq_3_bits_ctrl_selImm),
    .io_deq_3_bits_ctrl_imm(lsDq_io_deq_3_bits_ctrl_imm),
    .io_deq_3_bits_ctrl_fpu_isAddSub(lsDq_io_deq_3_bits_ctrl_fpu_isAddSub),
    .io_deq_3_bits_ctrl_fpu_typeTagIn(lsDq_io_deq_3_bits_ctrl_fpu_typeTagIn),
    .io_deq_3_bits_ctrl_fpu_typeTagOut(lsDq_io_deq_3_bits_ctrl_fpu_typeTagOut),
    .io_deq_3_bits_ctrl_fpu_fromInt(lsDq_io_deq_3_bits_ctrl_fpu_fromInt),
    .io_deq_3_bits_ctrl_fpu_wflags(lsDq_io_deq_3_bits_ctrl_fpu_wflags),
    .io_deq_3_bits_ctrl_fpu_fpWen(lsDq_io_deq_3_bits_ctrl_fpu_fpWen),
    .io_deq_3_bits_ctrl_fpu_fmaCmd(lsDq_io_deq_3_bits_ctrl_fpu_fmaCmd),
    .io_deq_3_bits_ctrl_fpu_div(lsDq_io_deq_3_bits_ctrl_fpu_div),
    .io_deq_3_bits_ctrl_fpu_sqrt(lsDq_io_deq_3_bits_ctrl_fpu_sqrt),
    .io_deq_3_bits_ctrl_fpu_fcvt(lsDq_io_deq_3_bits_ctrl_fpu_fcvt),
    .io_deq_3_bits_ctrl_fpu_typ(lsDq_io_deq_3_bits_ctrl_fpu_typ),
    .io_deq_3_bits_ctrl_fpu_fmt(lsDq_io_deq_3_bits_ctrl_fpu_fmt),
    .io_deq_3_bits_ctrl_fpu_ren3(lsDq_io_deq_3_bits_ctrl_fpu_ren3),
    .io_deq_3_bits_ctrl_fpu_rm(lsDq_io_deq_3_bits_ctrl_fpu_rm),
    .io_deq_3_bits_psrc_0(lsDq_io_deq_3_bits_psrc_0),
    .io_deq_3_bits_psrc_1(lsDq_io_deq_3_bits_psrc_1),
    .io_deq_3_bits_pdest(lsDq_io_deq_3_bits_pdest),
    .io_deq_3_bits_robIdx_flag(lsDq_io_deq_3_bits_robIdx_flag),
    .io_deq_3_bits_robIdx_value(lsDq_io_deq_3_bits_robIdx_value),
    .io_deq_3_bits_lqIdx_flag(lsDq_io_deq_3_bits_lqIdx_flag),
    .io_deq_3_bits_lqIdx_value(lsDq_io_deq_3_bits_lqIdx_value),
    .io_deq_3_bits_sqIdx_flag(lsDq_io_deq_3_bits_sqIdx_flag),
    .io_deq_3_bits_sqIdx_value(lsDq_io_deq_3_bits_sqIdx_value),
    .io_redirect_valid(lsDq_io_redirect_valid),
    .io_redirect_bits_robIdx_flag(lsDq_io_redirect_bits_robIdx_flag),
    .io_redirect_bits_robIdx_value(lsDq_io_redirect_bits_robIdx_value),
    .io_redirect_bits_level(lsDq_io_redirect_bits_level),
    .io_perf_0_value(lsDq_io_perf_0_value),
    .io_perf_1_value(lsDq_io_perf_1_value),
    .io_perf_2_value(lsDq_io_perf_2_value),
    .io_perf_3_value(lsDq_io_perf_3_value),
    .io_perf_4_value(lsDq_io_perf_4_value),
    .io_perf_5_value(lsDq_io_perf_5_value),
    .io_perf_6_value(lsDq_io_perf_6_value),
    .io_perf_7_value(lsDq_io_perf_7_value)
  );
  RedirectGenerator redirectGen ( // @[CtrlBlock.scala 289:27]
    .clock(redirectGen_clock),
    .reset(redirectGen_reset),
    .io_exuMispredict_0_valid(redirectGen_io_exuMispredict_0_valid),
    .io_exuMispredict_0_bits_uop_cf_pd_isRVC(redirectGen_io_exuMispredict_0_bits_uop_cf_pd_isRVC),
    .io_exuMispredict_0_bits_uop_cf_pd_brType(redirectGen_io_exuMispredict_0_bits_uop_cf_pd_brType),
    .io_exuMispredict_0_bits_uop_cf_pd_isCall(redirectGen_io_exuMispredict_0_bits_uop_cf_pd_isCall),
    .io_exuMispredict_0_bits_uop_cf_pd_isRet(redirectGen_io_exuMispredict_0_bits_uop_cf_pd_isRet),
    .io_exuMispredict_0_bits_uop_ctrl_imm(redirectGen_io_exuMispredict_0_bits_uop_ctrl_imm),
    .io_exuMispredict_0_bits_redirect_robIdx_flag(redirectGen_io_exuMispredict_0_bits_redirect_robIdx_flag),
    .io_exuMispredict_0_bits_redirect_robIdx_value(redirectGen_io_exuMispredict_0_bits_redirect_robIdx_value),
    .io_exuMispredict_0_bits_redirect_ftqIdx_flag(redirectGen_io_exuMispredict_0_bits_redirect_ftqIdx_flag),
    .io_exuMispredict_0_bits_redirect_ftqIdx_value(redirectGen_io_exuMispredict_0_bits_redirect_ftqIdx_value),
    .io_exuMispredict_0_bits_redirect_ftqOffset(redirectGen_io_exuMispredict_0_bits_redirect_ftqOffset),
    .io_exuMispredict_0_bits_redirect_cfiUpdate_target(redirectGen_io_exuMispredict_0_bits_redirect_cfiUpdate_target),
    .io_exuMispredict_0_bits_redirect_cfiUpdate_isMisPred(
      redirectGen_io_exuMispredict_0_bits_redirect_cfiUpdate_isMisPred),
    .io_exuMispredict_1_valid(redirectGen_io_exuMispredict_1_valid),
    .io_exuMispredict_1_bits_uop_cf_pd_isRVC(redirectGen_io_exuMispredict_1_bits_uop_cf_pd_isRVC),
    .io_exuMispredict_1_bits_uop_cf_pd_brType(redirectGen_io_exuMispredict_1_bits_uop_cf_pd_brType),
    .io_exuMispredict_1_bits_uop_cf_pd_isCall(redirectGen_io_exuMispredict_1_bits_uop_cf_pd_isCall),
    .io_exuMispredict_1_bits_uop_cf_pd_isRet(redirectGen_io_exuMispredict_1_bits_uop_cf_pd_isRet),
    .io_exuMispredict_1_bits_uop_ctrl_imm(redirectGen_io_exuMispredict_1_bits_uop_ctrl_imm),
    .io_exuMispredict_1_bits_redirect_robIdx_flag(redirectGen_io_exuMispredict_1_bits_redirect_robIdx_flag),
    .io_exuMispredict_1_bits_redirect_robIdx_value(redirectGen_io_exuMispredict_1_bits_redirect_robIdx_value),
    .io_exuMispredict_1_bits_redirect_ftqIdx_flag(redirectGen_io_exuMispredict_1_bits_redirect_ftqIdx_flag),
    .io_exuMispredict_1_bits_redirect_ftqIdx_value(redirectGen_io_exuMispredict_1_bits_redirect_ftqIdx_value),
    .io_exuMispredict_1_bits_redirect_ftqOffset(redirectGen_io_exuMispredict_1_bits_redirect_ftqOffset),
    .io_exuMispredict_1_bits_redirect_cfiUpdate_taken(redirectGen_io_exuMispredict_1_bits_redirect_cfiUpdate_taken),
    .io_exuMispredict_1_bits_redirect_cfiUpdate_isMisPred(
      redirectGen_io_exuMispredict_1_bits_redirect_cfiUpdate_isMisPred),
    .io_exuMispredict_2_valid(redirectGen_io_exuMispredict_2_valid),
    .io_exuMispredict_2_bits_uop_cf_pd_isRVC(redirectGen_io_exuMispredict_2_bits_uop_cf_pd_isRVC),
    .io_exuMispredict_2_bits_uop_cf_pd_brType(redirectGen_io_exuMispredict_2_bits_uop_cf_pd_brType),
    .io_exuMispredict_2_bits_uop_cf_pd_isCall(redirectGen_io_exuMispredict_2_bits_uop_cf_pd_isCall),
    .io_exuMispredict_2_bits_uop_cf_pd_isRet(redirectGen_io_exuMispredict_2_bits_uop_cf_pd_isRet),
    .io_exuMispredict_2_bits_uop_ctrl_imm(redirectGen_io_exuMispredict_2_bits_uop_ctrl_imm),
    .io_exuMispredict_2_bits_redirect_robIdx_flag(redirectGen_io_exuMispredict_2_bits_redirect_robIdx_flag),
    .io_exuMispredict_2_bits_redirect_robIdx_value(redirectGen_io_exuMispredict_2_bits_redirect_robIdx_value),
    .io_exuMispredict_2_bits_redirect_ftqIdx_flag(redirectGen_io_exuMispredict_2_bits_redirect_ftqIdx_flag),
    .io_exuMispredict_2_bits_redirect_ftqIdx_value(redirectGen_io_exuMispredict_2_bits_redirect_ftqIdx_value),
    .io_exuMispredict_2_bits_redirect_ftqOffset(redirectGen_io_exuMispredict_2_bits_redirect_ftqOffset),
    .io_exuMispredict_2_bits_redirect_cfiUpdate_taken(redirectGen_io_exuMispredict_2_bits_redirect_cfiUpdate_taken),
    .io_exuMispredict_2_bits_redirect_cfiUpdate_isMisPred(
      redirectGen_io_exuMispredict_2_bits_redirect_cfiUpdate_isMisPred),
    .io_exuMispredict_3_valid(redirectGen_io_exuMispredict_3_valid),
    .io_exuMispredict_3_bits_uop_cf_pd_isRVC(redirectGen_io_exuMispredict_3_bits_uop_cf_pd_isRVC),
    .io_exuMispredict_3_bits_uop_cf_pd_brType(redirectGen_io_exuMispredict_3_bits_uop_cf_pd_brType),
    .io_exuMispredict_3_bits_uop_cf_pd_isCall(redirectGen_io_exuMispredict_3_bits_uop_cf_pd_isCall),
    .io_exuMispredict_3_bits_uop_cf_pd_isRet(redirectGen_io_exuMispredict_3_bits_uop_cf_pd_isRet),
    .io_exuMispredict_3_bits_uop_ctrl_imm(redirectGen_io_exuMispredict_3_bits_uop_ctrl_imm),
    .io_exuMispredict_3_bits_redirect_robIdx_flag(redirectGen_io_exuMispredict_3_bits_redirect_robIdx_flag),
    .io_exuMispredict_3_bits_redirect_robIdx_value(redirectGen_io_exuMispredict_3_bits_redirect_robIdx_value),
    .io_exuMispredict_3_bits_redirect_ftqIdx_flag(redirectGen_io_exuMispredict_3_bits_redirect_ftqIdx_flag),
    .io_exuMispredict_3_bits_redirect_ftqIdx_value(redirectGen_io_exuMispredict_3_bits_redirect_ftqIdx_value),
    .io_exuMispredict_3_bits_redirect_ftqOffset(redirectGen_io_exuMispredict_3_bits_redirect_ftqOffset),
    .io_exuMispredict_3_bits_redirect_cfiUpdate_taken(redirectGen_io_exuMispredict_3_bits_redirect_cfiUpdate_taken),
    .io_exuMispredict_3_bits_redirect_cfiUpdate_isMisPred(
      redirectGen_io_exuMispredict_3_bits_redirect_cfiUpdate_isMisPred),
    .io_exuMispredict_4_valid(redirectGen_io_exuMispredict_4_valid),
    .io_exuMispredict_4_bits_uop_cf_pd_isRVC(redirectGen_io_exuMispredict_4_bits_uop_cf_pd_isRVC),
    .io_exuMispredict_4_bits_uop_cf_pd_brType(redirectGen_io_exuMispredict_4_bits_uop_cf_pd_brType),
    .io_exuMispredict_4_bits_uop_cf_pd_isCall(redirectGen_io_exuMispredict_4_bits_uop_cf_pd_isCall),
    .io_exuMispredict_4_bits_uop_cf_pd_isRet(redirectGen_io_exuMispredict_4_bits_uop_cf_pd_isRet),
    .io_exuMispredict_4_bits_uop_ctrl_imm(redirectGen_io_exuMispredict_4_bits_uop_ctrl_imm),
    .io_exuMispredict_4_bits_redirect_robIdx_flag(redirectGen_io_exuMispredict_4_bits_redirect_robIdx_flag),
    .io_exuMispredict_4_bits_redirect_robIdx_value(redirectGen_io_exuMispredict_4_bits_redirect_robIdx_value),
    .io_exuMispredict_4_bits_redirect_ftqIdx_flag(redirectGen_io_exuMispredict_4_bits_redirect_ftqIdx_flag),
    .io_exuMispredict_4_bits_redirect_ftqIdx_value(redirectGen_io_exuMispredict_4_bits_redirect_ftqIdx_value),
    .io_exuMispredict_4_bits_redirect_ftqOffset(redirectGen_io_exuMispredict_4_bits_redirect_ftqOffset),
    .io_exuMispredict_4_bits_redirect_cfiUpdate_taken(redirectGen_io_exuMispredict_4_bits_redirect_cfiUpdate_taken),
    .io_exuMispredict_4_bits_redirect_cfiUpdate_isMisPred(
      redirectGen_io_exuMispredict_4_bits_redirect_cfiUpdate_isMisPred),
    .io_loadReplay_valid(redirectGen_io_loadReplay_valid),
    .io_loadReplay_bits_robIdx_flag(redirectGen_io_loadReplay_bits_robIdx_flag),
    .io_loadReplay_bits_robIdx_value(redirectGen_io_loadReplay_bits_robIdx_value),
    .io_loadReplay_bits_ftqIdx_flag(redirectGen_io_loadReplay_bits_ftqIdx_flag),
    .io_loadReplay_bits_ftqIdx_value(redirectGen_io_loadReplay_bits_ftqIdx_value),
    .io_loadReplay_bits_ftqOffset(redirectGen_io_loadReplay_bits_ftqOffset),
    .io_loadReplay_bits_stFtqIdx_value(redirectGen_io_loadReplay_bits_stFtqIdx_value),
    .io_loadReplay_bits_stFtqOffset(redirectGen_io_loadReplay_bits_stFtqOffset),
    .io_flush(redirectGen_io_flush),
    .io_stage1PcRead_0_ptr_value(redirectGen_io_stage1PcRead_0_ptr_value),
    .io_stage1PcRead_0_offset(redirectGen_io_stage1PcRead_0_offset),
    .io_stage1PcRead_1_ptr_value(redirectGen_io_stage1PcRead_1_ptr_value),
    .io_stage1PcRead_1_offset(redirectGen_io_stage1PcRead_1_offset),
    .io_stage1PcRead_2_ptr_value(redirectGen_io_stage1PcRead_2_ptr_value),
    .io_stage1PcRead_2_offset(redirectGen_io_stage1PcRead_2_offset),
    .io_stage1PcRead_3_ptr_value(redirectGen_io_stage1PcRead_3_ptr_value),
    .io_stage1PcRead_3_offset(redirectGen_io_stage1PcRead_3_offset),
    .io_stage1PcRead_4_ptr_value(redirectGen_io_stage1PcRead_4_ptr_value),
    .io_stage1PcRead_4_offset(redirectGen_io_stage1PcRead_4_offset),
    .io_stage1PcRead_5_ptr_value(redirectGen_io_stage1PcRead_5_ptr_value),
    .io_stage1PcRead_5_offset(redirectGen_io_stage1PcRead_5_offset),
    .io_stage2Redirect_valid(redirectGen_io_stage2Redirect_valid),
    .io_stage2Redirect_bits_robIdx_flag(redirectGen_io_stage2Redirect_bits_robIdx_flag),
    .io_stage2Redirect_bits_robIdx_value(redirectGen_io_stage2Redirect_bits_robIdx_value),
    .io_stage2Redirect_bits_ftqIdx_flag(redirectGen_io_stage2Redirect_bits_ftqIdx_flag),
    .io_stage2Redirect_bits_ftqIdx_value(redirectGen_io_stage2Redirect_bits_ftqIdx_value),
    .io_stage2Redirect_bits_ftqOffset(redirectGen_io_stage2Redirect_bits_ftqOffset),
    .io_stage2Redirect_bits_level(redirectGen_io_stage2Redirect_bits_level),
    .io_stage2Redirect_bits_cfiUpdate_taken(redirectGen_io_stage2Redirect_bits_cfiUpdate_taken),
    .io_stage2Redirect_bits_cfiUpdate_isMisPred(redirectGen_io_stage2Redirect_bits_cfiUpdate_isMisPred),
    .io_memPredUpdate_valid(redirectGen_io_memPredUpdate_valid),
    .io_memPredUpdate_ldpc(redirectGen_io_memPredUpdate_ldpc),
    .io_memPredUpdate_stpc(redirectGen_io_memPredUpdate_stpc),
    .io_memPredPcRead_ptr_value(redirectGen_io_memPredPcRead_ptr_value),
    .io_memPredPcRead_offset(redirectGen_io_memPredPcRead_offset),
    .io_memPredPcRead_data(redirectGen_io_memPredPcRead_data),
    .io_for_frontend_redirect_gen_s1_jumpTarget(redirectGen_io_for_frontend_redirect_gen_s1_jumpTarget),
    .io_for_frontend_redirect_gen_s1_redirect_onehot_0(redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_0),
    .io_for_frontend_redirect_gen_s1_redirect_onehot_1(redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_1),
    .io_for_frontend_redirect_gen_s1_redirect_onehot_2(redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_2),
    .io_for_frontend_redirect_gen_s1_redirect_onehot_3(redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_3),
    .io_for_frontend_redirect_gen_s1_redirect_onehot_4(redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_4),
    .io_for_frontend_redirect_gen_s1_redirect_onehot_5(redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_5),
    .io_for_frontend_redirect_gen_s1_oldest_redirect_bits_cfiUpdate_taken(
      redirectGen_io_for_frontend_redirect_gen_s1_oldest_redirect_bits_cfiUpdate_taken),
    .io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isRVC(
      redirectGen_io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isRVC),
    .io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_brType(
      redirectGen_io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_brType),
    .io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isCall(
      redirectGen_io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isCall),
    .io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isRet(
      redirectGen_io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isRet),
    .io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_ctrl_imm(
      redirectGen_io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_ctrl_imm),
    .io_for_frontend_redirect_gen_s1_real_pc(redirectGen_io_for_frontend_redirect_gen_s1_real_pc)
  );
  DelayN_19 frontendFlushValid_delay ( // @[Hold.scala 94:23]
    .clock(frontendFlushValid_delay_clock),
    .io_in(frontendFlushValid_delay_io_in),
    .io_out(frontendFlushValid_delay_io_out)
  );
  DelayN_29 pc_from_csr_delay ( // @[Hold.scala 94:23]
    .clock(pc_from_csr_delay_clock),
    .io_in(pc_from_csr_delay_io_in),
    .io_out(pc_from_csr_delay_io_out)
  );
  LFST lfst ( // @[CtrlBlock.scala 397:20]
    .clock(lfst_clock),
    .reset(lfst_reset),
    .io_redirect_valid(lfst_io_redirect_valid),
    .io_redirect_bits_robIdx_flag(lfst_io_redirect_bits_robIdx_flag),
    .io_redirect_bits_robIdx_value(lfst_io_redirect_bits_robIdx_value),
    .io_redirect_bits_level(lfst_io_redirect_bits_level),
    .io_dispatch_req_0_valid(lfst_io_dispatch_req_0_valid),
    .io_dispatch_req_0_bits_isstore(lfst_io_dispatch_req_0_bits_isstore),
    .io_dispatch_req_0_bits_ssid(lfst_io_dispatch_req_0_bits_ssid),
    .io_dispatch_req_0_bits_robIdx_flag(lfst_io_dispatch_req_0_bits_robIdx_flag),
    .io_dispatch_req_0_bits_robIdx_value(lfst_io_dispatch_req_0_bits_robIdx_value),
    .io_dispatch_req_1_valid(lfst_io_dispatch_req_1_valid),
    .io_dispatch_req_1_bits_isstore(lfst_io_dispatch_req_1_bits_isstore),
    .io_dispatch_req_1_bits_ssid(lfst_io_dispatch_req_1_bits_ssid),
    .io_dispatch_req_1_bits_robIdx_flag(lfst_io_dispatch_req_1_bits_robIdx_flag),
    .io_dispatch_req_1_bits_robIdx_value(lfst_io_dispatch_req_1_bits_robIdx_value),
    .io_dispatch_req_2_valid(lfst_io_dispatch_req_2_valid),
    .io_dispatch_req_2_bits_isstore(lfst_io_dispatch_req_2_bits_isstore),
    .io_dispatch_req_2_bits_ssid(lfst_io_dispatch_req_2_bits_ssid),
    .io_dispatch_req_2_bits_robIdx_flag(lfst_io_dispatch_req_2_bits_robIdx_flag),
    .io_dispatch_req_2_bits_robIdx_value(lfst_io_dispatch_req_2_bits_robIdx_value),
    .io_dispatch_req_3_valid(lfst_io_dispatch_req_3_valid),
    .io_dispatch_req_3_bits_isstore(lfst_io_dispatch_req_3_bits_isstore),
    .io_dispatch_req_3_bits_ssid(lfst_io_dispatch_req_3_bits_ssid),
    .io_dispatch_req_3_bits_robIdx_flag(lfst_io_dispatch_req_3_bits_robIdx_flag),
    .io_dispatch_req_3_bits_robIdx_value(lfst_io_dispatch_req_3_bits_robIdx_value),
    .io_dispatch_resp_0_bits_shouldWait(lfst_io_dispatch_resp_0_bits_shouldWait),
    .io_dispatch_resp_0_bits_robIdx_value(lfst_io_dispatch_resp_0_bits_robIdx_value),
    .io_dispatch_resp_1_bits_shouldWait(lfst_io_dispatch_resp_1_bits_shouldWait),
    .io_dispatch_resp_1_bits_robIdx_value(lfst_io_dispatch_resp_1_bits_robIdx_value),
    .io_dispatch_resp_2_bits_shouldWait(lfst_io_dispatch_resp_2_bits_shouldWait),
    .io_dispatch_resp_2_bits_robIdx_value(lfst_io_dispatch_resp_2_bits_robIdx_value),
    .io_dispatch_resp_3_bits_shouldWait(lfst_io_dispatch_resp_3_bits_shouldWait),
    .io_dispatch_resp_3_bits_robIdx_value(lfst_io_dispatch_resp_3_bits_robIdx_value),
    .io_storeIssue_0_valid(lfst_io_storeIssue_0_valid),
    .io_storeIssue_0_bits_uop_cf_ssid(lfst_io_storeIssue_0_bits_uop_cf_ssid),
    .io_storeIssue_0_bits_uop_robIdx_value(lfst_io_storeIssue_0_bits_uop_robIdx_value),
    .io_storeIssue_1_valid(lfst_io_storeIssue_1_valid),
    .io_storeIssue_1_bits_uop_cf_ssid(lfst_io_storeIssue_1_bits_uop_cf_ssid),
    .io_storeIssue_1_bits_uop_robIdx_value(lfst_io_storeIssue_1_bits_uop_robIdx_value),
    .io_csrCtrl_lvpred_disable(lfst_io_csrCtrl_lvpred_disable),
    .io_csrCtrl_no_spec_load(lfst_io_csrCtrl_no_spec_load),
    .io_csrCtrl_storeset_wait_store(lfst_io_csrCtrl_storeset_wait_store)
  );
  PipelineConnectModule_27 pipelineConnect ( // @[PipelineConnect.scala 50:33]
    .clock(pipelineConnect_clock),
    .reset(pipelineConnect_reset),
    .io_in_ready(pipelineConnect_io_in_ready),
    .io_in_valid(pipelineConnect_io_in_valid),
    .io_in_bits_cf_foldpc(pipelineConnect_io_in_bits_cf_foldpc),
    .io_in_bits_cf_exceptionVec_1(pipelineConnect_io_in_bits_cf_exceptionVec_1),
    .io_in_bits_cf_exceptionVec_2(pipelineConnect_io_in_bits_cf_exceptionVec_2),
    .io_in_bits_cf_exceptionVec_12(pipelineConnect_io_in_bits_cf_exceptionVec_12),
    .io_in_bits_cf_trigger_frontendHit_0(pipelineConnect_io_in_bits_cf_trigger_frontendHit_0),
    .io_in_bits_cf_trigger_frontendHit_1(pipelineConnect_io_in_bits_cf_trigger_frontendHit_1),
    .io_in_bits_cf_trigger_frontendHit_2(pipelineConnect_io_in_bits_cf_trigger_frontendHit_2),
    .io_in_bits_cf_trigger_frontendHit_3(pipelineConnect_io_in_bits_cf_trigger_frontendHit_3),
    .io_in_bits_cf_trigger_backendEn_0(pipelineConnect_io_in_bits_cf_trigger_backendEn_0),
    .io_in_bits_cf_trigger_backendEn_1(pipelineConnect_io_in_bits_cf_trigger_backendEn_1),
    .io_in_bits_cf_trigger_backendHit_0(pipelineConnect_io_in_bits_cf_trigger_backendHit_0),
    .io_in_bits_cf_trigger_backendHit_1(pipelineConnect_io_in_bits_cf_trigger_backendHit_1),
    .io_in_bits_cf_trigger_backendHit_2(pipelineConnect_io_in_bits_cf_trigger_backendHit_2),
    .io_in_bits_cf_trigger_backendHit_3(pipelineConnect_io_in_bits_cf_trigger_backendHit_3),
    .io_in_bits_cf_trigger_backendHit_4(pipelineConnect_io_in_bits_cf_trigger_backendHit_4),
    .io_in_bits_cf_trigger_backendHit_5(pipelineConnect_io_in_bits_cf_trigger_backendHit_5),
    .io_in_bits_cf_pd_isRVC(pipelineConnect_io_in_bits_cf_pd_isRVC),
    .io_in_bits_cf_pd_brType(pipelineConnect_io_in_bits_cf_pd_brType),
    .io_in_bits_cf_pd_isCall(pipelineConnect_io_in_bits_cf_pd_isCall),
    .io_in_bits_cf_pd_isRet(pipelineConnect_io_in_bits_cf_pd_isRet),
    .io_in_bits_cf_pred_taken(pipelineConnect_io_in_bits_cf_pred_taken),
    .io_in_bits_cf_crossPageIPFFix(pipelineConnect_io_in_bits_cf_crossPageIPFFix),
    .io_in_bits_cf_ftqPtr_flag(pipelineConnect_io_in_bits_cf_ftqPtr_flag),
    .io_in_bits_cf_ftqPtr_value(pipelineConnect_io_in_bits_cf_ftqPtr_value),
    .io_in_bits_cf_ftqOffset(pipelineConnect_io_in_bits_cf_ftqOffset),
    .io_in_bits_ctrl_srcType_0(pipelineConnect_io_in_bits_ctrl_srcType_0),
    .io_in_bits_ctrl_srcType_1(pipelineConnect_io_in_bits_ctrl_srcType_1),
    .io_in_bits_ctrl_srcType_2(pipelineConnect_io_in_bits_ctrl_srcType_2),
    .io_in_bits_ctrl_lsrc_0(pipelineConnect_io_in_bits_ctrl_lsrc_0),
    .io_in_bits_ctrl_lsrc_1(pipelineConnect_io_in_bits_ctrl_lsrc_1),
    .io_in_bits_ctrl_lsrc_2(pipelineConnect_io_in_bits_ctrl_lsrc_2),
    .io_in_bits_ctrl_ldest(pipelineConnect_io_in_bits_ctrl_ldest),
    .io_in_bits_ctrl_fuType(pipelineConnect_io_in_bits_ctrl_fuType),
    .io_in_bits_ctrl_fuOpType(pipelineConnect_io_in_bits_ctrl_fuOpType),
    .io_in_bits_ctrl_rfWen(pipelineConnect_io_in_bits_ctrl_rfWen),
    .io_in_bits_ctrl_fpWen(pipelineConnect_io_in_bits_ctrl_fpWen),
    .io_in_bits_ctrl_isRVCORETrap(pipelineConnect_io_in_bits_ctrl_isRVCORETrap),
    .io_in_bits_ctrl_noSpecExec(pipelineConnect_io_in_bits_ctrl_noSpecExec),
    .io_in_bits_ctrl_blockBackward(pipelineConnect_io_in_bits_ctrl_blockBackward),
    .io_in_bits_ctrl_flushPipe(pipelineConnect_io_in_bits_ctrl_flushPipe),
    .io_in_bits_ctrl_selImm(pipelineConnect_io_in_bits_ctrl_selImm),
    .io_in_bits_ctrl_imm(pipelineConnect_io_in_bits_ctrl_imm),
    .io_in_bits_ctrl_commitType(pipelineConnect_io_in_bits_ctrl_commitType),
    .io_in_bits_ctrl_fpu_isAddSub(pipelineConnect_io_in_bits_ctrl_fpu_isAddSub),
    .io_in_bits_ctrl_fpu_typeTagIn(pipelineConnect_io_in_bits_ctrl_fpu_typeTagIn),
    .io_in_bits_ctrl_fpu_typeTagOut(pipelineConnect_io_in_bits_ctrl_fpu_typeTagOut),
    .io_in_bits_ctrl_fpu_fromInt(pipelineConnect_io_in_bits_ctrl_fpu_fromInt),
    .io_in_bits_ctrl_fpu_wflags(pipelineConnect_io_in_bits_ctrl_fpu_wflags),
    .io_in_bits_ctrl_fpu_fpWen(pipelineConnect_io_in_bits_ctrl_fpu_fpWen),
    .io_in_bits_ctrl_fpu_fmaCmd(pipelineConnect_io_in_bits_ctrl_fpu_fmaCmd),
    .io_in_bits_ctrl_fpu_div(pipelineConnect_io_in_bits_ctrl_fpu_div),
    .io_in_bits_ctrl_fpu_sqrt(pipelineConnect_io_in_bits_ctrl_fpu_sqrt),
    .io_in_bits_ctrl_fpu_fcvt(pipelineConnect_io_in_bits_ctrl_fpu_fcvt),
    .io_in_bits_ctrl_fpu_typ(pipelineConnect_io_in_bits_ctrl_fpu_typ),
    .io_in_bits_ctrl_fpu_fmt(pipelineConnect_io_in_bits_ctrl_fpu_fmt),
    .io_in_bits_ctrl_fpu_ren3(pipelineConnect_io_in_bits_ctrl_fpu_ren3),
    .io_in_bits_ctrl_fpu_rm(pipelineConnect_io_in_bits_ctrl_fpu_rm),
    .io_in_bits_ctrl_isMove(pipelineConnect_io_in_bits_ctrl_isMove),
    .io_out_ready(pipelineConnect_io_out_ready),
    .io_out_valid(pipelineConnect_io_out_valid),
    .io_out_bits_cf_foldpc(pipelineConnect_io_out_bits_cf_foldpc),
    .io_out_bits_cf_exceptionVec_1(pipelineConnect_io_out_bits_cf_exceptionVec_1),
    .io_out_bits_cf_exceptionVec_2(pipelineConnect_io_out_bits_cf_exceptionVec_2),
    .io_out_bits_cf_exceptionVec_12(pipelineConnect_io_out_bits_cf_exceptionVec_12),
    .io_out_bits_cf_trigger_frontendHit_0(pipelineConnect_io_out_bits_cf_trigger_frontendHit_0),
    .io_out_bits_cf_trigger_frontendHit_1(pipelineConnect_io_out_bits_cf_trigger_frontendHit_1),
    .io_out_bits_cf_trigger_frontendHit_2(pipelineConnect_io_out_bits_cf_trigger_frontendHit_2),
    .io_out_bits_cf_trigger_frontendHit_3(pipelineConnect_io_out_bits_cf_trigger_frontendHit_3),
    .io_out_bits_cf_trigger_backendEn_0(pipelineConnect_io_out_bits_cf_trigger_backendEn_0),
    .io_out_bits_cf_trigger_backendEn_1(pipelineConnect_io_out_bits_cf_trigger_backendEn_1),
    .io_out_bits_cf_trigger_backendHit_0(pipelineConnect_io_out_bits_cf_trigger_backendHit_0),
    .io_out_bits_cf_trigger_backendHit_1(pipelineConnect_io_out_bits_cf_trigger_backendHit_1),
    .io_out_bits_cf_trigger_backendHit_2(pipelineConnect_io_out_bits_cf_trigger_backendHit_2),
    .io_out_bits_cf_trigger_backendHit_3(pipelineConnect_io_out_bits_cf_trigger_backendHit_3),
    .io_out_bits_cf_trigger_backendHit_4(pipelineConnect_io_out_bits_cf_trigger_backendHit_4),
    .io_out_bits_cf_trigger_backendHit_5(pipelineConnect_io_out_bits_cf_trigger_backendHit_5),
    .io_out_bits_cf_pd_isRVC(pipelineConnect_io_out_bits_cf_pd_isRVC),
    .io_out_bits_cf_pd_brType(pipelineConnect_io_out_bits_cf_pd_brType),
    .io_out_bits_cf_pd_isCall(pipelineConnect_io_out_bits_cf_pd_isCall),
    .io_out_bits_cf_pd_isRet(pipelineConnect_io_out_bits_cf_pd_isRet),
    .io_out_bits_cf_pred_taken(pipelineConnect_io_out_bits_cf_pred_taken),
    .io_out_bits_cf_crossPageIPFFix(pipelineConnect_io_out_bits_cf_crossPageIPFFix),
    .io_out_bits_cf_ftqPtr_flag(pipelineConnect_io_out_bits_cf_ftqPtr_flag),
    .io_out_bits_cf_ftqPtr_value(pipelineConnect_io_out_bits_cf_ftqPtr_value),
    .io_out_bits_cf_ftqOffset(pipelineConnect_io_out_bits_cf_ftqOffset),
    .io_out_bits_ctrl_srcType_0(pipelineConnect_io_out_bits_ctrl_srcType_0),
    .io_out_bits_ctrl_srcType_1(pipelineConnect_io_out_bits_ctrl_srcType_1),
    .io_out_bits_ctrl_srcType_2(pipelineConnect_io_out_bits_ctrl_srcType_2),
    .io_out_bits_ctrl_lsrc_0(pipelineConnect_io_out_bits_ctrl_lsrc_0),
    .io_out_bits_ctrl_lsrc_1(pipelineConnect_io_out_bits_ctrl_lsrc_1),
    .io_out_bits_ctrl_lsrc_2(pipelineConnect_io_out_bits_ctrl_lsrc_2),
    .io_out_bits_ctrl_ldest(pipelineConnect_io_out_bits_ctrl_ldest),
    .io_out_bits_ctrl_fuType(pipelineConnect_io_out_bits_ctrl_fuType),
    .io_out_bits_ctrl_fuOpType(pipelineConnect_io_out_bits_ctrl_fuOpType),
    .io_out_bits_ctrl_rfWen(pipelineConnect_io_out_bits_ctrl_rfWen),
    .io_out_bits_ctrl_fpWen(pipelineConnect_io_out_bits_ctrl_fpWen),
    .io_out_bits_ctrl_isRVCORETrap(pipelineConnect_io_out_bits_ctrl_isRVCORETrap),
    .io_out_bits_ctrl_noSpecExec(pipelineConnect_io_out_bits_ctrl_noSpecExec),
    .io_out_bits_ctrl_blockBackward(pipelineConnect_io_out_bits_ctrl_blockBackward),
    .io_out_bits_ctrl_flushPipe(pipelineConnect_io_out_bits_ctrl_flushPipe),
    .io_out_bits_ctrl_selImm(pipelineConnect_io_out_bits_ctrl_selImm),
    .io_out_bits_ctrl_imm(pipelineConnect_io_out_bits_ctrl_imm),
    .io_out_bits_ctrl_commitType(pipelineConnect_io_out_bits_ctrl_commitType),
    .io_out_bits_ctrl_fpu_isAddSub(pipelineConnect_io_out_bits_ctrl_fpu_isAddSub),
    .io_out_bits_ctrl_fpu_typeTagIn(pipelineConnect_io_out_bits_ctrl_fpu_typeTagIn),
    .io_out_bits_ctrl_fpu_typeTagOut(pipelineConnect_io_out_bits_ctrl_fpu_typeTagOut),
    .io_out_bits_ctrl_fpu_fromInt(pipelineConnect_io_out_bits_ctrl_fpu_fromInt),
    .io_out_bits_ctrl_fpu_wflags(pipelineConnect_io_out_bits_ctrl_fpu_wflags),
    .io_out_bits_ctrl_fpu_fpWen(pipelineConnect_io_out_bits_ctrl_fpu_fpWen),
    .io_out_bits_ctrl_fpu_fmaCmd(pipelineConnect_io_out_bits_ctrl_fpu_fmaCmd),
    .io_out_bits_ctrl_fpu_div(pipelineConnect_io_out_bits_ctrl_fpu_div),
    .io_out_bits_ctrl_fpu_sqrt(pipelineConnect_io_out_bits_ctrl_fpu_sqrt),
    .io_out_bits_ctrl_fpu_fcvt(pipelineConnect_io_out_bits_ctrl_fpu_fcvt),
    .io_out_bits_ctrl_fpu_typ(pipelineConnect_io_out_bits_ctrl_fpu_typ),
    .io_out_bits_ctrl_fpu_fmt(pipelineConnect_io_out_bits_ctrl_fpu_fmt),
    .io_out_bits_ctrl_fpu_ren3(pipelineConnect_io_out_bits_ctrl_fpu_ren3),
    .io_out_bits_ctrl_fpu_rm(pipelineConnect_io_out_bits_ctrl_fpu_rm),
    .io_out_bits_ctrl_isMove(pipelineConnect_io_out_bits_ctrl_isMove),
    .io_rightOutFire(pipelineConnect_io_rightOutFire),
    .io_isFlush(pipelineConnect_io_isFlush)
  );
  PipelineConnectModule_27 pipelineConnect_1 ( // @[PipelineConnect.scala 50:33]
    .clock(pipelineConnect_1_clock),
    .reset(pipelineConnect_1_reset),
    .io_in_ready(pipelineConnect_1_io_in_ready),
    .io_in_valid(pipelineConnect_1_io_in_valid),
    .io_in_bits_cf_foldpc(pipelineConnect_1_io_in_bits_cf_foldpc),
    .io_in_bits_cf_exceptionVec_1(pipelineConnect_1_io_in_bits_cf_exceptionVec_1),
    .io_in_bits_cf_exceptionVec_2(pipelineConnect_1_io_in_bits_cf_exceptionVec_2),
    .io_in_bits_cf_exceptionVec_12(pipelineConnect_1_io_in_bits_cf_exceptionVec_12),
    .io_in_bits_cf_trigger_frontendHit_0(pipelineConnect_1_io_in_bits_cf_trigger_frontendHit_0),
    .io_in_bits_cf_trigger_frontendHit_1(pipelineConnect_1_io_in_bits_cf_trigger_frontendHit_1),
    .io_in_bits_cf_trigger_frontendHit_2(pipelineConnect_1_io_in_bits_cf_trigger_frontendHit_2),
    .io_in_bits_cf_trigger_frontendHit_3(pipelineConnect_1_io_in_bits_cf_trigger_frontendHit_3),
    .io_in_bits_cf_trigger_backendEn_0(pipelineConnect_1_io_in_bits_cf_trigger_backendEn_0),
    .io_in_bits_cf_trigger_backendEn_1(pipelineConnect_1_io_in_bits_cf_trigger_backendEn_1),
    .io_in_bits_cf_trigger_backendHit_0(pipelineConnect_1_io_in_bits_cf_trigger_backendHit_0),
    .io_in_bits_cf_trigger_backendHit_1(pipelineConnect_1_io_in_bits_cf_trigger_backendHit_1),
    .io_in_bits_cf_trigger_backendHit_2(pipelineConnect_1_io_in_bits_cf_trigger_backendHit_2),
    .io_in_bits_cf_trigger_backendHit_3(pipelineConnect_1_io_in_bits_cf_trigger_backendHit_3),
    .io_in_bits_cf_trigger_backendHit_4(pipelineConnect_1_io_in_bits_cf_trigger_backendHit_4),
    .io_in_bits_cf_trigger_backendHit_5(pipelineConnect_1_io_in_bits_cf_trigger_backendHit_5),
    .io_in_bits_cf_pd_isRVC(pipelineConnect_1_io_in_bits_cf_pd_isRVC),
    .io_in_bits_cf_pd_brType(pipelineConnect_1_io_in_bits_cf_pd_brType),
    .io_in_bits_cf_pd_isCall(pipelineConnect_1_io_in_bits_cf_pd_isCall),
    .io_in_bits_cf_pd_isRet(pipelineConnect_1_io_in_bits_cf_pd_isRet),
    .io_in_bits_cf_pred_taken(pipelineConnect_1_io_in_bits_cf_pred_taken),
    .io_in_bits_cf_crossPageIPFFix(pipelineConnect_1_io_in_bits_cf_crossPageIPFFix),
    .io_in_bits_cf_ftqPtr_flag(pipelineConnect_1_io_in_bits_cf_ftqPtr_flag),
    .io_in_bits_cf_ftqPtr_value(pipelineConnect_1_io_in_bits_cf_ftqPtr_value),
    .io_in_bits_cf_ftqOffset(pipelineConnect_1_io_in_bits_cf_ftqOffset),
    .io_in_bits_ctrl_srcType_0(pipelineConnect_1_io_in_bits_ctrl_srcType_0),
    .io_in_bits_ctrl_srcType_1(pipelineConnect_1_io_in_bits_ctrl_srcType_1),
    .io_in_bits_ctrl_srcType_2(pipelineConnect_1_io_in_bits_ctrl_srcType_2),
    .io_in_bits_ctrl_lsrc_0(pipelineConnect_1_io_in_bits_ctrl_lsrc_0),
    .io_in_bits_ctrl_lsrc_1(pipelineConnect_1_io_in_bits_ctrl_lsrc_1),
    .io_in_bits_ctrl_lsrc_2(pipelineConnect_1_io_in_bits_ctrl_lsrc_2),
    .io_in_bits_ctrl_ldest(pipelineConnect_1_io_in_bits_ctrl_ldest),
    .io_in_bits_ctrl_fuType(pipelineConnect_1_io_in_bits_ctrl_fuType),
    .io_in_bits_ctrl_fuOpType(pipelineConnect_1_io_in_bits_ctrl_fuOpType),
    .io_in_bits_ctrl_rfWen(pipelineConnect_1_io_in_bits_ctrl_rfWen),
    .io_in_bits_ctrl_fpWen(pipelineConnect_1_io_in_bits_ctrl_fpWen),
    .io_in_bits_ctrl_isRVCORETrap(pipelineConnect_1_io_in_bits_ctrl_isRVCORETrap),
    .io_in_bits_ctrl_noSpecExec(pipelineConnect_1_io_in_bits_ctrl_noSpecExec),
    .io_in_bits_ctrl_blockBackward(pipelineConnect_1_io_in_bits_ctrl_blockBackward),
    .io_in_bits_ctrl_flushPipe(pipelineConnect_1_io_in_bits_ctrl_flushPipe),
    .io_in_bits_ctrl_selImm(pipelineConnect_1_io_in_bits_ctrl_selImm),
    .io_in_bits_ctrl_imm(pipelineConnect_1_io_in_bits_ctrl_imm),
    .io_in_bits_ctrl_commitType(pipelineConnect_1_io_in_bits_ctrl_commitType),
    .io_in_bits_ctrl_fpu_isAddSub(pipelineConnect_1_io_in_bits_ctrl_fpu_isAddSub),
    .io_in_bits_ctrl_fpu_typeTagIn(pipelineConnect_1_io_in_bits_ctrl_fpu_typeTagIn),
    .io_in_bits_ctrl_fpu_typeTagOut(pipelineConnect_1_io_in_bits_ctrl_fpu_typeTagOut),
    .io_in_bits_ctrl_fpu_fromInt(pipelineConnect_1_io_in_bits_ctrl_fpu_fromInt),
    .io_in_bits_ctrl_fpu_wflags(pipelineConnect_1_io_in_bits_ctrl_fpu_wflags),
    .io_in_bits_ctrl_fpu_fpWen(pipelineConnect_1_io_in_bits_ctrl_fpu_fpWen),
    .io_in_bits_ctrl_fpu_fmaCmd(pipelineConnect_1_io_in_bits_ctrl_fpu_fmaCmd),
    .io_in_bits_ctrl_fpu_div(pipelineConnect_1_io_in_bits_ctrl_fpu_div),
    .io_in_bits_ctrl_fpu_sqrt(pipelineConnect_1_io_in_bits_ctrl_fpu_sqrt),
    .io_in_bits_ctrl_fpu_fcvt(pipelineConnect_1_io_in_bits_ctrl_fpu_fcvt),
    .io_in_bits_ctrl_fpu_typ(pipelineConnect_1_io_in_bits_ctrl_fpu_typ),
    .io_in_bits_ctrl_fpu_fmt(pipelineConnect_1_io_in_bits_ctrl_fpu_fmt),
    .io_in_bits_ctrl_fpu_ren3(pipelineConnect_1_io_in_bits_ctrl_fpu_ren3),
    .io_in_bits_ctrl_fpu_rm(pipelineConnect_1_io_in_bits_ctrl_fpu_rm),
    .io_in_bits_ctrl_isMove(pipelineConnect_1_io_in_bits_ctrl_isMove),
    .io_out_ready(pipelineConnect_1_io_out_ready),
    .io_out_valid(pipelineConnect_1_io_out_valid),
    .io_out_bits_cf_foldpc(pipelineConnect_1_io_out_bits_cf_foldpc),
    .io_out_bits_cf_exceptionVec_1(pipelineConnect_1_io_out_bits_cf_exceptionVec_1),
    .io_out_bits_cf_exceptionVec_2(pipelineConnect_1_io_out_bits_cf_exceptionVec_2),
    .io_out_bits_cf_exceptionVec_12(pipelineConnect_1_io_out_bits_cf_exceptionVec_12),
    .io_out_bits_cf_trigger_frontendHit_0(pipelineConnect_1_io_out_bits_cf_trigger_frontendHit_0),
    .io_out_bits_cf_trigger_frontendHit_1(pipelineConnect_1_io_out_bits_cf_trigger_frontendHit_1),
    .io_out_bits_cf_trigger_frontendHit_2(pipelineConnect_1_io_out_bits_cf_trigger_frontendHit_2),
    .io_out_bits_cf_trigger_frontendHit_3(pipelineConnect_1_io_out_bits_cf_trigger_frontendHit_3),
    .io_out_bits_cf_trigger_backendEn_0(pipelineConnect_1_io_out_bits_cf_trigger_backendEn_0),
    .io_out_bits_cf_trigger_backendEn_1(pipelineConnect_1_io_out_bits_cf_trigger_backendEn_1),
    .io_out_bits_cf_trigger_backendHit_0(pipelineConnect_1_io_out_bits_cf_trigger_backendHit_0),
    .io_out_bits_cf_trigger_backendHit_1(pipelineConnect_1_io_out_bits_cf_trigger_backendHit_1),
    .io_out_bits_cf_trigger_backendHit_2(pipelineConnect_1_io_out_bits_cf_trigger_backendHit_2),
    .io_out_bits_cf_trigger_backendHit_3(pipelineConnect_1_io_out_bits_cf_trigger_backendHit_3),
    .io_out_bits_cf_trigger_backendHit_4(pipelineConnect_1_io_out_bits_cf_trigger_backendHit_4),
    .io_out_bits_cf_trigger_backendHit_5(pipelineConnect_1_io_out_bits_cf_trigger_backendHit_5),
    .io_out_bits_cf_pd_isRVC(pipelineConnect_1_io_out_bits_cf_pd_isRVC),
    .io_out_bits_cf_pd_brType(pipelineConnect_1_io_out_bits_cf_pd_brType),
    .io_out_bits_cf_pd_isCall(pipelineConnect_1_io_out_bits_cf_pd_isCall),
    .io_out_bits_cf_pd_isRet(pipelineConnect_1_io_out_bits_cf_pd_isRet),
    .io_out_bits_cf_pred_taken(pipelineConnect_1_io_out_bits_cf_pred_taken),
    .io_out_bits_cf_crossPageIPFFix(pipelineConnect_1_io_out_bits_cf_crossPageIPFFix),
    .io_out_bits_cf_ftqPtr_flag(pipelineConnect_1_io_out_bits_cf_ftqPtr_flag),
    .io_out_bits_cf_ftqPtr_value(pipelineConnect_1_io_out_bits_cf_ftqPtr_value),
    .io_out_bits_cf_ftqOffset(pipelineConnect_1_io_out_bits_cf_ftqOffset),
    .io_out_bits_ctrl_srcType_0(pipelineConnect_1_io_out_bits_ctrl_srcType_0),
    .io_out_bits_ctrl_srcType_1(pipelineConnect_1_io_out_bits_ctrl_srcType_1),
    .io_out_bits_ctrl_srcType_2(pipelineConnect_1_io_out_bits_ctrl_srcType_2),
    .io_out_bits_ctrl_lsrc_0(pipelineConnect_1_io_out_bits_ctrl_lsrc_0),
    .io_out_bits_ctrl_lsrc_1(pipelineConnect_1_io_out_bits_ctrl_lsrc_1),
    .io_out_bits_ctrl_lsrc_2(pipelineConnect_1_io_out_bits_ctrl_lsrc_2),
    .io_out_bits_ctrl_ldest(pipelineConnect_1_io_out_bits_ctrl_ldest),
    .io_out_bits_ctrl_fuType(pipelineConnect_1_io_out_bits_ctrl_fuType),
    .io_out_bits_ctrl_fuOpType(pipelineConnect_1_io_out_bits_ctrl_fuOpType),
    .io_out_bits_ctrl_rfWen(pipelineConnect_1_io_out_bits_ctrl_rfWen),
    .io_out_bits_ctrl_fpWen(pipelineConnect_1_io_out_bits_ctrl_fpWen),
    .io_out_bits_ctrl_isRVCORETrap(pipelineConnect_1_io_out_bits_ctrl_isRVCORETrap),
    .io_out_bits_ctrl_noSpecExec(pipelineConnect_1_io_out_bits_ctrl_noSpecExec),
    .io_out_bits_ctrl_blockBackward(pipelineConnect_1_io_out_bits_ctrl_blockBackward),
    .io_out_bits_ctrl_flushPipe(pipelineConnect_1_io_out_bits_ctrl_flushPipe),
    .io_out_bits_ctrl_selImm(pipelineConnect_1_io_out_bits_ctrl_selImm),
    .io_out_bits_ctrl_imm(pipelineConnect_1_io_out_bits_ctrl_imm),
    .io_out_bits_ctrl_commitType(pipelineConnect_1_io_out_bits_ctrl_commitType),
    .io_out_bits_ctrl_fpu_isAddSub(pipelineConnect_1_io_out_bits_ctrl_fpu_isAddSub),
    .io_out_bits_ctrl_fpu_typeTagIn(pipelineConnect_1_io_out_bits_ctrl_fpu_typeTagIn),
    .io_out_bits_ctrl_fpu_typeTagOut(pipelineConnect_1_io_out_bits_ctrl_fpu_typeTagOut),
    .io_out_bits_ctrl_fpu_fromInt(pipelineConnect_1_io_out_bits_ctrl_fpu_fromInt),
    .io_out_bits_ctrl_fpu_wflags(pipelineConnect_1_io_out_bits_ctrl_fpu_wflags),
    .io_out_bits_ctrl_fpu_fpWen(pipelineConnect_1_io_out_bits_ctrl_fpu_fpWen),
    .io_out_bits_ctrl_fpu_fmaCmd(pipelineConnect_1_io_out_bits_ctrl_fpu_fmaCmd),
    .io_out_bits_ctrl_fpu_div(pipelineConnect_1_io_out_bits_ctrl_fpu_div),
    .io_out_bits_ctrl_fpu_sqrt(pipelineConnect_1_io_out_bits_ctrl_fpu_sqrt),
    .io_out_bits_ctrl_fpu_fcvt(pipelineConnect_1_io_out_bits_ctrl_fpu_fcvt),
    .io_out_bits_ctrl_fpu_typ(pipelineConnect_1_io_out_bits_ctrl_fpu_typ),
    .io_out_bits_ctrl_fpu_fmt(pipelineConnect_1_io_out_bits_ctrl_fpu_fmt),
    .io_out_bits_ctrl_fpu_ren3(pipelineConnect_1_io_out_bits_ctrl_fpu_ren3),
    .io_out_bits_ctrl_fpu_rm(pipelineConnect_1_io_out_bits_ctrl_fpu_rm),
    .io_out_bits_ctrl_isMove(pipelineConnect_1_io_out_bits_ctrl_isMove),
    .io_rightOutFire(pipelineConnect_1_io_rightOutFire),
    .io_isFlush(pipelineConnect_1_io_isFlush)
  );
  PipelineConnectModule_27 pipelineConnect_2 ( // @[PipelineConnect.scala 50:33]
    .clock(pipelineConnect_2_clock),
    .reset(pipelineConnect_2_reset),
    .io_in_ready(pipelineConnect_2_io_in_ready),
    .io_in_valid(pipelineConnect_2_io_in_valid),
    .io_in_bits_cf_foldpc(pipelineConnect_2_io_in_bits_cf_foldpc),
    .io_in_bits_cf_exceptionVec_1(pipelineConnect_2_io_in_bits_cf_exceptionVec_1),
    .io_in_bits_cf_exceptionVec_2(pipelineConnect_2_io_in_bits_cf_exceptionVec_2),
    .io_in_bits_cf_exceptionVec_12(pipelineConnect_2_io_in_bits_cf_exceptionVec_12),
    .io_in_bits_cf_trigger_frontendHit_0(pipelineConnect_2_io_in_bits_cf_trigger_frontendHit_0),
    .io_in_bits_cf_trigger_frontendHit_1(pipelineConnect_2_io_in_bits_cf_trigger_frontendHit_1),
    .io_in_bits_cf_trigger_frontendHit_2(pipelineConnect_2_io_in_bits_cf_trigger_frontendHit_2),
    .io_in_bits_cf_trigger_frontendHit_3(pipelineConnect_2_io_in_bits_cf_trigger_frontendHit_3),
    .io_in_bits_cf_trigger_backendEn_0(pipelineConnect_2_io_in_bits_cf_trigger_backendEn_0),
    .io_in_bits_cf_trigger_backendEn_1(pipelineConnect_2_io_in_bits_cf_trigger_backendEn_1),
    .io_in_bits_cf_trigger_backendHit_0(pipelineConnect_2_io_in_bits_cf_trigger_backendHit_0),
    .io_in_bits_cf_trigger_backendHit_1(pipelineConnect_2_io_in_bits_cf_trigger_backendHit_1),
    .io_in_bits_cf_trigger_backendHit_2(pipelineConnect_2_io_in_bits_cf_trigger_backendHit_2),
    .io_in_bits_cf_trigger_backendHit_3(pipelineConnect_2_io_in_bits_cf_trigger_backendHit_3),
    .io_in_bits_cf_trigger_backendHit_4(pipelineConnect_2_io_in_bits_cf_trigger_backendHit_4),
    .io_in_bits_cf_trigger_backendHit_5(pipelineConnect_2_io_in_bits_cf_trigger_backendHit_5),
    .io_in_bits_cf_pd_isRVC(pipelineConnect_2_io_in_bits_cf_pd_isRVC),
    .io_in_bits_cf_pd_brType(pipelineConnect_2_io_in_bits_cf_pd_brType),
    .io_in_bits_cf_pd_isCall(pipelineConnect_2_io_in_bits_cf_pd_isCall),
    .io_in_bits_cf_pd_isRet(pipelineConnect_2_io_in_bits_cf_pd_isRet),
    .io_in_bits_cf_pred_taken(pipelineConnect_2_io_in_bits_cf_pred_taken),
    .io_in_bits_cf_crossPageIPFFix(pipelineConnect_2_io_in_bits_cf_crossPageIPFFix),
    .io_in_bits_cf_ftqPtr_flag(pipelineConnect_2_io_in_bits_cf_ftqPtr_flag),
    .io_in_bits_cf_ftqPtr_value(pipelineConnect_2_io_in_bits_cf_ftqPtr_value),
    .io_in_bits_cf_ftqOffset(pipelineConnect_2_io_in_bits_cf_ftqOffset),
    .io_in_bits_ctrl_srcType_0(pipelineConnect_2_io_in_bits_ctrl_srcType_0),
    .io_in_bits_ctrl_srcType_1(pipelineConnect_2_io_in_bits_ctrl_srcType_1),
    .io_in_bits_ctrl_srcType_2(pipelineConnect_2_io_in_bits_ctrl_srcType_2),
    .io_in_bits_ctrl_lsrc_0(pipelineConnect_2_io_in_bits_ctrl_lsrc_0),
    .io_in_bits_ctrl_lsrc_1(pipelineConnect_2_io_in_bits_ctrl_lsrc_1),
    .io_in_bits_ctrl_lsrc_2(pipelineConnect_2_io_in_bits_ctrl_lsrc_2),
    .io_in_bits_ctrl_ldest(pipelineConnect_2_io_in_bits_ctrl_ldest),
    .io_in_bits_ctrl_fuType(pipelineConnect_2_io_in_bits_ctrl_fuType),
    .io_in_bits_ctrl_fuOpType(pipelineConnect_2_io_in_bits_ctrl_fuOpType),
    .io_in_bits_ctrl_rfWen(pipelineConnect_2_io_in_bits_ctrl_rfWen),
    .io_in_bits_ctrl_fpWen(pipelineConnect_2_io_in_bits_ctrl_fpWen),
    .io_in_bits_ctrl_isRVCORETrap(pipelineConnect_2_io_in_bits_ctrl_isRVCORETrap),
    .io_in_bits_ctrl_noSpecExec(pipelineConnect_2_io_in_bits_ctrl_noSpecExec),
    .io_in_bits_ctrl_blockBackward(pipelineConnect_2_io_in_bits_ctrl_blockBackward),
    .io_in_bits_ctrl_flushPipe(pipelineConnect_2_io_in_bits_ctrl_flushPipe),
    .io_in_bits_ctrl_selImm(pipelineConnect_2_io_in_bits_ctrl_selImm),
    .io_in_bits_ctrl_imm(pipelineConnect_2_io_in_bits_ctrl_imm),
    .io_in_bits_ctrl_commitType(pipelineConnect_2_io_in_bits_ctrl_commitType),
    .io_in_bits_ctrl_fpu_isAddSub(pipelineConnect_2_io_in_bits_ctrl_fpu_isAddSub),
    .io_in_bits_ctrl_fpu_typeTagIn(pipelineConnect_2_io_in_bits_ctrl_fpu_typeTagIn),
    .io_in_bits_ctrl_fpu_typeTagOut(pipelineConnect_2_io_in_bits_ctrl_fpu_typeTagOut),
    .io_in_bits_ctrl_fpu_fromInt(pipelineConnect_2_io_in_bits_ctrl_fpu_fromInt),
    .io_in_bits_ctrl_fpu_wflags(pipelineConnect_2_io_in_bits_ctrl_fpu_wflags),
    .io_in_bits_ctrl_fpu_fpWen(pipelineConnect_2_io_in_bits_ctrl_fpu_fpWen),
    .io_in_bits_ctrl_fpu_fmaCmd(pipelineConnect_2_io_in_bits_ctrl_fpu_fmaCmd),
    .io_in_bits_ctrl_fpu_div(pipelineConnect_2_io_in_bits_ctrl_fpu_div),
    .io_in_bits_ctrl_fpu_sqrt(pipelineConnect_2_io_in_bits_ctrl_fpu_sqrt),
    .io_in_bits_ctrl_fpu_fcvt(pipelineConnect_2_io_in_bits_ctrl_fpu_fcvt),
    .io_in_bits_ctrl_fpu_typ(pipelineConnect_2_io_in_bits_ctrl_fpu_typ),
    .io_in_bits_ctrl_fpu_fmt(pipelineConnect_2_io_in_bits_ctrl_fpu_fmt),
    .io_in_bits_ctrl_fpu_ren3(pipelineConnect_2_io_in_bits_ctrl_fpu_ren3),
    .io_in_bits_ctrl_fpu_rm(pipelineConnect_2_io_in_bits_ctrl_fpu_rm),
    .io_in_bits_ctrl_isMove(pipelineConnect_2_io_in_bits_ctrl_isMove),
    .io_out_ready(pipelineConnect_2_io_out_ready),
    .io_out_valid(pipelineConnect_2_io_out_valid),
    .io_out_bits_cf_foldpc(pipelineConnect_2_io_out_bits_cf_foldpc),
    .io_out_bits_cf_exceptionVec_1(pipelineConnect_2_io_out_bits_cf_exceptionVec_1),
    .io_out_bits_cf_exceptionVec_2(pipelineConnect_2_io_out_bits_cf_exceptionVec_2),
    .io_out_bits_cf_exceptionVec_12(pipelineConnect_2_io_out_bits_cf_exceptionVec_12),
    .io_out_bits_cf_trigger_frontendHit_0(pipelineConnect_2_io_out_bits_cf_trigger_frontendHit_0),
    .io_out_bits_cf_trigger_frontendHit_1(pipelineConnect_2_io_out_bits_cf_trigger_frontendHit_1),
    .io_out_bits_cf_trigger_frontendHit_2(pipelineConnect_2_io_out_bits_cf_trigger_frontendHit_2),
    .io_out_bits_cf_trigger_frontendHit_3(pipelineConnect_2_io_out_bits_cf_trigger_frontendHit_3),
    .io_out_bits_cf_trigger_backendEn_0(pipelineConnect_2_io_out_bits_cf_trigger_backendEn_0),
    .io_out_bits_cf_trigger_backendEn_1(pipelineConnect_2_io_out_bits_cf_trigger_backendEn_1),
    .io_out_bits_cf_trigger_backendHit_0(pipelineConnect_2_io_out_bits_cf_trigger_backendHit_0),
    .io_out_bits_cf_trigger_backendHit_1(pipelineConnect_2_io_out_bits_cf_trigger_backendHit_1),
    .io_out_bits_cf_trigger_backendHit_2(pipelineConnect_2_io_out_bits_cf_trigger_backendHit_2),
    .io_out_bits_cf_trigger_backendHit_3(pipelineConnect_2_io_out_bits_cf_trigger_backendHit_3),
    .io_out_bits_cf_trigger_backendHit_4(pipelineConnect_2_io_out_bits_cf_trigger_backendHit_4),
    .io_out_bits_cf_trigger_backendHit_5(pipelineConnect_2_io_out_bits_cf_trigger_backendHit_5),
    .io_out_bits_cf_pd_isRVC(pipelineConnect_2_io_out_bits_cf_pd_isRVC),
    .io_out_bits_cf_pd_brType(pipelineConnect_2_io_out_bits_cf_pd_brType),
    .io_out_bits_cf_pd_isCall(pipelineConnect_2_io_out_bits_cf_pd_isCall),
    .io_out_bits_cf_pd_isRet(pipelineConnect_2_io_out_bits_cf_pd_isRet),
    .io_out_bits_cf_pred_taken(pipelineConnect_2_io_out_bits_cf_pred_taken),
    .io_out_bits_cf_crossPageIPFFix(pipelineConnect_2_io_out_bits_cf_crossPageIPFFix),
    .io_out_bits_cf_ftqPtr_flag(pipelineConnect_2_io_out_bits_cf_ftqPtr_flag),
    .io_out_bits_cf_ftqPtr_value(pipelineConnect_2_io_out_bits_cf_ftqPtr_value),
    .io_out_bits_cf_ftqOffset(pipelineConnect_2_io_out_bits_cf_ftqOffset),
    .io_out_bits_ctrl_srcType_0(pipelineConnect_2_io_out_bits_ctrl_srcType_0),
    .io_out_bits_ctrl_srcType_1(pipelineConnect_2_io_out_bits_ctrl_srcType_1),
    .io_out_bits_ctrl_srcType_2(pipelineConnect_2_io_out_bits_ctrl_srcType_2),
    .io_out_bits_ctrl_lsrc_0(pipelineConnect_2_io_out_bits_ctrl_lsrc_0),
    .io_out_bits_ctrl_lsrc_1(pipelineConnect_2_io_out_bits_ctrl_lsrc_1),
    .io_out_bits_ctrl_lsrc_2(pipelineConnect_2_io_out_bits_ctrl_lsrc_2),
    .io_out_bits_ctrl_ldest(pipelineConnect_2_io_out_bits_ctrl_ldest),
    .io_out_bits_ctrl_fuType(pipelineConnect_2_io_out_bits_ctrl_fuType),
    .io_out_bits_ctrl_fuOpType(pipelineConnect_2_io_out_bits_ctrl_fuOpType),
    .io_out_bits_ctrl_rfWen(pipelineConnect_2_io_out_bits_ctrl_rfWen),
    .io_out_bits_ctrl_fpWen(pipelineConnect_2_io_out_bits_ctrl_fpWen),
    .io_out_bits_ctrl_isRVCORETrap(pipelineConnect_2_io_out_bits_ctrl_isRVCORETrap),
    .io_out_bits_ctrl_noSpecExec(pipelineConnect_2_io_out_bits_ctrl_noSpecExec),
    .io_out_bits_ctrl_blockBackward(pipelineConnect_2_io_out_bits_ctrl_blockBackward),
    .io_out_bits_ctrl_flushPipe(pipelineConnect_2_io_out_bits_ctrl_flushPipe),
    .io_out_bits_ctrl_selImm(pipelineConnect_2_io_out_bits_ctrl_selImm),
    .io_out_bits_ctrl_imm(pipelineConnect_2_io_out_bits_ctrl_imm),
    .io_out_bits_ctrl_commitType(pipelineConnect_2_io_out_bits_ctrl_commitType),
    .io_out_bits_ctrl_fpu_isAddSub(pipelineConnect_2_io_out_bits_ctrl_fpu_isAddSub),
    .io_out_bits_ctrl_fpu_typeTagIn(pipelineConnect_2_io_out_bits_ctrl_fpu_typeTagIn),
    .io_out_bits_ctrl_fpu_typeTagOut(pipelineConnect_2_io_out_bits_ctrl_fpu_typeTagOut),
    .io_out_bits_ctrl_fpu_fromInt(pipelineConnect_2_io_out_bits_ctrl_fpu_fromInt),
    .io_out_bits_ctrl_fpu_wflags(pipelineConnect_2_io_out_bits_ctrl_fpu_wflags),
    .io_out_bits_ctrl_fpu_fpWen(pipelineConnect_2_io_out_bits_ctrl_fpu_fpWen),
    .io_out_bits_ctrl_fpu_fmaCmd(pipelineConnect_2_io_out_bits_ctrl_fpu_fmaCmd),
    .io_out_bits_ctrl_fpu_div(pipelineConnect_2_io_out_bits_ctrl_fpu_div),
    .io_out_bits_ctrl_fpu_sqrt(pipelineConnect_2_io_out_bits_ctrl_fpu_sqrt),
    .io_out_bits_ctrl_fpu_fcvt(pipelineConnect_2_io_out_bits_ctrl_fpu_fcvt),
    .io_out_bits_ctrl_fpu_typ(pipelineConnect_2_io_out_bits_ctrl_fpu_typ),
    .io_out_bits_ctrl_fpu_fmt(pipelineConnect_2_io_out_bits_ctrl_fpu_fmt),
    .io_out_bits_ctrl_fpu_ren3(pipelineConnect_2_io_out_bits_ctrl_fpu_ren3),
    .io_out_bits_ctrl_fpu_rm(pipelineConnect_2_io_out_bits_ctrl_fpu_rm),
    .io_out_bits_ctrl_isMove(pipelineConnect_2_io_out_bits_ctrl_isMove),
    .io_rightOutFire(pipelineConnect_2_io_rightOutFire),
    .io_isFlush(pipelineConnect_2_io_isFlush)
  );
  PipelineConnectModule_27 pipelineConnect_3 ( // @[PipelineConnect.scala 50:33]
    .clock(pipelineConnect_3_clock),
    .reset(pipelineConnect_3_reset),
    .io_in_ready(pipelineConnect_3_io_in_ready),
    .io_in_valid(pipelineConnect_3_io_in_valid),
    .io_in_bits_cf_foldpc(pipelineConnect_3_io_in_bits_cf_foldpc),
    .io_in_bits_cf_exceptionVec_1(pipelineConnect_3_io_in_bits_cf_exceptionVec_1),
    .io_in_bits_cf_exceptionVec_2(pipelineConnect_3_io_in_bits_cf_exceptionVec_2),
    .io_in_bits_cf_exceptionVec_12(pipelineConnect_3_io_in_bits_cf_exceptionVec_12),
    .io_in_bits_cf_trigger_frontendHit_0(pipelineConnect_3_io_in_bits_cf_trigger_frontendHit_0),
    .io_in_bits_cf_trigger_frontendHit_1(pipelineConnect_3_io_in_bits_cf_trigger_frontendHit_1),
    .io_in_bits_cf_trigger_frontendHit_2(pipelineConnect_3_io_in_bits_cf_trigger_frontendHit_2),
    .io_in_bits_cf_trigger_frontendHit_3(pipelineConnect_3_io_in_bits_cf_trigger_frontendHit_3),
    .io_in_bits_cf_trigger_backendEn_0(pipelineConnect_3_io_in_bits_cf_trigger_backendEn_0),
    .io_in_bits_cf_trigger_backendEn_1(pipelineConnect_3_io_in_bits_cf_trigger_backendEn_1),
    .io_in_bits_cf_trigger_backendHit_0(pipelineConnect_3_io_in_bits_cf_trigger_backendHit_0),
    .io_in_bits_cf_trigger_backendHit_1(pipelineConnect_3_io_in_bits_cf_trigger_backendHit_1),
    .io_in_bits_cf_trigger_backendHit_2(pipelineConnect_3_io_in_bits_cf_trigger_backendHit_2),
    .io_in_bits_cf_trigger_backendHit_3(pipelineConnect_3_io_in_bits_cf_trigger_backendHit_3),
    .io_in_bits_cf_trigger_backendHit_4(pipelineConnect_3_io_in_bits_cf_trigger_backendHit_4),
    .io_in_bits_cf_trigger_backendHit_5(pipelineConnect_3_io_in_bits_cf_trigger_backendHit_5),
    .io_in_bits_cf_pd_isRVC(pipelineConnect_3_io_in_bits_cf_pd_isRVC),
    .io_in_bits_cf_pd_brType(pipelineConnect_3_io_in_bits_cf_pd_brType),
    .io_in_bits_cf_pd_isCall(pipelineConnect_3_io_in_bits_cf_pd_isCall),
    .io_in_bits_cf_pd_isRet(pipelineConnect_3_io_in_bits_cf_pd_isRet),
    .io_in_bits_cf_pred_taken(pipelineConnect_3_io_in_bits_cf_pred_taken),
    .io_in_bits_cf_crossPageIPFFix(pipelineConnect_3_io_in_bits_cf_crossPageIPFFix),
    .io_in_bits_cf_ftqPtr_flag(pipelineConnect_3_io_in_bits_cf_ftqPtr_flag),
    .io_in_bits_cf_ftqPtr_value(pipelineConnect_3_io_in_bits_cf_ftqPtr_value),
    .io_in_bits_cf_ftqOffset(pipelineConnect_3_io_in_bits_cf_ftqOffset),
    .io_in_bits_ctrl_srcType_0(pipelineConnect_3_io_in_bits_ctrl_srcType_0),
    .io_in_bits_ctrl_srcType_1(pipelineConnect_3_io_in_bits_ctrl_srcType_1),
    .io_in_bits_ctrl_srcType_2(pipelineConnect_3_io_in_bits_ctrl_srcType_2),
    .io_in_bits_ctrl_lsrc_0(pipelineConnect_3_io_in_bits_ctrl_lsrc_0),
    .io_in_bits_ctrl_lsrc_1(pipelineConnect_3_io_in_bits_ctrl_lsrc_1),
    .io_in_bits_ctrl_lsrc_2(pipelineConnect_3_io_in_bits_ctrl_lsrc_2),
    .io_in_bits_ctrl_ldest(pipelineConnect_3_io_in_bits_ctrl_ldest),
    .io_in_bits_ctrl_fuType(pipelineConnect_3_io_in_bits_ctrl_fuType),
    .io_in_bits_ctrl_fuOpType(pipelineConnect_3_io_in_bits_ctrl_fuOpType),
    .io_in_bits_ctrl_rfWen(pipelineConnect_3_io_in_bits_ctrl_rfWen),
    .io_in_bits_ctrl_fpWen(pipelineConnect_3_io_in_bits_ctrl_fpWen),
    .io_in_bits_ctrl_isRVCORETrap(pipelineConnect_3_io_in_bits_ctrl_isRVCORETrap),
    .io_in_bits_ctrl_noSpecExec(pipelineConnect_3_io_in_bits_ctrl_noSpecExec),
    .io_in_bits_ctrl_blockBackward(pipelineConnect_3_io_in_bits_ctrl_blockBackward),
    .io_in_bits_ctrl_flushPipe(pipelineConnect_3_io_in_bits_ctrl_flushPipe),
    .io_in_bits_ctrl_selImm(pipelineConnect_3_io_in_bits_ctrl_selImm),
    .io_in_bits_ctrl_imm(pipelineConnect_3_io_in_bits_ctrl_imm),
    .io_in_bits_ctrl_commitType(pipelineConnect_3_io_in_bits_ctrl_commitType),
    .io_in_bits_ctrl_fpu_isAddSub(pipelineConnect_3_io_in_bits_ctrl_fpu_isAddSub),
    .io_in_bits_ctrl_fpu_typeTagIn(pipelineConnect_3_io_in_bits_ctrl_fpu_typeTagIn),
    .io_in_bits_ctrl_fpu_typeTagOut(pipelineConnect_3_io_in_bits_ctrl_fpu_typeTagOut),
    .io_in_bits_ctrl_fpu_fromInt(pipelineConnect_3_io_in_bits_ctrl_fpu_fromInt),
    .io_in_bits_ctrl_fpu_wflags(pipelineConnect_3_io_in_bits_ctrl_fpu_wflags),
    .io_in_bits_ctrl_fpu_fpWen(pipelineConnect_3_io_in_bits_ctrl_fpu_fpWen),
    .io_in_bits_ctrl_fpu_fmaCmd(pipelineConnect_3_io_in_bits_ctrl_fpu_fmaCmd),
    .io_in_bits_ctrl_fpu_div(pipelineConnect_3_io_in_bits_ctrl_fpu_div),
    .io_in_bits_ctrl_fpu_sqrt(pipelineConnect_3_io_in_bits_ctrl_fpu_sqrt),
    .io_in_bits_ctrl_fpu_fcvt(pipelineConnect_3_io_in_bits_ctrl_fpu_fcvt),
    .io_in_bits_ctrl_fpu_typ(pipelineConnect_3_io_in_bits_ctrl_fpu_typ),
    .io_in_bits_ctrl_fpu_fmt(pipelineConnect_3_io_in_bits_ctrl_fpu_fmt),
    .io_in_bits_ctrl_fpu_ren3(pipelineConnect_3_io_in_bits_ctrl_fpu_ren3),
    .io_in_bits_ctrl_fpu_rm(pipelineConnect_3_io_in_bits_ctrl_fpu_rm),
    .io_in_bits_ctrl_isMove(pipelineConnect_3_io_in_bits_ctrl_isMove),
    .io_out_ready(pipelineConnect_3_io_out_ready),
    .io_out_valid(pipelineConnect_3_io_out_valid),
    .io_out_bits_cf_foldpc(pipelineConnect_3_io_out_bits_cf_foldpc),
    .io_out_bits_cf_exceptionVec_1(pipelineConnect_3_io_out_bits_cf_exceptionVec_1),
    .io_out_bits_cf_exceptionVec_2(pipelineConnect_3_io_out_bits_cf_exceptionVec_2),
    .io_out_bits_cf_exceptionVec_12(pipelineConnect_3_io_out_bits_cf_exceptionVec_12),
    .io_out_bits_cf_trigger_frontendHit_0(pipelineConnect_3_io_out_bits_cf_trigger_frontendHit_0),
    .io_out_bits_cf_trigger_frontendHit_1(pipelineConnect_3_io_out_bits_cf_trigger_frontendHit_1),
    .io_out_bits_cf_trigger_frontendHit_2(pipelineConnect_3_io_out_bits_cf_trigger_frontendHit_2),
    .io_out_bits_cf_trigger_frontendHit_3(pipelineConnect_3_io_out_bits_cf_trigger_frontendHit_3),
    .io_out_bits_cf_trigger_backendEn_0(pipelineConnect_3_io_out_bits_cf_trigger_backendEn_0),
    .io_out_bits_cf_trigger_backendEn_1(pipelineConnect_3_io_out_bits_cf_trigger_backendEn_1),
    .io_out_bits_cf_trigger_backendHit_0(pipelineConnect_3_io_out_bits_cf_trigger_backendHit_0),
    .io_out_bits_cf_trigger_backendHit_1(pipelineConnect_3_io_out_bits_cf_trigger_backendHit_1),
    .io_out_bits_cf_trigger_backendHit_2(pipelineConnect_3_io_out_bits_cf_trigger_backendHit_2),
    .io_out_bits_cf_trigger_backendHit_3(pipelineConnect_3_io_out_bits_cf_trigger_backendHit_3),
    .io_out_bits_cf_trigger_backendHit_4(pipelineConnect_3_io_out_bits_cf_trigger_backendHit_4),
    .io_out_bits_cf_trigger_backendHit_5(pipelineConnect_3_io_out_bits_cf_trigger_backendHit_5),
    .io_out_bits_cf_pd_isRVC(pipelineConnect_3_io_out_bits_cf_pd_isRVC),
    .io_out_bits_cf_pd_brType(pipelineConnect_3_io_out_bits_cf_pd_brType),
    .io_out_bits_cf_pd_isCall(pipelineConnect_3_io_out_bits_cf_pd_isCall),
    .io_out_bits_cf_pd_isRet(pipelineConnect_3_io_out_bits_cf_pd_isRet),
    .io_out_bits_cf_pred_taken(pipelineConnect_3_io_out_bits_cf_pred_taken),
    .io_out_bits_cf_crossPageIPFFix(pipelineConnect_3_io_out_bits_cf_crossPageIPFFix),
    .io_out_bits_cf_ftqPtr_flag(pipelineConnect_3_io_out_bits_cf_ftqPtr_flag),
    .io_out_bits_cf_ftqPtr_value(pipelineConnect_3_io_out_bits_cf_ftqPtr_value),
    .io_out_bits_cf_ftqOffset(pipelineConnect_3_io_out_bits_cf_ftqOffset),
    .io_out_bits_ctrl_srcType_0(pipelineConnect_3_io_out_bits_ctrl_srcType_0),
    .io_out_bits_ctrl_srcType_1(pipelineConnect_3_io_out_bits_ctrl_srcType_1),
    .io_out_bits_ctrl_srcType_2(pipelineConnect_3_io_out_bits_ctrl_srcType_2),
    .io_out_bits_ctrl_lsrc_0(pipelineConnect_3_io_out_bits_ctrl_lsrc_0),
    .io_out_bits_ctrl_lsrc_1(pipelineConnect_3_io_out_bits_ctrl_lsrc_1),
    .io_out_bits_ctrl_lsrc_2(pipelineConnect_3_io_out_bits_ctrl_lsrc_2),
    .io_out_bits_ctrl_ldest(pipelineConnect_3_io_out_bits_ctrl_ldest),
    .io_out_bits_ctrl_fuType(pipelineConnect_3_io_out_bits_ctrl_fuType),
    .io_out_bits_ctrl_fuOpType(pipelineConnect_3_io_out_bits_ctrl_fuOpType),
    .io_out_bits_ctrl_rfWen(pipelineConnect_3_io_out_bits_ctrl_rfWen),
    .io_out_bits_ctrl_fpWen(pipelineConnect_3_io_out_bits_ctrl_fpWen),
    .io_out_bits_ctrl_isRVCORETrap(pipelineConnect_3_io_out_bits_ctrl_isRVCORETrap),
    .io_out_bits_ctrl_noSpecExec(pipelineConnect_3_io_out_bits_ctrl_noSpecExec),
    .io_out_bits_ctrl_blockBackward(pipelineConnect_3_io_out_bits_ctrl_blockBackward),
    .io_out_bits_ctrl_flushPipe(pipelineConnect_3_io_out_bits_ctrl_flushPipe),
    .io_out_bits_ctrl_selImm(pipelineConnect_3_io_out_bits_ctrl_selImm),
    .io_out_bits_ctrl_imm(pipelineConnect_3_io_out_bits_ctrl_imm),
    .io_out_bits_ctrl_commitType(pipelineConnect_3_io_out_bits_ctrl_commitType),
    .io_out_bits_ctrl_fpu_isAddSub(pipelineConnect_3_io_out_bits_ctrl_fpu_isAddSub),
    .io_out_bits_ctrl_fpu_typeTagIn(pipelineConnect_3_io_out_bits_ctrl_fpu_typeTagIn),
    .io_out_bits_ctrl_fpu_typeTagOut(pipelineConnect_3_io_out_bits_ctrl_fpu_typeTagOut),
    .io_out_bits_ctrl_fpu_fromInt(pipelineConnect_3_io_out_bits_ctrl_fpu_fromInt),
    .io_out_bits_ctrl_fpu_wflags(pipelineConnect_3_io_out_bits_ctrl_fpu_wflags),
    .io_out_bits_ctrl_fpu_fpWen(pipelineConnect_3_io_out_bits_ctrl_fpu_fpWen),
    .io_out_bits_ctrl_fpu_fmaCmd(pipelineConnect_3_io_out_bits_ctrl_fpu_fmaCmd),
    .io_out_bits_ctrl_fpu_div(pipelineConnect_3_io_out_bits_ctrl_fpu_div),
    .io_out_bits_ctrl_fpu_sqrt(pipelineConnect_3_io_out_bits_ctrl_fpu_sqrt),
    .io_out_bits_ctrl_fpu_fcvt(pipelineConnect_3_io_out_bits_ctrl_fpu_fcvt),
    .io_out_bits_ctrl_fpu_typ(pipelineConnect_3_io_out_bits_ctrl_fpu_typ),
    .io_out_bits_ctrl_fpu_fmt(pipelineConnect_3_io_out_bits_ctrl_fpu_fmt),
    .io_out_bits_ctrl_fpu_ren3(pipelineConnect_3_io_out_bits_ctrl_fpu_ren3),
    .io_out_bits_ctrl_fpu_rm(pipelineConnect_3_io_out_bits_ctrl_fpu_rm),
    .io_out_bits_ctrl_isMove(pipelineConnect_3_io_out_bits_ctrl_isMove),
    .io_rightOutFire(pipelineConnect_3_io_rightOutFire),
    .io_isFlush(pipelineConnect_3_io_isFlush)
  );
  PipelineConnectModule_31 pipelineConnect_4 ( // @[PipelineConnect.scala 50:33]
    .clock(pipelineConnect_4_clock),
    .reset(pipelineConnect_4_reset),
    .io_in_ready(pipelineConnect_4_io_in_ready),
    .io_in_valid(pipelineConnect_4_io_in_valid),
    .io_in_bits_cf_exceptionVec_1(pipelineConnect_4_io_in_bits_cf_exceptionVec_1),
    .io_in_bits_cf_exceptionVec_2(pipelineConnect_4_io_in_bits_cf_exceptionVec_2),
    .io_in_bits_cf_exceptionVec_12(pipelineConnect_4_io_in_bits_cf_exceptionVec_12),
    .io_in_bits_cf_trigger_frontendHit_0(pipelineConnect_4_io_in_bits_cf_trigger_frontendHit_0),
    .io_in_bits_cf_trigger_frontendHit_1(pipelineConnect_4_io_in_bits_cf_trigger_frontendHit_1),
    .io_in_bits_cf_trigger_frontendHit_2(pipelineConnect_4_io_in_bits_cf_trigger_frontendHit_2),
    .io_in_bits_cf_trigger_frontendHit_3(pipelineConnect_4_io_in_bits_cf_trigger_frontendHit_3),
    .io_in_bits_cf_trigger_backendEn_0(pipelineConnect_4_io_in_bits_cf_trigger_backendEn_0),
    .io_in_bits_cf_trigger_backendEn_1(pipelineConnect_4_io_in_bits_cf_trigger_backendEn_1),
    .io_in_bits_cf_trigger_backendHit_0(pipelineConnect_4_io_in_bits_cf_trigger_backendHit_0),
    .io_in_bits_cf_trigger_backendHit_1(pipelineConnect_4_io_in_bits_cf_trigger_backendHit_1),
    .io_in_bits_cf_trigger_backendHit_2(pipelineConnect_4_io_in_bits_cf_trigger_backendHit_2),
    .io_in_bits_cf_trigger_backendHit_3(pipelineConnect_4_io_in_bits_cf_trigger_backendHit_3),
    .io_in_bits_cf_trigger_backendHit_4(pipelineConnect_4_io_in_bits_cf_trigger_backendHit_4),
    .io_in_bits_cf_trigger_backendHit_5(pipelineConnect_4_io_in_bits_cf_trigger_backendHit_5),
    .io_in_bits_cf_pd_isRVC(pipelineConnect_4_io_in_bits_cf_pd_isRVC),
    .io_in_bits_cf_pd_brType(pipelineConnect_4_io_in_bits_cf_pd_brType),
    .io_in_bits_cf_pd_isCall(pipelineConnect_4_io_in_bits_cf_pd_isCall),
    .io_in_bits_cf_pd_isRet(pipelineConnect_4_io_in_bits_cf_pd_isRet),
    .io_in_bits_cf_pred_taken(pipelineConnect_4_io_in_bits_cf_pred_taken),
    .io_in_bits_cf_crossPageIPFFix(pipelineConnect_4_io_in_bits_cf_crossPageIPFFix),
    .io_in_bits_cf_storeSetHit(pipelineConnect_4_io_in_bits_cf_storeSetHit),
    .io_in_bits_cf_loadWaitStrict(pipelineConnect_4_io_in_bits_cf_loadWaitStrict),
    .io_in_bits_cf_ssid(pipelineConnect_4_io_in_bits_cf_ssid),
    .io_in_bits_cf_ftqPtr_flag(pipelineConnect_4_io_in_bits_cf_ftqPtr_flag),
    .io_in_bits_cf_ftqPtr_value(pipelineConnect_4_io_in_bits_cf_ftqPtr_value),
    .io_in_bits_cf_ftqOffset(pipelineConnect_4_io_in_bits_cf_ftqOffset),
    .io_in_bits_ctrl_srcType_0(pipelineConnect_4_io_in_bits_ctrl_srcType_0),
    .io_in_bits_ctrl_srcType_1(pipelineConnect_4_io_in_bits_ctrl_srcType_1),
    .io_in_bits_ctrl_srcType_2(pipelineConnect_4_io_in_bits_ctrl_srcType_2),
    .io_in_bits_ctrl_ldest(pipelineConnect_4_io_in_bits_ctrl_ldest),
    .io_in_bits_ctrl_fuType(pipelineConnect_4_io_in_bits_ctrl_fuType),
    .io_in_bits_ctrl_fuOpType(pipelineConnect_4_io_in_bits_ctrl_fuOpType),
    .io_in_bits_ctrl_rfWen(pipelineConnect_4_io_in_bits_ctrl_rfWen),
    .io_in_bits_ctrl_fpWen(pipelineConnect_4_io_in_bits_ctrl_fpWen),
    .io_in_bits_ctrl_isRVCORETrap(pipelineConnect_4_io_in_bits_ctrl_isRVCORETrap),
    .io_in_bits_ctrl_noSpecExec(pipelineConnect_4_io_in_bits_ctrl_noSpecExec),
    .io_in_bits_ctrl_blockBackward(pipelineConnect_4_io_in_bits_ctrl_blockBackward),
    .io_in_bits_ctrl_flushPipe(pipelineConnect_4_io_in_bits_ctrl_flushPipe),
    .io_in_bits_ctrl_selImm(pipelineConnect_4_io_in_bits_ctrl_selImm),
    .io_in_bits_ctrl_imm(pipelineConnect_4_io_in_bits_ctrl_imm),
    .io_in_bits_ctrl_commitType(pipelineConnect_4_io_in_bits_ctrl_commitType),
    .io_in_bits_ctrl_fpu_isAddSub(pipelineConnect_4_io_in_bits_ctrl_fpu_isAddSub),
    .io_in_bits_ctrl_fpu_typeTagIn(pipelineConnect_4_io_in_bits_ctrl_fpu_typeTagIn),
    .io_in_bits_ctrl_fpu_typeTagOut(pipelineConnect_4_io_in_bits_ctrl_fpu_typeTagOut),
    .io_in_bits_ctrl_fpu_fromInt(pipelineConnect_4_io_in_bits_ctrl_fpu_fromInt),
    .io_in_bits_ctrl_fpu_wflags(pipelineConnect_4_io_in_bits_ctrl_fpu_wflags),
    .io_in_bits_ctrl_fpu_fpWen(pipelineConnect_4_io_in_bits_ctrl_fpu_fpWen),
    .io_in_bits_ctrl_fpu_fmaCmd(pipelineConnect_4_io_in_bits_ctrl_fpu_fmaCmd),
    .io_in_bits_ctrl_fpu_div(pipelineConnect_4_io_in_bits_ctrl_fpu_div),
    .io_in_bits_ctrl_fpu_sqrt(pipelineConnect_4_io_in_bits_ctrl_fpu_sqrt),
    .io_in_bits_ctrl_fpu_fcvt(pipelineConnect_4_io_in_bits_ctrl_fpu_fcvt),
    .io_in_bits_ctrl_fpu_typ(pipelineConnect_4_io_in_bits_ctrl_fpu_typ),
    .io_in_bits_ctrl_fpu_fmt(pipelineConnect_4_io_in_bits_ctrl_fpu_fmt),
    .io_in_bits_ctrl_fpu_ren3(pipelineConnect_4_io_in_bits_ctrl_fpu_ren3),
    .io_in_bits_ctrl_fpu_rm(pipelineConnect_4_io_in_bits_ctrl_fpu_rm),
    .io_in_bits_ctrl_isMove(pipelineConnect_4_io_in_bits_ctrl_isMove),
    .io_in_bits_psrc_0(pipelineConnect_4_io_in_bits_psrc_0),
    .io_in_bits_psrc_1(pipelineConnect_4_io_in_bits_psrc_1),
    .io_in_bits_psrc_2(pipelineConnect_4_io_in_bits_psrc_2),
    .io_in_bits_pdest(pipelineConnect_4_io_in_bits_pdest),
    .io_in_bits_old_pdest(pipelineConnect_4_io_in_bits_old_pdest),
    .io_in_bits_robIdx_flag(pipelineConnect_4_io_in_bits_robIdx_flag),
    .io_in_bits_robIdx_value(pipelineConnect_4_io_in_bits_robIdx_value),
    .io_in_bits_eliminatedMove(pipelineConnect_4_io_in_bits_eliminatedMove),
    .io_out_ready(pipelineConnect_4_io_out_ready),
    .io_out_valid(pipelineConnect_4_io_out_valid),
    .io_out_bits_cf_exceptionVec_1(pipelineConnect_4_io_out_bits_cf_exceptionVec_1),
    .io_out_bits_cf_exceptionVec_2(pipelineConnect_4_io_out_bits_cf_exceptionVec_2),
    .io_out_bits_cf_exceptionVec_12(pipelineConnect_4_io_out_bits_cf_exceptionVec_12),
    .io_out_bits_cf_trigger_frontendHit_0(pipelineConnect_4_io_out_bits_cf_trigger_frontendHit_0),
    .io_out_bits_cf_trigger_frontendHit_1(pipelineConnect_4_io_out_bits_cf_trigger_frontendHit_1),
    .io_out_bits_cf_trigger_frontendHit_2(pipelineConnect_4_io_out_bits_cf_trigger_frontendHit_2),
    .io_out_bits_cf_trigger_frontendHit_3(pipelineConnect_4_io_out_bits_cf_trigger_frontendHit_3),
    .io_out_bits_cf_trigger_backendEn_0(pipelineConnect_4_io_out_bits_cf_trigger_backendEn_0),
    .io_out_bits_cf_trigger_backendEn_1(pipelineConnect_4_io_out_bits_cf_trigger_backendEn_1),
    .io_out_bits_cf_trigger_backendHit_0(pipelineConnect_4_io_out_bits_cf_trigger_backendHit_0),
    .io_out_bits_cf_trigger_backendHit_1(pipelineConnect_4_io_out_bits_cf_trigger_backendHit_1),
    .io_out_bits_cf_trigger_backendHit_2(pipelineConnect_4_io_out_bits_cf_trigger_backendHit_2),
    .io_out_bits_cf_trigger_backendHit_3(pipelineConnect_4_io_out_bits_cf_trigger_backendHit_3),
    .io_out_bits_cf_trigger_backendHit_4(pipelineConnect_4_io_out_bits_cf_trigger_backendHit_4),
    .io_out_bits_cf_trigger_backendHit_5(pipelineConnect_4_io_out_bits_cf_trigger_backendHit_5),
    .io_out_bits_cf_pd_isRVC(pipelineConnect_4_io_out_bits_cf_pd_isRVC),
    .io_out_bits_cf_pd_brType(pipelineConnect_4_io_out_bits_cf_pd_brType),
    .io_out_bits_cf_pd_isCall(pipelineConnect_4_io_out_bits_cf_pd_isCall),
    .io_out_bits_cf_pd_isRet(pipelineConnect_4_io_out_bits_cf_pd_isRet),
    .io_out_bits_cf_pred_taken(pipelineConnect_4_io_out_bits_cf_pred_taken),
    .io_out_bits_cf_crossPageIPFFix(pipelineConnect_4_io_out_bits_cf_crossPageIPFFix),
    .io_out_bits_cf_storeSetHit(pipelineConnect_4_io_out_bits_cf_storeSetHit),
    .io_out_bits_cf_loadWaitStrict(pipelineConnect_4_io_out_bits_cf_loadWaitStrict),
    .io_out_bits_cf_ssid(pipelineConnect_4_io_out_bits_cf_ssid),
    .io_out_bits_cf_ftqPtr_flag(pipelineConnect_4_io_out_bits_cf_ftqPtr_flag),
    .io_out_bits_cf_ftqPtr_value(pipelineConnect_4_io_out_bits_cf_ftqPtr_value),
    .io_out_bits_cf_ftqOffset(pipelineConnect_4_io_out_bits_cf_ftqOffset),
    .io_out_bits_ctrl_srcType_0(pipelineConnect_4_io_out_bits_ctrl_srcType_0),
    .io_out_bits_ctrl_srcType_1(pipelineConnect_4_io_out_bits_ctrl_srcType_1),
    .io_out_bits_ctrl_srcType_2(pipelineConnect_4_io_out_bits_ctrl_srcType_2),
    .io_out_bits_ctrl_ldest(pipelineConnect_4_io_out_bits_ctrl_ldest),
    .io_out_bits_ctrl_fuType(pipelineConnect_4_io_out_bits_ctrl_fuType),
    .io_out_bits_ctrl_fuOpType(pipelineConnect_4_io_out_bits_ctrl_fuOpType),
    .io_out_bits_ctrl_rfWen(pipelineConnect_4_io_out_bits_ctrl_rfWen),
    .io_out_bits_ctrl_fpWen(pipelineConnect_4_io_out_bits_ctrl_fpWen),
    .io_out_bits_ctrl_isRVCORETrap(pipelineConnect_4_io_out_bits_ctrl_isRVCORETrap),
    .io_out_bits_ctrl_noSpecExec(pipelineConnect_4_io_out_bits_ctrl_noSpecExec),
    .io_out_bits_ctrl_blockBackward(pipelineConnect_4_io_out_bits_ctrl_blockBackward),
    .io_out_bits_ctrl_flushPipe(pipelineConnect_4_io_out_bits_ctrl_flushPipe),
    .io_out_bits_ctrl_selImm(pipelineConnect_4_io_out_bits_ctrl_selImm),
    .io_out_bits_ctrl_imm(pipelineConnect_4_io_out_bits_ctrl_imm),
    .io_out_bits_ctrl_commitType(pipelineConnect_4_io_out_bits_ctrl_commitType),
    .io_out_bits_ctrl_fpu_isAddSub(pipelineConnect_4_io_out_bits_ctrl_fpu_isAddSub),
    .io_out_bits_ctrl_fpu_typeTagIn(pipelineConnect_4_io_out_bits_ctrl_fpu_typeTagIn),
    .io_out_bits_ctrl_fpu_typeTagOut(pipelineConnect_4_io_out_bits_ctrl_fpu_typeTagOut),
    .io_out_bits_ctrl_fpu_fromInt(pipelineConnect_4_io_out_bits_ctrl_fpu_fromInt),
    .io_out_bits_ctrl_fpu_wflags(pipelineConnect_4_io_out_bits_ctrl_fpu_wflags),
    .io_out_bits_ctrl_fpu_fpWen(pipelineConnect_4_io_out_bits_ctrl_fpu_fpWen),
    .io_out_bits_ctrl_fpu_fmaCmd(pipelineConnect_4_io_out_bits_ctrl_fpu_fmaCmd),
    .io_out_bits_ctrl_fpu_div(pipelineConnect_4_io_out_bits_ctrl_fpu_div),
    .io_out_bits_ctrl_fpu_sqrt(pipelineConnect_4_io_out_bits_ctrl_fpu_sqrt),
    .io_out_bits_ctrl_fpu_fcvt(pipelineConnect_4_io_out_bits_ctrl_fpu_fcvt),
    .io_out_bits_ctrl_fpu_typ(pipelineConnect_4_io_out_bits_ctrl_fpu_typ),
    .io_out_bits_ctrl_fpu_fmt(pipelineConnect_4_io_out_bits_ctrl_fpu_fmt),
    .io_out_bits_ctrl_fpu_ren3(pipelineConnect_4_io_out_bits_ctrl_fpu_ren3),
    .io_out_bits_ctrl_fpu_rm(pipelineConnect_4_io_out_bits_ctrl_fpu_rm),
    .io_out_bits_ctrl_isMove(pipelineConnect_4_io_out_bits_ctrl_isMove),
    .io_out_bits_psrc_0(pipelineConnect_4_io_out_bits_psrc_0),
    .io_out_bits_psrc_1(pipelineConnect_4_io_out_bits_psrc_1),
    .io_out_bits_psrc_2(pipelineConnect_4_io_out_bits_psrc_2),
    .io_out_bits_pdest(pipelineConnect_4_io_out_bits_pdest),
    .io_out_bits_old_pdest(pipelineConnect_4_io_out_bits_old_pdest),
    .io_out_bits_robIdx_flag(pipelineConnect_4_io_out_bits_robIdx_flag),
    .io_out_bits_robIdx_value(pipelineConnect_4_io_out_bits_robIdx_value),
    .io_out_bits_eliminatedMove(pipelineConnect_4_io_out_bits_eliminatedMove),
    .io_rightOutFire(pipelineConnect_4_io_rightOutFire),
    .io_isFlush(pipelineConnect_4_io_isFlush)
  );
  PipelineConnectModule_31 pipelineConnect_5 ( // @[PipelineConnect.scala 50:33]
    .clock(pipelineConnect_5_clock),
    .reset(pipelineConnect_5_reset),
    .io_in_ready(pipelineConnect_5_io_in_ready),
    .io_in_valid(pipelineConnect_5_io_in_valid),
    .io_in_bits_cf_exceptionVec_1(pipelineConnect_5_io_in_bits_cf_exceptionVec_1),
    .io_in_bits_cf_exceptionVec_2(pipelineConnect_5_io_in_bits_cf_exceptionVec_2),
    .io_in_bits_cf_exceptionVec_12(pipelineConnect_5_io_in_bits_cf_exceptionVec_12),
    .io_in_bits_cf_trigger_frontendHit_0(pipelineConnect_5_io_in_bits_cf_trigger_frontendHit_0),
    .io_in_bits_cf_trigger_frontendHit_1(pipelineConnect_5_io_in_bits_cf_trigger_frontendHit_1),
    .io_in_bits_cf_trigger_frontendHit_2(pipelineConnect_5_io_in_bits_cf_trigger_frontendHit_2),
    .io_in_bits_cf_trigger_frontendHit_3(pipelineConnect_5_io_in_bits_cf_trigger_frontendHit_3),
    .io_in_bits_cf_trigger_backendEn_0(pipelineConnect_5_io_in_bits_cf_trigger_backendEn_0),
    .io_in_bits_cf_trigger_backendEn_1(pipelineConnect_5_io_in_bits_cf_trigger_backendEn_1),
    .io_in_bits_cf_trigger_backendHit_0(pipelineConnect_5_io_in_bits_cf_trigger_backendHit_0),
    .io_in_bits_cf_trigger_backendHit_1(pipelineConnect_5_io_in_bits_cf_trigger_backendHit_1),
    .io_in_bits_cf_trigger_backendHit_2(pipelineConnect_5_io_in_bits_cf_trigger_backendHit_2),
    .io_in_bits_cf_trigger_backendHit_3(pipelineConnect_5_io_in_bits_cf_trigger_backendHit_3),
    .io_in_bits_cf_trigger_backendHit_4(pipelineConnect_5_io_in_bits_cf_trigger_backendHit_4),
    .io_in_bits_cf_trigger_backendHit_5(pipelineConnect_5_io_in_bits_cf_trigger_backendHit_5),
    .io_in_bits_cf_pd_isRVC(pipelineConnect_5_io_in_bits_cf_pd_isRVC),
    .io_in_bits_cf_pd_brType(pipelineConnect_5_io_in_bits_cf_pd_brType),
    .io_in_bits_cf_pd_isCall(pipelineConnect_5_io_in_bits_cf_pd_isCall),
    .io_in_bits_cf_pd_isRet(pipelineConnect_5_io_in_bits_cf_pd_isRet),
    .io_in_bits_cf_pred_taken(pipelineConnect_5_io_in_bits_cf_pred_taken),
    .io_in_bits_cf_crossPageIPFFix(pipelineConnect_5_io_in_bits_cf_crossPageIPFFix),
    .io_in_bits_cf_storeSetHit(pipelineConnect_5_io_in_bits_cf_storeSetHit),
    .io_in_bits_cf_loadWaitStrict(pipelineConnect_5_io_in_bits_cf_loadWaitStrict),
    .io_in_bits_cf_ssid(pipelineConnect_5_io_in_bits_cf_ssid),
    .io_in_bits_cf_ftqPtr_flag(pipelineConnect_5_io_in_bits_cf_ftqPtr_flag),
    .io_in_bits_cf_ftqPtr_value(pipelineConnect_5_io_in_bits_cf_ftqPtr_value),
    .io_in_bits_cf_ftqOffset(pipelineConnect_5_io_in_bits_cf_ftqOffset),
    .io_in_bits_ctrl_srcType_0(pipelineConnect_5_io_in_bits_ctrl_srcType_0),
    .io_in_bits_ctrl_srcType_1(pipelineConnect_5_io_in_bits_ctrl_srcType_1),
    .io_in_bits_ctrl_srcType_2(pipelineConnect_5_io_in_bits_ctrl_srcType_2),
    .io_in_bits_ctrl_ldest(pipelineConnect_5_io_in_bits_ctrl_ldest),
    .io_in_bits_ctrl_fuType(pipelineConnect_5_io_in_bits_ctrl_fuType),
    .io_in_bits_ctrl_fuOpType(pipelineConnect_5_io_in_bits_ctrl_fuOpType),
    .io_in_bits_ctrl_rfWen(pipelineConnect_5_io_in_bits_ctrl_rfWen),
    .io_in_bits_ctrl_fpWen(pipelineConnect_5_io_in_bits_ctrl_fpWen),
    .io_in_bits_ctrl_isRVCORETrap(pipelineConnect_5_io_in_bits_ctrl_isRVCORETrap),
    .io_in_bits_ctrl_noSpecExec(pipelineConnect_5_io_in_bits_ctrl_noSpecExec),
    .io_in_bits_ctrl_blockBackward(pipelineConnect_5_io_in_bits_ctrl_blockBackward),
    .io_in_bits_ctrl_flushPipe(pipelineConnect_5_io_in_bits_ctrl_flushPipe),
    .io_in_bits_ctrl_selImm(pipelineConnect_5_io_in_bits_ctrl_selImm),
    .io_in_bits_ctrl_imm(pipelineConnect_5_io_in_bits_ctrl_imm),
    .io_in_bits_ctrl_commitType(pipelineConnect_5_io_in_bits_ctrl_commitType),
    .io_in_bits_ctrl_fpu_isAddSub(pipelineConnect_5_io_in_bits_ctrl_fpu_isAddSub),
    .io_in_bits_ctrl_fpu_typeTagIn(pipelineConnect_5_io_in_bits_ctrl_fpu_typeTagIn),
    .io_in_bits_ctrl_fpu_typeTagOut(pipelineConnect_5_io_in_bits_ctrl_fpu_typeTagOut),
    .io_in_bits_ctrl_fpu_fromInt(pipelineConnect_5_io_in_bits_ctrl_fpu_fromInt),
    .io_in_bits_ctrl_fpu_wflags(pipelineConnect_5_io_in_bits_ctrl_fpu_wflags),
    .io_in_bits_ctrl_fpu_fpWen(pipelineConnect_5_io_in_bits_ctrl_fpu_fpWen),
    .io_in_bits_ctrl_fpu_fmaCmd(pipelineConnect_5_io_in_bits_ctrl_fpu_fmaCmd),
    .io_in_bits_ctrl_fpu_div(pipelineConnect_5_io_in_bits_ctrl_fpu_div),
    .io_in_bits_ctrl_fpu_sqrt(pipelineConnect_5_io_in_bits_ctrl_fpu_sqrt),
    .io_in_bits_ctrl_fpu_fcvt(pipelineConnect_5_io_in_bits_ctrl_fpu_fcvt),
    .io_in_bits_ctrl_fpu_typ(pipelineConnect_5_io_in_bits_ctrl_fpu_typ),
    .io_in_bits_ctrl_fpu_fmt(pipelineConnect_5_io_in_bits_ctrl_fpu_fmt),
    .io_in_bits_ctrl_fpu_ren3(pipelineConnect_5_io_in_bits_ctrl_fpu_ren3),
    .io_in_bits_ctrl_fpu_rm(pipelineConnect_5_io_in_bits_ctrl_fpu_rm),
    .io_in_bits_ctrl_isMove(pipelineConnect_5_io_in_bits_ctrl_isMove),
    .io_in_bits_psrc_0(pipelineConnect_5_io_in_bits_psrc_0),
    .io_in_bits_psrc_1(pipelineConnect_5_io_in_bits_psrc_1),
    .io_in_bits_psrc_2(pipelineConnect_5_io_in_bits_psrc_2),
    .io_in_bits_pdest(pipelineConnect_5_io_in_bits_pdest),
    .io_in_bits_old_pdest(pipelineConnect_5_io_in_bits_old_pdest),
    .io_in_bits_robIdx_flag(pipelineConnect_5_io_in_bits_robIdx_flag),
    .io_in_bits_robIdx_value(pipelineConnect_5_io_in_bits_robIdx_value),
    .io_in_bits_eliminatedMove(pipelineConnect_5_io_in_bits_eliminatedMove),
    .io_out_ready(pipelineConnect_5_io_out_ready),
    .io_out_valid(pipelineConnect_5_io_out_valid),
    .io_out_bits_cf_exceptionVec_1(pipelineConnect_5_io_out_bits_cf_exceptionVec_1),
    .io_out_bits_cf_exceptionVec_2(pipelineConnect_5_io_out_bits_cf_exceptionVec_2),
    .io_out_bits_cf_exceptionVec_12(pipelineConnect_5_io_out_bits_cf_exceptionVec_12),
    .io_out_bits_cf_trigger_frontendHit_0(pipelineConnect_5_io_out_bits_cf_trigger_frontendHit_0),
    .io_out_bits_cf_trigger_frontendHit_1(pipelineConnect_5_io_out_bits_cf_trigger_frontendHit_1),
    .io_out_bits_cf_trigger_frontendHit_2(pipelineConnect_5_io_out_bits_cf_trigger_frontendHit_2),
    .io_out_bits_cf_trigger_frontendHit_3(pipelineConnect_5_io_out_bits_cf_trigger_frontendHit_3),
    .io_out_bits_cf_trigger_backendEn_0(pipelineConnect_5_io_out_bits_cf_trigger_backendEn_0),
    .io_out_bits_cf_trigger_backendEn_1(pipelineConnect_5_io_out_bits_cf_trigger_backendEn_1),
    .io_out_bits_cf_trigger_backendHit_0(pipelineConnect_5_io_out_bits_cf_trigger_backendHit_0),
    .io_out_bits_cf_trigger_backendHit_1(pipelineConnect_5_io_out_bits_cf_trigger_backendHit_1),
    .io_out_bits_cf_trigger_backendHit_2(pipelineConnect_5_io_out_bits_cf_trigger_backendHit_2),
    .io_out_bits_cf_trigger_backendHit_3(pipelineConnect_5_io_out_bits_cf_trigger_backendHit_3),
    .io_out_bits_cf_trigger_backendHit_4(pipelineConnect_5_io_out_bits_cf_trigger_backendHit_4),
    .io_out_bits_cf_trigger_backendHit_5(pipelineConnect_5_io_out_bits_cf_trigger_backendHit_5),
    .io_out_bits_cf_pd_isRVC(pipelineConnect_5_io_out_bits_cf_pd_isRVC),
    .io_out_bits_cf_pd_brType(pipelineConnect_5_io_out_bits_cf_pd_brType),
    .io_out_bits_cf_pd_isCall(pipelineConnect_5_io_out_bits_cf_pd_isCall),
    .io_out_bits_cf_pd_isRet(pipelineConnect_5_io_out_bits_cf_pd_isRet),
    .io_out_bits_cf_pred_taken(pipelineConnect_5_io_out_bits_cf_pred_taken),
    .io_out_bits_cf_crossPageIPFFix(pipelineConnect_5_io_out_bits_cf_crossPageIPFFix),
    .io_out_bits_cf_storeSetHit(pipelineConnect_5_io_out_bits_cf_storeSetHit),
    .io_out_bits_cf_loadWaitStrict(pipelineConnect_5_io_out_bits_cf_loadWaitStrict),
    .io_out_bits_cf_ssid(pipelineConnect_5_io_out_bits_cf_ssid),
    .io_out_bits_cf_ftqPtr_flag(pipelineConnect_5_io_out_bits_cf_ftqPtr_flag),
    .io_out_bits_cf_ftqPtr_value(pipelineConnect_5_io_out_bits_cf_ftqPtr_value),
    .io_out_bits_cf_ftqOffset(pipelineConnect_5_io_out_bits_cf_ftqOffset),
    .io_out_bits_ctrl_srcType_0(pipelineConnect_5_io_out_bits_ctrl_srcType_0),
    .io_out_bits_ctrl_srcType_1(pipelineConnect_5_io_out_bits_ctrl_srcType_1),
    .io_out_bits_ctrl_srcType_2(pipelineConnect_5_io_out_bits_ctrl_srcType_2),
    .io_out_bits_ctrl_ldest(pipelineConnect_5_io_out_bits_ctrl_ldest),
    .io_out_bits_ctrl_fuType(pipelineConnect_5_io_out_bits_ctrl_fuType),
    .io_out_bits_ctrl_fuOpType(pipelineConnect_5_io_out_bits_ctrl_fuOpType),
    .io_out_bits_ctrl_rfWen(pipelineConnect_5_io_out_bits_ctrl_rfWen),
    .io_out_bits_ctrl_fpWen(pipelineConnect_5_io_out_bits_ctrl_fpWen),
    .io_out_bits_ctrl_isRVCORETrap(pipelineConnect_5_io_out_bits_ctrl_isRVCORETrap),
    .io_out_bits_ctrl_noSpecExec(pipelineConnect_5_io_out_bits_ctrl_noSpecExec),
    .io_out_bits_ctrl_blockBackward(pipelineConnect_5_io_out_bits_ctrl_blockBackward),
    .io_out_bits_ctrl_flushPipe(pipelineConnect_5_io_out_bits_ctrl_flushPipe),
    .io_out_bits_ctrl_selImm(pipelineConnect_5_io_out_bits_ctrl_selImm),
    .io_out_bits_ctrl_imm(pipelineConnect_5_io_out_bits_ctrl_imm),
    .io_out_bits_ctrl_commitType(pipelineConnect_5_io_out_bits_ctrl_commitType),
    .io_out_bits_ctrl_fpu_isAddSub(pipelineConnect_5_io_out_bits_ctrl_fpu_isAddSub),
    .io_out_bits_ctrl_fpu_typeTagIn(pipelineConnect_5_io_out_bits_ctrl_fpu_typeTagIn),
    .io_out_bits_ctrl_fpu_typeTagOut(pipelineConnect_5_io_out_bits_ctrl_fpu_typeTagOut),
    .io_out_bits_ctrl_fpu_fromInt(pipelineConnect_5_io_out_bits_ctrl_fpu_fromInt),
    .io_out_bits_ctrl_fpu_wflags(pipelineConnect_5_io_out_bits_ctrl_fpu_wflags),
    .io_out_bits_ctrl_fpu_fpWen(pipelineConnect_5_io_out_bits_ctrl_fpu_fpWen),
    .io_out_bits_ctrl_fpu_fmaCmd(pipelineConnect_5_io_out_bits_ctrl_fpu_fmaCmd),
    .io_out_bits_ctrl_fpu_div(pipelineConnect_5_io_out_bits_ctrl_fpu_div),
    .io_out_bits_ctrl_fpu_sqrt(pipelineConnect_5_io_out_bits_ctrl_fpu_sqrt),
    .io_out_bits_ctrl_fpu_fcvt(pipelineConnect_5_io_out_bits_ctrl_fpu_fcvt),
    .io_out_bits_ctrl_fpu_typ(pipelineConnect_5_io_out_bits_ctrl_fpu_typ),
    .io_out_bits_ctrl_fpu_fmt(pipelineConnect_5_io_out_bits_ctrl_fpu_fmt),
    .io_out_bits_ctrl_fpu_ren3(pipelineConnect_5_io_out_bits_ctrl_fpu_ren3),
    .io_out_bits_ctrl_fpu_rm(pipelineConnect_5_io_out_bits_ctrl_fpu_rm),
    .io_out_bits_ctrl_isMove(pipelineConnect_5_io_out_bits_ctrl_isMove),
    .io_out_bits_psrc_0(pipelineConnect_5_io_out_bits_psrc_0),
    .io_out_bits_psrc_1(pipelineConnect_5_io_out_bits_psrc_1),
    .io_out_bits_psrc_2(pipelineConnect_5_io_out_bits_psrc_2),
    .io_out_bits_pdest(pipelineConnect_5_io_out_bits_pdest),
    .io_out_bits_old_pdest(pipelineConnect_5_io_out_bits_old_pdest),
    .io_out_bits_robIdx_flag(pipelineConnect_5_io_out_bits_robIdx_flag),
    .io_out_bits_robIdx_value(pipelineConnect_5_io_out_bits_robIdx_value),
    .io_out_bits_eliminatedMove(pipelineConnect_5_io_out_bits_eliminatedMove),
    .io_rightOutFire(pipelineConnect_5_io_rightOutFire),
    .io_isFlush(pipelineConnect_5_io_isFlush)
  );
  PipelineConnectModule_31 pipelineConnect_6 ( // @[PipelineConnect.scala 50:33]
    .clock(pipelineConnect_6_clock),
    .reset(pipelineConnect_6_reset),
    .io_in_ready(pipelineConnect_6_io_in_ready),
    .io_in_valid(pipelineConnect_6_io_in_valid),
    .io_in_bits_cf_exceptionVec_1(pipelineConnect_6_io_in_bits_cf_exceptionVec_1),
    .io_in_bits_cf_exceptionVec_2(pipelineConnect_6_io_in_bits_cf_exceptionVec_2),
    .io_in_bits_cf_exceptionVec_12(pipelineConnect_6_io_in_bits_cf_exceptionVec_12),
    .io_in_bits_cf_trigger_frontendHit_0(pipelineConnect_6_io_in_bits_cf_trigger_frontendHit_0),
    .io_in_bits_cf_trigger_frontendHit_1(pipelineConnect_6_io_in_bits_cf_trigger_frontendHit_1),
    .io_in_bits_cf_trigger_frontendHit_2(pipelineConnect_6_io_in_bits_cf_trigger_frontendHit_2),
    .io_in_bits_cf_trigger_frontendHit_3(pipelineConnect_6_io_in_bits_cf_trigger_frontendHit_3),
    .io_in_bits_cf_trigger_backendEn_0(pipelineConnect_6_io_in_bits_cf_trigger_backendEn_0),
    .io_in_bits_cf_trigger_backendEn_1(pipelineConnect_6_io_in_bits_cf_trigger_backendEn_1),
    .io_in_bits_cf_trigger_backendHit_0(pipelineConnect_6_io_in_bits_cf_trigger_backendHit_0),
    .io_in_bits_cf_trigger_backendHit_1(pipelineConnect_6_io_in_bits_cf_trigger_backendHit_1),
    .io_in_bits_cf_trigger_backendHit_2(pipelineConnect_6_io_in_bits_cf_trigger_backendHit_2),
    .io_in_bits_cf_trigger_backendHit_3(pipelineConnect_6_io_in_bits_cf_trigger_backendHit_3),
    .io_in_bits_cf_trigger_backendHit_4(pipelineConnect_6_io_in_bits_cf_trigger_backendHit_4),
    .io_in_bits_cf_trigger_backendHit_5(pipelineConnect_6_io_in_bits_cf_trigger_backendHit_5),
    .io_in_bits_cf_pd_isRVC(pipelineConnect_6_io_in_bits_cf_pd_isRVC),
    .io_in_bits_cf_pd_brType(pipelineConnect_6_io_in_bits_cf_pd_brType),
    .io_in_bits_cf_pd_isCall(pipelineConnect_6_io_in_bits_cf_pd_isCall),
    .io_in_bits_cf_pd_isRet(pipelineConnect_6_io_in_bits_cf_pd_isRet),
    .io_in_bits_cf_pred_taken(pipelineConnect_6_io_in_bits_cf_pred_taken),
    .io_in_bits_cf_crossPageIPFFix(pipelineConnect_6_io_in_bits_cf_crossPageIPFFix),
    .io_in_bits_cf_storeSetHit(pipelineConnect_6_io_in_bits_cf_storeSetHit),
    .io_in_bits_cf_loadWaitStrict(pipelineConnect_6_io_in_bits_cf_loadWaitStrict),
    .io_in_bits_cf_ssid(pipelineConnect_6_io_in_bits_cf_ssid),
    .io_in_bits_cf_ftqPtr_flag(pipelineConnect_6_io_in_bits_cf_ftqPtr_flag),
    .io_in_bits_cf_ftqPtr_value(pipelineConnect_6_io_in_bits_cf_ftqPtr_value),
    .io_in_bits_cf_ftqOffset(pipelineConnect_6_io_in_bits_cf_ftqOffset),
    .io_in_bits_ctrl_srcType_0(pipelineConnect_6_io_in_bits_ctrl_srcType_0),
    .io_in_bits_ctrl_srcType_1(pipelineConnect_6_io_in_bits_ctrl_srcType_1),
    .io_in_bits_ctrl_srcType_2(pipelineConnect_6_io_in_bits_ctrl_srcType_2),
    .io_in_bits_ctrl_ldest(pipelineConnect_6_io_in_bits_ctrl_ldest),
    .io_in_bits_ctrl_fuType(pipelineConnect_6_io_in_bits_ctrl_fuType),
    .io_in_bits_ctrl_fuOpType(pipelineConnect_6_io_in_bits_ctrl_fuOpType),
    .io_in_bits_ctrl_rfWen(pipelineConnect_6_io_in_bits_ctrl_rfWen),
    .io_in_bits_ctrl_fpWen(pipelineConnect_6_io_in_bits_ctrl_fpWen),
    .io_in_bits_ctrl_isRVCORETrap(pipelineConnect_6_io_in_bits_ctrl_isRVCORETrap),
    .io_in_bits_ctrl_noSpecExec(pipelineConnect_6_io_in_bits_ctrl_noSpecExec),
    .io_in_bits_ctrl_blockBackward(pipelineConnect_6_io_in_bits_ctrl_blockBackward),
    .io_in_bits_ctrl_flushPipe(pipelineConnect_6_io_in_bits_ctrl_flushPipe),
    .io_in_bits_ctrl_selImm(pipelineConnect_6_io_in_bits_ctrl_selImm),
    .io_in_bits_ctrl_imm(pipelineConnect_6_io_in_bits_ctrl_imm),
    .io_in_bits_ctrl_commitType(pipelineConnect_6_io_in_bits_ctrl_commitType),
    .io_in_bits_ctrl_fpu_isAddSub(pipelineConnect_6_io_in_bits_ctrl_fpu_isAddSub),
    .io_in_bits_ctrl_fpu_typeTagIn(pipelineConnect_6_io_in_bits_ctrl_fpu_typeTagIn),
    .io_in_bits_ctrl_fpu_typeTagOut(pipelineConnect_6_io_in_bits_ctrl_fpu_typeTagOut),
    .io_in_bits_ctrl_fpu_fromInt(pipelineConnect_6_io_in_bits_ctrl_fpu_fromInt),
    .io_in_bits_ctrl_fpu_wflags(pipelineConnect_6_io_in_bits_ctrl_fpu_wflags),
    .io_in_bits_ctrl_fpu_fpWen(pipelineConnect_6_io_in_bits_ctrl_fpu_fpWen),
    .io_in_bits_ctrl_fpu_fmaCmd(pipelineConnect_6_io_in_bits_ctrl_fpu_fmaCmd),
    .io_in_bits_ctrl_fpu_div(pipelineConnect_6_io_in_bits_ctrl_fpu_div),
    .io_in_bits_ctrl_fpu_sqrt(pipelineConnect_6_io_in_bits_ctrl_fpu_sqrt),
    .io_in_bits_ctrl_fpu_fcvt(pipelineConnect_6_io_in_bits_ctrl_fpu_fcvt),
    .io_in_bits_ctrl_fpu_typ(pipelineConnect_6_io_in_bits_ctrl_fpu_typ),
    .io_in_bits_ctrl_fpu_fmt(pipelineConnect_6_io_in_bits_ctrl_fpu_fmt),
    .io_in_bits_ctrl_fpu_ren3(pipelineConnect_6_io_in_bits_ctrl_fpu_ren3),
    .io_in_bits_ctrl_fpu_rm(pipelineConnect_6_io_in_bits_ctrl_fpu_rm),
    .io_in_bits_ctrl_isMove(pipelineConnect_6_io_in_bits_ctrl_isMove),
    .io_in_bits_psrc_0(pipelineConnect_6_io_in_bits_psrc_0),
    .io_in_bits_psrc_1(pipelineConnect_6_io_in_bits_psrc_1),
    .io_in_bits_psrc_2(pipelineConnect_6_io_in_bits_psrc_2),
    .io_in_bits_pdest(pipelineConnect_6_io_in_bits_pdest),
    .io_in_bits_old_pdest(pipelineConnect_6_io_in_bits_old_pdest),
    .io_in_bits_robIdx_flag(pipelineConnect_6_io_in_bits_robIdx_flag),
    .io_in_bits_robIdx_value(pipelineConnect_6_io_in_bits_robIdx_value),
    .io_in_bits_eliminatedMove(pipelineConnect_6_io_in_bits_eliminatedMove),
    .io_out_ready(pipelineConnect_6_io_out_ready),
    .io_out_valid(pipelineConnect_6_io_out_valid),
    .io_out_bits_cf_exceptionVec_1(pipelineConnect_6_io_out_bits_cf_exceptionVec_1),
    .io_out_bits_cf_exceptionVec_2(pipelineConnect_6_io_out_bits_cf_exceptionVec_2),
    .io_out_bits_cf_exceptionVec_12(pipelineConnect_6_io_out_bits_cf_exceptionVec_12),
    .io_out_bits_cf_trigger_frontendHit_0(pipelineConnect_6_io_out_bits_cf_trigger_frontendHit_0),
    .io_out_bits_cf_trigger_frontendHit_1(pipelineConnect_6_io_out_bits_cf_trigger_frontendHit_1),
    .io_out_bits_cf_trigger_frontendHit_2(pipelineConnect_6_io_out_bits_cf_trigger_frontendHit_2),
    .io_out_bits_cf_trigger_frontendHit_3(pipelineConnect_6_io_out_bits_cf_trigger_frontendHit_3),
    .io_out_bits_cf_trigger_backendEn_0(pipelineConnect_6_io_out_bits_cf_trigger_backendEn_0),
    .io_out_bits_cf_trigger_backendEn_1(pipelineConnect_6_io_out_bits_cf_trigger_backendEn_1),
    .io_out_bits_cf_trigger_backendHit_0(pipelineConnect_6_io_out_bits_cf_trigger_backendHit_0),
    .io_out_bits_cf_trigger_backendHit_1(pipelineConnect_6_io_out_bits_cf_trigger_backendHit_1),
    .io_out_bits_cf_trigger_backendHit_2(pipelineConnect_6_io_out_bits_cf_trigger_backendHit_2),
    .io_out_bits_cf_trigger_backendHit_3(pipelineConnect_6_io_out_bits_cf_trigger_backendHit_3),
    .io_out_bits_cf_trigger_backendHit_4(pipelineConnect_6_io_out_bits_cf_trigger_backendHit_4),
    .io_out_bits_cf_trigger_backendHit_5(pipelineConnect_6_io_out_bits_cf_trigger_backendHit_5),
    .io_out_bits_cf_pd_isRVC(pipelineConnect_6_io_out_bits_cf_pd_isRVC),
    .io_out_bits_cf_pd_brType(pipelineConnect_6_io_out_bits_cf_pd_brType),
    .io_out_bits_cf_pd_isCall(pipelineConnect_6_io_out_bits_cf_pd_isCall),
    .io_out_bits_cf_pd_isRet(pipelineConnect_6_io_out_bits_cf_pd_isRet),
    .io_out_bits_cf_pred_taken(pipelineConnect_6_io_out_bits_cf_pred_taken),
    .io_out_bits_cf_crossPageIPFFix(pipelineConnect_6_io_out_bits_cf_crossPageIPFFix),
    .io_out_bits_cf_storeSetHit(pipelineConnect_6_io_out_bits_cf_storeSetHit),
    .io_out_bits_cf_loadWaitStrict(pipelineConnect_6_io_out_bits_cf_loadWaitStrict),
    .io_out_bits_cf_ssid(pipelineConnect_6_io_out_bits_cf_ssid),
    .io_out_bits_cf_ftqPtr_flag(pipelineConnect_6_io_out_bits_cf_ftqPtr_flag),
    .io_out_bits_cf_ftqPtr_value(pipelineConnect_6_io_out_bits_cf_ftqPtr_value),
    .io_out_bits_cf_ftqOffset(pipelineConnect_6_io_out_bits_cf_ftqOffset),
    .io_out_bits_ctrl_srcType_0(pipelineConnect_6_io_out_bits_ctrl_srcType_0),
    .io_out_bits_ctrl_srcType_1(pipelineConnect_6_io_out_bits_ctrl_srcType_1),
    .io_out_bits_ctrl_srcType_2(pipelineConnect_6_io_out_bits_ctrl_srcType_2),
    .io_out_bits_ctrl_ldest(pipelineConnect_6_io_out_bits_ctrl_ldest),
    .io_out_bits_ctrl_fuType(pipelineConnect_6_io_out_bits_ctrl_fuType),
    .io_out_bits_ctrl_fuOpType(pipelineConnect_6_io_out_bits_ctrl_fuOpType),
    .io_out_bits_ctrl_rfWen(pipelineConnect_6_io_out_bits_ctrl_rfWen),
    .io_out_bits_ctrl_fpWen(pipelineConnect_6_io_out_bits_ctrl_fpWen),
    .io_out_bits_ctrl_isRVCORETrap(pipelineConnect_6_io_out_bits_ctrl_isRVCORETrap),
    .io_out_bits_ctrl_noSpecExec(pipelineConnect_6_io_out_bits_ctrl_noSpecExec),
    .io_out_bits_ctrl_blockBackward(pipelineConnect_6_io_out_bits_ctrl_blockBackward),
    .io_out_bits_ctrl_flushPipe(pipelineConnect_6_io_out_bits_ctrl_flushPipe),
    .io_out_bits_ctrl_selImm(pipelineConnect_6_io_out_bits_ctrl_selImm),
    .io_out_bits_ctrl_imm(pipelineConnect_6_io_out_bits_ctrl_imm),
    .io_out_bits_ctrl_commitType(pipelineConnect_6_io_out_bits_ctrl_commitType),
    .io_out_bits_ctrl_fpu_isAddSub(pipelineConnect_6_io_out_bits_ctrl_fpu_isAddSub),
    .io_out_bits_ctrl_fpu_typeTagIn(pipelineConnect_6_io_out_bits_ctrl_fpu_typeTagIn),
    .io_out_bits_ctrl_fpu_typeTagOut(pipelineConnect_6_io_out_bits_ctrl_fpu_typeTagOut),
    .io_out_bits_ctrl_fpu_fromInt(pipelineConnect_6_io_out_bits_ctrl_fpu_fromInt),
    .io_out_bits_ctrl_fpu_wflags(pipelineConnect_6_io_out_bits_ctrl_fpu_wflags),
    .io_out_bits_ctrl_fpu_fpWen(pipelineConnect_6_io_out_bits_ctrl_fpu_fpWen),
    .io_out_bits_ctrl_fpu_fmaCmd(pipelineConnect_6_io_out_bits_ctrl_fpu_fmaCmd),
    .io_out_bits_ctrl_fpu_div(pipelineConnect_6_io_out_bits_ctrl_fpu_div),
    .io_out_bits_ctrl_fpu_sqrt(pipelineConnect_6_io_out_bits_ctrl_fpu_sqrt),
    .io_out_bits_ctrl_fpu_fcvt(pipelineConnect_6_io_out_bits_ctrl_fpu_fcvt),
    .io_out_bits_ctrl_fpu_typ(pipelineConnect_6_io_out_bits_ctrl_fpu_typ),
    .io_out_bits_ctrl_fpu_fmt(pipelineConnect_6_io_out_bits_ctrl_fpu_fmt),
    .io_out_bits_ctrl_fpu_ren3(pipelineConnect_6_io_out_bits_ctrl_fpu_ren3),
    .io_out_bits_ctrl_fpu_rm(pipelineConnect_6_io_out_bits_ctrl_fpu_rm),
    .io_out_bits_ctrl_isMove(pipelineConnect_6_io_out_bits_ctrl_isMove),
    .io_out_bits_psrc_0(pipelineConnect_6_io_out_bits_psrc_0),
    .io_out_bits_psrc_1(pipelineConnect_6_io_out_bits_psrc_1),
    .io_out_bits_psrc_2(pipelineConnect_6_io_out_bits_psrc_2),
    .io_out_bits_pdest(pipelineConnect_6_io_out_bits_pdest),
    .io_out_bits_old_pdest(pipelineConnect_6_io_out_bits_old_pdest),
    .io_out_bits_robIdx_flag(pipelineConnect_6_io_out_bits_robIdx_flag),
    .io_out_bits_robIdx_value(pipelineConnect_6_io_out_bits_robIdx_value),
    .io_out_bits_eliminatedMove(pipelineConnect_6_io_out_bits_eliminatedMove),
    .io_rightOutFire(pipelineConnect_6_io_rightOutFire),
    .io_isFlush(pipelineConnect_6_io_isFlush)
  );
  PipelineConnectModule_31 pipelineConnect_7 ( // @[PipelineConnect.scala 50:33]
    .clock(pipelineConnect_7_clock),
    .reset(pipelineConnect_7_reset),
    .io_in_ready(pipelineConnect_7_io_in_ready),
    .io_in_valid(pipelineConnect_7_io_in_valid),
    .io_in_bits_cf_exceptionVec_1(pipelineConnect_7_io_in_bits_cf_exceptionVec_1),
    .io_in_bits_cf_exceptionVec_2(pipelineConnect_7_io_in_bits_cf_exceptionVec_2),
    .io_in_bits_cf_exceptionVec_12(pipelineConnect_7_io_in_bits_cf_exceptionVec_12),
    .io_in_bits_cf_trigger_frontendHit_0(pipelineConnect_7_io_in_bits_cf_trigger_frontendHit_0),
    .io_in_bits_cf_trigger_frontendHit_1(pipelineConnect_7_io_in_bits_cf_trigger_frontendHit_1),
    .io_in_bits_cf_trigger_frontendHit_2(pipelineConnect_7_io_in_bits_cf_trigger_frontendHit_2),
    .io_in_bits_cf_trigger_frontendHit_3(pipelineConnect_7_io_in_bits_cf_trigger_frontendHit_3),
    .io_in_bits_cf_trigger_backendEn_0(pipelineConnect_7_io_in_bits_cf_trigger_backendEn_0),
    .io_in_bits_cf_trigger_backendEn_1(pipelineConnect_7_io_in_bits_cf_trigger_backendEn_1),
    .io_in_bits_cf_trigger_backendHit_0(pipelineConnect_7_io_in_bits_cf_trigger_backendHit_0),
    .io_in_bits_cf_trigger_backendHit_1(pipelineConnect_7_io_in_bits_cf_trigger_backendHit_1),
    .io_in_bits_cf_trigger_backendHit_2(pipelineConnect_7_io_in_bits_cf_trigger_backendHit_2),
    .io_in_bits_cf_trigger_backendHit_3(pipelineConnect_7_io_in_bits_cf_trigger_backendHit_3),
    .io_in_bits_cf_trigger_backendHit_4(pipelineConnect_7_io_in_bits_cf_trigger_backendHit_4),
    .io_in_bits_cf_trigger_backendHit_5(pipelineConnect_7_io_in_bits_cf_trigger_backendHit_5),
    .io_in_bits_cf_pd_isRVC(pipelineConnect_7_io_in_bits_cf_pd_isRVC),
    .io_in_bits_cf_pd_brType(pipelineConnect_7_io_in_bits_cf_pd_brType),
    .io_in_bits_cf_pd_isCall(pipelineConnect_7_io_in_bits_cf_pd_isCall),
    .io_in_bits_cf_pd_isRet(pipelineConnect_7_io_in_bits_cf_pd_isRet),
    .io_in_bits_cf_pred_taken(pipelineConnect_7_io_in_bits_cf_pred_taken),
    .io_in_bits_cf_crossPageIPFFix(pipelineConnect_7_io_in_bits_cf_crossPageIPFFix),
    .io_in_bits_cf_storeSetHit(pipelineConnect_7_io_in_bits_cf_storeSetHit),
    .io_in_bits_cf_loadWaitStrict(pipelineConnect_7_io_in_bits_cf_loadWaitStrict),
    .io_in_bits_cf_ssid(pipelineConnect_7_io_in_bits_cf_ssid),
    .io_in_bits_cf_ftqPtr_flag(pipelineConnect_7_io_in_bits_cf_ftqPtr_flag),
    .io_in_bits_cf_ftqPtr_value(pipelineConnect_7_io_in_bits_cf_ftqPtr_value),
    .io_in_bits_cf_ftqOffset(pipelineConnect_7_io_in_bits_cf_ftqOffset),
    .io_in_bits_ctrl_srcType_0(pipelineConnect_7_io_in_bits_ctrl_srcType_0),
    .io_in_bits_ctrl_srcType_1(pipelineConnect_7_io_in_bits_ctrl_srcType_1),
    .io_in_bits_ctrl_srcType_2(pipelineConnect_7_io_in_bits_ctrl_srcType_2),
    .io_in_bits_ctrl_ldest(pipelineConnect_7_io_in_bits_ctrl_ldest),
    .io_in_bits_ctrl_fuType(pipelineConnect_7_io_in_bits_ctrl_fuType),
    .io_in_bits_ctrl_fuOpType(pipelineConnect_7_io_in_bits_ctrl_fuOpType),
    .io_in_bits_ctrl_rfWen(pipelineConnect_7_io_in_bits_ctrl_rfWen),
    .io_in_bits_ctrl_fpWen(pipelineConnect_7_io_in_bits_ctrl_fpWen),
    .io_in_bits_ctrl_isRVCORETrap(pipelineConnect_7_io_in_bits_ctrl_isRVCORETrap),
    .io_in_bits_ctrl_noSpecExec(pipelineConnect_7_io_in_bits_ctrl_noSpecExec),
    .io_in_bits_ctrl_blockBackward(pipelineConnect_7_io_in_bits_ctrl_blockBackward),
    .io_in_bits_ctrl_flushPipe(pipelineConnect_7_io_in_bits_ctrl_flushPipe),
    .io_in_bits_ctrl_selImm(pipelineConnect_7_io_in_bits_ctrl_selImm),
    .io_in_bits_ctrl_imm(pipelineConnect_7_io_in_bits_ctrl_imm),
    .io_in_bits_ctrl_commitType(pipelineConnect_7_io_in_bits_ctrl_commitType),
    .io_in_bits_ctrl_fpu_isAddSub(pipelineConnect_7_io_in_bits_ctrl_fpu_isAddSub),
    .io_in_bits_ctrl_fpu_typeTagIn(pipelineConnect_7_io_in_bits_ctrl_fpu_typeTagIn),
    .io_in_bits_ctrl_fpu_typeTagOut(pipelineConnect_7_io_in_bits_ctrl_fpu_typeTagOut),
    .io_in_bits_ctrl_fpu_fromInt(pipelineConnect_7_io_in_bits_ctrl_fpu_fromInt),
    .io_in_bits_ctrl_fpu_wflags(pipelineConnect_7_io_in_bits_ctrl_fpu_wflags),
    .io_in_bits_ctrl_fpu_fpWen(pipelineConnect_7_io_in_bits_ctrl_fpu_fpWen),
    .io_in_bits_ctrl_fpu_fmaCmd(pipelineConnect_7_io_in_bits_ctrl_fpu_fmaCmd),
    .io_in_bits_ctrl_fpu_div(pipelineConnect_7_io_in_bits_ctrl_fpu_div),
    .io_in_bits_ctrl_fpu_sqrt(pipelineConnect_7_io_in_bits_ctrl_fpu_sqrt),
    .io_in_bits_ctrl_fpu_fcvt(pipelineConnect_7_io_in_bits_ctrl_fpu_fcvt),
    .io_in_bits_ctrl_fpu_typ(pipelineConnect_7_io_in_bits_ctrl_fpu_typ),
    .io_in_bits_ctrl_fpu_fmt(pipelineConnect_7_io_in_bits_ctrl_fpu_fmt),
    .io_in_bits_ctrl_fpu_ren3(pipelineConnect_7_io_in_bits_ctrl_fpu_ren3),
    .io_in_bits_ctrl_fpu_rm(pipelineConnect_7_io_in_bits_ctrl_fpu_rm),
    .io_in_bits_ctrl_isMove(pipelineConnect_7_io_in_bits_ctrl_isMove),
    .io_in_bits_psrc_0(pipelineConnect_7_io_in_bits_psrc_0),
    .io_in_bits_psrc_1(pipelineConnect_7_io_in_bits_psrc_1),
    .io_in_bits_psrc_2(pipelineConnect_7_io_in_bits_psrc_2),
    .io_in_bits_pdest(pipelineConnect_7_io_in_bits_pdest),
    .io_in_bits_old_pdest(pipelineConnect_7_io_in_bits_old_pdest),
    .io_in_bits_robIdx_flag(pipelineConnect_7_io_in_bits_robIdx_flag),
    .io_in_bits_robIdx_value(pipelineConnect_7_io_in_bits_robIdx_value),
    .io_in_bits_eliminatedMove(pipelineConnect_7_io_in_bits_eliminatedMove),
    .io_out_ready(pipelineConnect_7_io_out_ready),
    .io_out_valid(pipelineConnect_7_io_out_valid),
    .io_out_bits_cf_exceptionVec_1(pipelineConnect_7_io_out_bits_cf_exceptionVec_1),
    .io_out_bits_cf_exceptionVec_2(pipelineConnect_7_io_out_bits_cf_exceptionVec_2),
    .io_out_bits_cf_exceptionVec_12(pipelineConnect_7_io_out_bits_cf_exceptionVec_12),
    .io_out_bits_cf_trigger_frontendHit_0(pipelineConnect_7_io_out_bits_cf_trigger_frontendHit_0),
    .io_out_bits_cf_trigger_frontendHit_1(pipelineConnect_7_io_out_bits_cf_trigger_frontendHit_1),
    .io_out_bits_cf_trigger_frontendHit_2(pipelineConnect_7_io_out_bits_cf_trigger_frontendHit_2),
    .io_out_bits_cf_trigger_frontendHit_3(pipelineConnect_7_io_out_bits_cf_trigger_frontendHit_3),
    .io_out_bits_cf_trigger_backendEn_0(pipelineConnect_7_io_out_bits_cf_trigger_backendEn_0),
    .io_out_bits_cf_trigger_backendEn_1(pipelineConnect_7_io_out_bits_cf_trigger_backendEn_1),
    .io_out_bits_cf_trigger_backendHit_0(pipelineConnect_7_io_out_bits_cf_trigger_backendHit_0),
    .io_out_bits_cf_trigger_backendHit_1(pipelineConnect_7_io_out_bits_cf_trigger_backendHit_1),
    .io_out_bits_cf_trigger_backendHit_2(pipelineConnect_7_io_out_bits_cf_trigger_backendHit_2),
    .io_out_bits_cf_trigger_backendHit_3(pipelineConnect_7_io_out_bits_cf_trigger_backendHit_3),
    .io_out_bits_cf_trigger_backendHit_4(pipelineConnect_7_io_out_bits_cf_trigger_backendHit_4),
    .io_out_bits_cf_trigger_backendHit_5(pipelineConnect_7_io_out_bits_cf_trigger_backendHit_5),
    .io_out_bits_cf_pd_isRVC(pipelineConnect_7_io_out_bits_cf_pd_isRVC),
    .io_out_bits_cf_pd_brType(pipelineConnect_7_io_out_bits_cf_pd_brType),
    .io_out_bits_cf_pd_isCall(pipelineConnect_7_io_out_bits_cf_pd_isCall),
    .io_out_bits_cf_pd_isRet(pipelineConnect_7_io_out_bits_cf_pd_isRet),
    .io_out_bits_cf_pred_taken(pipelineConnect_7_io_out_bits_cf_pred_taken),
    .io_out_bits_cf_crossPageIPFFix(pipelineConnect_7_io_out_bits_cf_crossPageIPFFix),
    .io_out_bits_cf_storeSetHit(pipelineConnect_7_io_out_bits_cf_storeSetHit),
    .io_out_bits_cf_loadWaitStrict(pipelineConnect_7_io_out_bits_cf_loadWaitStrict),
    .io_out_bits_cf_ssid(pipelineConnect_7_io_out_bits_cf_ssid),
    .io_out_bits_cf_ftqPtr_flag(pipelineConnect_7_io_out_bits_cf_ftqPtr_flag),
    .io_out_bits_cf_ftqPtr_value(pipelineConnect_7_io_out_bits_cf_ftqPtr_value),
    .io_out_bits_cf_ftqOffset(pipelineConnect_7_io_out_bits_cf_ftqOffset),
    .io_out_bits_ctrl_srcType_0(pipelineConnect_7_io_out_bits_ctrl_srcType_0),
    .io_out_bits_ctrl_srcType_1(pipelineConnect_7_io_out_bits_ctrl_srcType_1),
    .io_out_bits_ctrl_srcType_2(pipelineConnect_7_io_out_bits_ctrl_srcType_2),
    .io_out_bits_ctrl_ldest(pipelineConnect_7_io_out_bits_ctrl_ldest),
    .io_out_bits_ctrl_fuType(pipelineConnect_7_io_out_bits_ctrl_fuType),
    .io_out_bits_ctrl_fuOpType(pipelineConnect_7_io_out_bits_ctrl_fuOpType),
    .io_out_bits_ctrl_rfWen(pipelineConnect_7_io_out_bits_ctrl_rfWen),
    .io_out_bits_ctrl_fpWen(pipelineConnect_7_io_out_bits_ctrl_fpWen),
    .io_out_bits_ctrl_isRVCORETrap(pipelineConnect_7_io_out_bits_ctrl_isRVCORETrap),
    .io_out_bits_ctrl_noSpecExec(pipelineConnect_7_io_out_bits_ctrl_noSpecExec),
    .io_out_bits_ctrl_blockBackward(pipelineConnect_7_io_out_bits_ctrl_blockBackward),
    .io_out_bits_ctrl_flushPipe(pipelineConnect_7_io_out_bits_ctrl_flushPipe),
    .io_out_bits_ctrl_selImm(pipelineConnect_7_io_out_bits_ctrl_selImm),
    .io_out_bits_ctrl_imm(pipelineConnect_7_io_out_bits_ctrl_imm),
    .io_out_bits_ctrl_commitType(pipelineConnect_7_io_out_bits_ctrl_commitType),
    .io_out_bits_ctrl_fpu_isAddSub(pipelineConnect_7_io_out_bits_ctrl_fpu_isAddSub),
    .io_out_bits_ctrl_fpu_typeTagIn(pipelineConnect_7_io_out_bits_ctrl_fpu_typeTagIn),
    .io_out_bits_ctrl_fpu_typeTagOut(pipelineConnect_7_io_out_bits_ctrl_fpu_typeTagOut),
    .io_out_bits_ctrl_fpu_fromInt(pipelineConnect_7_io_out_bits_ctrl_fpu_fromInt),
    .io_out_bits_ctrl_fpu_wflags(pipelineConnect_7_io_out_bits_ctrl_fpu_wflags),
    .io_out_bits_ctrl_fpu_fpWen(pipelineConnect_7_io_out_bits_ctrl_fpu_fpWen),
    .io_out_bits_ctrl_fpu_fmaCmd(pipelineConnect_7_io_out_bits_ctrl_fpu_fmaCmd),
    .io_out_bits_ctrl_fpu_div(pipelineConnect_7_io_out_bits_ctrl_fpu_div),
    .io_out_bits_ctrl_fpu_sqrt(pipelineConnect_7_io_out_bits_ctrl_fpu_sqrt),
    .io_out_bits_ctrl_fpu_fcvt(pipelineConnect_7_io_out_bits_ctrl_fpu_fcvt),
    .io_out_bits_ctrl_fpu_typ(pipelineConnect_7_io_out_bits_ctrl_fpu_typ),
    .io_out_bits_ctrl_fpu_fmt(pipelineConnect_7_io_out_bits_ctrl_fpu_fmt),
    .io_out_bits_ctrl_fpu_ren3(pipelineConnect_7_io_out_bits_ctrl_fpu_ren3),
    .io_out_bits_ctrl_fpu_rm(pipelineConnect_7_io_out_bits_ctrl_fpu_rm),
    .io_out_bits_ctrl_isMove(pipelineConnect_7_io_out_bits_ctrl_isMove),
    .io_out_bits_psrc_0(pipelineConnect_7_io_out_bits_psrc_0),
    .io_out_bits_psrc_1(pipelineConnect_7_io_out_bits_psrc_1),
    .io_out_bits_psrc_2(pipelineConnect_7_io_out_bits_psrc_2),
    .io_out_bits_pdest(pipelineConnect_7_io_out_bits_pdest),
    .io_out_bits_old_pdest(pipelineConnect_7_io_out_bits_old_pdest),
    .io_out_bits_robIdx_flag(pipelineConnect_7_io_out_bits_robIdx_flag),
    .io_out_bits_robIdx_value(pipelineConnect_7_io_out_bits_robIdx_value),
    .io_out_bits_eliminatedMove(pipelineConnect_7_io_out_bits_eliminatedMove),
    .io_rightOutFire(pipelineConnect_7_io_rightOutFire),
    .io_isFlush(pipelineConnect_7_io_isFlush)
  );
  DelayN_19 io_cpu_halt_delay ( // @[Hold.scala 94:23]
    .clock(io_cpu_halt_delay_clock),
    .io_in(io_cpu_halt_delay_io_in),
    .io_out(io_cpu_halt_delay_io_out)
  );
  PFEvent pfevent ( // @[CtrlBlock.scala 481:23]
    .clock(pfevent_clock),
    .reset(pfevent_reset),
    .io_distribute_csr_wvalid(pfevent_io_distribute_csr_wvalid),
    .io_distribute_csr_waddr(pfevent_io_distribute_csr_waddr),
    .io_distribute_csr_wdata(pfevent_io_distribute_csr_wdata),
    .io_hpmevent_0(pfevent_io_hpmevent_0),
    .io_hpmevent_1(pfevent_io_hpmevent_1),
    .io_hpmevent_2(pfevent_io_hpmevent_2),
    .io_hpmevent_3(pfevent_io_hpmevent_3),
    .io_hpmevent_4(pfevent_io_hpmevent_4),
    .io_hpmevent_5(pfevent_io_hpmevent_5),
    .io_hpmevent_6(pfevent_io_hpmevent_6),
    .io_hpmevent_7(pfevent_io_hpmevent_7),
    .io_hpmevent_8(pfevent_io_hpmevent_8),
    .io_hpmevent_9(pfevent_io_hpmevent_9),
    .io_hpmevent_10(pfevent_io_hpmevent_10),
    .io_hpmevent_11(pfevent_io_hpmevent_11),
    .io_hpmevent_12(pfevent_io_hpmevent_12),
    .io_hpmevent_13(pfevent_io_hpmevent_13),
    .io_hpmevent_14(pfevent_io_hpmevent_14),
    .io_hpmevent_15(pfevent_io_hpmevent_15),
    .io_hpmevent_16(pfevent_io_hpmevent_16),
    .io_hpmevent_17(pfevent_io_hpmevent_17),
    .io_hpmevent_18(pfevent_io_hpmevent_18),
    .io_hpmevent_19(pfevent_io_hpmevent_19),
    .io_hpmevent_20(pfevent_io_hpmevent_20),
    .io_hpmevent_21(pfevent_io_hpmevent_21),
    .io_hpmevent_22(pfevent_io_hpmevent_22),
    .io_hpmevent_23(pfevent_io_hpmevent_23)
  );
  HPerfMonitor_3 hpm ( // @[PerfCounterUtils.scala 252:21]
    .clock(hpm_clock),
    .io_hpm_event_0(hpm_io_hpm_event_0),
    .io_hpm_event_1(hpm_io_hpm_event_1),
    .io_hpm_event_2(hpm_io_hpm_event_2),
    .io_hpm_event_3(hpm_io_hpm_event_3),
    .io_hpm_event_4(hpm_io_hpm_event_4),
    .io_hpm_event_5(hpm_io_hpm_event_5),
    .io_hpm_event_6(hpm_io_hpm_event_6),
    .io_hpm_event_7(hpm_io_hpm_event_7),
    .io_events_sets_0_value(hpm_io_events_sets_0_value),
    .io_events_sets_1_value(hpm_io_events_sets_1_value),
    .io_events_sets_2_value(hpm_io_events_sets_2_value),
    .io_events_sets_3_value(hpm_io_events_sets_3_value),
    .io_events_sets_4_value(hpm_io_events_sets_4_value),
    .io_events_sets_5_value(hpm_io_events_sets_5_value),
    .io_events_sets_6_value(hpm_io_events_sets_6_value),
    .io_events_sets_7_value(hpm_io_events_sets_7_value),
    .io_events_sets_8_value(hpm_io_events_sets_8_value),
    .io_events_sets_9_value(hpm_io_events_sets_9_value),
    .io_events_sets_10_value(hpm_io_events_sets_10_value),
    .io_events_sets_11_value(hpm_io_events_sets_11_value),
    .io_events_sets_12_value(hpm_io_events_sets_12_value),
    .io_events_sets_13_value(hpm_io_events_sets_13_value),
    .io_events_sets_14_value(hpm_io_events_sets_14_value),
    .io_events_sets_15_value(hpm_io_events_sets_15_value),
    .io_events_sets_16_value(hpm_io_events_sets_16_value),
    .io_events_sets_17_value(hpm_io_events_sets_17_value),
    .io_events_sets_18_value(hpm_io_events_sets_18_value),
    .io_events_sets_19_value(hpm_io_events_sets_19_value),
    .io_events_sets_20_value(hpm_io_events_sets_20_value),
    .io_events_sets_21_value(hpm_io_events_sets_21_value),
    .io_events_sets_23_value(hpm_io_events_sets_23_value),
    .io_events_sets_24_value(hpm_io_events_sets_24_value),
    .io_events_sets_25_value(hpm_io_events_sets_25_value),
    .io_events_sets_26_value(hpm_io_events_sets_26_value),
    .io_events_sets_27_value(hpm_io_events_sets_27_value),
    .io_events_sets_28_value(hpm_io_events_sets_28_value),
    .io_events_sets_29_value(hpm_io_events_sets_29_value),
    .io_events_sets_30_value(hpm_io_events_sets_30_value),
    .io_events_sets_31_value(hpm_io_events_sets_31_value),
    .io_events_sets_32_value(hpm_io_events_sets_32_value),
    .io_events_sets_33_value(hpm_io_events_sets_33_value),
    .io_events_sets_34_value(hpm_io_events_sets_34_value),
    .io_events_sets_35_value(hpm_io_events_sets_35_value),
    .io_events_sets_36_value(hpm_io_events_sets_36_value),
    .io_events_sets_37_value(hpm_io_events_sets_37_value),
    .io_events_sets_38_value(hpm_io_events_sets_38_value),
    .io_events_sets_39_value(hpm_io_events_sets_39_value),
    .io_events_sets_40_value(hpm_io_events_sets_40_value),
    .io_events_sets_41_value(hpm_io_events_sets_41_value),
    .io_events_sets_42_value(hpm_io_events_sets_42_value),
    .io_events_sets_43_value(hpm_io_events_sets_43_value),
    .io_events_sets_44_value(hpm_io_events_sets_44_value),
    .io_events_sets_45_value(hpm_io_events_sets_45_value),
    .io_events_sets_46_value(hpm_io_events_sets_46_value),
    .io_events_sets_47_value(hpm_io_events_sets_47_value),
    .io_events_sets_48_value(hpm_io_events_sets_48_value),
    .io_events_sets_49_value(hpm_io_events_sets_49_value),
    .io_events_sets_50_value(hpm_io_events_sets_50_value),
    .io_events_sets_51_value(hpm_io_events_sets_51_value),
    .io_events_sets_52_value(hpm_io_events_sets_52_value),
    .io_events_sets_53_value(hpm_io_events_sets_53_value),
    .io_events_sets_54_value(hpm_io_events_sets_54_value),
    .io_events_sets_55_value(hpm_io_events_sets_55_value),
    .io_events_sets_56_value(hpm_io_events_sets_56_value),
    .io_events_sets_57_value(hpm_io_events_sets_57_value),
    .io_events_sets_58_value(hpm_io_events_sets_58_value),
    .io_events_sets_59_value(hpm_io_events_sets_59_value),
    .io_events_sets_60_value(hpm_io_events_sets_60_value),
    .io_events_sets_61_value(hpm_io_events_sets_61_value),
    .io_events_sets_62_value(hpm_io_events_sets_62_value),
    .io_events_sets_63_value(hpm_io_events_sets_63_value),
    .io_events_sets_64_value(hpm_io_events_sets_64_value),
    .io_events_sets_65_value(hpm_io_events_sets_65_value),
    .io_events_sets_66_value(hpm_io_events_sets_66_value),
    .io_events_sets_67_value(hpm_io_events_sets_67_value),
    .io_events_sets_68_value(hpm_io_events_sets_68_value),
    .io_events_sets_69_value(hpm_io_events_sets_69_value),
    .io_events_sets_70_value(hpm_io_events_sets_70_value),
    .io_events_sets_71_value(hpm_io_events_sets_71_value),
    .io_events_sets_72_value(hpm_io_events_sets_72_value),
    .io_events_sets_73_value(hpm_io_events_sets_73_value),
    .io_events_sets_74_value(hpm_io_events_sets_74_value),
    .io_events_sets_75_value(hpm_io_events_sets_75_value),
    .io_events_sets_76_value(hpm_io_events_sets_76_value),
    .io_events_sets_77_value(hpm_io_events_sets_77_value),
    .io_events_sets_78_value(hpm_io_events_sets_78_value),
    .io_events_sets_79_value(hpm_io_events_sets_79_value),
    .io_events_sets_80_value(hpm_io_events_sets_80_value),
    .io_events_sets_81_value(hpm_io_events_sets_81_value),
    .io_events_sets_82_value(hpm_io_events_sets_82_value),
    .io_events_sets_83_value(hpm_io_events_sets_83_value),
    .io_events_sets_84_value(hpm_io_events_sets_84_value),
    .io_events_sets_85_value(hpm_io_events_sets_85_value),
    .io_events_sets_86_value(hpm_io_events_sets_86_value),
    .io_events_sets_87_value(hpm_io_events_sets_87_value),
    .io_events_sets_88_value(hpm_io_events_sets_88_value),
    .io_events_sets_89_value(hpm_io_events_sets_89_value),
    .io_perf_0_value(hpm_io_perf_0_value),
    .io_perf_1_value(hpm_io_perf_1_value),
    .io_perf_2_value(hpm_io_perf_2_value),
    .io_perf_3_value(hpm_io_perf_3_value),
    .io_perf_4_value(hpm_io_perf_4_value),
    .io_perf_5_value(hpm_io_perf_5_value),
    .io_perf_6_value(hpm_io_perf_6_value),
    .io_perf_7_value(hpm_io_perf_7_value)
  );
  assign io_cpu_halt = io_cpu_halt_delay_io_out; // @[CtrlBlock.scala 461:15]
  assign io_frontend_cfVec_0_ready = decode_io_in_0_ready; // @[CtrlBlock.scala 376:16]
  assign io_frontend_cfVec_1_ready = decode_io_in_1_ready; // @[CtrlBlock.scala 376:16]
  assign io_frontend_cfVec_2_ready = decode_io_in_2_ready; // @[CtrlBlock.scala 376:16]
  assign io_frontend_cfVec_3_ready = decode_io_in_3_ready; // @[CtrlBlock.scala 376:16]
  assign io_frontend_fromFtq_pc_reads_0_ptr_value = pingpong ? io_dispatch_2_bits_cf_ftqPtr_value :
    io_dispatch_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 454:21]
  assign io_frontend_fromFtq_pc_reads_0_offset = pingpong ? io_dispatch_2_bits_cf_ftqOffset :
    io_dispatch_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 454:21]
  assign io_frontend_fromFtq_pc_reads_1_ptr_value = redirectGen_io_stage1PcRead_0_ptr_value; // @[NewFtq.scala 233:34 CtrlBlock.scala 321:41]
  assign io_frontend_fromFtq_pc_reads_1_offset = redirectGen_io_stage1PcRead_0_offset; // @[NewFtq.scala 233:34 CtrlBlock.scala 321:41]
  assign io_frontend_fromFtq_pc_reads_2_ptr_value = redirectGen_io_stage1PcRead_1_ptr_value; // @[NewFtq.scala 233:34 CtrlBlock.scala 321:41]
  assign io_frontend_fromFtq_pc_reads_2_offset = redirectGen_io_stage1PcRead_1_offset; // @[NewFtq.scala 233:34 CtrlBlock.scala 321:41]
  assign io_frontend_fromFtq_pc_reads_3_ptr_value = redirectGen_io_stage1PcRead_2_ptr_value; // @[NewFtq.scala 233:34 CtrlBlock.scala 321:41]
  assign io_frontend_fromFtq_pc_reads_3_offset = redirectGen_io_stage1PcRead_2_offset; // @[NewFtq.scala 233:34 CtrlBlock.scala 321:41]
  assign io_frontend_fromFtq_pc_reads_4_ptr_value = redirectGen_io_stage1PcRead_3_ptr_value; // @[NewFtq.scala 233:34 CtrlBlock.scala 321:41]
  assign io_frontend_fromFtq_pc_reads_4_offset = redirectGen_io_stage1PcRead_3_offset; // @[NewFtq.scala 233:34 CtrlBlock.scala 321:41]
  assign io_frontend_fromFtq_pc_reads_5_ptr_value = redirectGen_io_stage1PcRead_4_ptr_value; // @[NewFtq.scala 233:34 CtrlBlock.scala 321:41]
  assign io_frontend_fromFtq_pc_reads_5_offset = redirectGen_io_stage1PcRead_4_offset; // @[NewFtq.scala 233:34 CtrlBlock.scala 321:41]
  assign io_frontend_fromFtq_pc_reads_6_ptr_value = redirectGen_io_stage1PcRead_5_ptr_value; // @[NewFtq.scala 233:34 CtrlBlock.scala 321:41]
  assign io_frontend_fromFtq_pc_reads_6_offset = redirectGen_io_stage1PcRead_5_offset; // @[NewFtq.scala 233:34 CtrlBlock.scala 321:41]
  assign io_frontend_fromFtq_pc_reads_7_ptr_value = redirectGen_io_memPredPcRead_ptr_value; // @[CtrlBlock.scala 322:40]
  assign io_frontend_fromFtq_pc_reads_7_offset = redirectGen_io_memPredPcRead_offset; // @[CtrlBlock.scala 322:40]
  assign io_frontend_fromFtq_pc_reads_8_ptr_value = rob_io_flushOut_bits_ftqIdx_value; // @[NewFtq.scala 194:14]
  assign io_frontend_fromFtq_pc_reads_8_offset = rob_io_flushOut_bits_ftqOffset; // @[NewFtq.scala 195:17]
  assign io_frontend_fromFtq_target_read_ptr_value = pingpong ? io_dispatch_2_bits_cf_ftqPtr_value :
    io_dispatch_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 454:21]
  assign io_frontend_toFtq_rob_commits_0_valid = io_frontend_toFtq_rob_commits_0_valid_REG; // @[CtrlBlock.scala 335:44]
  assign io_frontend_toFtq_rob_commits_0_bits_commitType = io_frontend_toFtq_rob_commits_0_bits_rcommitType; // @[CtrlBlock.scala 336:43]
  assign io_frontend_toFtq_rob_commits_0_bits_ftqIdx_flag = io_frontend_toFtq_rob_commits_0_bits_rftqIdx_flag; // @[CtrlBlock.scala 336:43]
  assign io_frontend_toFtq_rob_commits_0_bits_ftqIdx_value = io_frontend_toFtq_rob_commits_0_bits_rftqIdx_value; // @[CtrlBlock.scala 336:43]
  assign io_frontend_toFtq_rob_commits_0_bits_ftqOffset = io_frontend_toFtq_rob_commits_0_bits_rftqOffset; // @[CtrlBlock.scala 336:43]
  assign io_frontend_toFtq_rob_commits_1_valid = io_frontend_toFtq_rob_commits_1_valid_REG; // @[CtrlBlock.scala 335:44]
  assign io_frontend_toFtq_rob_commits_1_bits_commitType = io_frontend_toFtq_rob_commits_1_bits_rcommitType; // @[CtrlBlock.scala 336:43]
  assign io_frontend_toFtq_rob_commits_1_bits_ftqIdx_flag = io_frontend_toFtq_rob_commits_1_bits_rftqIdx_flag; // @[CtrlBlock.scala 336:43]
  assign io_frontend_toFtq_rob_commits_1_bits_ftqIdx_value = io_frontend_toFtq_rob_commits_1_bits_rftqIdx_value; // @[CtrlBlock.scala 336:43]
  assign io_frontend_toFtq_rob_commits_1_bits_ftqOffset = io_frontend_toFtq_rob_commits_1_bits_rftqOffset; // @[CtrlBlock.scala 336:43]
  assign io_frontend_toFtq_rob_commits_2_valid = io_frontend_toFtq_rob_commits_2_valid_REG; // @[CtrlBlock.scala 335:44]
  assign io_frontend_toFtq_rob_commits_2_bits_commitType = io_frontend_toFtq_rob_commits_2_bits_rcommitType; // @[CtrlBlock.scala 336:43]
  assign io_frontend_toFtq_rob_commits_2_bits_ftqIdx_flag = io_frontend_toFtq_rob_commits_2_bits_rftqIdx_flag; // @[CtrlBlock.scala 336:43]
  assign io_frontend_toFtq_rob_commits_2_bits_ftqIdx_value = io_frontend_toFtq_rob_commits_2_bits_rftqIdx_value; // @[CtrlBlock.scala 336:43]
  assign io_frontend_toFtq_rob_commits_2_bits_ftqOffset = io_frontend_toFtq_rob_commits_2_bits_rftqOffset; // @[CtrlBlock.scala 336:43]
  assign io_frontend_toFtq_rob_commits_3_valid = io_frontend_toFtq_rob_commits_3_valid_REG; // @[CtrlBlock.scala 335:44]
  assign io_frontend_toFtq_rob_commits_3_bits_commitType = io_frontend_toFtq_rob_commits_3_bits_rcommitType; // @[CtrlBlock.scala 336:43]
  assign io_frontend_toFtq_rob_commits_3_bits_ftqIdx_flag = io_frontend_toFtq_rob_commits_3_bits_rftqIdx_flag; // @[CtrlBlock.scala 336:43]
  assign io_frontend_toFtq_rob_commits_3_bits_ftqIdx_value = io_frontend_toFtq_rob_commits_3_bits_rftqIdx_value; // @[CtrlBlock.scala 336:43]
  assign io_frontend_toFtq_rob_commits_3_bits_ftqOffset = io_frontend_toFtq_rob_commits_3_bits_rftqOffset; // @[CtrlBlock.scala 336:43]
  assign io_frontend_toFtq_redirect_valid = frontendFlushValid_delay_io_out | redirectGen_io_stage2Redirect_valid; // @[CtrlBlock.scala 338:58]
  assign io_frontend_toFtq_for_redirect_gen_rawRedirect_valid = redirectGen_io_stage2Redirect_valid; // @[CtrlBlock.scala 362:50]
  assign io_frontend_toFtq_for_redirect_gen_rawRedirect_bits_ftqIdx_flag =
    redirectGen_io_stage2Redirect_bits_ftqIdx_flag; // @[CtrlBlock.scala 362:50]
  assign io_frontend_toFtq_for_redirect_gen_rawRedirect_bits_ftqIdx_value =
    redirectGen_io_stage2Redirect_bits_ftqIdx_value; // @[CtrlBlock.scala 362:50]
  assign io_frontend_toFtq_for_redirect_gen_rawRedirect_bits_ftqOffset = redirectGen_io_stage2Redirect_bits_ftqOffset; // @[CtrlBlock.scala 362:50]
  assign io_frontend_toFtq_for_redirect_gen_rawRedirect_bits_level = redirectGen_io_stage2Redirect_bits_level; // @[CtrlBlock.scala 362:50]
  assign io_frontend_toFtq_for_redirect_gen_rawRedirect_bits_cfiUpdate_taken =
    redirectGen_io_stage2Redirect_bits_cfiUpdate_taken; // @[CtrlBlock.scala 362:50]
  assign io_frontend_toFtq_for_redirect_gen_rawRedirect_bits_cfiUpdate_isMisPred =
    redirectGen_io_stage2Redirect_bits_cfiUpdate_isMisPred; // @[CtrlBlock.scala 362:50]
  assign io_frontend_toFtq_for_redirect_gen_s1_redirect_onehot_0 =
    redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_0; // @[CtrlBlock.scala 360:57]
  assign io_frontend_toFtq_for_redirect_gen_s1_redirect_onehot_1 =
    redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_1; // @[CtrlBlock.scala 360:57]
  assign io_frontend_toFtq_for_redirect_gen_s1_redirect_onehot_2 =
    redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_2; // @[CtrlBlock.scala 360:57]
  assign io_frontend_toFtq_for_redirect_gen_s1_redirect_onehot_3 =
    redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_3; // @[CtrlBlock.scala 360:57]
  assign io_frontend_toFtq_for_redirect_gen_s1_redirect_onehot_4 =
    redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_4; // @[CtrlBlock.scala 360:57]
  assign io_frontend_toFtq_for_redirect_gen_s1_redirect_onehot_5 =
    redirectGen_io_for_frontend_redirect_gen_s1_redirect_onehot_5; // @[CtrlBlock.scala 360:57]
  assign io_frontend_toFtq_for_redirect_gen_s1_oldest_redirect_bits_cfiUpdate_taken =
    redirectGen_io_for_frontend_redirect_gen_s1_oldest_redirect_bits_cfiUpdate_taken; // @[CtrlBlock.scala 358:57]
  assign io_frontend_toFtq_for_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isRVC =
    redirectGen_io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isRVC; // @[CtrlBlock.scala 359:59]
  assign io_frontend_toFtq_for_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_brType =
    redirectGen_io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_brType; // @[CtrlBlock.scala 359:59]
  assign io_frontend_toFtq_for_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isCall =
    redirectGen_io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isCall; // @[CtrlBlock.scala 359:59]
  assign io_frontend_toFtq_for_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isRet =
    redirectGen_io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_cf_pd_isRet; // @[CtrlBlock.scala 359:59]
  assign io_frontend_toFtq_for_redirect_gen_s1_oldest_exu_output_bits_uop_ctrl_imm =
    redirectGen_io_for_frontend_redirect_gen_s1_oldest_exu_output_bits_uop_ctrl_imm; // @[CtrlBlock.scala 359:59]
  assign io_frontend_toFtq_for_redirect_gen_s1_jumpTarget = redirectGen_io_for_frontend_redirect_gen_s1_jumpTarget; // @[CtrlBlock.scala 361:52]
  assign io_frontend_toFtq_for_redirect_gen_flushRedirect_valid = frontendFlushValid_delay_io_out; // @[CtrlBlock.scala 363:58]
  assign io_frontend_toFtq_for_redirect_gen_flushRedirect_bits_ftqIdx_flag = frontendFlushBits_ftqIdx_flag; // @[CtrlBlock.scala 364:57]
  assign io_frontend_toFtq_for_redirect_gen_flushRedirect_bits_ftqIdx_value = frontendFlushBits_ftqIdx_value; // @[CtrlBlock.scala 364:57]
  assign io_frontend_toFtq_for_redirect_gen_flushRedirect_bits_ftqOffset = frontendFlushBits_ftqOffset; // @[CtrlBlock.scala 364:57]
  assign io_frontend_toFtq_for_redirect_gen_flushRedirect_bits_level = frontendFlushBits_level; // @[CtrlBlock.scala 364:57]
  assign io_frontend_toFtq_for_redirect_gen_frontendFlushTarget =
    io_frontend_toFtq_for_redirect_gen_frontendFlushTarget_REG; // @[CtrlBlock.scala 366:58]
  assign io_allocPregs_0_isInt = dispatch_io_allocPregs_0_isInt; // @[CtrlBlock.scala 443:26]
  assign io_allocPregs_0_isFp = dispatch_io_allocPregs_0_isFp; // @[CtrlBlock.scala 443:26]
  assign io_allocPregs_0_preg = dispatch_io_allocPregs_0_preg; // @[CtrlBlock.scala 443:26]
  assign io_allocPregs_1_isInt = dispatch_io_allocPregs_1_isInt; // @[CtrlBlock.scala 443:26]
  assign io_allocPregs_1_isFp = dispatch_io_allocPregs_1_isFp; // @[CtrlBlock.scala 443:26]
  assign io_allocPregs_1_preg = dispatch_io_allocPregs_1_preg; // @[CtrlBlock.scala 443:26]
  assign io_allocPregs_2_isInt = dispatch_io_allocPregs_2_isInt; // @[CtrlBlock.scala 443:26]
  assign io_allocPregs_2_isFp = dispatch_io_allocPregs_2_isFp; // @[CtrlBlock.scala 443:26]
  assign io_allocPregs_2_preg = dispatch_io_allocPregs_2_preg; // @[CtrlBlock.scala 443:26]
  assign io_allocPregs_3_isInt = dispatch_io_allocPregs_3_isInt; // @[CtrlBlock.scala 443:26]
  assign io_allocPregs_3_isFp = dispatch_io_allocPregs_3_isFp; // @[CtrlBlock.scala 443:26]
  assign io_allocPregs_3_preg = dispatch_io_allocPregs_3_preg; // @[CtrlBlock.scala 443:26]
  assign io_dispatch_0_valid = intDq_io_deq_0_valid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_cf_trigger_backendEn_0 = intDq_io_deq_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_cf_trigger_backendEn_1 = intDq_io_deq_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_cf_trigger_backendHit_0 = intDq_io_deq_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_cf_trigger_backendHit_1 = intDq_io_deq_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_cf_trigger_backendHit_2 = intDq_io_deq_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_cf_trigger_backendHit_3 = intDq_io_deq_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_cf_trigger_backendHit_4 = intDq_io_deq_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_cf_trigger_backendHit_5 = intDq_io_deq_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_cf_pd_isRVC = intDq_io_deq_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_cf_pd_brType = intDq_io_deq_0_bits_cf_pd_brType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_cf_pd_isCall = intDq_io_deq_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_cf_pd_isRet = intDq_io_deq_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_cf_pred_taken = intDq_io_deq_0_bits_cf_pred_taken; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_cf_ssid = intDq_io_deq_0_bits_cf_ssid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_cf_ftqPtr_flag = intDq_io_deq_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_cf_ftqPtr_value = intDq_io_deq_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_cf_ftqOffset = intDq_io_deq_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_srcType_0 = intDq_io_deq_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_srcType_1 = intDq_io_deq_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_fuType = intDq_io_deq_0_bits_ctrl_fuType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_fuOpType = intDq_io_deq_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_rfWen = intDq_io_deq_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_fpWen = intDq_io_deq_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_selImm = intDq_io_deq_0_bits_ctrl_selImm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_imm = intDq_io_deq_0_bits_ctrl_imm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_fpu_isAddSub = intDq_io_deq_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_fpu_typeTagIn = intDq_io_deq_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_fpu_typeTagOut = intDq_io_deq_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_fpu_fromInt = intDq_io_deq_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_fpu_wflags = intDq_io_deq_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_fpu_fpWen = intDq_io_deq_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_fpu_fmaCmd = intDq_io_deq_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_fpu_div = intDq_io_deq_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_fpu_sqrt = intDq_io_deq_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_fpu_fcvt = intDq_io_deq_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_fpu_typ = intDq_io_deq_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_fpu_fmt = intDq_io_deq_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_fpu_ren3 = intDq_io_deq_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_ctrl_fpu_rm = intDq_io_deq_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_psrc_0 = intDq_io_deq_0_bits_psrc_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_psrc_1 = intDq_io_deq_0_bits_psrc_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_pdest = intDq_io_deq_0_bits_pdest; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_robIdx_flag = intDq_io_deq_0_bits_robIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_robIdx_value = intDq_io_deq_0_bits_robIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_lqIdx_flag = intDq_io_deq_0_bits_lqIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_lqIdx_value = intDq_io_deq_0_bits_lqIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_sqIdx_flag = intDq_io_deq_0_bits_sqIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_0_bits_sqIdx_value = intDq_io_deq_0_bits_sqIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_valid = intDq_io_deq_1_valid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_cf_trigger_backendEn_0 = intDq_io_deq_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_cf_trigger_backendEn_1 = intDq_io_deq_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_cf_trigger_backendHit_0 = intDq_io_deq_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_cf_trigger_backendHit_1 = intDq_io_deq_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_cf_trigger_backendHit_2 = intDq_io_deq_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_cf_trigger_backendHit_3 = intDq_io_deq_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_cf_trigger_backendHit_4 = intDq_io_deq_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_cf_trigger_backendHit_5 = intDq_io_deq_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_cf_pd_isRVC = intDq_io_deq_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_cf_pd_brType = intDq_io_deq_1_bits_cf_pd_brType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_cf_pd_isCall = intDq_io_deq_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_cf_pd_isRet = intDq_io_deq_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_cf_pred_taken = intDq_io_deq_1_bits_cf_pred_taken; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_cf_ssid = intDq_io_deq_1_bits_cf_ssid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_cf_ftqPtr_flag = intDq_io_deq_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_cf_ftqPtr_value = intDq_io_deq_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_cf_ftqOffset = intDq_io_deq_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_srcType_0 = intDq_io_deq_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_srcType_1 = intDq_io_deq_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_fuType = intDq_io_deq_1_bits_ctrl_fuType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_fuOpType = intDq_io_deq_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_rfWen = intDq_io_deq_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_fpWen = intDq_io_deq_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_selImm = intDq_io_deq_1_bits_ctrl_selImm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_imm = intDq_io_deq_1_bits_ctrl_imm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_fpu_isAddSub = intDq_io_deq_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_fpu_typeTagIn = intDq_io_deq_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_fpu_typeTagOut = intDq_io_deq_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_fpu_fromInt = intDq_io_deq_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_fpu_wflags = intDq_io_deq_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_fpu_fpWen = intDq_io_deq_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_fpu_fmaCmd = intDq_io_deq_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_fpu_div = intDq_io_deq_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_fpu_sqrt = intDq_io_deq_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_fpu_fcvt = intDq_io_deq_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_fpu_typ = intDq_io_deq_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_fpu_fmt = intDq_io_deq_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_fpu_ren3 = intDq_io_deq_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_ctrl_fpu_rm = intDq_io_deq_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_psrc_0 = intDq_io_deq_1_bits_psrc_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_psrc_1 = intDq_io_deq_1_bits_psrc_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_pdest = intDq_io_deq_1_bits_pdest; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_robIdx_flag = intDq_io_deq_1_bits_robIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_robIdx_value = intDq_io_deq_1_bits_robIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_lqIdx_flag = intDq_io_deq_1_bits_lqIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_lqIdx_value = intDq_io_deq_1_bits_lqIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_sqIdx_flag = intDq_io_deq_1_bits_sqIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_1_bits_sqIdx_value = intDq_io_deq_1_bits_sqIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_valid = intDq_io_deq_2_valid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_cf_trigger_backendEn_0 = intDq_io_deq_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_cf_trigger_backendEn_1 = intDq_io_deq_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_cf_trigger_backendHit_0 = intDq_io_deq_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_cf_trigger_backendHit_1 = intDq_io_deq_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_cf_trigger_backendHit_2 = intDq_io_deq_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_cf_trigger_backendHit_3 = intDq_io_deq_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_cf_trigger_backendHit_4 = intDq_io_deq_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_cf_trigger_backendHit_5 = intDq_io_deq_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_cf_pd_isRVC = intDq_io_deq_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_cf_pd_brType = intDq_io_deq_2_bits_cf_pd_brType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_cf_pd_isCall = intDq_io_deq_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_cf_pd_isRet = intDq_io_deq_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_cf_pred_taken = intDq_io_deq_2_bits_cf_pred_taken; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_cf_ssid = intDq_io_deq_2_bits_cf_ssid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_cf_ftqPtr_flag = intDq_io_deq_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_cf_ftqPtr_value = intDq_io_deq_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_cf_ftqOffset = intDq_io_deq_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_srcType_0 = intDq_io_deq_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_srcType_1 = intDq_io_deq_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_fuType = intDq_io_deq_2_bits_ctrl_fuType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_fuOpType = intDq_io_deq_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_rfWen = intDq_io_deq_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_fpWen = intDq_io_deq_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_selImm = intDq_io_deq_2_bits_ctrl_selImm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_imm = intDq_io_deq_2_bits_ctrl_imm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_fpu_isAddSub = intDq_io_deq_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_fpu_typeTagIn = intDq_io_deq_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_fpu_typeTagOut = intDq_io_deq_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_fpu_fromInt = intDq_io_deq_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_fpu_wflags = intDq_io_deq_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_fpu_fpWen = intDq_io_deq_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_fpu_fmaCmd = intDq_io_deq_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_fpu_div = intDq_io_deq_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_fpu_sqrt = intDq_io_deq_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_fpu_fcvt = intDq_io_deq_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_fpu_typ = intDq_io_deq_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_fpu_fmt = intDq_io_deq_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_fpu_ren3 = intDq_io_deq_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_ctrl_fpu_rm = intDq_io_deq_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_psrc_0 = intDq_io_deq_2_bits_psrc_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_psrc_1 = intDq_io_deq_2_bits_psrc_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_pdest = intDq_io_deq_2_bits_pdest; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_robIdx_flag = intDq_io_deq_2_bits_robIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_robIdx_value = intDq_io_deq_2_bits_robIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_lqIdx_flag = intDq_io_deq_2_bits_lqIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_lqIdx_value = intDq_io_deq_2_bits_lqIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_sqIdx_flag = intDq_io_deq_2_bits_sqIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_2_bits_sqIdx_value = intDq_io_deq_2_bits_sqIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_valid = intDq_io_deq_3_valid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_cf_trigger_backendEn_0 = intDq_io_deq_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_cf_trigger_backendEn_1 = intDq_io_deq_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_cf_trigger_backendHit_0 = intDq_io_deq_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_cf_trigger_backendHit_1 = intDq_io_deq_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_cf_trigger_backendHit_2 = intDq_io_deq_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_cf_trigger_backendHit_3 = intDq_io_deq_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_cf_trigger_backendHit_4 = intDq_io_deq_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_cf_trigger_backendHit_5 = intDq_io_deq_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_cf_pd_isRVC = intDq_io_deq_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_cf_pd_brType = intDq_io_deq_3_bits_cf_pd_brType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_cf_pd_isCall = intDq_io_deq_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_cf_pd_isRet = intDq_io_deq_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_cf_pred_taken = intDq_io_deq_3_bits_cf_pred_taken; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_cf_ssid = intDq_io_deq_3_bits_cf_ssid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_cf_ftqPtr_flag = intDq_io_deq_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_cf_ftqPtr_value = intDq_io_deq_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_cf_ftqOffset = intDq_io_deq_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_srcType_0 = intDq_io_deq_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_srcType_1 = intDq_io_deq_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_fuType = intDq_io_deq_3_bits_ctrl_fuType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_fuOpType = intDq_io_deq_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_rfWen = intDq_io_deq_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_fpWen = intDq_io_deq_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_selImm = intDq_io_deq_3_bits_ctrl_selImm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_imm = intDq_io_deq_3_bits_ctrl_imm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_fpu_isAddSub = intDq_io_deq_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_fpu_typeTagIn = intDq_io_deq_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_fpu_typeTagOut = intDq_io_deq_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_fpu_fromInt = intDq_io_deq_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_fpu_wflags = intDq_io_deq_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_fpu_fpWen = intDq_io_deq_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_fpu_fmaCmd = intDq_io_deq_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_fpu_div = intDq_io_deq_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_fpu_sqrt = intDq_io_deq_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_fpu_fcvt = intDq_io_deq_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_fpu_typ = intDq_io_deq_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_fpu_fmt = intDq_io_deq_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_fpu_ren3 = intDq_io_deq_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_ctrl_fpu_rm = intDq_io_deq_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_psrc_0 = intDq_io_deq_3_bits_psrc_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_psrc_1 = intDq_io_deq_3_bits_psrc_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_pdest = intDq_io_deq_3_bits_pdest; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_robIdx_flag = intDq_io_deq_3_bits_robIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_robIdx_value = intDq_io_deq_3_bits_robIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_lqIdx_flag = intDq_io_deq_3_bits_lqIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_lqIdx_value = intDq_io_deq_3_bits_lqIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_sqIdx_flag = intDq_io_deq_3_bits_sqIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_3_bits_sqIdx_value = intDq_io_deq_3_bits_sqIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_valid = lsDq_io_deq_0_valid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_trigger_backendEn_0 = lsDq_io_deq_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_trigger_backendEn_1 = lsDq_io_deq_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_trigger_backendHit_0 = lsDq_io_deq_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_trigger_backendHit_1 = lsDq_io_deq_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_trigger_backendHit_2 = lsDq_io_deq_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_trigger_backendHit_3 = lsDq_io_deq_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_trigger_backendHit_4 = lsDq_io_deq_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_trigger_backendHit_5 = lsDq_io_deq_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_pd_isRVC = lsDq_io_deq_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_pd_brType = lsDq_io_deq_0_bits_cf_pd_brType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_pd_isCall = lsDq_io_deq_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_pd_isRet = lsDq_io_deq_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_pred_taken = lsDq_io_deq_0_bits_cf_pred_taken; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_waitForRobIdx_value = lsDq_io_deq_0_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_loadWaitBit = lsDq_io_deq_0_bits_cf_loadWaitBit; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_loadWaitStrict = lsDq_io_deq_0_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_ssid = lsDq_io_deq_0_bits_cf_ssid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_ftqPtr_flag = lsDq_io_deq_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_ftqPtr_value = lsDq_io_deq_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_cf_ftqOffset = lsDq_io_deq_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_srcType_0 = lsDq_io_deq_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_srcType_1 = lsDq_io_deq_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_fuType = lsDq_io_deq_0_bits_ctrl_fuType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_fuOpType = lsDq_io_deq_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_rfWen = lsDq_io_deq_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_fpWen = lsDq_io_deq_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_imm = lsDq_io_deq_0_bits_ctrl_imm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_fpu_isAddSub = lsDq_io_deq_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_fpu_typeTagIn = lsDq_io_deq_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_fpu_typeTagOut = lsDq_io_deq_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_fpu_fromInt = lsDq_io_deq_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_fpu_wflags = lsDq_io_deq_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_fpu_fpWen = lsDq_io_deq_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_fpu_fmaCmd = lsDq_io_deq_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_fpu_div = lsDq_io_deq_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_fpu_sqrt = lsDq_io_deq_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_fpu_fcvt = lsDq_io_deq_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_fpu_typ = lsDq_io_deq_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_fpu_fmt = lsDq_io_deq_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_fpu_ren3 = lsDq_io_deq_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_ctrl_fpu_rm = lsDq_io_deq_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_psrc_0 = lsDq_io_deq_0_bits_psrc_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_psrc_1 = lsDq_io_deq_0_bits_psrc_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_pdest = lsDq_io_deq_0_bits_pdest; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_robIdx_flag = lsDq_io_deq_0_bits_robIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_4_bits_robIdx_value = lsDq_io_deq_0_bits_robIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_valid = lsDq_io_deq_1_valid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_trigger_backendEn_0 = lsDq_io_deq_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_trigger_backendEn_1 = lsDq_io_deq_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_trigger_backendHit_0 = lsDq_io_deq_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_trigger_backendHit_1 = lsDq_io_deq_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_trigger_backendHit_2 = lsDq_io_deq_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_trigger_backendHit_3 = lsDq_io_deq_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_trigger_backendHit_4 = lsDq_io_deq_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_trigger_backendHit_5 = lsDq_io_deq_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_pd_isRVC = lsDq_io_deq_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_pd_brType = lsDq_io_deq_1_bits_cf_pd_brType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_pd_isCall = lsDq_io_deq_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_pd_isRet = lsDq_io_deq_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_pred_taken = lsDq_io_deq_1_bits_cf_pred_taken; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_waitForRobIdx_value = lsDq_io_deq_1_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_loadWaitBit = lsDq_io_deq_1_bits_cf_loadWaitBit; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_loadWaitStrict = lsDq_io_deq_1_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_ssid = lsDq_io_deq_1_bits_cf_ssid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_ftqPtr_flag = lsDq_io_deq_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_ftqPtr_value = lsDq_io_deq_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_cf_ftqOffset = lsDq_io_deq_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_srcType_0 = lsDq_io_deq_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_srcType_1 = lsDq_io_deq_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_fuType = lsDq_io_deq_1_bits_ctrl_fuType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_fuOpType = lsDq_io_deq_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_rfWen = lsDq_io_deq_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_fpWen = lsDq_io_deq_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_imm = lsDq_io_deq_1_bits_ctrl_imm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_fpu_isAddSub = lsDq_io_deq_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_fpu_typeTagIn = lsDq_io_deq_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_fpu_typeTagOut = lsDq_io_deq_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_fpu_fromInt = lsDq_io_deq_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_fpu_wflags = lsDq_io_deq_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_fpu_fpWen = lsDq_io_deq_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_fpu_fmaCmd = lsDq_io_deq_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_fpu_div = lsDq_io_deq_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_fpu_sqrt = lsDq_io_deq_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_fpu_fcvt = lsDq_io_deq_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_fpu_typ = lsDq_io_deq_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_fpu_fmt = lsDq_io_deq_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_fpu_ren3 = lsDq_io_deq_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_ctrl_fpu_rm = lsDq_io_deq_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_psrc_0 = lsDq_io_deq_1_bits_psrc_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_psrc_1 = lsDq_io_deq_1_bits_psrc_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_pdest = lsDq_io_deq_1_bits_pdest; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_robIdx_flag = lsDq_io_deq_1_bits_robIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_5_bits_robIdx_value = lsDq_io_deq_1_bits_robIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_valid = lsDq_io_deq_2_valid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_trigger_backendEn_0 = lsDq_io_deq_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_trigger_backendEn_1 = lsDq_io_deq_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_trigger_backendHit_0 = lsDq_io_deq_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_trigger_backendHit_1 = lsDq_io_deq_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_trigger_backendHit_2 = lsDq_io_deq_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_trigger_backendHit_3 = lsDq_io_deq_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_trigger_backendHit_4 = lsDq_io_deq_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_trigger_backendHit_5 = lsDq_io_deq_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_pd_isRVC = lsDq_io_deq_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_pd_brType = lsDq_io_deq_2_bits_cf_pd_brType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_pd_isCall = lsDq_io_deq_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_pd_isRet = lsDq_io_deq_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_pred_taken = lsDq_io_deq_2_bits_cf_pred_taken; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_waitForRobIdx_value = lsDq_io_deq_2_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_loadWaitBit = lsDq_io_deq_2_bits_cf_loadWaitBit; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_loadWaitStrict = lsDq_io_deq_2_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_ssid = lsDq_io_deq_2_bits_cf_ssid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_ftqPtr_flag = lsDq_io_deq_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_ftqPtr_value = lsDq_io_deq_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_cf_ftqOffset = lsDq_io_deq_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_srcType_0 = lsDq_io_deq_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_srcType_1 = lsDq_io_deq_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_fuType = lsDq_io_deq_2_bits_ctrl_fuType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_fuOpType = lsDq_io_deq_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_rfWen = lsDq_io_deq_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_fpWen = lsDq_io_deq_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_imm = lsDq_io_deq_2_bits_ctrl_imm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_fpu_isAddSub = lsDq_io_deq_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_fpu_typeTagIn = lsDq_io_deq_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_fpu_typeTagOut = lsDq_io_deq_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_fpu_fromInt = lsDq_io_deq_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_fpu_wflags = lsDq_io_deq_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_fpu_fpWen = lsDq_io_deq_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_fpu_fmaCmd = lsDq_io_deq_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_fpu_div = lsDq_io_deq_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_fpu_sqrt = lsDq_io_deq_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_fpu_fcvt = lsDq_io_deq_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_fpu_typ = lsDq_io_deq_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_fpu_fmt = lsDq_io_deq_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_fpu_ren3 = lsDq_io_deq_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_ctrl_fpu_rm = lsDq_io_deq_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_psrc_0 = lsDq_io_deq_2_bits_psrc_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_psrc_1 = lsDq_io_deq_2_bits_psrc_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_pdest = lsDq_io_deq_2_bits_pdest; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_robIdx_flag = lsDq_io_deq_2_bits_robIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_6_bits_robIdx_value = lsDq_io_deq_2_bits_robIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_valid = lsDq_io_deq_3_valid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_trigger_backendEn_0 = lsDq_io_deq_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_trigger_backendEn_1 = lsDq_io_deq_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_trigger_backendHit_0 = lsDq_io_deq_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_trigger_backendHit_1 = lsDq_io_deq_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_trigger_backendHit_2 = lsDq_io_deq_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_trigger_backendHit_3 = lsDq_io_deq_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_trigger_backendHit_4 = lsDq_io_deq_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_trigger_backendHit_5 = lsDq_io_deq_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_pd_isRVC = lsDq_io_deq_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_pd_brType = lsDq_io_deq_3_bits_cf_pd_brType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_pd_isCall = lsDq_io_deq_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_pd_isRet = lsDq_io_deq_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_pred_taken = lsDq_io_deq_3_bits_cf_pred_taken; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_waitForRobIdx_value = lsDq_io_deq_3_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_loadWaitBit = lsDq_io_deq_3_bits_cf_loadWaitBit; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_loadWaitStrict = lsDq_io_deq_3_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_ssid = lsDq_io_deq_3_bits_cf_ssid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_ftqPtr_flag = lsDq_io_deq_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_ftqPtr_value = lsDq_io_deq_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_cf_ftqOffset = lsDq_io_deq_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_srcType_0 = lsDq_io_deq_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_srcType_1 = lsDq_io_deq_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_fuType = lsDq_io_deq_3_bits_ctrl_fuType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_fuOpType = lsDq_io_deq_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_rfWen = lsDq_io_deq_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_fpWen = lsDq_io_deq_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_imm = lsDq_io_deq_3_bits_ctrl_imm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_fpu_isAddSub = lsDq_io_deq_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_fpu_typeTagIn = lsDq_io_deq_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_fpu_typeTagOut = lsDq_io_deq_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_fpu_fromInt = lsDq_io_deq_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_fpu_wflags = lsDq_io_deq_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_fpu_fpWen = lsDq_io_deq_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_fpu_fmaCmd = lsDq_io_deq_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_fpu_div = lsDq_io_deq_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_fpu_sqrt = lsDq_io_deq_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_fpu_fcvt = lsDq_io_deq_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_fpu_typ = lsDq_io_deq_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_fpu_fmt = lsDq_io_deq_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_fpu_ren3 = lsDq_io_deq_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_ctrl_fpu_rm = lsDq_io_deq_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_psrc_0 = lsDq_io_deq_3_bits_psrc_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_psrc_1 = lsDq_io_deq_3_bits_psrc_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_pdest = lsDq_io_deq_3_bits_pdest; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_robIdx_flag = lsDq_io_deq_3_bits_robIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_7_bits_robIdx_value = lsDq_io_deq_3_bits_robIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_valid = fpDq_io_deq_0_valid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_cf_trigger_backendEn_0 = fpDq_io_deq_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_cf_trigger_backendEn_1 = fpDq_io_deq_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_cf_trigger_backendHit_0 = fpDq_io_deq_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_cf_trigger_backendHit_1 = fpDq_io_deq_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_cf_trigger_backendHit_2 = fpDq_io_deq_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_cf_trigger_backendHit_3 = fpDq_io_deq_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_cf_trigger_backendHit_4 = fpDq_io_deq_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_cf_trigger_backendHit_5 = fpDq_io_deq_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_cf_pd_isRVC = fpDq_io_deq_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_cf_pd_brType = fpDq_io_deq_0_bits_cf_pd_brType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_cf_pd_isCall = fpDq_io_deq_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_cf_pd_isRet = fpDq_io_deq_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_cf_pred_taken = fpDq_io_deq_0_bits_cf_pred_taken; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_cf_ssid = fpDq_io_deq_0_bits_cf_ssid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_cf_ftqPtr_flag = fpDq_io_deq_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_cf_ftqPtr_value = fpDq_io_deq_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_cf_ftqOffset = fpDq_io_deq_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_srcType_0 = fpDq_io_deq_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_srcType_1 = fpDq_io_deq_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_srcType_2 = fpDq_io_deq_0_bits_ctrl_srcType_2; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_fuType = fpDq_io_deq_0_bits_ctrl_fuType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_fuOpType = fpDq_io_deq_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_rfWen = fpDq_io_deq_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_fpWen = fpDq_io_deq_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_imm = fpDq_io_deq_0_bits_ctrl_imm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_fpu_isAddSub = fpDq_io_deq_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_fpu_typeTagIn = fpDq_io_deq_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_fpu_typeTagOut = fpDq_io_deq_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_fpu_fromInt = fpDq_io_deq_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_fpu_wflags = fpDq_io_deq_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_fpu_fpWen = fpDq_io_deq_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_fpu_fmaCmd = fpDq_io_deq_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_fpu_div = fpDq_io_deq_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_fpu_sqrt = fpDq_io_deq_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_fpu_fcvt = fpDq_io_deq_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_fpu_typ = fpDq_io_deq_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_fpu_fmt = fpDq_io_deq_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_fpu_ren3 = fpDq_io_deq_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_ctrl_fpu_rm = fpDq_io_deq_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_psrc_0 = fpDq_io_deq_0_bits_psrc_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_psrc_1 = fpDq_io_deq_0_bits_psrc_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_psrc_2 = fpDq_io_deq_0_bits_psrc_2; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_pdest = fpDq_io_deq_0_bits_pdest; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_robIdx_flag = fpDq_io_deq_0_bits_robIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_robIdx_value = fpDq_io_deq_0_bits_robIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_lqIdx_flag = fpDq_io_deq_0_bits_lqIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_lqIdx_value = fpDq_io_deq_0_bits_lqIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_sqIdx_flag = fpDq_io_deq_0_bits_sqIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_8_bits_sqIdx_value = fpDq_io_deq_0_bits_sqIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_valid = fpDq_io_deq_1_valid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_cf_trigger_backendEn_0 = fpDq_io_deq_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_cf_trigger_backendEn_1 = fpDq_io_deq_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_cf_trigger_backendHit_0 = fpDq_io_deq_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_cf_trigger_backendHit_1 = fpDq_io_deq_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_cf_trigger_backendHit_2 = fpDq_io_deq_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_cf_trigger_backendHit_3 = fpDq_io_deq_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_cf_trigger_backendHit_4 = fpDq_io_deq_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_cf_trigger_backendHit_5 = fpDq_io_deq_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_cf_pd_isRVC = fpDq_io_deq_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_cf_pd_brType = fpDq_io_deq_1_bits_cf_pd_brType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_cf_pd_isCall = fpDq_io_deq_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_cf_pd_isRet = fpDq_io_deq_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_cf_pred_taken = fpDq_io_deq_1_bits_cf_pred_taken; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_cf_ssid = fpDq_io_deq_1_bits_cf_ssid; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_cf_ftqPtr_flag = fpDq_io_deq_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_cf_ftqPtr_value = fpDq_io_deq_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_cf_ftqOffset = fpDq_io_deq_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_srcType_0 = fpDq_io_deq_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_srcType_1 = fpDq_io_deq_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_srcType_2 = fpDq_io_deq_1_bits_ctrl_srcType_2; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_fuType = fpDq_io_deq_1_bits_ctrl_fuType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_fuOpType = fpDq_io_deq_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_rfWen = fpDq_io_deq_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_fpWen = fpDq_io_deq_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_imm = fpDq_io_deq_1_bits_ctrl_imm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_fpu_isAddSub = fpDq_io_deq_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_fpu_typeTagIn = fpDq_io_deq_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_fpu_typeTagOut = fpDq_io_deq_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_fpu_fromInt = fpDq_io_deq_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_fpu_wflags = fpDq_io_deq_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_fpu_fpWen = fpDq_io_deq_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_fpu_fmaCmd = fpDq_io_deq_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_fpu_div = fpDq_io_deq_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_fpu_sqrt = fpDq_io_deq_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_fpu_fcvt = fpDq_io_deq_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_fpu_typ = fpDq_io_deq_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_fpu_fmt = fpDq_io_deq_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_fpu_ren3 = fpDq_io_deq_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_ctrl_fpu_rm = fpDq_io_deq_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_psrc_0 = fpDq_io_deq_1_bits_psrc_0; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_psrc_1 = fpDq_io_deq_1_bits_psrc_1; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_psrc_2 = fpDq_io_deq_1_bits_psrc_2; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_pdest = fpDq_io_deq_1_bits_pdest; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_robIdx_flag = fpDq_io_deq_1_bits_robIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_robIdx_value = fpDq_io_deq_1_bits_robIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_lqIdx_flag = fpDq_io_deq_1_bits_lqIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_lqIdx_value = fpDq_io_deq_1_bits_lqIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_sqIdx_flag = fpDq_io_deq_1_bits_sqIdx_flag; // @[CtrlBlock.scala 450:15]
  assign io_dispatch_9_bits_sqIdx_value = fpDq_io_deq_1_bits_sqIdx_value; // @[CtrlBlock.scala 450:15]
  assign io_jumpPc = io_frontend_fromFtq_pc_reads_0_data; // @[CtrlBlock.scala 456:13]
  assign io_jalr_target = io_frontend_fromFtq_target_read_data; // @[CtrlBlock.scala 458:18]
  assign io_robio_toCSR_fflags_valid = rob_io_csr_fflags_valid; // @[CtrlBlock.scala 468:18]
  assign io_robio_toCSR_fflags_bits = rob_io_csr_fflags_bits; // @[CtrlBlock.scala 468:18]
  assign io_robio_toCSR_dirty_fs = rob_io_csr_dirty_fs; // @[CtrlBlock.scala 468:18]
  assign io_robio_toCSR_perfinfo_retiredInstr = io_robio_toCSR_perfinfo_retiredInstr_REG; // @[CtrlBlock.scala 469:40]
  assign io_robio_exception_valid = rob_io_exception_valid; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_pc = io_frontend_fromFtq_pc_reads_8_data; // @[CtrlBlock.scala 471:37]
  assign io_robio_exception_bits_uop_cf_exceptionVec_0 = rob_io_exception_bits_uop_cf_exceptionVec_0; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_exceptionVec_1 = rob_io_exception_bits_uop_cf_exceptionVec_1; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_exceptionVec_2 = rob_io_exception_bits_uop_cf_exceptionVec_2; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_exceptionVec_3 = rob_io_exception_bits_uop_cf_exceptionVec_3; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_exceptionVec_4 = rob_io_exception_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_exceptionVec_5 = rob_io_exception_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_exceptionVec_6 = rob_io_exception_bits_uop_cf_exceptionVec_6; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_exceptionVec_7 = rob_io_exception_bits_uop_cf_exceptionVec_7; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_exceptionVec_8 = rob_io_exception_bits_uop_cf_exceptionVec_8; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_exceptionVec_9 = rob_io_exception_bits_uop_cf_exceptionVec_9; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_exceptionVec_11 = rob_io_exception_bits_uop_cf_exceptionVec_11; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_exceptionVec_12 = rob_io_exception_bits_uop_cf_exceptionVec_12; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_exceptionVec_13 = rob_io_exception_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_exceptionVec_15 = rob_io_exception_bits_uop_cf_exceptionVec_15; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_trigger_frontendHit_0 = rob_io_exception_bits_uop_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_trigger_frontendHit_1 = rob_io_exception_bits_uop_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_trigger_frontendHit_2 = rob_io_exception_bits_uop_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_trigger_frontendHit_3 = rob_io_exception_bits_uop_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_trigger_backendHit_0 = rob_io_exception_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_trigger_backendHit_1 = rob_io_exception_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_trigger_backendHit_2 = rob_io_exception_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_trigger_backendHit_3 = rob_io_exception_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_trigger_backendHit_4 = rob_io_exception_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_trigger_backendHit_5 = rob_io_exception_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_cf_crossPageIPFFix = rob_io_exception_bits_uop_cf_crossPageIPFFix; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_ctrl_commitType = rob_io_exception_bits_uop_ctrl_commitType; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_uop_ctrl_singleStep = rob_io_exception_bits_uop_ctrl_singleStep; // @[CtrlBlock.scala 470:22]
  assign io_robio_exception_bits_isInterrupt = rob_io_exception_bits_isInterrupt; // @[CtrlBlock.scala 470:22]
  assign io_robio_lsq_lcommit = rob_io_lsq_lcommit; // @[CtrlBlock.scala 474:16]
  assign io_robio_lsq_scommit = rob_io_lsq_scommit; // @[CtrlBlock.scala 474:16]
  assign io_robio_lsq_pendingld = rob_io_lsq_pendingld; // @[CtrlBlock.scala 474:16]
  assign io_robio_lsq_pendingst = rob_io_lsq_pendingst; // @[CtrlBlock.scala 474:16]
  assign io_robio_lsq_commit = rob_io_lsq_commit; // @[CtrlBlock.scala 474:16]
  assign io_redirect_valid = flushRedirect_valid_REG ? flushRedirect_valid_REG : redirectGen_io_stage2Redirect_valid; // @[CtrlBlock.scala 304:27]
  assign io_redirect_bits_robIdx_flag = flushRedirect_valid_REG ? flushRedirect_bits_rrobIdx_flag :
    redirectGen_io_stage2Redirect_bits_robIdx_flag; // @[CtrlBlock.scala 304:27]
  assign io_redirect_bits_robIdx_value = flushRedirect_valid_REG ? flushRedirect_bits_rrobIdx_value :
    redirectGen_io_stage2Redirect_bits_robIdx_value; // @[CtrlBlock.scala 304:27]
  assign io_redirect_bits_level = flushRedirect_valid_REG ? flushRedirect_bits_rlevel :
    redirectGen_io_stage2Redirect_bits_level; // @[CtrlBlock.scala 304:27]
  assign io_debug_int_rat_0 = rat_io_debug_int_rat_0; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_1 = rat_io_debug_int_rat_1; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_2 = rat_io_debug_int_rat_2; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_3 = rat_io_debug_int_rat_3; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_4 = rat_io_debug_int_rat_4; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_5 = rat_io_debug_int_rat_5; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_6 = rat_io_debug_int_rat_6; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_7 = rat_io_debug_int_rat_7; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_8 = rat_io_debug_int_rat_8; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_9 = rat_io_debug_int_rat_9; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_10 = rat_io_debug_int_rat_10; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_11 = rat_io_debug_int_rat_11; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_12 = rat_io_debug_int_rat_12; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_13 = rat_io_debug_int_rat_13; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_14 = rat_io_debug_int_rat_14; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_15 = rat_io_debug_int_rat_15; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_16 = rat_io_debug_int_rat_16; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_17 = rat_io_debug_int_rat_17; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_18 = rat_io_debug_int_rat_18; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_19 = rat_io_debug_int_rat_19; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_20 = rat_io_debug_int_rat_20; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_21 = rat_io_debug_int_rat_21; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_22 = rat_io_debug_int_rat_22; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_23 = rat_io_debug_int_rat_23; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_24 = rat_io_debug_int_rat_24; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_25 = rat_io_debug_int_rat_25; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_26 = rat_io_debug_int_rat_26; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_27 = rat_io_debug_int_rat_27; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_28 = rat_io_debug_int_rat_28; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_29 = rat_io_debug_int_rat_29; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_30 = rat_io_debug_int_rat_30; // @[CtrlBlock.scala 418:24]
  assign io_debug_int_rat_31 = rat_io_debug_int_rat_31; // @[CtrlBlock.scala 418:24]
  assign io_debug_fp_rat_0 = rat_io_debug_fp_rat_0; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_1 = rat_io_debug_fp_rat_1; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_2 = rat_io_debug_fp_rat_2; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_3 = rat_io_debug_fp_rat_3; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_4 = rat_io_debug_fp_rat_4; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_5 = rat_io_debug_fp_rat_5; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_6 = rat_io_debug_fp_rat_6; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_7 = rat_io_debug_fp_rat_7; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_8 = rat_io_debug_fp_rat_8; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_9 = rat_io_debug_fp_rat_9; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_10 = rat_io_debug_fp_rat_10; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_11 = rat_io_debug_fp_rat_11; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_12 = rat_io_debug_fp_rat_12; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_13 = rat_io_debug_fp_rat_13; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_14 = rat_io_debug_fp_rat_14; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_15 = rat_io_debug_fp_rat_15; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_16 = rat_io_debug_fp_rat_16; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_17 = rat_io_debug_fp_rat_17; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_18 = rat_io_debug_fp_rat_18; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_19 = rat_io_debug_fp_rat_19; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_20 = rat_io_debug_fp_rat_20; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_21 = rat_io_debug_fp_rat_21; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_22 = rat_io_debug_fp_rat_22; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_23 = rat_io_debug_fp_rat_23; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_24 = rat_io_debug_fp_rat_24; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_25 = rat_io_debug_fp_rat_25; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_26 = rat_io_debug_fp_rat_26; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_27 = rat_io_debug_fp_rat_27; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_28 = rat_io_debug_fp_rat_28; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_29 = rat_io_debug_fp_rat_29; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_30 = rat_io_debug_fp_rat_30; // @[CtrlBlock.scala 419:23]
  assign io_debug_fp_rat_31 = rat_io_debug_fp_rat_31; // @[CtrlBlock.scala 419:23]
  assign io_perf_0_value = io_perf_0_value_REG_1; // @[PerfCounterUtils.scala 189:17]
  assign io_perf_1_value = io_perf_1_value_REG_1; // @[PerfCounterUtils.scala 189:17]
  assign io_perf_2_value = io_perf_2_value_REG_1; // @[PerfCounterUtils.scala 189:17]
  assign io_perf_3_value = io_perf_3_value_REG_1; // @[PerfCounterUtils.scala 189:17]
  assign io_perf_4_value = io_perf_4_value_REG_1; // @[PerfCounterUtils.scala 189:17]
  assign io_perf_5_value = io_perf_5_value_REG_1; // @[PerfCounterUtils.scala 189:17]
  assign io_perf_6_value = io_perf_6_value_REG_1; // @[PerfCounterUtils.scala 189:17]
  assign io_perf_7_value = io_perf_7_value_REG_1; // @[PerfCounterUtils.scala 189:17]
  assign rob_clock = clock;
  assign rob_reset = reset;
  assign rob_io_hartId = io_hartId; // @[CtrlBlock.scala 460:17]
  assign rob_io_redirect_valid = flushRedirect_valid_REG ? flushRedirect_valid_REG : redirectGen_io_stage2Redirect_valid
    ; // @[CtrlBlock.scala 304:27]
  assign rob_io_redirect_bits_robIdx_flag = flushRedirect_valid_REG ? flushRedirect_bits_rrobIdx_flag :
    redirectGen_io_stage2Redirect_bits_robIdx_flag; // @[CtrlBlock.scala 304:27]
  assign rob_io_redirect_bits_robIdx_value = flushRedirect_valid_REG ? flushRedirect_bits_rrobIdx_value :
    redirectGen_io_stage2Redirect_bits_robIdx_value; // @[CtrlBlock.scala 304:27]
  assign rob_io_redirect_bits_level = flushRedirect_valid_REG ? flushRedirect_bits_rlevel :
    redirectGen_io_stage2Redirect_bits_level; // @[CtrlBlock.scala 304:27]
  assign rob_io_enq_needAlloc_0 = dispatch_io_enqRob_needAlloc_0; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_needAlloc_1 = dispatch_io_enqRob_needAlloc_1; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_needAlloc_2 = dispatch_io_enqRob_needAlloc_2; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_needAlloc_3 = dispatch_io_enqRob_needAlloc_3; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_valid = dispatch_io_enqRob_req_0_valid; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_cf_exceptionVec_1 = dispatch_io_enqRob_req_0_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_cf_exceptionVec_2 = dispatch_io_enqRob_req_0_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_cf_exceptionVec_12 = dispatch_io_enqRob_req_0_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_cf_trigger_frontendHit_0 = dispatch_io_enqRob_req_0_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_cf_trigger_frontendHit_1 = dispatch_io_enqRob_req_0_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_cf_trigger_frontendHit_2 = dispatch_io_enqRob_req_0_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_cf_trigger_frontendHit_3 = dispatch_io_enqRob_req_0_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_cf_pd_isRVC = dispatch_io_enqRob_req_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_cf_crossPageIPFFix = dispatch_io_enqRob_req_0_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_cf_loadWaitBit = dispatch_io_enqRob_req_0_bits_cf_loadWaitBit; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_cf_ftqPtr_flag = dispatch_io_enqRob_req_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_cf_ftqPtr_value = dispatch_io_enqRob_req_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_cf_ftqOffset = dispatch_io_enqRob_req_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_ctrl_ldest = dispatch_io_enqRob_req_0_bits_ctrl_ldest; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_ctrl_fuType = dispatch_io_enqRob_req_0_bits_ctrl_fuType; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_ctrl_fuOpType = dispatch_io_enqRob_req_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_ctrl_rfWen = dispatch_io_enqRob_req_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_ctrl_fpWen = dispatch_io_enqRob_req_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_ctrl_isRVCORETrap = dispatch_io_enqRob_req_0_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_ctrl_noSpecExec = dispatch_io_enqRob_req_0_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_ctrl_blockBackward = dispatch_io_enqRob_req_0_bits_ctrl_blockBackward; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_ctrl_flushPipe = dispatch_io_enqRob_req_0_bits_ctrl_flushPipe; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_ctrl_commitType = dispatch_io_enqRob_req_0_bits_ctrl_commitType; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_ctrl_fpu_wflags = dispatch_io_enqRob_req_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_ctrl_isMove = dispatch_io_enqRob_req_0_bits_ctrl_isMove; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_ctrl_singleStep = dispatch_io_enqRob_req_0_bits_ctrl_singleStep; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_pdest = dispatch_io_enqRob_req_0_bits_pdest; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_old_pdest = dispatch_io_enqRob_req_0_bits_old_pdest; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_robIdx_flag = dispatch_io_enqRob_req_0_bits_robIdx_flag; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_robIdx_value = dispatch_io_enqRob_req_0_bits_robIdx_value; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_0_bits_eliminatedMove = dispatch_io_enqRob_req_0_bits_eliminatedMove; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_valid = dispatch_io_enqRob_req_1_valid; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_cf_exceptionVec_1 = dispatch_io_enqRob_req_1_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_cf_exceptionVec_2 = dispatch_io_enqRob_req_1_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_cf_exceptionVec_12 = dispatch_io_enqRob_req_1_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_cf_trigger_frontendHit_0 = dispatch_io_enqRob_req_1_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_cf_trigger_frontendHit_1 = dispatch_io_enqRob_req_1_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_cf_trigger_frontendHit_2 = dispatch_io_enqRob_req_1_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_cf_trigger_frontendHit_3 = dispatch_io_enqRob_req_1_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_cf_pd_isRVC = dispatch_io_enqRob_req_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_cf_crossPageIPFFix = dispatch_io_enqRob_req_1_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_cf_loadWaitBit = dispatch_io_enqRob_req_1_bits_cf_loadWaitBit; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_cf_ftqPtr_flag = dispatch_io_enqRob_req_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_cf_ftqPtr_value = dispatch_io_enqRob_req_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_cf_ftqOffset = dispatch_io_enqRob_req_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_ctrl_ldest = dispatch_io_enqRob_req_1_bits_ctrl_ldest; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_ctrl_fuType = dispatch_io_enqRob_req_1_bits_ctrl_fuType; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_ctrl_fuOpType = dispatch_io_enqRob_req_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_ctrl_rfWen = dispatch_io_enqRob_req_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_ctrl_fpWen = dispatch_io_enqRob_req_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_ctrl_isRVCORETrap = dispatch_io_enqRob_req_1_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_ctrl_noSpecExec = dispatch_io_enqRob_req_1_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_ctrl_blockBackward = dispatch_io_enqRob_req_1_bits_ctrl_blockBackward; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_ctrl_flushPipe = dispatch_io_enqRob_req_1_bits_ctrl_flushPipe; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_ctrl_commitType = dispatch_io_enqRob_req_1_bits_ctrl_commitType; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_ctrl_fpu_wflags = dispatch_io_enqRob_req_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_ctrl_isMove = dispatch_io_enqRob_req_1_bits_ctrl_isMove; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_ctrl_singleStep = dispatch_io_enqRob_req_1_bits_ctrl_singleStep; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_pdest = dispatch_io_enqRob_req_1_bits_pdest; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_old_pdest = dispatch_io_enqRob_req_1_bits_old_pdest; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_robIdx_flag = dispatch_io_enqRob_req_1_bits_robIdx_flag; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_robIdx_value = dispatch_io_enqRob_req_1_bits_robIdx_value; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_1_bits_eliminatedMove = dispatch_io_enqRob_req_1_bits_eliminatedMove; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_valid = dispatch_io_enqRob_req_2_valid; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_cf_exceptionVec_1 = dispatch_io_enqRob_req_2_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_cf_exceptionVec_2 = dispatch_io_enqRob_req_2_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_cf_exceptionVec_12 = dispatch_io_enqRob_req_2_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_cf_trigger_frontendHit_0 = dispatch_io_enqRob_req_2_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_cf_trigger_frontendHit_1 = dispatch_io_enqRob_req_2_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_cf_trigger_frontendHit_2 = dispatch_io_enqRob_req_2_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_cf_trigger_frontendHit_3 = dispatch_io_enqRob_req_2_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_cf_pd_isRVC = dispatch_io_enqRob_req_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_cf_crossPageIPFFix = dispatch_io_enqRob_req_2_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_cf_loadWaitBit = dispatch_io_enqRob_req_2_bits_cf_loadWaitBit; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_cf_ftqPtr_flag = dispatch_io_enqRob_req_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_cf_ftqPtr_value = dispatch_io_enqRob_req_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_cf_ftqOffset = dispatch_io_enqRob_req_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_ctrl_ldest = dispatch_io_enqRob_req_2_bits_ctrl_ldest; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_ctrl_fuType = dispatch_io_enqRob_req_2_bits_ctrl_fuType; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_ctrl_fuOpType = dispatch_io_enqRob_req_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_ctrl_rfWen = dispatch_io_enqRob_req_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_ctrl_fpWen = dispatch_io_enqRob_req_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_ctrl_isRVCORETrap = dispatch_io_enqRob_req_2_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_ctrl_noSpecExec = dispatch_io_enqRob_req_2_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_ctrl_blockBackward = dispatch_io_enqRob_req_2_bits_ctrl_blockBackward; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_ctrl_flushPipe = dispatch_io_enqRob_req_2_bits_ctrl_flushPipe; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_ctrl_commitType = dispatch_io_enqRob_req_2_bits_ctrl_commitType; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_ctrl_fpu_wflags = dispatch_io_enqRob_req_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_ctrl_isMove = dispatch_io_enqRob_req_2_bits_ctrl_isMove; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_ctrl_singleStep = dispatch_io_enqRob_req_2_bits_ctrl_singleStep; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_pdest = dispatch_io_enqRob_req_2_bits_pdest; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_old_pdest = dispatch_io_enqRob_req_2_bits_old_pdest; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_robIdx_flag = dispatch_io_enqRob_req_2_bits_robIdx_flag; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_robIdx_value = dispatch_io_enqRob_req_2_bits_robIdx_value; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_2_bits_eliminatedMove = dispatch_io_enqRob_req_2_bits_eliminatedMove; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_valid = dispatch_io_enqRob_req_3_valid; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_cf_exceptionVec_1 = dispatch_io_enqRob_req_3_bits_cf_exceptionVec_1; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_cf_exceptionVec_2 = dispatch_io_enqRob_req_3_bits_cf_exceptionVec_2; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_cf_exceptionVec_12 = dispatch_io_enqRob_req_3_bits_cf_exceptionVec_12; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_cf_trigger_frontendHit_0 = dispatch_io_enqRob_req_3_bits_cf_trigger_frontendHit_0; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_cf_trigger_frontendHit_1 = dispatch_io_enqRob_req_3_bits_cf_trigger_frontendHit_1; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_cf_trigger_frontendHit_2 = dispatch_io_enqRob_req_3_bits_cf_trigger_frontendHit_2; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_cf_trigger_frontendHit_3 = dispatch_io_enqRob_req_3_bits_cf_trigger_frontendHit_3; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_cf_pd_isRVC = dispatch_io_enqRob_req_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_cf_crossPageIPFFix = dispatch_io_enqRob_req_3_bits_cf_crossPageIPFFix; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_cf_loadWaitBit = dispatch_io_enqRob_req_3_bits_cf_loadWaitBit; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_cf_ftqPtr_flag = dispatch_io_enqRob_req_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_cf_ftqPtr_value = dispatch_io_enqRob_req_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_cf_ftqOffset = dispatch_io_enqRob_req_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_ctrl_ldest = dispatch_io_enqRob_req_3_bits_ctrl_ldest; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_ctrl_fuType = dispatch_io_enqRob_req_3_bits_ctrl_fuType; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_ctrl_fuOpType = dispatch_io_enqRob_req_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_ctrl_rfWen = dispatch_io_enqRob_req_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_ctrl_fpWen = dispatch_io_enqRob_req_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_ctrl_isRVCORETrap = dispatch_io_enqRob_req_3_bits_ctrl_isRVCORETrap; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_ctrl_noSpecExec = dispatch_io_enqRob_req_3_bits_ctrl_noSpecExec; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_ctrl_blockBackward = dispatch_io_enqRob_req_3_bits_ctrl_blockBackward; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_ctrl_flushPipe = dispatch_io_enqRob_req_3_bits_ctrl_flushPipe; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_ctrl_commitType = dispatch_io_enqRob_req_3_bits_ctrl_commitType; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_ctrl_fpu_wflags = dispatch_io_enqRob_req_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_ctrl_isMove = dispatch_io_enqRob_req_3_bits_ctrl_isMove; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_ctrl_singleStep = dispatch_io_enqRob_req_3_bits_ctrl_singleStep; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_pdest = dispatch_io_enqRob_req_3_bits_pdest; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_old_pdest = dispatch_io_enqRob_req_3_bits_old_pdest; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_robIdx_flag = dispatch_io_enqRob_req_3_bits_robIdx_flag; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_robIdx_value = dispatch_io_enqRob_req_3_bits_robIdx_value; // @[CtrlBlock.scala 439:22]
  assign rob_io_enq_req_3_bits_eliminatedMove = dispatch_io_enqRob_req_3_bits_eliminatedMove; // @[CtrlBlock.scala 439:22]
  assign rob_io_writeback_1_0_valid = sources_source_exuOutput_0_valid_REG_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_0 =
    sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_0; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_1 =
    sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_1; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_2 =
    sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_3 =
    sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_4 =
    sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_0_bits_uop_cf_trigger_backendHit_5 =
    sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_0_bits_uop_robIdx_value = sources_source_exuOutput_0_bits_REG_3_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_0_bits_redirectValid = sources_source_exuOutput_0_bits_REG_3_redirectValid; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_0_bits_redirect_cfiUpdate_isMisPred =
    sources_source_exuOutput_0_bits_REG_3_redirect_cfiUpdate_isMisPred; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_1_valid = sources_source_exuOutput_1_valid_REG_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_0 =
    sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_0; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_1 =
    sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_1; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_2 =
    sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_3 =
    sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_4 =
    sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_1_bits_uop_cf_trigger_backendHit_5 =
    sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_1_bits_uop_robIdx_value = sources_source_exuOutput_1_bits_REG_3_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_1_bits_redirectValid = sources_source_exuOutput_1_bits_REG_3_redirectValid; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_1_bits_redirect_cfiUpdate_isMisPred =
    sources_source_exuOutput_1_bits_REG_3_redirect_cfiUpdate_isMisPred; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_2_valid = sources_source_exuOutput_2_valid_REG_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_0 =
    sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_0; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_1 =
    sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_1; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_2 =
    sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_3 =
    sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_4 =
    sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_2_bits_uop_cf_trigger_backendHit_5 =
    sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_2_bits_uop_robIdx_value = sources_source_exuOutput_2_bits_REG_3_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_2_bits_redirectValid = sources_source_exuOutput_2_bits_REG_3_redirectValid; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_2_bits_redirect_cfiUpdate_isMisPred =
    sources_source_exuOutput_2_bits_REG_3_redirect_cfiUpdate_isMisPred; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_3_valid = sources_source_exuOutput_3_valid_REG_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_0 =
    sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_0; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_1 =
    sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_1; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_2 =
    sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_3 =
    sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_4 =
    sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_3_bits_uop_cf_trigger_backendHit_5 =
    sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_3_bits_uop_robIdx_value = sources_source_exuOutput_3_bits_REG_3_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_3_bits_redirectValid = sources_source_exuOutput_3_bits_REG_3_redirectValid; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_3_bits_redirect_cfiUpdate_isMisPred =
    sources_source_exuOutput_3_bits_REG_3_redirect_cfiUpdate_isMisPred; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_4_valid = sources_source_exuOutput_4_valid_REG_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_4_bits_uop_cf_exceptionVec_4 = sources_source_exuOutput_4_bits_REG_3_uop_cf_exceptionVec_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_4_bits_uop_cf_exceptionVec_5 = sources_source_exuOutput_4_bits_REG_3_uop_cf_exceptionVec_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_4_bits_uop_cf_exceptionVec_13 = sources_source_exuOutput_4_bits_REG_3_uop_cf_exceptionVec_13
    ; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_0 =
    sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_0; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_1 =
    sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_1; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_2 =
    sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_3 =
    sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_4 =
    sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_4_bits_uop_cf_trigger_backendHit_5 =
    sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_4_bits_uop_ctrl_flushPipe = sources_source_exuOutput_4_bits_REG_3_uop_ctrl_flushPipe; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_4_bits_uop_ctrl_replayInst = sources_source_exuOutput_4_bits_REG_3_uop_ctrl_replayInst; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_4_bits_uop_robIdx_value = sources_source_exuOutput_4_bits_REG_3_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_4_bits_debug_isMMIO = sources_source_exuOutput_4_bits_REG_3_debug_isMMIO; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_5_valid = sources_source_exuOutput_5_valid_REG_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_5_bits_uop_cf_exceptionVec_4 = sources_source_exuOutput_5_bits_REG_3_uop_cf_exceptionVec_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_5_bits_uop_cf_exceptionVec_5 = sources_source_exuOutput_5_bits_REG_3_uop_cf_exceptionVec_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_5_bits_uop_cf_exceptionVec_13 = sources_source_exuOutput_5_bits_REG_3_uop_cf_exceptionVec_13
    ; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_0 =
    sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_0; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_1 =
    sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_1; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_2 =
    sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_3 =
    sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_4 =
    sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_5_bits_uop_cf_trigger_backendHit_5 =
    sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_5_bits_uop_ctrl_flushPipe = sources_source_exuOutput_5_bits_REG_3_uop_ctrl_flushPipe; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_5_bits_uop_ctrl_replayInst = sources_source_exuOutput_5_bits_REG_3_uop_ctrl_replayInst; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_5_bits_uop_robIdx_value = sources_source_exuOutput_5_bits_REG_3_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_5_bits_debug_isMMIO = sources_source_exuOutput_5_bits_REG_3_debug_isMMIO; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_6_valid = sources_source_exuOutput_6_valid_REG_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_6_bits_uop_cf_exceptionVec_2 = sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_6_bits_uop_cf_exceptionVec_3 = sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_6_bits_uop_cf_exceptionVec_8 = sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_8; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_6_bits_uop_cf_exceptionVec_9 = sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_9; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_6_bits_uop_cf_exceptionVec_11 = sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_11
    ; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_0 =
    sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_0; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_1 =
    sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_1; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_2 =
    sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_3 =
    sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_4 =
    sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_6_bits_uop_cf_trigger_backendHit_5 =
    sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_6_bits_uop_ctrl_flushPipe = sources_source_exuOutput_6_bits_REG_3_uop_ctrl_flushPipe; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_6_bits_uop_robIdx_value = sources_source_exuOutput_6_bits_REG_3_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_6_bits_redirectValid = sources_source_exuOutput_6_bits_REG_3_redirectValid; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_6_bits_redirect_cfiUpdate_isMisPred =
    sources_source_exuOutput_6_bits_REG_3_redirect_cfiUpdate_isMisPred; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_6_bits_debug_isPerfCnt = sources_source_exuOutput_6_bits_REG_3_debug_isPerfCnt; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_7_valid = sources_source_exuOutput_7_valid_REG_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_0 =
    sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_0; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_1 =
    sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_1; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_2 =
    sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_3 =
    sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_4 =
    sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_7_bits_uop_cf_trigger_backendHit_5 =
    sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_7_bits_uop_robIdx_value = sources_source_exuOutput_7_bits_REG_3_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_8_valid = sources_source_exuOutput_8_valid_REG_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_0 =
    sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_0; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_1 =
    sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_1; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_2 =
    sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_3 =
    sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_4 =
    sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_8_bits_uop_cf_trigger_backendHit_5 =
    sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_8_bits_uop_robIdx_value = sources_source_exuOutput_8_bits_REG_3_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_9_valid = sources_source_exuOutput_9_valid_REG_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_9_bits_uop_cf_exceptionVec_2 = sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_9_bits_uop_cf_exceptionVec_3 = sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_9_bits_uop_cf_exceptionVec_8 = sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_8; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_9_bits_uop_cf_exceptionVec_9 = sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_9; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_9_bits_uop_cf_exceptionVec_11 = sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_11
    ; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_0 =
    sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_0; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_1 =
    sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_1; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_2 =
    sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_3 =
    sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_4 =
    sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_9_bits_uop_cf_trigger_backendHit_5 =
    sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_9_bits_uop_ctrl_flushPipe = sources_source_exuOutput_9_bits_REG_3_uop_ctrl_flushPipe; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_9_bits_uop_robIdx_value = sources_source_exuOutput_9_bits_REG_3_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_9_bits_redirectValid = sources_source_exuOutput_9_bits_REG_3_redirectValid; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_9_bits_redirect_cfiUpdate_isMisPred =
    sources_source_exuOutput_9_bits_REG_3_redirect_cfiUpdate_isMisPred; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_9_bits_debug_isPerfCnt = sources_source_exuOutput_9_bits_REG_3_debug_isPerfCnt; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_valid = sources_source_exuOutput_10_valid_REG_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_bits_uop_cf_exceptionVec_4 = sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_4
    ; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_bits_uop_cf_exceptionVec_5 = sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_5
    ; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_bits_uop_cf_exceptionVec_6 = sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_6
    ; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_bits_uop_cf_exceptionVec_7 = sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_7
    ; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_bits_uop_cf_exceptionVec_13 =
    sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_13; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_bits_uop_cf_exceptionVec_15 =
    sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_15; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_0 =
    sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_0; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_1 =
    sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_1; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_2 =
    sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_3 =
    sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_4 =
    sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_bits_uop_cf_trigger_backendHit_5 =
    sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_bits_uop_robIdx_value = sources_source_exuOutput_10_bits_REG_3_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_bits_redirectValid = sources_source_exuOutput_10_bits_REG_3_redirectValid; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_bits_redirect_cfiUpdate_isMisPred =
    sources_source_exuOutput_10_bits_REG_3_redirect_cfiUpdate_isMisPred; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_bits_debug_isMMIO = sources_source_exuOutput_10_bits_REG_3_debug_isMMIO; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_10_bits_debug_isPerfCnt = sources_source_exuOutput_10_bits_REG_3_debug_isPerfCnt; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_valid = sources_source_exuOutput_11_valid_REG_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_bits_uop_cf_exceptionVec_4 = sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_4
    ; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_bits_uop_cf_exceptionVec_5 = sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_5
    ; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_bits_uop_cf_exceptionVec_6 = sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_6
    ; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_bits_uop_cf_exceptionVec_7 = sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_7
    ; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_bits_uop_cf_exceptionVec_13 =
    sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_13; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_bits_uop_cf_exceptionVec_15 =
    sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_15; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_0 =
    sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_0; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_1 =
    sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_1; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_2 =
    sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_3 =
    sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_4 =
    sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_bits_uop_cf_trigger_backendHit_5 =
    sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_bits_uop_robIdx_value = sources_source_exuOutput_11_bits_REG_3_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_bits_redirectValid = sources_source_exuOutput_11_bits_REG_3_redirectValid; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_bits_redirect_cfiUpdate_isMisPred =
    sources_source_exuOutput_11_bits_REG_3_redirect_cfiUpdate_isMisPred; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_bits_debug_isMMIO = sources_source_exuOutput_11_bits_REG_3_debug_isMMIO; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_11_bits_debug_isPerfCnt = sources_source_exuOutput_11_bits_REG_3_debug_isPerfCnt; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_12_valid = sources_source_exuOutput_12_valid_REG_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_12_bits_uop_robIdx_value = sources_source_exuOutput_12_bits_REG_3_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_13_valid = sources_source_exuOutput_13_valid_REG_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_1_13_bits_uop_robIdx_value = sources_source_exuOutput_13_bits_REG_3_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_5_valid = sources_source_exuOutput_5_valid_REG; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_5_bits_uop_cf_exceptionVec_2 = sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_5_bits_uop_cf_exceptionVec_3 = sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_5_bits_uop_cf_exceptionVec_8 = sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_8; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_5_bits_uop_cf_exceptionVec_9 = sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_9; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_5_bits_uop_cf_exceptionVec_11 = sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_11; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_0 =
    sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_0; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_1 =
    sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_1; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_2 =
    sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_3 =
    sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_4 =
    sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_5_bits_uop_cf_trigger_backendHit_5 =
    sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_5_bits_uop_ctrl_flushPipe = sources_source_exuOutput_5_bits_REG_uop_ctrl_flushPipe; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_5_bits_uop_robIdx_flag = sources_source_exuOutput_5_bits_REG_uop_robIdx_flag; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_5_bits_uop_robIdx_value = sources_source_exuOutput_5_bits_REG_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_5_bits_fflags = sources_source_exuOutput_5_bits_REG_fflags; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_6_valid = sources_source_exuOutput_6_valid_REG; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_6_bits_uop_robIdx_value = sources_source_exuOutput_6_bits_REG_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_6_bits_fflags = sources_source_exuOutput_6_bits_REG_fflags; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_7_valid = sources_source_exuOutput_7_valid_REG; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_7_bits_uop_robIdx_value = sources_source_exuOutput_7_bits_REG_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_7_bits_fflags = sources_source_exuOutput_7_bits_REG_fflags; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_8_valid = sources_source_exuOutput_8_valid_REG; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_8_bits_uop_robIdx_value = sources_source_exuOutput_8_bits_REG_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_8_bits_fflags = sources_source_exuOutput_8_bits_REG_fflags; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_9_valid = sources_source_exuOutput_9_valid_REG; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_9_bits_uop_cf_exceptionVec_4 = sources_source_exuOutput_9_bits_REG_uop_cf_exceptionVec_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_9_bits_uop_cf_exceptionVec_5 = sources_source_exuOutput_9_bits_REG_uop_cf_exceptionVec_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_9_bits_uop_cf_exceptionVec_13 = sources_source_exuOutput_9_bits_REG_uop_cf_exceptionVec_13; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_0 =
    sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_0; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_1 =
    sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_1; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_2 =
    sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_3 =
    sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_4 =
    sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_9_bits_uop_cf_trigger_backendHit_5 =
    sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_9_bits_uop_ctrl_flushPipe = sources_source_exuOutput_9_bits_REG_uop_ctrl_flushPipe; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_9_bits_uop_ctrl_replayInst = sources_source_exuOutput_9_bits_REG_uop_ctrl_replayInst; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_9_bits_uop_robIdx_flag = sources_source_exuOutput_9_bits_REG_uop_robIdx_flag; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_9_bits_uop_robIdx_value = sources_source_exuOutput_9_bits_REG_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_10_valid = sources_source_exuOutput_10_valid_REG; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_10_bits_uop_cf_exceptionVec_4 = sources_source_exuOutput_10_bits_REG_uop_cf_exceptionVec_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_10_bits_uop_cf_exceptionVec_5 = sources_source_exuOutput_10_bits_REG_uop_cf_exceptionVec_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_10_bits_uop_cf_exceptionVec_13 = sources_source_exuOutput_10_bits_REG_uop_cf_exceptionVec_13
    ; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_0 =
    sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_0; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_1 =
    sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_1; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_2 =
    sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_3 =
    sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_4 =
    sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_10_bits_uop_cf_trigger_backendHit_5 =
    sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_10_bits_uop_ctrl_flushPipe = sources_source_exuOutput_10_bits_REG_uop_ctrl_flushPipe; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_10_bits_uop_ctrl_replayInst = sources_source_exuOutput_10_bits_REG_uop_ctrl_replayInst; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_10_bits_uop_robIdx_flag = sources_source_exuOutput_10_bits_REG_uop_robIdx_flag; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_10_bits_uop_robIdx_value = sources_source_exuOutput_10_bits_REG_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_11_valid = sources_source_exuOutput_11_valid_REG; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_11_bits_uop_cf_exceptionVec_4 = sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_11_bits_uop_cf_exceptionVec_5 = sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_11_bits_uop_cf_exceptionVec_6 = sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_6; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_11_bits_uop_cf_exceptionVec_7 = sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_7; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_11_bits_uop_cf_exceptionVec_13 = sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_13
    ; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_11_bits_uop_cf_exceptionVec_15 = sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_15
    ; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_0 =
    sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_0; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_1 =
    sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_1; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_2 =
    sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_3 =
    sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_4 =
    sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_11_bits_uop_cf_trigger_backendHit_5 =
    sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_11_bits_uop_robIdx_flag = sources_source_exuOutput_11_bits_REG_uop_robIdx_flag; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_11_bits_uop_robIdx_value = sources_source_exuOutput_11_bits_REG_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_12_valid = sources_source_exuOutput_12_valid_REG; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_12_bits_uop_cf_exceptionVec_4 = sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_12_bits_uop_cf_exceptionVec_5 = sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_12_bits_uop_cf_exceptionVec_6 = sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_6; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_12_bits_uop_cf_exceptionVec_7 = sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_7; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_12_bits_uop_cf_exceptionVec_13 = sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_13
    ; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_12_bits_uop_cf_exceptionVec_15 = sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_15
    ; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_0 =
    sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_0; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_1 =
    sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_1; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_2 =
    sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_2; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_3 =
    sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_3; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_4 =
    sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_4; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_12_bits_uop_cf_trigger_backendHit_5 =
    sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_5; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_12_bits_uop_robIdx_flag = sources_source_exuOutput_12_bits_REG_uop_robIdx_flag; // @[Rob.scala 288:56]
  assign rob_io_writeback_0_12_bits_uop_robIdx_value = sources_source_exuOutput_12_bits_REG_uop_robIdx_value; // @[Rob.scala 288:56]
  assign rob_io_csr_intrBitSet = io_robio_toCSR_intrBitSet; // @[CtrlBlock.scala 468:18]
  assign rob_io_csr_wfiEvent = io_robio_toCSR_wfiEvent; // @[CtrlBlock.scala 468:18]
  assign decode_clock = clock;
  assign decode_io_in_0_valid = io_frontend_cfVec_0_valid; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_instr = io_frontend_cfVec_0_bits_instr; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_foldpc = io_frontend_cfVec_0_bits_foldpc; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_exceptionVec_1 = io_frontend_cfVec_0_bits_exceptionVec_1; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_exceptionVec_12 = io_frontend_cfVec_0_bits_exceptionVec_12; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_trigger_frontendHit_0 = io_frontend_cfVec_0_bits_trigger_frontendHit_0; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_trigger_frontendHit_1 = io_frontend_cfVec_0_bits_trigger_frontendHit_1; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_trigger_frontendHit_2 = io_frontend_cfVec_0_bits_trigger_frontendHit_2; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_trigger_frontendHit_3 = io_frontend_cfVec_0_bits_trigger_frontendHit_3; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_trigger_backendEn_0 = io_frontend_cfVec_0_bits_trigger_backendEn_0; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_trigger_backendEn_1 = io_frontend_cfVec_0_bits_trigger_backendEn_1; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_trigger_backendHit_0 = io_frontend_cfVec_0_bits_trigger_backendHit_0; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_trigger_backendHit_1 = io_frontend_cfVec_0_bits_trigger_backendHit_1; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_trigger_backendHit_2 = io_frontend_cfVec_0_bits_trigger_backendHit_2; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_trigger_backendHit_3 = io_frontend_cfVec_0_bits_trigger_backendHit_3; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_trigger_backendHit_4 = io_frontend_cfVec_0_bits_trigger_backendHit_4; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_trigger_backendHit_5 = io_frontend_cfVec_0_bits_trigger_backendHit_5; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_pd_isRVC = io_frontend_cfVec_0_bits_pd_isRVC; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_pd_brType = io_frontend_cfVec_0_bits_pd_brType; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_pd_isCall = io_frontend_cfVec_0_bits_pd_isCall; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_pd_isRet = io_frontend_cfVec_0_bits_pd_isRet; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_pred_taken = io_frontend_cfVec_0_bits_pred_taken; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_crossPageIPFFix = io_frontend_cfVec_0_bits_crossPageIPFFix; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_ftqPtr_flag = io_frontend_cfVec_0_bits_ftqPtr_flag; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_ftqPtr_value = io_frontend_cfVec_0_bits_ftqPtr_value; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_0_bits_ftqOffset = io_frontend_cfVec_0_bits_ftqOffset; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_valid = io_frontend_cfVec_1_valid; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_instr = io_frontend_cfVec_1_bits_instr; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_foldpc = io_frontend_cfVec_1_bits_foldpc; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_exceptionVec_1 = io_frontend_cfVec_1_bits_exceptionVec_1; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_exceptionVec_12 = io_frontend_cfVec_1_bits_exceptionVec_12; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_trigger_frontendHit_0 = io_frontend_cfVec_1_bits_trigger_frontendHit_0; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_trigger_frontendHit_1 = io_frontend_cfVec_1_bits_trigger_frontendHit_1; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_trigger_frontendHit_2 = io_frontend_cfVec_1_bits_trigger_frontendHit_2; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_trigger_frontendHit_3 = io_frontend_cfVec_1_bits_trigger_frontendHit_3; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_trigger_backendEn_0 = io_frontend_cfVec_1_bits_trigger_backendEn_0; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_trigger_backendEn_1 = io_frontend_cfVec_1_bits_trigger_backendEn_1; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_trigger_backendHit_0 = io_frontend_cfVec_1_bits_trigger_backendHit_0; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_trigger_backendHit_1 = io_frontend_cfVec_1_bits_trigger_backendHit_1; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_trigger_backendHit_2 = io_frontend_cfVec_1_bits_trigger_backendHit_2; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_trigger_backendHit_3 = io_frontend_cfVec_1_bits_trigger_backendHit_3; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_trigger_backendHit_4 = io_frontend_cfVec_1_bits_trigger_backendHit_4; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_trigger_backendHit_5 = io_frontend_cfVec_1_bits_trigger_backendHit_5; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_pd_isRVC = io_frontend_cfVec_1_bits_pd_isRVC; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_pd_brType = io_frontend_cfVec_1_bits_pd_brType; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_pd_isCall = io_frontend_cfVec_1_bits_pd_isCall; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_pd_isRet = io_frontend_cfVec_1_bits_pd_isRet; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_pred_taken = io_frontend_cfVec_1_bits_pred_taken; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_crossPageIPFFix = io_frontend_cfVec_1_bits_crossPageIPFFix; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_ftqPtr_flag = io_frontend_cfVec_1_bits_ftqPtr_flag; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_ftqPtr_value = io_frontend_cfVec_1_bits_ftqPtr_value; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_1_bits_ftqOffset = io_frontend_cfVec_1_bits_ftqOffset; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_valid = io_frontend_cfVec_2_valid; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_instr = io_frontend_cfVec_2_bits_instr; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_foldpc = io_frontend_cfVec_2_bits_foldpc; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_exceptionVec_1 = io_frontend_cfVec_2_bits_exceptionVec_1; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_exceptionVec_12 = io_frontend_cfVec_2_bits_exceptionVec_12; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_trigger_frontendHit_0 = io_frontend_cfVec_2_bits_trigger_frontendHit_0; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_trigger_frontendHit_1 = io_frontend_cfVec_2_bits_trigger_frontendHit_1; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_trigger_frontendHit_2 = io_frontend_cfVec_2_bits_trigger_frontendHit_2; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_trigger_frontendHit_3 = io_frontend_cfVec_2_bits_trigger_frontendHit_3; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_trigger_backendEn_0 = io_frontend_cfVec_2_bits_trigger_backendEn_0; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_trigger_backendEn_1 = io_frontend_cfVec_2_bits_trigger_backendEn_1; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_trigger_backendHit_0 = io_frontend_cfVec_2_bits_trigger_backendHit_0; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_trigger_backendHit_1 = io_frontend_cfVec_2_bits_trigger_backendHit_1; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_trigger_backendHit_2 = io_frontend_cfVec_2_bits_trigger_backendHit_2; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_trigger_backendHit_3 = io_frontend_cfVec_2_bits_trigger_backendHit_3; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_trigger_backendHit_4 = io_frontend_cfVec_2_bits_trigger_backendHit_4; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_trigger_backendHit_5 = io_frontend_cfVec_2_bits_trigger_backendHit_5; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_pd_isRVC = io_frontend_cfVec_2_bits_pd_isRVC; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_pd_brType = io_frontend_cfVec_2_bits_pd_brType; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_pd_isCall = io_frontend_cfVec_2_bits_pd_isCall; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_pd_isRet = io_frontend_cfVec_2_bits_pd_isRet; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_pred_taken = io_frontend_cfVec_2_bits_pred_taken; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_crossPageIPFFix = io_frontend_cfVec_2_bits_crossPageIPFFix; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_ftqPtr_flag = io_frontend_cfVec_2_bits_ftqPtr_flag; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_ftqPtr_value = io_frontend_cfVec_2_bits_ftqPtr_value; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_2_bits_ftqOffset = io_frontend_cfVec_2_bits_ftqOffset; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_valid = io_frontend_cfVec_3_valid; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_instr = io_frontend_cfVec_3_bits_instr; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_foldpc = io_frontend_cfVec_3_bits_foldpc; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_exceptionVec_1 = io_frontend_cfVec_3_bits_exceptionVec_1; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_exceptionVec_12 = io_frontend_cfVec_3_bits_exceptionVec_12; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_trigger_frontendHit_0 = io_frontend_cfVec_3_bits_trigger_frontendHit_0; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_trigger_frontendHit_1 = io_frontend_cfVec_3_bits_trigger_frontendHit_1; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_trigger_frontendHit_2 = io_frontend_cfVec_3_bits_trigger_frontendHit_2; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_trigger_frontendHit_3 = io_frontend_cfVec_3_bits_trigger_frontendHit_3; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_trigger_backendEn_0 = io_frontend_cfVec_3_bits_trigger_backendEn_0; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_trigger_backendEn_1 = io_frontend_cfVec_3_bits_trigger_backendEn_1; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_trigger_backendHit_0 = io_frontend_cfVec_3_bits_trigger_backendHit_0; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_trigger_backendHit_1 = io_frontend_cfVec_3_bits_trigger_backendHit_1; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_trigger_backendHit_2 = io_frontend_cfVec_3_bits_trigger_backendHit_2; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_trigger_backendHit_3 = io_frontend_cfVec_3_bits_trigger_backendHit_3; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_trigger_backendHit_4 = io_frontend_cfVec_3_bits_trigger_backendHit_4; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_trigger_backendHit_5 = io_frontend_cfVec_3_bits_trigger_backendHit_5; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_pd_isRVC = io_frontend_cfVec_3_bits_pd_isRVC; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_pd_brType = io_frontend_cfVec_3_bits_pd_brType; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_pd_isCall = io_frontend_cfVec_3_bits_pd_isCall; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_pd_isRet = io_frontend_cfVec_3_bits_pd_isRet; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_pred_taken = io_frontend_cfVec_3_bits_pred_taken; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_crossPageIPFFix = io_frontend_cfVec_3_bits_crossPageIPFFix; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_ftqPtr_flag = io_frontend_cfVec_3_bits_ftqPtr_flag; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_ftqPtr_value = io_frontend_cfVec_3_bits_ftqPtr_value; // @[CtrlBlock.scala 376:16]
  assign decode_io_in_3_bits_ftqOffset = io_frontend_cfVec_3_bits_ftqOffset; // @[CtrlBlock.scala 376:16]
  assign decode_io_out_0_ready = pipelineConnect_io_in_ready; // @[PipelineConnect.scala 52:27]
  assign decode_io_out_1_ready = pipelineConnect_1_io_in_ready; // @[PipelineConnect.scala 52:27]
  assign decode_io_out_2_ready = pipelineConnect_2_io_in_ready; // @[PipelineConnect.scala 52:27]
  assign decode_io_out_3_ready = pipelineConnect_3_io_in_ready; // @[PipelineConnect.scala 52:27]
  assign decode_io_csrCtrl_soft_prefetch_enable = decode_io_csrCtrl_REG_soft_prefetch_enable; // @[CtrlBlock.scala 377:21]
  assign decode_io_csrCtrl_svinval_enable = decode_io_csrCtrl_REG_svinval_enable; // @[CtrlBlock.scala 377:21]
  assign decode_io_csrCtrl_singlestep = decode_io_csrCtrl_REG_singlestep; // @[CtrlBlock.scala 377:21]
  assign rat_clock = clock;
  assign rat_reset = reset;
  assign rat_io_robCommits_isWalk = rob_io_commits_isWalk; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_valid_0 = rob_io_commits_valid_0; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_valid_1 = rob_io_commits_valid_1; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_valid_2 = rob_io_commits_valid_2; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_valid_3 = rob_io_commits_valid_3; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_0_ldest = rob_io_commits_info_0_ldest; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_0_rfWen = rob_io_commits_info_0_rfWen; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_0_fpWen = rob_io_commits_info_0_fpWen; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_0_pdest = rob_io_commits_info_0_pdest; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_0_old_pdest = rob_io_commits_info_0_old_pdest; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_1_ldest = rob_io_commits_info_1_ldest; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_1_rfWen = rob_io_commits_info_1_rfWen; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_1_fpWen = rob_io_commits_info_1_fpWen; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_1_pdest = rob_io_commits_info_1_pdest; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_1_old_pdest = rob_io_commits_info_1_old_pdest; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_2_ldest = rob_io_commits_info_2_ldest; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_2_rfWen = rob_io_commits_info_2_rfWen; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_2_fpWen = rob_io_commits_info_2_fpWen; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_2_pdest = rob_io_commits_info_2_pdest; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_2_old_pdest = rob_io_commits_info_2_old_pdest; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_3_ldest = rob_io_commits_info_3_ldest; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_3_rfWen = rob_io_commits_info_3_rfWen; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_3_fpWen = rob_io_commits_info_3_fpWen; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_3_pdest = rob_io_commits_info_3_pdest; // @[CtrlBlock.scala 403:21]
  assign rat_io_robCommits_info_3_old_pdest = rob_io_commits_info_3_old_pdest; // @[CtrlBlock.scala 403:21]
  assign rat_io_intReadPorts_0_0_hold = ~rename_io_in_0_ready; // @[CtrlBlock.scala 408:25]
  assign rat_io_intReadPorts_0_0_addr = decode_io_out_0_bits_ctrl_lsrc_0; // @[CtrlBlock.scala 406:48]
  assign rat_io_intReadPorts_0_1_hold = ~rename_io_in_0_ready; // @[CtrlBlock.scala 408:25]
  assign rat_io_intReadPorts_0_1_addr = decode_io_out_0_bits_ctrl_lsrc_1; // @[CtrlBlock.scala 406:48]
  assign rat_io_intReadPorts_0_2_hold = ~rename_io_in_0_ready; // @[CtrlBlock.scala 408:25]
  assign rat_io_intReadPorts_0_2_addr = decode_io_out_0_bits_ctrl_ldest; // @[CtrlBlock.scala 406:48]
  assign rat_io_intReadPorts_1_0_hold = ~rename_io_in_1_ready; // @[CtrlBlock.scala 408:25]
  assign rat_io_intReadPorts_1_0_addr = decode_io_out_1_bits_ctrl_lsrc_0; // @[CtrlBlock.scala 406:48]
  assign rat_io_intReadPorts_1_1_hold = ~rename_io_in_1_ready; // @[CtrlBlock.scala 408:25]
  assign rat_io_intReadPorts_1_1_addr = decode_io_out_1_bits_ctrl_lsrc_1; // @[CtrlBlock.scala 406:48]
  assign rat_io_intReadPorts_1_2_hold = ~rename_io_in_1_ready; // @[CtrlBlock.scala 408:25]
  assign rat_io_intReadPorts_1_2_addr = decode_io_out_1_bits_ctrl_ldest; // @[CtrlBlock.scala 406:48]
  assign rat_io_intReadPorts_2_0_hold = ~rename_io_in_2_ready; // @[CtrlBlock.scala 408:25]
  assign rat_io_intReadPorts_2_0_addr = decode_io_out_2_bits_ctrl_lsrc_0; // @[CtrlBlock.scala 406:48]
  assign rat_io_intReadPorts_2_1_hold = ~rename_io_in_2_ready; // @[CtrlBlock.scala 408:25]
  assign rat_io_intReadPorts_2_1_addr = decode_io_out_2_bits_ctrl_lsrc_1; // @[CtrlBlock.scala 406:48]
  assign rat_io_intReadPorts_2_2_hold = ~rename_io_in_2_ready; // @[CtrlBlock.scala 408:25]
  assign rat_io_intReadPorts_2_2_addr = decode_io_out_2_bits_ctrl_ldest; // @[CtrlBlock.scala 406:48]
  assign rat_io_intReadPorts_3_0_hold = ~rename_io_in_3_ready; // @[CtrlBlock.scala 408:25]
  assign rat_io_intReadPorts_3_0_addr = decode_io_out_3_bits_ctrl_lsrc_0; // @[CtrlBlock.scala 406:48]
  assign rat_io_intReadPorts_3_1_hold = ~rename_io_in_3_ready; // @[CtrlBlock.scala 408:25]
  assign rat_io_intReadPorts_3_1_addr = decode_io_out_3_bits_ctrl_lsrc_1; // @[CtrlBlock.scala 406:48]
  assign rat_io_intReadPorts_3_2_hold = ~rename_io_in_3_ready; // @[CtrlBlock.scala 408:25]
  assign rat_io_intReadPorts_3_2_addr = decode_io_out_3_bits_ctrl_ldest; // @[CtrlBlock.scala 406:48]
  assign rat_io_intRenamePorts_0_wen = rename_io_intRenamePorts_0_wen; // @[CtrlBlock.scala 410:25]
  assign rat_io_intRenamePorts_0_addr = rename_io_intRenamePorts_0_addr; // @[CtrlBlock.scala 410:25]
  assign rat_io_intRenamePorts_0_data = rename_io_intRenamePorts_0_data; // @[CtrlBlock.scala 410:25]
  assign rat_io_intRenamePorts_1_wen = rename_io_intRenamePorts_1_wen; // @[CtrlBlock.scala 410:25]
  assign rat_io_intRenamePorts_1_addr = rename_io_intRenamePorts_1_addr; // @[CtrlBlock.scala 410:25]
  assign rat_io_intRenamePorts_1_data = rename_io_intRenamePorts_1_data; // @[CtrlBlock.scala 410:25]
  assign rat_io_intRenamePorts_2_wen = rename_io_intRenamePorts_2_wen; // @[CtrlBlock.scala 410:25]
  assign rat_io_intRenamePorts_2_addr = rename_io_intRenamePorts_2_addr; // @[CtrlBlock.scala 410:25]
  assign rat_io_intRenamePorts_2_data = rename_io_intRenamePorts_2_data; // @[CtrlBlock.scala 410:25]
  assign rat_io_intRenamePorts_3_wen = rename_io_intRenamePorts_3_wen; // @[CtrlBlock.scala 410:25]
  assign rat_io_intRenamePorts_3_addr = rename_io_intRenamePorts_3_addr; // @[CtrlBlock.scala 410:25]
  assign rat_io_intRenamePorts_3_data = rename_io_intRenamePorts_3_data; // @[CtrlBlock.scala 410:25]
  assign rat_io_fpReadPorts_0_0_hold = ~rename_io_in_0_ready; // @[CtrlBlock.scala 415:25]
  assign rat_io_fpReadPorts_0_0_addr = decode_io_out_0_bits_ctrl_lsrc_0; // @[CtrlBlock.scala 413:48]
  assign rat_io_fpReadPorts_0_1_hold = ~rename_io_in_0_ready; // @[CtrlBlock.scala 415:25]
  assign rat_io_fpReadPorts_0_1_addr = decode_io_out_0_bits_ctrl_lsrc_1; // @[CtrlBlock.scala 413:48]
  assign rat_io_fpReadPorts_0_2_hold = ~rename_io_in_0_ready; // @[CtrlBlock.scala 415:25]
  assign rat_io_fpReadPorts_0_2_addr = decode_io_out_0_bits_ctrl_lsrc_2; // @[CtrlBlock.scala 413:48]
  assign rat_io_fpReadPorts_0_3_hold = ~rename_io_in_0_ready; // @[CtrlBlock.scala 415:25]
  assign rat_io_fpReadPorts_0_3_addr = decode_io_out_0_bits_ctrl_ldest; // @[CtrlBlock.scala 413:48]
  assign rat_io_fpReadPorts_1_0_hold = ~rename_io_in_1_ready; // @[CtrlBlock.scala 415:25]
  assign rat_io_fpReadPorts_1_0_addr = decode_io_out_1_bits_ctrl_lsrc_0; // @[CtrlBlock.scala 413:48]
  assign rat_io_fpReadPorts_1_1_hold = ~rename_io_in_1_ready; // @[CtrlBlock.scala 415:25]
  assign rat_io_fpReadPorts_1_1_addr = decode_io_out_1_bits_ctrl_lsrc_1; // @[CtrlBlock.scala 413:48]
  assign rat_io_fpReadPorts_1_2_hold = ~rename_io_in_1_ready; // @[CtrlBlock.scala 415:25]
  assign rat_io_fpReadPorts_1_2_addr = decode_io_out_1_bits_ctrl_lsrc_2; // @[CtrlBlock.scala 413:48]
  assign rat_io_fpReadPorts_1_3_hold = ~rename_io_in_1_ready; // @[CtrlBlock.scala 415:25]
  assign rat_io_fpReadPorts_1_3_addr = decode_io_out_1_bits_ctrl_ldest; // @[CtrlBlock.scala 413:48]
  assign rat_io_fpReadPorts_2_0_hold = ~rename_io_in_2_ready; // @[CtrlBlock.scala 415:25]
  assign rat_io_fpReadPorts_2_0_addr = decode_io_out_2_bits_ctrl_lsrc_0; // @[CtrlBlock.scala 413:48]
  assign rat_io_fpReadPorts_2_1_hold = ~rename_io_in_2_ready; // @[CtrlBlock.scala 415:25]
  assign rat_io_fpReadPorts_2_1_addr = decode_io_out_2_bits_ctrl_lsrc_1; // @[CtrlBlock.scala 413:48]
  assign rat_io_fpReadPorts_2_2_hold = ~rename_io_in_2_ready; // @[CtrlBlock.scala 415:25]
  assign rat_io_fpReadPorts_2_2_addr = decode_io_out_2_bits_ctrl_lsrc_2; // @[CtrlBlock.scala 413:48]
  assign rat_io_fpReadPorts_2_3_hold = ~rename_io_in_2_ready; // @[CtrlBlock.scala 415:25]
  assign rat_io_fpReadPorts_2_3_addr = decode_io_out_2_bits_ctrl_ldest; // @[CtrlBlock.scala 413:48]
  assign rat_io_fpReadPorts_3_0_hold = ~rename_io_in_3_ready; // @[CtrlBlock.scala 415:25]
  assign rat_io_fpReadPorts_3_0_addr = decode_io_out_3_bits_ctrl_lsrc_0; // @[CtrlBlock.scala 413:48]
  assign rat_io_fpReadPorts_3_1_hold = ~rename_io_in_3_ready; // @[CtrlBlock.scala 415:25]
  assign rat_io_fpReadPorts_3_1_addr = decode_io_out_3_bits_ctrl_lsrc_1; // @[CtrlBlock.scala 413:48]
  assign rat_io_fpReadPorts_3_2_hold = ~rename_io_in_3_ready; // @[CtrlBlock.scala 415:25]
  assign rat_io_fpReadPorts_3_2_addr = decode_io_out_3_bits_ctrl_lsrc_2; // @[CtrlBlock.scala 413:48]
  assign rat_io_fpReadPorts_3_3_hold = ~rename_io_in_3_ready; // @[CtrlBlock.scala 415:25]
  assign rat_io_fpReadPorts_3_3_addr = decode_io_out_3_bits_ctrl_ldest; // @[CtrlBlock.scala 413:48]
  assign rat_io_fpRenamePorts_0_wen = rename_io_fpRenamePorts_0_wen; // @[CtrlBlock.scala 417:24]
  assign rat_io_fpRenamePorts_0_addr = rename_io_fpRenamePorts_0_addr; // @[CtrlBlock.scala 417:24]
  assign rat_io_fpRenamePorts_0_data = rename_io_fpRenamePorts_0_data; // @[CtrlBlock.scala 417:24]
  assign rat_io_fpRenamePorts_1_wen = rename_io_fpRenamePorts_1_wen; // @[CtrlBlock.scala 417:24]
  assign rat_io_fpRenamePorts_1_addr = rename_io_fpRenamePorts_1_addr; // @[CtrlBlock.scala 417:24]
  assign rat_io_fpRenamePorts_1_data = rename_io_fpRenamePorts_1_data; // @[CtrlBlock.scala 417:24]
  assign rat_io_fpRenamePorts_2_wen = rename_io_fpRenamePorts_2_wen; // @[CtrlBlock.scala 417:24]
  assign rat_io_fpRenamePorts_2_addr = rename_io_fpRenamePorts_2_addr; // @[CtrlBlock.scala 417:24]
  assign rat_io_fpRenamePorts_2_data = rename_io_fpRenamePorts_2_data; // @[CtrlBlock.scala 417:24]
  assign rat_io_fpRenamePorts_3_wen = rename_io_fpRenamePorts_3_wen; // @[CtrlBlock.scala 417:24]
  assign rat_io_fpRenamePorts_3_addr = rename_io_fpRenamePorts_3_addr; // @[CtrlBlock.scala 417:24]
  assign rat_io_fpRenamePorts_3_data = rename_io_fpRenamePorts_3_data; // @[CtrlBlock.scala 417:24]
  assign ssit_clock = clock;
  assign ssit_reset = reset;
  assign ssit_io_raddr_0 = _mdp_foldpc_T ? decode_io_in_0_bits_foldpc : rename_io_in_0_bits_cf_foldpc; // @[CtrlBlock.scala 382:25]
  assign ssit_io_raddr_1 = _mdp_foldpc_T_1 ? decode_io_in_1_bits_foldpc : rename_io_in_1_bits_cf_foldpc; // @[CtrlBlock.scala 382:25]
  assign ssit_io_raddr_2 = _mdp_foldpc_T_2 ? decode_io_in_2_bits_foldpc : rename_io_in_2_bits_cf_foldpc; // @[CtrlBlock.scala 382:25]
  assign ssit_io_raddr_3 = _mdp_foldpc_T_3 ? decode_io_in_3_bits_foldpc : rename_io_in_3_bits_cf_foldpc; // @[CtrlBlock.scala 382:25]
  assign ssit_io_update_valid = ssit_io_update_REG_valid; // @[CtrlBlock.scala 391:18]
  assign ssit_io_update_ldpc = ssit_io_update_REG_ldpc; // @[CtrlBlock.scala 391:18]
  assign ssit_io_update_stpc = ssit_io_update_REG_stpc; // @[CtrlBlock.scala 391:18]
  assign ssit_io_csrCtrl_lvpred_timeout = ssit_io_csrCtrl_REG_lvpred_timeout; // @[CtrlBlock.scala 392:19]
  assign rename_clock = clock;
  assign rename_reset = reset;
  assign rename_io_redirect_valid = flushRedirect_valid_REG ? flushRedirect_valid_REG :
    redirectGen_io_stage2Redirect_valid; // @[CtrlBlock.scala 304:27]
  assign rename_io_redirect_bits_robIdx_flag = flushRedirect_valid_REG ? flushRedirect_bits_rrobIdx_flag :
    redirectGen_io_stage2Redirect_bits_robIdx_flag; // @[CtrlBlock.scala 304:27]
  assign rename_io_redirect_bits_robIdx_value = flushRedirect_valid_REG ? flushRedirect_bits_rrobIdx_value :
    redirectGen_io_stage2Redirect_bits_robIdx_value; // @[CtrlBlock.scala 304:27]
  assign rename_io_redirect_bits_level = flushRedirect_valid_REG ? flushRedirect_bits_rlevel :
    redirectGen_io_stage2Redirect_bits_level; // @[CtrlBlock.scala 304:27]
  assign rename_io_robCommits_isWalk = rob_io_commits_isWalk; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_valid_0 = rob_io_commits_valid_0; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_valid_1 = rob_io_commits_valid_1; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_valid_2 = rob_io_commits_valid_2; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_valid_3 = rob_io_commits_valid_3; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_info_0_rfWen = rob_io_commits_info_0_rfWen; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_info_0_fpWen = rob_io_commits_info_0_fpWen; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_info_0_pdest = rob_io_commits_info_0_pdest; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_info_0_old_pdest = rob_io_commits_info_0_old_pdest; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_info_1_rfWen = rob_io_commits_info_1_rfWen; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_info_1_fpWen = rob_io_commits_info_1_fpWen; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_info_1_pdest = rob_io_commits_info_1_pdest; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_info_1_old_pdest = rob_io_commits_info_1_old_pdest; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_info_2_rfWen = rob_io_commits_info_2_rfWen; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_info_2_fpWen = rob_io_commits_info_2_fpWen; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_info_2_pdest = rob_io_commits_info_2_pdest; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_info_2_old_pdest = rob_io_commits_info_2_old_pdest; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_info_3_rfWen = rob_io_commits_info_3_rfWen; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_info_3_fpWen = rob_io_commits_info_3_fpWen; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_info_3_pdest = rob_io_commits_info_3_pdest; // @[CtrlBlock.scala 428:24]
  assign rename_io_robCommits_info_3_old_pdest = rob_io_commits_info_3_old_pdest; // @[CtrlBlock.scala 428:24]
  assign rename_io_in_0_valid = pipelineConnect_io_out_valid; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_foldpc = pipelineConnect_io_out_bits_cf_foldpc; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_exceptionVec_1 = pipelineConnect_io_out_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_exceptionVec_2 = pipelineConnect_io_out_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_exceptionVec_12 = pipelineConnect_io_out_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_trigger_frontendHit_0 = pipelineConnect_io_out_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_trigger_frontendHit_1 = pipelineConnect_io_out_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_trigger_frontendHit_2 = pipelineConnect_io_out_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_trigger_frontendHit_3 = pipelineConnect_io_out_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_trigger_backendEn_0 = pipelineConnect_io_out_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_trigger_backendEn_1 = pipelineConnect_io_out_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_trigger_backendHit_0 = pipelineConnect_io_out_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_trigger_backendHit_1 = pipelineConnect_io_out_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_trigger_backendHit_2 = pipelineConnect_io_out_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_trigger_backendHit_3 = pipelineConnect_io_out_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_trigger_backendHit_4 = pipelineConnect_io_out_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_trigger_backendHit_5 = pipelineConnect_io_out_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_pd_isRVC = pipelineConnect_io_out_bits_cf_pd_isRVC; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_pd_brType = pipelineConnect_io_out_bits_cf_pd_brType; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_pd_isCall = pipelineConnect_io_out_bits_cf_pd_isCall; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_pd_isRet = pipelineConnect_io_out_bits_cf_pd_isRet; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_pred_taken = pipelineConnect_io_out_bits_cf_pred_taken; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_crossPageIPFFix = pipelineConnect_io_out_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_ftqPtr_flag = pipelineConnect_io_out_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_ftqPtr_value = pipelineConnect_io_out_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_cf_ftqOffset = pipelineConnect_io_out_bits_cf_ftqOffset; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_srcType_0 = pipelineConnect_io_out_bits_ctrl_srcType_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_srcType_1 = pipelineConnect_io_out_bits_ctrl_srcType_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_srcType_2 = pipelineConnect_io_out_bits_ctrl_srcType_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_lsrc_0 = pipelineConnect_io_out_bits_ctrl_lsrc_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_lsrc_1 = pipelineConnect_io_out_bits_ctrl_lsrc_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_ldest = pipelineConnect_io_out_bits_ctrl_ldest; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_fuType = pipelineConnect_io_out_bits_ctrl_fuType; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_fuOpType = pipelineConnect_io_out_bits_ctrl_fuOpType; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_rfWen = pipelineConnect_io_out_bits_ctrl_rfWen; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_fpWen = pipelineConnect_io_out_bits_ctrl_fpWen; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_isRVCORETrap = pipelineConnect_io_out_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_noSpecExec = pipelineConnect_io_out_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_blockBackward = pipelineConnect_io_out_bits_ctrl_blockBackward; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_flushPipe = pipelineConnect_io_out_bits_ctrl_flushPipe; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_selImm = pipelineConnect_io_out_bits_ctrl_selImm; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_imm = pipelineConnect_io_out_bits_ctrl_imm; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_commitType = pipelineConnect_io_out_bits_ctrl_commitType; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_fpu_isAddSub = pipelineConnect_io_out_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_fpu_typeTagIn = pipelineConnect_io_out_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_fpu_typeTagOut = pipelineConnect_io_out_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_fpu_fromInt = pipelineConnect_io_out_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_fpu_wflags = pipelineConnect_io_out_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_fpu_fpWen = pipelineConnect_io_out_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_fpu_fmaCmd = pipelineConnect_io_out_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_fpu_div = pipelineConnect_io_out_bits_ctrl_fpu_div; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_fpu_sqrt = pipelineConnect_io_out_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_fpu_fcvt = pipelineConnect_io_out_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_fpu_typ = pipelineConnect_io_out_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_fpu_fmt = pipelineConnect_io_out_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_fpu_ren3 = pipelineConnect_io_out_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_fpu_rm = pipelineConnect_io_out_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_0_bits_ctrl_isMove = pipelineConnect_io_out_bits_ctrl_isMove; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_valid = pipelineConnect_1_io_out_valid; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_foldpc = pipelineConnect_1_io_out_bits_cf_foldpc; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_exceptionVec_1 = pipelineConnect_1_io_out_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_exceptionVec_2 = pipelineConnect_1_io_out_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_exceptionVec_12 = pipelineConnect_1_io_out_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_trigger_frontendHit_0 = pipelineConnect_1_io_out_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_trigger_frontendHit_1 = pipelineConnect_1_io_out_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_trigger_frontendHit_2 = pipelineConnect_1_io_out_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_trigger_frontendHit_3 = pipelineConnect_1_io_out_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_trigger_backendEn_0 = pipelineConnect_1_io_out_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_trigger_backendEn_1 = pipelineConnect_1_io_out_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_trigger_backendHit_0 = pipelineConnect_1_io_out_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_trigger_backendHit_1 = pipelineConnect_1_io_out_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_trigger_backendHit_2 = pipelineConnect_1_io_out_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_trigger_backendHit_3 = pipelineConnect_1_io_out_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_trigger_backendHit_4 = pipelineConnect_1_io_out_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_trigger_backendHit_5 = pipelineConnect_1_io_out_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_pd_isRVC = pipelineConnect_1_io_out_bits_cf_pd_isRVC; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_pd_brType = pipelineConnect_1_io_out_bits_cf_pd_brType; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_pd_isCall = pipelineConnect_1_io_out_bits_cf_pd_isCall; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_pd_isRet = pipelineConnect_1_io_out_bits_cf_pd_isRet; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_pred_taken = pipelineConnect_1_io_out_bits_cf_pred_taken; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_crossPageIPFFix = pipelineConnect_1_io_out_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_ftqPtr_flag = pipelineConnect_1_io_out_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_ftqPtr_value = pipelineConnect_1_io_out_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_cf_ftqOffset = pipelineConnect_1_io_out_bits_cf_ftqOffset; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_srcType_0 = pipelineConnect_1_io_out_bits_ctrl_srcType_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_srcType_1 = pipelineConnect_1_io_out_bits_ctrl_srcType_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_srcType_2 = pipelineConnect_1_io_out_bits_ctrl_srcType_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_lsrc_0 = pipelineConnect_1_io_out_bits_ctrl_lsrc_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_lsrc_1 = pipelineConnect_1_io_out_bits_ctrl_lsrc_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_lsrc_2 = pipelineConnect_1_io_out_bits_ctrl_lsrc_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_ldest = pipelineConnect_1_io_out_bits_ctrl_ldest; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_fuType = pipelineConnect_1_io_out_bits_ctrl_fuType; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_fuOpType = pipelineConnect_1_io_out_bits_ctrl_fuOpType; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_rfWen = pipelineConnect_1_io_out_bits_ctrl_rfWen; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_fpWen = pipelineConnect_1_io_out_bits_ctrl_fpWen; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_isRVCORETrap = pipelineConnect_1_io_out_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_noSpecExec = pipelineConnect_1_io_out_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_blockBackward = pipelineConnect_1_io_out_bits_ctrl_blockBackward; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_flushPipe = pipelineConnect_1_io_out_bits_ctrl_flushPipe; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_selImm = pipelineConnect_1_io_out_bits_ctrl_selImm; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_imm = pipelineConnect_1_io_out_bits_ctrl_imm; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_commitType = pipelineConnect_1_io_out_bits_ctrl_commitType; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_fpu_isAddSub = pipelineConnect_1_io_out_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_fpu_typeTagIn = pipelineConnect_1_io_out_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_fpu_typeTagOut = pipelineConnect_1_io_out_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_fpu_fromInt = pipelineConnect_1_io_out_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_fpu_wflags = pipelineConnect_1_io_out_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_fpu_fpWen = pipelineConnect_1_io_out_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_fpu_fmaCmd = pipelineConnect_1_io_out_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_fpu_div = pipelineConnect_1_io_out_bits_ctrl_fpu_div; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_fpu_sqrt = pipelineConnect_1_io_out_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_fpu_fcvt = pipelineConnect_1_io_out_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_fpu_typ = pipelineConnect_1_io_out_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_fpu_fmt = pipelineConnect_1_io_out_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_fpu_ren3 = pipelineConnect_1_io_out_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_fpu_rm = pipelineConnect_1_io_out_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_1_bits_ctrl_isMove = pipelineConnect_1_io_out_bits_ctrl_isMove; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_valid = pipelineConnect_2_io_out_valid; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_foldpc = pipelineConnect_2_io_out_bits_cf_foldpc; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_exceptionVec_1 = pipelineConnect_2_io_out_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_exceptionVec_2 = pipelineConnect_2_io_out_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_exceptionVec_12 = pipelineConnect_2_io_out_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_trigger_frontendHit_0 = pipelineConnect_2_io_out_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_trigger_frontendHit_1 = pipelineConnect_2_io_out_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_trigger_frontendHit_2 = pipelineConnect_2_io_out_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_trigger_frontendHit_3 = pipelineConnect_2_io_out_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_trigger_backendEn_0 = pipelineConnect_2_io_out_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_trigger_backendEn_1 = pipelineConnect_2_io_out_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_trigger_backendHit_0 = pipelineConnect_2_io_out_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_trigger_backendHit_1 = pipelineConnect_2_io_out_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_trigger_backendHit_2 = pipelineConnect_2_io_out_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_trigger_backendHit_3 = pipelineConnect_2_io_out_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_trigger_backendHit_4 = pipelineConnect_2_io_out_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_trigger_backendHit_5 = pipelineConnect_2_io_out_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_pd_isRVC = pipelineConnect_2_io_out_bits_cf_pd_isRVC; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_pd_brType = pipelineConnect_2_io_out_bits_cf_pd_brType; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_pd_isCall = pipelineConnect_2_io_out_bits_cf_pd_isCall; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_pd_isRet = pipelineConnect_2_io_out_bits_cf_pd_isRet; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_pred_taken = pipelineConnect_2_io_out_bits_cf_pred_taken; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_crossPageIPFFix = pipelineConnect_2_io_out_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_ftqPtr_flag = pipelineConnect_2_io_out_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_ftqPtr_value = pipelineConnect_2_io_out_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_cf_ftqOffset = pipelineConnect_2_io_out_bits_cf_ftqOffset; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_srcType_0 = pipelineConnect_2_io_out_bits_ctrl_srcType_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_srcType_1 = pipelineConnect_2_io_out_bits_ctrl_srcType_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_srcType_2 = pipelineConnect_2_io_out_bits_ctrl_srcType_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_lsrc_0 = pipelineConnect_2_io_out_bits_ctrl_lsrc_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_lsrc_1 = pipelineConnect_2_io_out_bits_ctrl_lsrc_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_lsrc_2 = pipelineConnect_2_io_out_bits_ctrl_lsrc_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_ldest = pipelineConnect_2_io_out_bits_ctrl_ldest; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_fuType = pipelineConnect_2_io_out_bits_ctrl_fuType; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_fuOpType = pipelineConnect_2_io_out_bits_ctrl_fuOpType; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_rfWen = pipelineConnect_2_io_out_bits_ctrl_rfWen; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_fpWen = pipelineConnect_2_io_out_bits_ctrl_fpWen; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_isRVCORETrap = pipelineConnect_2_io_out_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_noSpecExec = pipelineConnect_2_io_out_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_blockBackward = pipelineConnect_2_io_out_bits_ctrl_blockBackward; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_flushPipe = pipelineConnect_2_io_out_bits_ctrl_flushPipe; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_selImm = pipelineConnect_2_io_out_bits_ctrl_selImm; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_imm = pipelineConnect_2_io_out_bits_ctrl_imm; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_commitType = pipelineConnect_2_io_out_bits_ctrl_commitType; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_fpu_isAddSub = pipelineConnect_2_io_out_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_fpu_typeTagIn = pipelineConnect_2_io_out_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_fpu_typeTagOut = pipelineConnect_2_io_out_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_fpu_fromInt = pipelineConnect_2_io_out_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_fpu_wflags = pipelineConnect_2_io_out_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_fpu_fpWen = pipelineConnect_2_io_out_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_fpu_fmaCmd = pipelineConnect_2_io_out_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_fpu_div = pipelineConnect_2_io_out_bits_ctrl_fpu_div; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_fpu_sqrt = pipelineConnect_2_io_out_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_fpu_fcvt = pipelineConnect_2_io_out_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_fpu_typ = pipelineConnect_2_io_out_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_fpu_fmt = pipelineConnect_2_io_out_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_fpu_ren3 = pipelineConnect_2_io_out_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_fpu_rm = pipelineConnect_2_io_out_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_2_bits_ctrl_isMove = pipelineConnect_2_io_out_bits_ctrl_isMove; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_valid = pipelineConnect_3_io_out_valid; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_foldpc = pipelineConnect_3_io_out_bits_cf_foldpc; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_exceptionVec_1 = pipelineConnect_3_io_out_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_exceptionVec_2 = pipelineConnect_3_io_out_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_exceptionVec_12 = pipelineConnect_3_io_out_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_trigger_frontendHit_0 = pipelineConnect_3_io_out_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_trigger_frontendHit_1 = pipelineConnect_3_io_out_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_trigger_frontendHit_2 = pipelineConnect_3_io_out_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_trigger_frontendHit_3 = pipelineConnect_3_io_out_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_trigger_backendEn_0 = pipelineConnect_3_io_out_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_trigger_backendEn_1 = pipelineConnect_3_io_out_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_trigger_backendHit_0 = pipelineConnect_3_io_out_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_trigger_backendHit_1 = pipelineConnect_3_io_out_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_trigger_backendHit_2 = pipelineConnect_3_io_out_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_trigger_backendHit_3 = pipelineConnect_3_io_out_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_trigger_backendHit_4 = pipelineConnect_3_io_out_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_trigger_backendHit_5 = pipelineConnect_3_io_out_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_pd_isRVC = pipelineConnect_3_io_out_bits_cf_pd_isRVC; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_pd_brType = pipelineConnect_3_io_out_bits_cf_pd_brType; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_pd_isCall = pipelineConnect_3_io_out_bits_cf_pd_isCall; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_pd_isRet = pipelineConnect_3_io_out_bits_cf_pd_isRet; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_pred_taken = pipelineConnect_3_io_out_bits_cf_pred_taken; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_crossPageIPFFix = pipelineConnect_3_io_out_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_ftqPtr_flag = pipelineConnect_3_io_out_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_ftqPtr_value = pipelineConnect_3_io_out_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_cf_ftqOffset = pipelineConnect_3_io_out_bits_cf_ftqOffset; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_srcType_0 = pipelineConnect_3_io_out_bits_ctrl_srcType_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_srcType_1 = pipelineConnect_3_io_out_bits_ctrl_srcType_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_srcType_2 = pipelineConnect_3_io_out_bits_ctrl_srcType_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_lsrc_0 = pipelineConnect_3_io_out_bits_ctrl_lsrc_0; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_lsrc_1 = pipelineConnect_3_io_out_bits_ctrl_lsrc_1; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_lsrc_2 = pipelineConnect_3_io_out_bits_ctrl_lsrc_2; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_ldest = pipelineConnect_3_io_out_bits_ctrl_ldest; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_fuType = pipelineConnect_3_io_out_bits_ctrl_fuType; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_fuOpType = pipelineConnect_3_io_out_bits_ctrl_fuOpType; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_rfWen = pipelineConnect_3_io_out_bits_ctrl_rfWen; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_fpWen = pipelineConnect_3_io_out_bits_ctrl_fpWen; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_isRVCORETrap = pipelineConnect_3_io_out_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_noSpecExec = pipelineConnect_3_io_out_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_blockBackward = pipelineConnect_3_io_out_bits_ctrl_blockBackward; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_flushPipe = pipelineConnect_3_io_out_bits_ctrl_flushPipe; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_selImm = pipelineConnect_3_io_out_bits_ctrl_selImm; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_imm = pipelineConnect_3_io_out_bits_ctrl_imm; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_commitType = pipelineConnect_3_io_out_bits_ctrl_commitType; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_fpu_isAddSub = pipelineConnect_3_io_out_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_fpu_typeTagIn = pipelineConnect_3_io_out_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_fpu_typeTagOut = pipelineConnect_3_io_out_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_fpu_fromInt = pipelineConnect_3_io_out_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_fpu_wflags = pipelineConnect_3_io_out_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_fpu_fpWen = pipelineConnect_3_io_out_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_fpu_fmaCmd = pipelineConnect_3_io_out_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_fpu_div = pipelineConnect_3_io_out_bits_ctrl_fpu_div; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_fpu_sqrt = pipelineConnect_3_io_out_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_fpu_fcvt = pipelineConnect_3_io_out_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_fpu_typ = pipelineConnect_3_io_out_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_fpu_fmt = pipelineConnect_3_io_out_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_fpu_ren3 = pipelineConnect_3_io_out_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_fpu_rm = pipelineConnect_3_io_out_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 56:11]
  assign rename_io_in_3_bits_ctrl_isMove = pipelineConnect_3_io_out_bits_ctrl_isMove; // @[PipelineConnect.scala 56:11]
  assign rename_io_ssit_0_valid = ssit_io_rdata_0_valid; // @[CtrlBlock.scala 429:18]
  assign rename_io_ssit_0_ssid = ssit_io_rdata_0_ssid; // @[CtrlBlock.scala 429:18]
  assign rename_io_ssit_0_strict = ssit_io_rdata_0_strict; // @[CtrlBlock.scala 429:18]
  assign rename_io_ssit_1_valid = ssit_io_rdata_1_valid; // @[CtrlBlock.scala 429:18]
  assign rename_io_ssit_1_ssid = ssit_io_rdata_1_ssid; // @[CtrlBlock.scala 429:18]
  assign rename_io_ssit_1_strict = ssit_io_rdata_1_strict; // @[CtrlBlock.scala 429:18]
  assign rename_io_ssit_2_valid = ssit_io_rdata_2_valid; // @[CtrlBlock.scala 429:18]
  assign rename_io_ssit_2_ssid = ssit_io_rdata_2_ssid; // @[CtrlBlock.scala 429:18]
  assign rename_io_ssit_2_strict = ssit_io_rdata_2_strict; // @[CtrlBlock.scala 429:18]
  assign rename_io_ssit_3_valid = ssit_io_rdata_3_valid; // @[CtrlBlock.scala 429:18]
  assign rename_io_ssit_3_ssid = ssit_io_rdata_3_ssid; // @[CtrlBlock.scala 429:18]
  assign rename_io_ssit_3_strict = ssit_io_rdata_3_strict; // @[CtrlBlock.scala 429:18]
  assign rename_io_intReadPorts_0_0 = rat_io_intReadPorts_0_0_data; // @[CtrlBlock.scala 407:31]
  assign rename_io_intReadPorts_0_1 = rat_io_intReadPorts_0_1_data; // @[CtrlBlock.scala 407:31]
  assign rename_io_intReadPorts_0_2 = rat_io_intReadPorts_0_2_data; // @[CtrlBlock.scala 407:31]
  assign rename_io_intReadPorts_1_0 = rat_io_intReadPorts_1_0_data; // @[CtrlBlock.scala 407:31]
  assign rename_io_intReadPorts_1_1 = rat_io_intReadPorts_1_1_data; // @[CtrlBlock.scala 407:31]
  assign rename_io_intReadPorts_1_2 = rat_io_intReadPorts_1_2_data; // @[CtrlBlock.scala 407:31]
  assign rename_io_intReadPorts_2_0 = rat_io_intReadPorts_2_0_data; // @[CtrlBlock.scala 407:31]
  assign rename_io_intReadPorts_2_1 = rat_io_intReadPorts_2_1_data; // @[CtrlBlock.scala 407:31]
  assign rename_io_intReadPorts_2_2 = rat_io_intReadPorts_2_2_data; // @[CtrlBlock.scala 407:31]
  assign rename_io_intReadPorts_3_0 = rat_io_intReadPorts_3_0_data; // @[CtrlBlock.scala 407:31]
  assign rename_io_intReadPorts_3_1 = rat_io_intReadPorts_3_1_data; // @[CtrlBlock.scala 407:31]
  assign rename_io_intReadPorts_3_2 = rat_io_intReadPorts_3_2_data; // @[CtrlBlock.scala 407:31]
  assign rename_io_fpReadPorts_0_0 = rat_io_fpReadPorts_0_0_data; // @[CtrlBlock.scala 414:30]
  assign rename_io_fpReadPorts_0_1 = rat_io_fpReadPorts_0_1_data; // @[CtrlBlock.scala 414:30]
  assign rename_io_fpReadPorts_0_2 = rat_io_fpReadPorts_0_2_data; // @[CtrlBlock.scala 414:30]
  assign rename_io_fpReadPorts_0_3 = rat_io_fpReadPorts_0_3_data; // @[CtrlBlock.scala 414:30]
  assign rename_io_fpReadPorts_1_0 = rat_io_fpReadPorts_1_0_data; // @[CtrlBlock.scala 414:30]
  assign rename_io_fpReadPorts_1_1 = rat_io_fpReadPorts_1_1_data; // @[CtrlBlock.scala 414:30]
  assign rename_io_fpReadPorts_1_2 = rat_io_fpReadPorts_1_2_data; // @[CtrlBlock.scala 414:30]
  assign rename_io_fpReadPorts_1_3 = rat_io_fpReadPorts_1_3_data; // @[CtrlBlock.scala 414:30]
  assign rename_io_fpReadPorts_2_0 = rat_io_fpReadPorts_2_0_data; // @[CtrlBlock.scala 414:30]
  assign rename_io_fpReadPorts_2_1 = rat_io_fpReadPorts_2_1_data; // @[CtrlBlock.scala 414:30]
  assign rename_io_fpReadPorts_2_2 = rat_io_fpReadPorts_2_2_data; // @[CtrlBlock.scala 414:30]
  assign rename_io_fpReadPorts_2_3 = rat_io_fpReadPorts_2_3_data; // @[CtrlBlock.scala 414:30]
  assign rename_io_fpReadPorts_3_0 = rat_io_fpReadPorts_3_0_data; // @[CtrlBlock.scala 414:30]
  assign rename_io_fpReadPorts_3_1 = rat_io_fpReadPorts_3_1_data; // @[CtrlBlock.scala 414:30]
  assign rename_io_fpReadPorts_3_2 = rat_io_fpReadPorts_3_2_data; // @[CtrlBlock.scala 414:30]
  assign rename_io_fpReadPorts_3_3 = rat_io_fpReadPorts_3_3_data; // @[CtrlBlock.scala 414:30]
  assign rename_io_out_0_ready = pipelineConnect_4_io_in_ready; // @[PipelineConnect.scala 52:27]
  assign dispatch_clock = clock;
  assign dispatch_reset = reset;
  assign dispatch_io_fromRename_0_valid = pipelineConnect_4_io_out_valid; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_exceptionVec_1 = pipelineConnect_4_io_out_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_exceptionVec_2 = pipelineConnect_4_io_out_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_exceptionVec_12 = pipelineConnect_4_io_out_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_trigger_frontendHit_0 = pipelineConnect_4_io_out_bits_cf_trigger_frontendHit_0
    ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_trigger_frontendHit_1 = pipelineConnect_4_io_out_bits_cf_trigger_frontendHit_1
    ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_trigger_frontendHit_2 = pipelineConnect_4_io_out_bits_cf_trigger_frontendHit_2
    ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_trigger_frontendHit_3 = pipelineConnect_4_io_out_bits_cf_trigger_frontendHit_3
    ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_trigger_backendEn_0 = pipelineConnect_4_io_out_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_trigger_backendEn_1 = pipelineConnect_4_io_out_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_trigger_backendHit_0 = pipelineConnect_4_io_out_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_trigger_backendHit_1 = pipelineConnect_4_io_out_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_trigger_backendHit_2 = pipelineConnect_4_io_out_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_trigger_backendHit_3 = pipelineConnect_4_io_out_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_trigger_backendHit_4 = pipelineConnect_4_io_out_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_trigger_backendHit_5 = pipelineConnect_4_io_out_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_pd_isRVC = pipelineConnect_4_io_out_bits_cf_pd_isRVC; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_pd_brType = pipelineConnect_4_io_out_bits_cf_pd_brType; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_pd_isCall = pipelineConnect_4_io_out_bits_cf_pd_isCall; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_pd_isRet = pipelineConnect_4_io_out_bits_cf_pd_isRet; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_pred_taken = pipelineConnect_4_io_out_bits_cf_pred_taken; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_crossPageIPFFix = pipelineConnect_4_io_out_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_storeSetHit = pipelineConnect_4_io_out_bits_cf_storeSetHit; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_loadWaitStrict = pipelineConnect_4_io_out_bits_cf_loadWaitStrict; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_ssid = pipelineConnect_4_io_out_bits_cf_ssid; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_ftqPtr_flag = pipelineConnect_4_io_out_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_ftqPtr_value = pipelineConnect_4_io_out_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_cf_ftqOffset = pipelineConnect_4_io_out_bits_cf_ftqOffset; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_srcType_0 = pipelineConnect_4_io_out_bits_ctrl_srcType_0; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_srcType_1 = pipelineConnect_4_io_out_bits_ctrl_srcType_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_srcType_2 = pipelineConnect_4_io_out_bits_ctrl_srcType_2; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_ldest = pipelineConnect_4_io_out_bits_ctrl_ldest; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_fuType = pipelineConnect_4_io_out_bits_ctrl_fuType; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_fuOpType = pipelineConnect_4_io_out_bits_ctrl_fuOpType; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_rfWen = pipelineConnect_4_io_out_bits_ctrl_rfWen; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_fpWen = pipelineConnect_4_io_out_bits_ctrl_fpWen; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_isRVCORETrap = pipelineConnect_4_io_out_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_noSpecExec = pipelineConnect_4_io_out_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_blockBackward = pipelineConnect_4_io_out_bits_ctrl_blockBackward; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_flushPipe = pipelineConnect_4_io_out_bits_ctrl_flushPipe; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_selImm = pipelineConnect_4_io_out_bits_ctrl_selImm; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_imm = pipelineConnect_4_io_out_bits_ctrl_imm; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_commitType = pipelineConnect_4_io_out_bits_ctrl_commitType; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_fpu_isAddSub = pipelineConnect_4_io_out_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_fpu_typeTagIn = pipelineConnect_4_io_out_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_fpu_typeTagOut = pipelineConnect_4_io_out_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_fpu_fromInt = pipelineConnect_4_io_out_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_fpu_wflags = pipelineConnect_4_io_out_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_fpu_fpWen = pipelineConnect_4_io_out_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_fpu_fmaCmd = pipelineConnect_4_io_out_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_fpu_div = pipelineConnect_4_io_out_bits_ctrl_fpu_div; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_fpu_sqrt = pipelineConnect_4_io_out_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_fpu_fcvt = pipelineConnect_4_io_out_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_fpu_typ = pipelineConnect_4_io_out_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_fpu_fmt = pipelineConnect_4_io_out_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_fpu_ren3 = pipelineConnect_4_io_out_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_fpu_rm = pipelineConnect_4_io_out_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_ctrl_isMove = pipelineConnect_4_io_out_bits_ctrl_isMove; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_psrc_0 = pipelineConnect_4_io_out_bits_psrc_0; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_psrc_1 = pipelineConnect_4_io_out_bits_psrc_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_psrc_2 = pipelineConnect_4_io_out_bits_psrc_2; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_pdest = pipelineConnect_4_io_out_bits_pdest; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_old_pdest = pipelineConnect_4_io_out_bits_old_pdest; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_robIdx_flag = pipelineConnect_4_io_out_bits_robIdx_flag; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_robIdx_value = pipelineConnect_4_io_out_bits_robIdx_value; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_0_bits_eliminatedMove = pipelineConnect_4_io_out_bits_eliminatedMove; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_valid = pipelineConnect_5_io_out_valid; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_exceptionVec_1 = pipelineConnect_5_io_out_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_exceptionVec_2 = pipelineConnect_5_io_out_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_exceptionVec_12 = pipelineConnect_5_io_out_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_trigger_frontendHit_0 = pipelineConnect_5_io_out_bits_cf_trigger_frontendHit_0
    ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_trigger_frontendHit_1 = pipelineConnect_5_io_out_bits_cf_trigger_frontendHit_1
    ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_trigger_frontendHit_2 = pipelineConnect_5_io_out_bits_cf_trigger_frontendHit_2
    ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_trigger_frontendHit_3 = pipelineConnect_5_io_out_bits_cf_trigger_frontendHit_3
    ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_trigger_backendEn_0 = pipelineConnect_5_io_out_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_trigger_backendEn_1 = pipelineConnect_5_io_out_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_trigger_backendHit_0 = pipelineConnect_5_io_out_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_trigger_backendHit_1 = pipelineConnect_5_io_out_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_trigger_backendHit_2 = pipelineConnect_5_io_out_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_trigger_backendHit_3 = pipelineConnect_5_io_out_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_trigger_backendHit_4 = pipelineConnect_5_io_out_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_trigger_backendHit_5 = pipelineConnect_5_io_out_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_pd_isRVC = pipelineConnect_5_io_out_bits_cf_pd_isRVC; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_pd_brType = pipelineConnect_5_io_out_bits_cf_pd_brType; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_pd_isCall = pipelineConnect_5_io_out_bits_cf_pd_isCall; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_pd_isRet = pipelineConnect_5_io_out_bits_cf_pd_isRet; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_pred_taken = pipelineConnect_5_io_out_bits_cf_pred_taken; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_crossPageIPFFix = pipelineConnect_5_io_out_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_storeSetHit = pipelineConnect_5_io_out_bits_cf_storeSetHit; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_loadWaitStrict = pipelineConnect_5_io_out_bits_cf_loadWaitStrict; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_ssid = pipelineConnect_5_io_out_bits_cf_ssid; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_ftqPtr_flag = pipelineConnect_5_io_out_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_ftqPtr_value = pipelineConnect_5_io_out_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_cf_ftqOffset = pipelineConnect_5_io_out_bits_cf_ftqOffset; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_srcType_0 = pipelineConnect_5_io_out_bits_ctrl_srcType_0; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_srcType_1 = pipelineConnect_5_io_out_bits_ctrl_srcType_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_srcType_2 = pipelineConnect_5_io_out_bits_ctrl_srcType_2; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_ldest = pipelineConnect_5_io_out_bits_ctrl_ldest; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_fuType = pipelineConnect_5_io_out_bits_ctrl_fuType; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_fuOpType = pipelineConnect_5_io_out_bits_ctrl_fuOpType; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_rfWen = pipelineConnect_5_io_out_bits_ctrl_rfWen; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_fpWen = pipelineConnect_5_io_out_bits_ctrl_fpWen; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_isRVCORETrap = pipelineConnect_5_io_out_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_noSpecExec = pipelineConnect_5_io_out_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_blockBackward = pipelineConnect_5_io_out_bits_ctrl_blockBackward; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_flushPipe = pipelineConnect_5_io_out_bits_ctrl_flushPipe; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_selImm = pipelineConnect_5_io_out_bits_ctrl_selImm; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_imm = pipelineConnect_5_io_out_bits_ctrl_imm; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_commitType = pipelineConnect_5_io_out_bits_ctrl_commitType; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_fpu_isAddSub = pipelineConnect_5_io_out_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_fpu_typeTagIn = pipelineConnect_5_io_out_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_fpu_typeTagOut = pipelineConnect_5_io_out_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_fpu_fromInt = pipelineConnect_5_io_out_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_fpu_wflags = pipelineConnect_5_io_out_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_fpu_fpWen = pipelineConnect_5_io_out_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_fpu_fmaCmd = pipelineConnect_5_io_out_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_fpu_div = pipelineConnect_5_io_out_bits_ctrl_fpu_div; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_fpu_sqrt = pipelineConnect_5_io_out_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_fpu_fcvt = pipelineConnect_5_io_out_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_fpu_typ = pipelineConnect_5_io_out_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_fpu_fmt = pipelineConnect_5_io_out_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_fpu_ren3 = pipelineConnect_5_io_out_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_fpu_rm = pipelineConnect_5_io_out_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_ctrl_isMove = pipelineConnect_5_io_out_bits_ctrl_isMove; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_psrc_0 = pipelineConnect_5_io_out_bits_psrc_0; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_psrc_1 = pipelineConnect_5_io_out_bits_psrc_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_psrc_2 = pipelineConnect_5_io_out_bits_psrc_2; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_pdest = pipelineConnect_5_io_out_bits_pdest; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_old_pdest = pipelineConnect_5_io_out_bits_old_pdest; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_robIdx_flag = pipelineConnect_5_io_out_bits_robIdx_flag; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_robIdx_value = pipelineConnect_5_io_out_bits_robIdx_value; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_1_bits_eliminatedMove = pipelineConnect_5_io_out_bits_eliminatedMove; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_valid = pipelineConnect_6_io_out_valid; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_exceptionVec_1 = pipelineConnect_6_io_out_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_exceptionVec_2 = pipelineConnect_6_io_out_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_exceptionVec_12 = pipelineConnect_6_io_out_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_trigger_frontendHit_0 = pipelineConnect_6_io_out_bits_cf_trigger_frontendHit_0
    ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_trigger_frontendHit_1 = pipelineConnect_6_io_out_bits_cf_trigger_frontendHit_1
    ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_trigger_frontendHit_2 = pipelineConnect_6_io_out_bits_cf_trigger_frontendHit_2
    ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_trigger_frontendHit_3 = pipelineConnect_6_io_out_bits_cf_trigger_frontendHit_3
    ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_trigger_backendEn_0 = pipelineConnect_6_io_out_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_trigger_backendEn_1 = pipelineConnect_6_io_out_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_trigger_backendHit_0 = pipelineConnect_6_io_out_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_trigger_backendHit_1 = pipelineConnect_6_io_out_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_trigger_backendHit_2 = pipelineConnect_6_io_out_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_trigger_backendHit_3 = pipelineConnect_6_io_out_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_trigger_backendHit_4 = pipelineConnect_6_io_out_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_trigger_backendHit_5 = pipelineConnect_6_io_out_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_pd_isRVC = pipelineConnect_6_io_out_bits_cf_pd_isRVC; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_pd_brType = pipelineConnect_6_io_out_bits_cf_pd_brType; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_pd_isCall = pipelineConnect_6_io_out_bits_cf_pd_isCall; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_pd_isRet = pipelineConnect_6_io_out_bits_cf_pd_isRet; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_pred_taken = pipelineConnect_6_io_out_bits_cf_pred_taken; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_crossPageIPFFix = pipelineConnect_6_io_out_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_storeSetHit = pipelineConnect_6_io_out_bits_cf_storeSetHit; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_loadWaitStrict = pipelineConnect_6_io_out_bits_cf_loadWaitStrict; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_ssid = pipelineConnect_6_io_out_bits_cf_ssid; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_ftqPtr_flag = pipelineConnect_6_io_out_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_ftqPtr_value = pipelineConnect_6_io_out_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_cf_ftqOffset = pipelineConnect_6_io_out_bits_cf_ftqOffset; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_srcType_0 = pipelineConnect_6_io_out_bits_ctrl_srcType_0; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_srcType_1 = pipelineConnect_6_io_out_bits_ctrl_srcType_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_srcType_2 = pipelineConnect_6_io_out_bits_ctrl_srcType_2; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_ldest = pipelineConnect_6_io_out_bits_ctrl_ldest; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_fuType = pipelineConnect_6_io_out_bits_ctrl_fuType; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_fuOpType = pipelineConnect_6_io_out_bits_ctrl_fuOpType; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_rfWen = pipelineConnect_6_io_out_bits_ctrl_rfWen; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_fpWen = pipelineConnect_6_io_out_bits_ctrl_fpWen; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_isRVCORETrap = pipelineConnect_6_io_out_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_noSpecExec = pipelineConnect_6_io_out_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_blockBackward = pipelineConnect_6_io_out_bits_ctrl_blockBackward; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_flushPipe = pipelineConnect_6_io_out_bits_ctrl_flushPipe; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_selImm = pipelineConnect_6_io_out_bits_ctrl_selImm; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_imm = pipelineConnect_6_io_out_bits_ctrl_imm; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_commitType = pipelineConnect_6_io_out_bits_ctrl_commitType; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_fpu_isAddSub = pipelineConnect_6_io_out_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_fpu_typeTagIn = pipelineConnect_6_io_out_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_fpu_typeTagOut = pipelineConnect_6_io_out_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_fpu_fromInt = pipelineConnect_6_io_out_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_fpu_wflags = pipelineConnect_6_io_out_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_fpu_fpWen = pipelineConnect_6_io_out_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_fpu_fmaCmd = pipelineConnect_6_io_out_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_fpu_div = pipelineConnect_6_io_out_bits_ctrl_fpu_div; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_fpu_sqrt = pipelineConnect_6_io_out_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_fpu_fcvt = pipelineConnect_6_io_out_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_fpu_typ = pipelineConnect_6_io_out_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_fpu_fmt = pipelineConnect_6_io_out_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_fpu_ren3 = pipelineConnect_6_io_out_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_fpu_rm = pipelineConnect_6_io_out_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_ctrl_isMove = pipelineConnect_6_io_out_bits_ctrl_isMove; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_psrc_0 = pipelineConnect_6_io_out_bits_psrc_0; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_psrc_1 = pipelineConnect_6_io_out_bits_psrc_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_psrc_2 = pipelineConnect_6_io_out_bits_psrc_2; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_pdest = pipelineConnect_6_io_out_bits_pdest; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_old_pdest = pipelineConnect_6_io_out_bits_old_pdest; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_robIdx_flag = pipelineConnect_6_io_out_bits_robIdx_flag; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_robIdx_value = pipelineConnect_6_io_out_bits_robIdx_value; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_2_bits_eliminatedMove = pipelineConnect_6_io_out_bits_eliminatedMove; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_valid = pipelineConnect_7_io_out_valid; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_exceptionVec_1 = pipelineConnect_7_io_out_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_exceptionVec_2 = pipelineConnect_7_io_out_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_exceptionVec_12 = pipelineConnect_7_io_out_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_trigger_frontendHit_0 = pipelineConnect_7_io_out_bits_cf_trigger_frontendHit_0
    ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_trigger_frontendHit_1 = pipelineConnect_7_io_out_bits_cf_trigger_frontendHit_1
    ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_trigger_frontendHit_2 = pipelineConnect_7_io_out_bits_cf_trigger_frontendHit_2
    ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_trigger_frontendHit_3 = pipelineConnect_7_io_out_bits_cf_trigger_frontendHit_3
    ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_trigger_backendEn_0 = pipelineConnect_7_io_out_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_trigger_backendEn_1 = pipelineConnect_7_io_out_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_trigger_backendHit_0 = pipelineConnect_7_io_out_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_trigger_backendHit_1 = pipelineConnect_7_io_out_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_trigger_backendHit_2 = pipelineConnect_7_io_out_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_trigger_backendHit_3 = pipelineConnect_7_io_out_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_trigger_backendHit_4 = pipelineConnect_7_io_out_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_trigger_backendHit_5 = pipelineConnect_7_io_out_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_pd_isRVC = pipelineConnect_7_io_out_bits_cf_pd_isRVC; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_pd_brType = pipelineConnect_7_io_out_bits_cf_pd_brType; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_pd_isCall = pipelineConnect_7_io_out_bits_cf_pd_isCall; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_pd_isRet = pipelineConnect_7_io_out_bits_cf_pd_isRet; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_pred_taken = pipelineConnect_7_io_out_bits_cf_pred_taken; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_crossPageIPFFix = pipelineConnect_7_io_out_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_storeSetHit = pipelineConnect_7_io_out_bits_cf_storeSetHit; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_loadWaitStrict = pipelineConnect_7_io_out_bits_cf_loadWaitStrict; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_ssid = pipelineConnect_7_io_out_bits_cf_ssid; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_ftqPtr_flag = pipelineConnect_7_io_out_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_ftqPtr_value = pipelineConnect_7_io_out_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_cf_ftqOffset = pipelineConnect_7_io_out_bits_cf_ftqOffset; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_srcType_0 = pipelineConnect_7_io_out_bits_ctrl_srcType_0; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_srcType_1 = pipelineConnect_7_io_out_bits_ctrl_srcType_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_srcType_2 = pipelineConnect_7_io_out_bits_ctrl_srcType_2; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_ldest = pipelineConnect_7_io_out_bits_ctrl_ldest; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_fuType = pipelineConnect_7_io_out_bits_ctrl_fuType; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_fuOpType = pipelineConnect_7_io_out_bits_ctrl_fuOpType; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_rfWen = pipelineConnect_7_io_out_bits_ctrl_rfWen; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_fpWen = pipelineConnect_7_io_out_bits_ctrl_fpWen; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_isRVCORETrap = pipelineConnect_7_io_out_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_noSpecExec = pipelineConnect_7_io_out_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_blockBackward = pipelineConnect_7_io_out_bits_ctrl_blockBackward; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_flushPipe = pipelineConnect_7_io_out_bits_ctrl_flushPipe; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_selImm = pipelineConnect_7_io_out_bits_ctrl_selImm; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_imm = pipelineConnect_7_io_out_bits_ctrl_imm; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_commitType = pipelineConnect_7_io_out_bits_ctrl_commitType; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_fpu_isAddSub = pipelineConnect_7_io_out_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_fpu_typeTagIn = pipelineConnect_7_io_out_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_fpu_typeTagOut = pipelineConnect_7_io_out_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_fpu_fromInt = pipelineConnect_7_io_out_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_fpu_wflags = pipelineConnect_7_io_out_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_fpu_fpWen = pipelineConnect_7_io_out_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_fpu_fmaCmd = pipelineConnect_7_io_out_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_fpu_div = pipelineConnect_7_io_out_bits_ctrl_fpu_div; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_fpu_sqrt = pipelineConnect_7_io_out_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_fpu_fcvt = pipelineConnect_7_io_out_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_fpu_typ = pipelineConnect_7_io_out_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_fpu_fmt = pipelineConnect_7_io_out_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_fpu_ren3 = pipelineConnect_7_io_out_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_fpu_rm = pipelineConnect_7_io_out_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_ctrl_isMove = pipelineConnect_7_io_out_bits_ctrl_isMove; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_psrc_0 = pipelineConnect_7_io_out_bits_psrc_0; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_psrc_1 = pipelineConnect_7_io_out_bits_psrc_1; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_psrc_2 = pipelineConnect_7_io_out_bits_psrc_2; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_pdest = pipelineConnect_7_io_out_bits_pdest; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_old_pdest = pipelineConnect_7_io_out_bits_old_pdest; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_robIdx_flag = pipelineConnect_7_io_out_bits_robIdx_flag; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_robIdx_value = pipelineConnect_7_io_out_bits_robIdx_value; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_fromRename_3_bits_eliminatedMove = pipelineConnect_7_io_out_bits_eliminatedMove; // @[PipelineConnect.scala 56:11]
  assign dispatch_io_enqRob_canAccept = rob_io_enq_canAccept; // @[CtrlBlock.scala 439:22]
  assign dispatch_io_enqRob_isEmpty = rob_io_enq_isEmpty; // @[CtrlBlock.scala 439:22]
  assign dispatch_io_toIntDq_canAccept = intDq_io_enq_canAccept; // @[CtrlBlock.scala 440:23]
  assign dispatch_io_toFpDq_canAccept = fpDq_io_enq_canAccept; // @[CtrlBlock.scala 441:22]
  assign dispatch_io_toLsDq_canAccept = lsDq_io_enq_canAccept; // @[CtrlBlock.scala 442:22]
  assign dispatch_io_redirect_valid = flushRedirect_valid_REG ? flushRedirect_valid_REG :
    redirectGen_io_stage2Redirect_valid; // @[CtrlBlock.scala 304:27]
  assign dispatch_io_singleStep = dispatch_io_singleStep_REG; // @[CtrlBlock.scala 444:26]
  assign dispatch_io_lfst_resp_0_bits_shouldWait = lfst_io_dispatch_resp_0_bits_shouldWait; // @[CtrlBlock.scala 401:20]
  assign dispatch_io_lfst_resp_0_bits_robIdx_value = lfst_io_dispatch_resp_0_bits_robIdx_value; // @[CtrlBlock.scala 401:20]
  assign dispatch_io_lfst_resp_1_bits_shouldWait = lfst_io_dispatch_resp_1_bits_shouldWait; // @[CtrlBlock.scala 401:20]
  assign dispatch_io_lfst_resp_1_bits_robIdx_value = lfst_io_dispatch_resp_1_bits_robIdx_value; // @[CtrlBlock.scala 401:20]
  assign dispatch_io_lfst_resp_2_bits_shouldWait = lfst_io_dispatch_resp_2_bits_shouldWait; // @[CtrlBlock.scala 401:20]
  assign dispatch_io_lfst_resp_2_bits_robIdx_value = lfst_io_dispatch_resp_2_bits_robIdx_value; // @[CtrlBlock.scala 401:20]
  assign dispatch_io_lfst_resp_3_bits_shouldWait = lfst_io_dispatch_resp_3_bits_shouldWait; // @[CtrlBlock.scala 401:20]
  assign dispatch_io_lfst_resp_3_bits_robIdx_value = lfst_io_dispatch_resp_3_bits_robIdx_value; // @[CtrlBlock.scala 401:20]
  assign intDq_clock = clock;
  assign intDq_reset = reset;
  assign intDq_io_enq_needAlloc_0 = dispatch_io_toIntDq_needAlloc_0; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_needAlloc_1 = dispatch_io_toIntDq_needAlloc_1; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_needAlloc_2 = dispatch_io_toIntDq_needAlloc_2; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_valid = dispatch_io_toIntDq_req_0_valid; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_trigger_backendEn_0 = dispatch_io_toIntDq_req_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_trigger_backendEn_1 = dispatch_io_toIntDq_req_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_trigger_backendHit_0 = dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_trigger_backendHit_1 = dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_trigger_backendHit_2 = dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_trigger_backendHit_3 = dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_trigger_backendHit_4 = dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_trigger_backendHit_5 = dispatch_io_toIntDq_req_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_pd_isRVC = dispatch_io_toIntDq_req_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_pd_brType = dispatch_io_toIntDq_req_0_bits_cf_pd_brType; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_pd_isCall = dispatch_io_toIntDq_req_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_pd_isRet = dispatch_io_toIntDq_req_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_pred_taken = dispatch_io_toIntDq_req_0_bits_cf_pred_taken; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_waitForRobIdx_value = dispatch_io_toIntDq_req_0_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_loadWaitBit = dispatch_io_toIntDq_req_0_bits_cf_loadWaitBit; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_loadWaitStrict = dispatch_io_toIntDq_req_0_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_ssid = dispatch_io_toIntDq_req_0_bits_cf_ssid; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_ftqPtr_flag = dispatch_io_toIntDq_req_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_ftqPtr_value = dispatch_io_toIntDq_req_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_cf_ftqOffset = dispatch_io_toIntDq_req_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_srcType_0 = dispatch_io_toIntDq_req_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_srcType_1 = dispatch_io_toIntDq_req_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_srcType_2 = dispatch_io_toIntDq_req_0_bits_ctrl_srcType_2; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_fuType = dispatch_io_toIntDq_req_0_bits_ctrl_fuType; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_fuOpType = dispatch_io_toIntDq_req_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_rfWen = dispatch_io_toIntDq_req_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_fpWen = dispatch_io_toIntDq_req_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_selImm = dispatch_io_toIntDq_req_0_bits_ctrl_selImm; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_imm = dispatch_io_toIntDq_req_0_bits_ctrl_imm; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_fpu_isAddSub = dispatch_io_toIntDq_req_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_fpu_typeTagIn = dispatch_io_toIntDq_req_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_fpu_typeTagOut = dispatch_io_toIntDq_req_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_fpu_fromInt = dispatch_io_toIntDq_req_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_fpu_wflags = dispatch_io_toIntDq_req_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_fpu_fpWen = dispatch_io_toIntDq_req_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_fpu_fmaCmd = dispatch_io_toIntDq_req_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_fpu_div = dispatch_io_toIntDq_req_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_fpu_sqrt = dispatch_io_toIntDq_req_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_fpu_fcvt = dispatch_io_toIntDq_req_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_fpu_typ = dispatch_io_toIntDq_req_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_fpu_fmt = dispatch_io_toIntDq_req_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_fpu_ren3 = dispatch_io_toIntDq_req_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_ctrl_fpu_rm = dispatch_io_toIntDq_req_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_psrc_0 = dispatch_io_toIntDq_req_0_bits_psrc_0; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_psrc_1 = dispatch_io_toIntDq_req_0_bits_psrc_1; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_psrc_2 = dispatch_io_toIntDq_req_0_bits_psrc_2; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_pdest = dispatch_io_toIntDq_req_0_bits_pdest; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_robIdx_flag = dispatch_io_toIntDq_req_0_bits_robIdx_flag; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_0_bits_robIdx_value = dispatch_io_toIntDq_req_0_bits_robIdx_value; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_valid = dispatch_io_toIntDq_req_1_valid; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_trigger_backendEn_0 = dispatch_io_toIntDq_req_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_trigger_backendEn_1 = dispatch_io_toIntDq_req_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_trigger_backendHit_0 = dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_trigger_backendHit_1 = dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_trigger_backendHit_2 = dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_trigger_backendHit_3 = dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_trigger_backendHit_4 = dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_trigger_backendHit_5 = dispatch_io_toIntDq_req_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_pd_isRVC = dispatch_io_toIntDq_req_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_pd_brType = dispatch_io_toIntDq_req_1_bits_cf_pd_brType; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_pd_isCall = dispatch_io_toIntDq_req_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_pd_isRet = dispatch_io_toIntDq_req_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_pred_taken = dispatch_io_toIntDq_req_1_bits_cf_pred_taken; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_waitForRobIdx_value = dispatch_io_toIntDq_req_1_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_loadWaitBit = dispatch_io_toIntDq_req_1_bits_cf_loadWaitBit; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_loadWaitStrict = dispatch_io_toIntDq_req_1_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_ssid = dispatch_io_toIntDq_req_1_bits_cf_ssid; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_ftqPtr_flag = dispatch_io_toIntDq_req_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_ftqPtr_value = dispatch_io_toIntDq_req_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_cf_ftqOffset = dispatch_io_toIntDq_req_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_srcType_0 = dispatch_io_toIntDq_req_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_srcType_1 = dispatch_io_toIntDq_req_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_srcType_2 = dispatch_io_toIntDq_req_1_bits_ctrl_srcType_2; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_fuType = dispatch_io_toIntDq_req_1_bits_ctrl_fuType; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_fuOpType = dispatch_io_toIntDq_req_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_rfWen = dispatch_io_toIntDq_req_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_fpWen = dispatch_io_toIntDq_req_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_selImm = dispatch_io_toIntDq_req_1_bits_ctrl_selImm; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_imm = dispatch_io_toIntDq_req_1_bits_ctrl_imm; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_fpu_isAddSub = dispatch_io_toIntDq_req_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_fpu_typeTagIn = dispatch_io_toIntDq_req_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_fpu_typeTagOut = dispatch_io_toIntDq_req_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_fpu_fromInt = dispatch_io_toIntDq_req_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_fpu_wflags = dispatch_io_toIntDq_req_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_fpu_fpWen = dispatch_io_toIntDq_req_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_fpu_fmaCmd = dispatch_io_toIntDq_req_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_fpu_div = dispatch_io_toIntDq_req_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_fpu_sqrt = dispatch_io_toIntDq_req_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_fpu_fcvt = dispatch_io_toIntDq_req_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_fpu_typ = dispatch_io_toIntDq_req_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_fpu_fmt = dispatch_io_toIntDq_req_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_fpu_ren3 = dispatch_io_toIntDq_req_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_ctrl_fpu_rm = dispatch_io_toIntDq_req_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_psrc_0 = dispatch_io_toIntDq_req_1_bits_psrc_0; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_psrc_1 = dispatch_io_toIntDq_req_1_bits_psrc_1; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_psrc_2 = dispatch_io_toIntDq_req_1_bits_psrc_2; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_pdest = dispatch_io_toIntDq_req_1_bits_pdest; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_robIdx_flag = dispatch_io_toIntDq_req_1_bits_robIdx_flag; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_1_bits_robIdx_value = dispatch_io_toIntDq_req_1_bits_robIdx_value; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_valid = dispatch_io_toIntDq_req_2_valid; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_trigger_backendEn_0 = dispatch_io_toIntDq_req_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_trigger_backendEn_1 = dispatch_io_toIntDq_req_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_trigger_backendHit_0 = dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_trigger_backendHit_1 = dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_trigger_backendHit_2 = dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_trigger_backendHit_3 = dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_trigger_backendHit_4 = dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_trigger_backendHit_5 = dispatch_io_toIntDq_req_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_pd_isRVC = dispatch_io_toIntDq_req_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_pd_brType = dispatch_io_toIntDq_req_2_bits_cf_pd_brType; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_pd_isCall = dispatch_io_toIntDq_req_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_pd_isRet = dispatch_io_toIntDq_req_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_pred_taken = dispatch_io_toIntDq_req_2_bits_cf_pred_taken; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_waitForRobIdx_value = dispatch_io_toIntDq_req_2_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_loadWaitBit = dispatch_io_toIntDq_req_2_bits_cf_loadWaitBit; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_loadWaitStrict = dispatch_io_toIntDq_req_2_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_ssid = dispatch_io_toIntDq_req_2_bits_cf_ssid; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_ftqPtr_flag = dispatch_io_toIntDq_req_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_ftqPtr_value = dispatch_io_toIntDq_req_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_cf_ftqOffset = dispatch_io_toIntDq_req_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_srcType_0 = dispatch_io_toIntDq_req_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_srcType_1 = dispatch_io_toIntDq_req_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_srcType_2 = dispatch_io_toIntDq_req_2_bits_ctrl_srcType_2; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_fuType = dispatch_io_toIntDq_req_2_bits_ctrl_fuType; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_fuOpType = dispatch_io_toIntDq_req_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_rfWen = dispatch_io_toIntDq_req_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_fpWen = dispatch_io_toIntDq_req_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_selImm = dispatch_io_toIntDq_req_2_bits_ctrl_selImm; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_imm = dispatch_io_toIntDq_req_2_bits_ctrl_imm; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_fpu_isAddSub = dispatch_io_toIntDq_req_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_fpu_typeTagIn = dispatch_io_toIntDq_req_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_fpu_typeTagOut = dispatch_io_toIntDq_req_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_fpu_fromInt = dispatch_io_toIntDq_req_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_fpu_wflags = dispatch_io_toIntDq_req_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_fpu_fpWen = dispatch_io_toIntDq_req_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_fpu_fmaCmd = dispatch_io_toIntDq_req_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_fpu_div = dispatch_io_toIntDq_req_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_fpu_sqrt = dispatch_io_toIntDq_req_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_fpu_fcvt = dispatch_io_toIntDq_req_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_fpu_typ = dispatch_io_toIntDq_req_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_fpu_fmt = dispatch_io_toIntDq_req_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_fpu_ren3 = dispatch_io_toIntDq_req_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_ctrl_fpu_rm = dispatch_io_toIntDq_req_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_psrc_0 = dispatch_io_toIntDq_req_2_bits_psrc_0; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_psrc_1 = dispatch_io_toIntDq_req_2_bits_psrc_1; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_psrc_2 = dispatch_io_toIntDq_req_2_bits_psrc_2; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_pdest = dispatch_io_toIntDq_req_2_bits_pdest; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_robIdx_flag = dispatch_io_toIntDq_req_2_bits_robIdx_flag; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_2_bits_robIdx_value = dispatch_io_toIntDq_req_2_bits_robIdx_value; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_valid = dispatch_io_toIntDq_req_3_valid; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_trigger_backendEn_0 = dispatch_io_toIntDq_req_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_trigger_backendEn_1 = dispatch_io_toIntDq_req_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_trigger_backendHit_0 = dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_trigger_backendHit_1 = dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_trigger_backendHit_2 = dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_trigger_backendHit_3 = dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_trigger_backendHit_4 = dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_trigger_backendHit_5 = dispatch_io_toIntDq_req_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_pd_isRVC = dispatch_io_toIntDq_req_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_pd_brType = dispatch_io_toIntDq_req_3_bits_cf_pd_brType; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_pd_isCall = dispatch_io_toIntDq_req_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_pd_isRet = dispatch_io_toIntDq_req_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_pred_taken = dispatch_io_toIntDq_req_3_bits_cf_pred_taken; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_waitForRobIdx_value = dispatch_io_toIntDq_req_3_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_loadWaitBit = dispatch_io_toIntDq_req_3_bits_cf_loadWaitBit; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_loadWaitStrict = dispatch_io_toIntDq_req_3_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_ssid = dispatch_io_toIntDq_req_3_bits_cf_ssid; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_ftqPtr_flag = dispatch_io_toIntDq_req_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_ftqPtr_value = dispatch_io_toIntDq_req_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_cf_ftqOffset = dispatch_io_toIntDq_req_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_srcType_0 = dispatch_io_toIntDq_req_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_srcType_1 = dispatch_io_toIntDq_req_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_srcType_2 = dispatch_io_toIntDq_req_3_bits_ctrl_srcType_2; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_fuType = dispatch_io_toIntDq_req_3_bits_ctrl_fuType; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_fuOpType = dispatch_io_toIntDq_req_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_rfWen = dispatch_io_toIntDq_req_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_fpWen = dispatch_io_toIntDq_req_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_selImm = dispatch_io_toIntDq_req_3_bits_ctrl_selImm; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_imm = dispatch_io_toIntDq_req_3_bits_ctrl_imm; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_fpu_isAddSub = dispatch_io_toIntDq_req_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_fpu_typeTagIn = dispatch_io_toIntDq_req_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_fpu_typeTagOut = dispatch_io_toIntDq_req_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_fpu_fromInt = dispatch_io_toIntDq_req_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_fpu_wflags = dispatch_io_toIntDq_req_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_fpu_fpWen = dispatch_io_toIntDq_req_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_fpu_fmaCmd = dispatch_io_toIntDq_req_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_fpu_div = dispatch_io_toIntDq_req_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_fpu_sqrt = dispatch_io_toIntDq_req_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_fpu_fcvt = dispatch_io_toIntDq_req_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_fpu_typ = dispatch_io_toIntDq_req_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_fpu_fmt = dispatch_io_toIntDq_req_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_fpu_ren3 = dispatch_io_toIntDq_req_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_ctrl_fpu_rm = dispatch_io_toIntDq_req_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_psrc_0 = dispatch_io_toIntDq_req_3_bits_psrc_0; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_psrc_1 = dispatch_io_toIntDq_req_3_bits_psrc_1; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_psrc_2 = dispatch_io_toIntDq_req_3_bits_psrc_2; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_pdest = dispatch_io_toIntDq_req_3_bits_pdest; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_robIdx_flag = dispatch_io_toIntDq_req_3_bits_robIdx_flag; // @[CtrlBlock.scala 440:23]
  assign intDq_io_enq_req_3_bits_robIdx_value = dispatch_io_toIntDq_req_3_bits_robIdx_value; // @[CtrlBlock.scala 440:23]
  assign intDq_io_deq_0_ready = io_dispatch_0_ready; // @[CtrlBlock.scala 450:15]
  assign intDq_io_deq_1_ready = io_dispatch_1_ready; // @[CtrlBlock.scala 450:15]
  assign intDq_io_deq_2_ready = io_dispatch_2_ready; // @[CtrlBlock.scala 450:15]
  assign intDq_io_deq_3_ready = io_dispatch_3_ready; // @[CtrlBlock.scala 450:15]
  assign intDq_io_redirect_valid = flushRedirect_valid_REG ? flushRedirect_valid_REG :
    redirectGen_io_stage2Redirect_valid; // @[CtrlBlock.scala 304:27]
  assign intDq_io_redirect_bits_robIdx_flag = flushRedirect_valid_REG ? flushRedirect_bits_rrobIdx_flag :
    redirectGen_io_stage2Redirect_bits_robIdx_flag; // @[CtrlBlock.scala 304:27]
  assign intDq_io_redirect_bits_robIdx_value = flushRedirect_valid_REG ? flushRedirect_bits_rrobIdx_value :
    redirectGen_io_stage2Redirect_bits_robIdx_value; // @[CtrlBlock.scala 304:27]
  assign intDq_io_redirect_bits_level = flushRedirect_valid_REG ? flushRedirect_bits_rlevel :
    redirectGen_io_stage2Redirect_bits_level; // @[CtrlBlock.scala 304:27]
  assign fpDq_clock = clock;
  assign fpDq_reset = reset;
  assign fpDq_io_enq_needAlloc_0 = dispatch_io_toFpDq_needAlloc_0; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_needAlloc_1 = dispatch_io_toFpDq_needAlloc_1; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_needAlloc_2 = dispatch_io_toFpDq_needAlloc_2; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_valid = dispatch_io_toFpDq_req_0_valid; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_trigger_backendEn_0 = dispatch_io_toFpDq_req_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_trigger_backendEn_1 = dispatch_io_toFpDq_req_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_trigger_backendHit_0 = dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_trigger_backendHit_1 = dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_trigger_backendHit_2 = dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_trigger_backendHit_3 = dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_trigger_backendHit_4 = dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_trigger_backendHit_5 = dispatch_io_toFpDq_req_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_pd_isRVC = dispatch_io_toFpDq_req_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_pd_brType = dispatch_io_toFpDq_req_0_bits_cf_pd_brType; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_pd_isCall = dispatch_io_toFpDq_req_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_pd_isRet = dispatch_io_toFpDq_req_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_pred_taken = dispatch_io_toFpDq_req_0_bits_cf_pred_taken; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_waitForRobIdx_value = dispatch_io_toFpDq_req_0_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_loadWaitBit = dispatch_io_toFpDq_req_0_bits_cf_loadWaitBit; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_loadWaitStrict = dispatch_io_toFpDq_req_0_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_ssid = dispatch_io_toFpDq_req_0_bits_cf_ssid; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_ftqPtr_flag = dispatch_io_toFpDq_req_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_ftqPtr_value = dispatch_io_toFpDq_req_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_cf_ftqOffset = dispatch_io_toFpDq_req_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_srcType_0 = dispatch_io_toFpDq_req_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_srcType_1 = dispatch_io_toFpDq_req_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_srcType_2 = dispatch_io_toFpDq_req_0_bits_ctrl_srcType_2; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_fuType = dispatch_io_toFpDq_req_0_bits_ctrl_fuType; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_fuOpType = dispatch_io_toFpDq_req_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_rfWen = dispatch_io_toFpDq_req_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_fpWen = dispatch_io_toFpDq_req_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_selImm = dispatch_io_toFpDq_req_0_bits_ctrl_selImm; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_imm = dispatch_io_toFpDq_req_0_bits_ctrl_imm; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_fpu_isAddSub = dispatch_io_toFpDq_req_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_fpu_typeTagIn = dispatch_io_toFpDq_req_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_fpu_typeTagOut = dispatch_io_toFpDq_req_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_fpu_fromInt = dispatch_io_toFpDq_req_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_fpu_wflags = dispatch_io_toFpDq_req_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_fpu_fpWen = dispatch_io_toFpDq_req_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_fpu_fmaCmd = dispatch_io_toFpDq_req_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_fpu_div = dispatch_io_toFpDq_req_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_fpu_sqrt = dispatch_io_toFpDq_req_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_fpu_fcvt = dispatch_io_toFpDq_req_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_fpu_typ = dispatch_io_toFpDq_req_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_fpu_fmt = dispatch_io_toFpDq_req_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_fpu_ren3 = dispatch_io_toFpDq_req_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_ctrl_fpu_rm = dispatch_io_toFpDq_req_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_psrc_0 = dispatch_io_toFpDq_req_0_bits_psrc_0; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_psrc_1 = dispatch_io_toFpDq_req_0_bits_psrc_1; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_psrc_2 = dispatch_io_toFpDq_req_0_bits_psrc_2; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_pdest = dispatch_io_toFpDq_req_0_bits_pdest; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_robIdx_flag = dispatch_io_toFpDq_req_0_bits_robIdx_flag; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_0_bits_robIdx_value = dispatch_io_toFpDq_req_0_bits_robIdx_value; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_valid = dispatch_io_toFpDq_req_1_valid; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_trigger_backendEn_0 = dispatch_io_toFpDq_req_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_trigger_backendEn_1 = dispatch_io_toFpDq_req_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_trigger_backendHit_0 = dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_trigger_backendHit_1 = dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_trigger_backendHit_2 = dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_trigger_backendHit_3 = dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_trigger_backendHit_4 = dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_trigger_backendHit_5 = dispatch_io_toFpDq_req_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_pd_isRVC = dispatch_io_toFpDq_req_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_pd_brType = dispatch_io_toFpDq_req_1_bits_cf_pd_brType; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_pd_isCall = dispatch_io_toFpDq_req_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_pd_isRet = dispatch_io_toFpDq_req_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_pred_taken = dispatch_io_toFpDq_req_1_bits_cf_pred_taken; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_waitForRobIdx_value = dispatch_io_toFpDq_req_1_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_loadWaitBit = dispatch_io_toFpDq_req_1_bits_cf_loadWaitBit; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_loadWaitStrict = dispatch_io_toFpDq_req_1_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_ssid = dispatch_io_toFpDq_req_1_bits_cf_ssid; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_ftqPtr_flag = dispatch_io_toFpDq_req_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_ftqPtr_value = dispatch_io_toFpDq_req_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_cf_ftqOffset = dispatch_io_toFpDq_req_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_srcType_0 = dispatch_io_toFpDq_req_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_srcType_1 = dispatch_io_toFpDq_req_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_srcType_2 = dispatch_io_toFpDq_req_1_bits_ctrl_srcType_2; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_fuType = dispatch_io_toFpDq_req_1_bits_ctrl_fuType; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_fuOpType = dispatch_io_toFpDq_req_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_rfWen = dispatch_io_toFpDq_req_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_fpWen = dispatch_io_toFpDq_req_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_selImm = dispatch_io_toFpDq_req_1_bits_ctrl_selImm; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_imm = dispatch_io_toFpDq_req_1_bits_ctrl_imm; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_fpu_isAddSub = dispatch_io_toFpDq_req_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_fpu_typeTagIn = dispatch_io_toFpDq_req_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_fpu_typeTagOut = dispatch_io_toFpDq_req_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_fpu_fromInt = dispatch_io_toFpDq_req_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_fpu_wflags = dispatch_io_toFpDq_req_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_fpu_fpWen = dispatch_io_toFpDq_req_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_fpu_fmaCmd = dispatch_io_toFpDq_req_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_fpu_div = dispatch_io_toFpDq_req_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_fpu_sqrt = dispatch_io_toFpDq_req_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_fpu_fcvt = dispatch_io_toFpDq_req_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_fpu_typ = dispatch_io_toFpDq_req_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_fpu_fmt = dispatch_io_toFpDq_req_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_fpu_ren3 = dispatch_io_toFpDq_req_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_ctrl_fpu_rm = dispatch_io_toFpDq_req_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_psrc_0 = dispatch_io_toFpDq_req_1_bits_psrc_0; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_psrc_1 = dispatch_io_toFpDq_req_1_bits_psrc_1; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_psrc_2 = dispatch_io_toFpDq_req_1_bits_psrc_2; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_pdest = dispatch_io_toFpDq_req_1_bits_pdest; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_robIdx_flag = dispatch_io_toFpDq_req_1_bits_robIdx_flag; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_1_bits_robIdx_value = dispatch_io_toFpDq_req_1_bits_robIdx_value; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_valid = dispatch_io_toFpDq_req_2_valid; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_trigger_backendEn_0 = dispatch_io_toFpDq_req_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_trigger_backendEn_1 = dispatch_io_toFpDq_req_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_trigger_backendHit_0 = dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_trigger_backendHit_1 = dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_trigger_backendHit_2 = dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_trigger_backendHit_3 = dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_trigger_backendHit_4 = dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_trigger_backendHit_5 = dispatch_io_toFpDq_req_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_pd_isRVC = dispatch_io_toFpDq_req_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_pd_brType = dispatch_io_toFpDq_req_2_bits_cf_pd_brType; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_pd_isCall = dispatch_io_toFpDq_req_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_pd_isRet = dispatch_io_toFpDq_req_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_pred_taken = dispatch_io_toFpDq_req_2_bits_cf_pred_taken; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_waitForRobIdx_value = dispatch_io_toFpDq_req_2_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_loadWaitBit = dispatch_io_toFpDq_req_2_bits_cf_loadWaitBit; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_loadWaitStrict = dispatch_io_toFpDq_req_2_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_ssid = dispatch_io_toFpDq_req_2_bits_cf_ssid; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_ftqPtr_flag = dispatch_io_toFpDq_req_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_ftqPtr_value = dispatch_io_toFpDq_req_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_cf_ftqOffset = dispatch_io_toFpDq_req_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_srcType_0 = dispatch_io_toFpDq_req_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_srcType_1 = dispatch_io_toFpDq_req_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_srcType_2 = dispatch_io_toFpDq_req_2_bits_ctrl_srcType_2; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_fuType = dispatch_io_toFpDq_req_2_bits_ctrl_fuType; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_fuOpType = dispatch_io_toFpDq_req_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_rfWen = dispatch_io_toFpDq_req_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_fpWen = dispatch_io_toFpDq_req_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_selImm = dispatch_io_toFpDq_req_2_bits_ctrl_selImm; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_imm = dispatch_io_toFpDq_req_2_bits_ctrl_imm; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_fpu_isAddSub = dispatch_io_toFpDq_req_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_fpu_typeTagIn = dispatch_io_toFpDq_req_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_fpu_typeTagOut = dispatch_io_toFpDq_req_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_fpu_fromInt = dispatch_io_toFpDq_req_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_fpu_wflags = dispatch_io_toFpDq_req_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_fpu_fpWen = dispatch_io_toFpDq_req_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_fpu_fmaCmd = dispatch_io_toFpDq_req_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_fpu_div = dispatch_io_toFpDq_req_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_fpu_sqrt = dispatch_io_toFpDq_req_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_fpu_fcvt = dispatch_io_toFpDq_req_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_fpu_typ = dispatch_io_toFpDq_req_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_fpu_fmt = dispatch_io_toFpDq_req_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_fpu_ren3 = dispatch_io_toFpDq_req_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_ctrl_fpu_rm = dispatch_io_toFpDq_req_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_psrc_0 = dispatch_io_toFpDq_req_2_bits_psrc_0; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_psrc_1 = dispatch_io_toFpDq_req_2_bits_psrc_1; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_psrc_2 = dispatch_io_toFpDq_req_2_bits_psrc_2; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_pdest = dispatch_io_toFpDq_req_2_bits_pdest; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_robIdx_flag = dispatch_io_toFpDq_req_2_bits_robIdx_flag; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_2_bits_robIdx_value = dispatch_io_toFpDq_req_2_bits_robIdx_value; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_valid = dispatch_io_toFpDq_req_3_valid; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_trigger_backendEn_0 = dispatch_io_toFpDq_req_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_trigger_backendEn_1 = dispatch_io_toFpDq_req_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_trigger_backendHit_0 = dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_trigger_backendHit_1 = dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_trigger_backendHit_2 = dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_trigger_backendHit_3 = dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_trigger_backendHit_4 = dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_trigger_backendHit_5 = dispatch_io_toFpDq_req_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_pd_isRVC = dispatch_io_toFpDq_req_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_pd_brType = dispatch_io_toFpDq_req_3_bits_cf_pd_brType; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_pd_isCall = dispatch_io_toFpDq_req_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_pd_isRet = dispatch_io_toFpDq_req_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_pred_taken = dispatch_io_toFpDq_req_3_bits_cf_pred_taken; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_waitForRobIdx_value = dispatch_io_toFpDq_req_3_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_loadWaitBit = dispatch_io_toFpDq_req_3_bits_cf_loadWaitBit; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_loadWaitStrict = dispatch_io_toFpDq_req_3_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_ssid = dispatch_io_toFpDq_req_3_bits_cf_ssid; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_ftqPtr_flag = dispatch_io_toFpDq_req_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_ftqPtr_value = dispatch_io_toFpDq_req_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_cf_ftqOffset = dispatch_io_toFpDq_req_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_srcType_0 = dispatch_io_toFpDq_req_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_srcType_1 = dispatch_io_toFpDq_req_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_srcType_2 = dispatch_io_toFpDq_req_3_bits_ctrl_srcType_2; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_fuType = dispatch_io_toFpDq_req_3_bits_ctrl_fuType; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_fuOpType = dispatch_io_toFpDq_req_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_rfWen = dispatch_io_toFpDq_req_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_fpWen = dispatch_io_toFpDq_req_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_selImm = dispatch_io_toFpDq_req_3_bits_ctrl_selImm; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_imm = dispatch_io_toFpDq_req_3_bits_ctrl_imm; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_fpu_isAddSub = dispatch_io_toFpDq_req_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_fpu_typeTagIn = dispatch_io_toFpDq_req_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_fpu_typeTagOut = dispatch_io_toFpDq_req_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_fpu_fromInt = dispatch_io_toFpDq_req_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_fpu_wflags = dispatch_io_toFpDq_req_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_fpu_fpWen = dispatch_io_toFpDq_req_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_fpu_fmaCmd = dispatch_io_toFpDq_req_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_fpu_div = dispatch_io_toFpDq_req_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_fpu_sqrt = dispatch_io_toFpDq_req_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_fpu_fcvt = dispatch_io_toFpDq_req_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_fpu_typ = dispatch_io_toFpDq_req_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_fpu_fmt = dispatch_io_toFpDq_req_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_fpu_ren3 = dispatch_io_toFpDq_req_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_ctrl_fpu_rm = dispatch_io_toFpDq_req_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_psrc_0 = dispatch_io_toFpDq_req_3_bits_psrc_0; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_psrc_1 = dispatch_io_toFpDq_req_3_bits_psrc_1; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_psrc_2 = dispatch_io_toFpDq_req_3_bits_psrc_2; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_pdest = dispatch_io_toFpDq_req_3_bits_pdest; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_robIdx_flag = dispatch_io_toFpDq_req_3_bits_robIdx_flag; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_enq_req_3_bits_robIdx_value = dispatch_io_toFpDq_req_3_bits_robIdx_value; // @[CtrlBlock.scala 441:22]
  assign fpDq_io_deq_0_ready = io_dispatch_8_ready; // @[CtrlBlock.scala 450:15]
  assign fpDq_io_deq_1_ready = io_dispatch_9_ready; // @[CtrlBlock.scala 450:15]
  assign fpDq_io_deq_2_ready = 1'h0; // @[CtrlBlock.scala 450:15]
  assign fpDq_io_deq_3_ready = 1'h0; // @[CtrlBlock.scala 450:15]
  assign fpDq_io_redirect_valid = flushRedirect_valid_REG ? flushRedirect_valid_REG :
    redirectGen_io_stage2Redirect_valid; // @[CtrlBlock.scala 304:27]
  assign fpDq_io_redirect_bits_robIdx_flag = flushRedirect_valid_REG ? flushRedirect_bits_rrobIdx_flag :
    redirectGen_io_stage2Redirect_bits_robIdx_flag; // @[CtrlBlock.scala 304:27]
  assign fpDq_io_redirect_bits_robIdx_value = flushRedirect_valid_REG ? flushRedirect_bits_rrobIdx_value :
    redirectGen_io_stage2Redirect_bits_robIdx_value; // @[CtrlBlock.scala 304:27]
  assign fpDq_io_redirect_bits_level = flushRedirect_valid_REG ? flushRedirect_bits_rlevel :
    redirectGen_io_stage2Redirect_bits_level; // @[CtrlBlock.scala 304:27]
  assign lsDq_clock = clock;
  assign lsDq_reset = reset;
  assign lsDq_io_enq_needAlloc_0 = dispatch_io_toLsDq_needAlloc_0; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_needAlloc_1 = dispatch_io_toLsDq_needAlloc_1; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_needAlloc_2 = dispatch_io_toLsDq_needAlloc_2; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_valid = dispatch_io_toLsDq_req_0_valid; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_trigger_backendEn_0 = dispatch_io_toLsDq_req_0_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_trigger_backendEn_1 = dispatch_io_toLsDq_req_0_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_trigger_backendHit_0 = dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_trigger_backendHit_1 = dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_trigger_backendHit_2 = dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_trigger_backendHit_3 = dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_trigger_backendHit_4 = dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_trigger_backendHit_5 = dispatch_io_toLsDq_req_0_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_pd_isRVC = dispatch_io_toLsDq_req_0_bits_cf_pd_isRVC; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_pd_brType = dispatch_io_toLsDq_req_0_bits_cf_pd_brType; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_pd_isCall = dispatch_io_toLsDq_req_0_bits_cf_pd_isCall; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_pd_isRet = dispatch_io_toLsDq_req_0_bits_cf_pd_isRet; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_pred_taken = dispatch_io_toLsDq_req_0_bits_cf_pred_taken; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_waitForRobIdx_value = dispatch_io_toLsDq_req_0_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_loadWaitBit = dispatch_io_toLsDq_req_0_bits_cf_loadWaitBit; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_loadWaitStrict = dispatch_io_toLsDq_req_0_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_ssid = dispatch_io_toLsDq_req_0_bits_cf_ssid; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_ftqPtr_flag = dispatch_io_toLsDq_req_0_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_ftqPtr_value = dispatch_io_toLsDq_req_0_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_cf_ftqOffset = dispatch_io_toLsDq_req_0_bits_cf_ftqOffset; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_srcType_0 = dispatch_io_toLsDq_req_0_bits_ctrl_srcType_0; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_srcType_1 = dispatch_io_toLsDq_req_0_bits_ctrl_srcType_1; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_srcType_2 = dispatch_io_toLsDq_req_0_bits_ctrl_srcType_2; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_fuType = dispatch_io_toLsDq_req_0_bits_ctrl_fuType; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_fuOpType = dispatch_io_toLsDq_req_0_bits_ctrl_fuOpType; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_rfWen = dispatch_io_toLsDq_req_0_bits_ctrl_rfWen; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_fpWen = dispatch_io_toLsDq_req_0_bits_ctrl_fpWen; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_selImm = dispatch_io_toLsDq_req_0_bits_ctrl_selImm; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_imm = dispatch_io_toLsDq_req_0_bits_ctrl_imm; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_fpu_isAddSub = dispatch_io_toLsDq_req_0_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_fpu_typeTagIn = dispatch_io_toLsDq_req_0_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_fpu_typeTagOut = dispatch_io_toLsDq_req_0_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_fpu_fromInt = dispatch_io_toLsDq_req_0_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_fpu_wflags = dispatch_io_toLsDq_req_0_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_fpu_fpWen = dispatch_io_toLsDq_req_0_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_fpu_fmaCmd = dispatch_io_toLsDq_req_0_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_fpu_div = dispatch_io_toLsDq_req_0_bits_ctrl_fpu_div; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_fpu_sqrt = dispatch_io_toLsDq_req_0_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_fpu_fcvt = dispatch_io_toLsDq_req_0_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_fpu_typ = dispatch_io_toLsDq_req_0_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_fpu_fmt = dispatch_io_toLsDq_req_0_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_fpu_ren3 = dispatch_io_toLsDq_req_0_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_ctrl_fpu_rm = dispatch_io_toLsDq_req_0_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_psrc_0 = dispatch_io_toLsDq_req_0_bits_psrc_0; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_psrc_1 = dispatch_io_toLsDq_req_0_bits_psrc_1; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_psrc_2 = dispatch_io_toLsDq_req_0_bits_psrc_2; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_pdest = dispatch_io_toLsDq_req_0_bits_pdest; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_robIdx_flag = dispatch_io_toLsDq_req_0_bits_robIdx_flag; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_0_bits_robIdx_value = dispatch_io_toLsDq_req_0_bits_robIdx_value; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_valid = dispatch_io_toLsDq_req_1_valid; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_trigger_backendEn_0 = dispatch_io_toLsDq_req_1_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_trigger_backendEn_1 = dispatch_io_toLsDq_req_1_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_trigger_backendHit_0 = dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_trigger_backendHit_1 = dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_trigger_backendHit_2 = dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_trigger_backendHit_3 = dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_trigger_backendHit_4 = dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_trigger_backendHit_5 = dispatch_io_toLsDq_req_1_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_pd_isRVC = dispatch_io_toLsDq_req_1_bits_cf_pd_isRVC; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_pd_brType = dispatch_io_toLsDq_req_1_bits_cf_pd_brType; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_pd_isCall = dispatch_io_toLsDq_req_1_bits_cf_pd_isCall; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_pd_isRet = dispatch_io_toLsDq_req_1_bits_cf_pd_isRet; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_pred_taken = dispatch_io_toLsDq_req_1_bits_cf_pred_taken; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_waitForRobIdx_value = dispatch_io_toLsDq_req_1_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_loadWaitBit = dispatch_io_toLsDq_req_1_bits_cf_loadWaitBit; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_loadWaitStrict = dispatch_io_toLsDq_req_1_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_ssid = dispatch_io_toLsDq_req_1_bits_cf_ssid; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_ftqPtr_flag = dispatch_io_toLsDq_req_1_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_ftqPtr_value = dispatch_io_toLsDq_req_1_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_cf_ftqOffset = dispatch_io_toLsDq_req_1_bits_cf_ftqOffset; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_srcType_0 = dispatch_io_toLsDq_req_1_bits_ctrl_srcType_0; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_srcType_1 = dispatch_io_toLsDq_req_1_bits_ctrl_srcType_1; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_srcType_2 = dispatch_io_toLsDq_req_1_bits_ctrl_srcType_2; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_fuType = dispatch_io_toLsDq_req_1_bits_ctrl_fuType; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_fuOpType = dispatch_io_toLsDq_req_1_bits_ctrl_fuOpType; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_rfWen = dispatch_io_toLsDq_req_1_bits_ctrl_rfWen; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_fpWen = dispatch_io_toLsDq_req_1_bits_ctrl_fpWen; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_selImm = dispatch_io_toLsDq_req_1_bits_ctrl_selImm; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_imm = dispatch_io_toLsDq_req_1_bits_ctrl_imm; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_fpu_isAddSub = dispatch_io_toLsDq_req_1_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_fpu_typeTagIn = dispatch_io_toLsDq_req_1_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_fpu_typeTagOut = dispatch_io_toLsDq_req_1_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_fpu_fromInt = dispatch_io_toLsDq_req_1_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_fpu_wflags = dispatch_io_toLsDq_req_1_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_fpu_fpWen = dispatch_io_toLsDq_req_1_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_fpu_fmaCmd = dispatch_io_toLsDq_req_1_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_fpu_div = dispatch_io_toLsDq_req_1_bits_ctrl_fpu_div; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_fpu_sqrt = dispatch_io_toLsDq_req_1_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_fpu_fcvt = dispatch_io_toLsDq_req_1_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_fpu_typ = dispatch_io_toLsDq_req_1_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_fpu_fmt = dispatch_io_toLsDq_req_1_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_fpu_ren3 = dispatch_io_toLsDq_req_1_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_ctrl_fpu_rm = dispatch_io_toLsDq_req_1_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_psrc_0 = dispatch_io_toLsDq_req_1_bits_psrc_0; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_psrc_1 = dispatch_io_toLsDq_req_1_bits_psrc_1; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_psrc_2 = dispatch_io_toLsDq_req_1_bits_psrc_2; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_pdest = dispatch_io_toLsDq_req_1_bits_pdest; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_robIdx_flag = dispatch_io_toLsDq_req_1_bits_robIdx_flag; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_1_bits_robIdx_value = dispatch_io_toLsDq_req_1_bits_robIdx_value; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_valid = dispatch_io_toLsDq_req_2_valid; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_trigger_backendEn_0 = dispatch_io_toLsDq_req_2_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_trigger_backendEn_1 = dispatch_io_toLsDq_req_2_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_trigger_backendHit_0 = dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_trigger_backendHit_1 = dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_trigger_backendHit_2 = dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_trigger_backendHit_3 = dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_trigger_backendHit_4 = dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_trigger_backendHit_5 = dispatch_io_toLsDq_req_2_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_pd_isRVC = dispatch_io_toLsDq_req_2_bits_cf_pd_isRVC; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_pd_brType = dispatch_io_toLsDq_req_2_bits_cf_pd_brType; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_pd_isCall = dispatch_io_toLsDq_req_2_bits_cf_pd_isCall; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_pd_isRet = dispatch_io_toLsDq_req_2_bits_cf_pd_isRet; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_pred_taken = dispatch_io_toLsDq_req_2_bits_cf_pred_taken; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_waitForRobIdx_value = dispatch_io_toLsDq_req_2_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_loadWaitBit = dispatch_io_toLsDq_req_2_bits_cf_loadWaitBit; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_loadWaitStrict = dispatch_io_toLsDq_req_2_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_ssid = dispatch_io_toLsDq_req_2_bits_cf_ssid; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_ftqPtr_flag = dispatch_io_toLsDq_req_2_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_ftqPtr_value = dispatch_io_toLsDq_req_2_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_cf_ftqOffset = dispatch_io_toLsDq_req_2_bits_cf_ftqOffset; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_srcType_0 = dispatch_io_toLsDq_req_2_bits_ctrl_srcType_0; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_srcType_1 = dispatch_io_toLsDq_req_2_bits_ctrl_srcType_1; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_srcType_2 = dispatch_io_toLsDq_req_2_bits_ctrl_srcType_2; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_fuType = dispatch_io_toLsDq_req_2_bits_ctrl_fuType; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_fuOpType = dispatch_io_toLsDq_req_2_bits_ctrl_fuOpType; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_rfWen = dispatch_io_toLsDq_req_2_bits_ctrl_rfWen; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_fpWen = dispatch_io_toLsDq_req_2_bits_ctrl_fpWen; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_selImm = dispatch_io_toLsDq_req_2_bits_ctrl_selImm; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_imm = dispatch_io_toLsDq_req_2_bits_ctrl_imm; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_fpu_isAddSub = dispatch_io_toLsDq_req_2_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_fpu_typeTagIn = dispatch_io_toLsDq_req_2_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_fpu_typeTagOut = dispatch_io_toLsDq_req_2_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_fpu_fromInt = dispatch_io_toLsDq_req_2_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_fpu_wflags = dispatch_io_toLsDq_req_2_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_fpu_fpWen = dispatch_io_toLsDq_req_2_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_fpu_fmaCmd = dispatch_io_toLsDq_req_2_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_fpu_div = dispatch_io_toLsDq_req_2_bits_ctrl_fpu_div; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_fpu_sqrt = dispatch_io_toLsDq_req_2_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_fpu_fcvt = dispatch_io_toLsDq_req_2_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_fpu_typ = dispatch_io_toLsDq_req_2_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_fpu_fmt = dispatch_io_toLsDq_req_2_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_fpu_ren3 = dispatch_io_toLsDq_req_2_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_ctrl_fpu_rm = dispatch_io_toLsDq_req_2_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_psrc_0 = dispatch_io_toLsDq_req_2_bits_psrc_0; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_psrc_1 = dispatch_io_toLsDq_req_2_bits_psrc_1; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_psrc_2 = dispatch_io_toLsDq_req_2_bits_psrc_2; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_pdest = dispatch_io_toLsDq_req_2_bits_pdest; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_robIdx_flag = dispatch_io_toLsDq_req_2_bits_robIdx_flag; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_2_bits_robIdx_value = dispatch_io_toLsDq_req_2_bits_robIdx_value; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_valid = dispatch_io_toLsDq_req_3_valid; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_trigger_backendEn_0 = dispatch_io_toLsDq_req_3_bits_cf_trigger_backendEn_0; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_trigger_backendEn_1 = dispatch_io_toLsDq_req_3_bits_cf_trigger_backendEn_1; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_trigger_backendHit_0 = dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_0; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_trigger_backendHit_1 = dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_1; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_trigger_backendHit_2 = dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_2; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_trigger_backendHit_3 = dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_3; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_trigger_backendHit_4 = dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_4; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_trigger_backendHit_5 = dispatch_io_toLsDq_req_3_bits_cf_trigger_backendHit_5; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_pd_isRVC = dispatch_io_toLsDq_req_3_bits_cf_pd_isRVC; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_pd_brType = dispatch_io_toLsDq_req_3_bits_cf_pd_brType; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_pd_isCall = dispatch_io_toLsDq_req_3_bits_cf_pd_isCall; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_pd_isRet = dispatch_io_toLsDq_req_3_bits_cf_pd_isRet; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_pred_taken = dispatch_io_toLsDq_req_3_bits_cf_pred_taken; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_waitForRobIdx_value = dispatch_io_toLsDq_req_3_bits_cf_waitForRobIdx_value; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_loadWaitBit = dispatch_io_toLsDq_req_3_bits_cf_loadWaitBit; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_loadWaitStrict = dispatch_io_toLsDq_req_3_bits_cf_loadWaitStrict; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_ssid = dispatch_io_toLsDq_req_3_bits_cf_ssid; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_ftqPtr_flag = dispatch_io_toLsDq_req_3_bits_cf_ftqPtr_flag; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_ftqPtr_value = dispatch_io_toLsDq_req_3_bits_cf_ftqPtr_value; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_cf_ftqOffset = dispatch_io_toLsDq_req_3_bits_cf_ftqOffset; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_srcType_0 = dispatch_io_toLsDq_req_3_bits_ctrl_srcType_0; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_srcType_1 = dispatch_io_toLsDq_req_3_bits_ctrl_srcType_1; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_srcType_2 = dispatch_io_toLsDq_req_3_bits_ctrl_srcType_2; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_fuType = dispatch_io_toLsDq_req_3_bits_ctrl_fuType; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_fuOpType = dispatch_io_toLsDq_req_3_bits_ctrl_fuOpType; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_rfWen = dispatch_io_toLsDq_req_3_bits_ctrl_rfWen; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_fpWen = dispatch_io_toLsDq_req_3_bits_ctrl_fpWen; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_selImm = dispatch_io_toLsDq_req_3_bits_ctrl_selImm; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_imm = dispatch_io_toLsDq_req_3_bits_ctrl_imm; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_fpu_isAddSub = dispatch_io_toLsDq_req_3_bits_ctrl_fpu_isAddSub; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_fpu_typeTagIn = dispatch_io_toLsDq_req_3_bits_ctrl_fpu_typeTagIn; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_fpu_typeTagOut = dispatch_io_toLsDq_req_3_bits_ctrl_fpu_typeTagOut; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_fpu_fromInt = dispatch_io_toLsDq_req_3_bits_ctrl_fpu_fromInt; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_fpu_wflags = dispatch_io_toLsDq_req_3_bits_ctrl_fpu_wflags; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_fpu_fpWen = dispatch_io_toLsDq_req_3_bits_ctrl_fpu_fpWen; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_fpu_fmaCmd = dispatch_io_toLsDq_req_3_bits_ctrl_fpu_fmaCmd; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_fpu_div = dispatch_io_toLsDq_req_3_bits_ctrl_fpu_div; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_fpu_sqrt = dispatch_io_toLsDq_req_3_bits_ctrl_fpu_sqrt; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_fpu_fcvt = dispatch_io_toLsDq_req_3_bits_ctrl_fpu_fcvt; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_fpu_typ = dispatch_io_toLsDq_req_3_bits_ctrl_fpu_typ; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_fpu_fmt = dispatch_io_toLsDq_req_3_bits_ctrl_fpu_fmt; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_fpu_ren3 = dispatch_io_toLsDq_req_3_bits_ctrl_fpu_ren3; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_ctrl_fpu_rm = dispatch_io_toLsDq_req_3_bits_ctrl_fpu_rm; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_psrc_0 = dispatch_io_toLsDq_req_3_bits_psrc_0; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_psrc_1 = dispatch_io_toLsDq_req_3_bits_psrc_1; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_psrc_2 = dispatch_io_toLsDq_req_3_bits_psrc_2; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_pdest = dispatch_io_toLsDq_req_3_bits_pdest; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_robIdx_flag = dispatch_io_toLsDq_req_3_bits_robIdx_flag; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_enq_req_3_bits_robIdx_value = dispatch_io_toLsDq_req_3_bits_robIdx_value; // @[CtrlBlock.scala 442:22]
  assign lsDq_io_deq_0_ready = io_dispatch_4_ready; // @[CtrlBlock.scala 450:15]
  assign lsDq_io_deq_1_ready = io_dispatch_5_ready; // @[CtrlBlock.scala 450:15]
  assign lsDq_io_deq_2_ready = io_dispatch_6_ready; // @[CtrlBlock.scala 450:15]
  assign lsDq_io_deq_3_ready = io_dispatch_7_ready; // @[CtrlBlock.scala 450:15]
  assign lsDq_io_redirect_valid = flushRedirect_valid_REG ? flushRedirect_valid_REG :
    redirectGen_io_stage2Redirect_valid; // @[CtrlBlock.scala 304:27]
  assign lsDq_io_redirect_bits_robIdx_flag = flushRedirect_valid_REG ? flushRedirect_bits_rrobIdx_flag :
    redirectGen_io_stage2Redirect_bits_robIdx_flag; // @[CtrlBlock.scala 304:27]
  assign lsDq_io_redirect_bits_robIdx_value = flushRedirect_valid_REG ? flushRedirect_bits_rrobIdx_value :
    redirectGen_io_stage2Redirect_bits_robIdx_value; // @[CtrlBlock.scala 304:27]
  assign lsDq_io_redirect_bits_level = flushRedirect_valid_REG ? flushRedirect_bits_rlevel :
    redirectGen_io_stage2Redirect_bits_level; // @[CtrlBlock.scala 304:27]
  assign redirectGen_clock = clock;
  assign redirectGen_reset = reset;
  assign redirectGen_io_exuMispredict_0_valid = exuRedirect_delayed_valid_REG; // @[CtrlBlock.scala 310:23 311:19]
  assign redirectGen_io_exuMispredict_0_bits_uop_cf_pd_isRVC = exuRedirect_delayed_bits_ruop_cf_pd_isRVC; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_0_bits_uop_cf_pd_brType = exuRedirect_delayed_bits_ruop_cf_pd_brType; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_0_bits_uop_cf_pd_isCall = exuRedirect_delayed_bits_ruop_cf_pd_isCall; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_0_bits_uop_cf_pd_isRet = exuRedirect_delayed_bits_ruop_cf_pd_isRet; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_0_bits_uop_ctrl_imm = exuRedirect_delayed_bits_ruop_ctrl_imm; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_0_bits_redirect_robIdx_flag = exuRedirect_delayed_bits_rredirect_robIdx_flag; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_0_bits_redirect_robIdx_value = exuRedirect_delayed_bits_rredirect_robIdx_value; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_0_bits_redirect_ftqIdx_flag = exuRedirect_delayed_bits_rredirect_ftqIdx_flag; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_0_bits_redirect_ftqIdx_value = exuRedirect_delayed_bits_rredirect_ftqIdx_value; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_0_bits_redirect_ftqOffset = exuRedirect_delayed_bits_rredirect_ftqOffset; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_0_bits_redirect_cfiUpdate_target =
    exuRedirect_delayed_bits_rredirect_cfiUpdate_target; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_0_bits_redirect_cfiUpdate_isMisPred =
    exuRedirect_delayed_bits_rredirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_1_valid = exuRedirect_delayed_valid_REG_1; // @[CtrlBlock.scala 310:23 311:19]
  assign redirectGen_io_exuMispredict_1_bits_uop_cf_pd_isRVC = exuRedirect_delayed_bits_r1_uop_cf_pd_isRVC; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_1_bits_uop_cf_pd_brType = exuRedirect_delayed_bits_r1_uop_cf_pd_brType; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_1_bits_uop_cf_pd_isCall = exuRedirect_delayed_bits_r1_uop_cf_pd_isCall; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_1_bits_uop_cf_pd_isRet = exuRedirect_delayed_bits_r1_uop_cf_pd_isRet; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_1_bits_uop_ctrl_imm = exuRedirect_delayed_bits_r1_uop_ctrl_imm; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_1_bits_redirect_robIdx_flag = exuRedirect_delayed_bits_r1_redirect_robIdx_flag; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_1_bits_redirect_robIdx_value = exuRedirect_delayed_bits_r1_redirect_robIdx_value; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_1_bits_redirect_ftqIdx_flag = exuRedirect_delayed_bits_r1_redirect_ftqIdx_flag; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_1_bits_redirect_ftqIdx_value = exuRedirect_delayed_bits_r1_redirect_ftqIdx_value; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_1_bits_redirect_ftqOffset = exuRedirect_delayed_bits_r1_redirect_ftqOffset; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_1_bits_redirect_cfiUpdate_taken =
    exuRedirect_delayed_bits_r1_redirect_cfiUpdate_taken; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_1_bits_redirect_cfiUpdate_isMisPred =
    exuRedirect_delayed_bits_r1_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_2_valid = exuRedirect_delayed_valid_REG_2; // @[CtrlBlock.scala 310:23 311:19]
  assign redirectGen_io_exuMispredict_2_bits_uop_cf_pd_isRVC = exuRedirect_delayed_bits_r2_uop_cf_pd_isRVC; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_2_bits_uop_cf_pd_brType = exuRedirect_delayed_bits_r2_uop_cf_pd_brType; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_2_bits_uop_cf_pd_isCall = exuRedirect_delayed_bits_r2_uop_cf_pd_isCall; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_2_bits_uop_cf_pd_isRet = exuRedirect_delayed_bits_r2_uop_cf_pd_isRet; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_2_bits_uop_ctrl_imm = exuRedirect_delayed_bits_r2_uop_ctrl_imm; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_2_bits_redirect_robIdx_flag = exuRedirect_delayed_bits_r2_redirect_robIdx_flag; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_2_bits_redirect_robIdx_value = exuRedirect_delayed_bits_r2_redirect_robIdx_value; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_2_bits_redirect_ftqIdx_flag = exuRedirect_delayed_bits_r2_redirect_ftqIdx_flag; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_2_bits_redirect_ftqIdx_value = exuRedirect_delayed_bits_r2_redirect_ftqIdx_value; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_2_bits_redirect_ftqOffset = exuRedirect_delayed_bits_r2_redirect_ftqOffset; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_2_bits_redirect_cfiUpdate_taken =
    exuRedirect_delayed_bits_r2_redirect_cfiUpdate_taken; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_2_bits_redirect_cfiUpdate_isMisPred =
    exuRedirect_delayed_bits_r2_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_3_valid = exuRedirect_delayed_valid_REG_3; // @[CtrlBlock.scala 310:23 311:19]
  assign redirectGen_io_exuMispredict_3_bits_uop_cf_pd_isRVC = exuRedirect_delayed_bits_r3_uop_cf_pd_isRVC; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_3_bits_uop_cf_pd_brType = exuRedirect_delayed_bits_r3_uop_cf_pd_brType; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_3_bits_uop_cf_pd_isCall = exuRedirect_delayed_bits_r3_uop_cf_pd_isCall; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_3_bits_uop_cf_pd_isRet = exuRedirect_delayed_bits_r3_uop_cf_pd_isRet; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_3_bits_uop_ctrl_imm = exuRedirect_delayed_bits_r3_uop_ctrl_imm; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_3_bits_redirect_robIdx_flag = exuRedirect_delayed_bits_r3_redirect_robIdx_flag; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_3_bits_redirect_robIdx_value = exuRedirect_delayed_bits_r3_redirect_robIdx_value; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_3_bits_redirect_ftqIdx_flag = exuRedirect_delayed_bits_r3_redirect_ftqIdx_flag; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_3_bits_redirect_ftqIdx_value = exuRedirect_delayed_bits_r3_redirect_ftqIdx_value; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_3_bits_redirect_ftqOffset = exuRedirect_delayed_bits_r3_redirect_ftqOffset; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_3_bits_redirect_cfiUpdate_taken =
    exuRedirect_delayed_bits_r3_redirect_cfiUpdate_taken; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_3_bits_redirect_cfiUpdate_isMisPred =
    exuRedirect_delayed_bits_r3_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_4_valid = exuRedirect_delayed_valid_REG_4; // @[CtrlBlock.scala 310:23 311:19]
  assign redirectGen_io_exuMispredict_4_bits_uop_cf_pd_isRVC = exuRedirect_delayed_bits_r4_uop_cf_pd_isRVC; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_4_bits_uop_cf_pd_brType = exuRedirect_delayed_bits_r4_uop_cf_pd_brType; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_4_bits_uop_cf_pd_isCall = exuRedirect_delayed_bits_r4_uop_cf_pd_isCall; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_4_bits_uop_cf_pd_isRet = exuRedirect_delayed_bits_r4_uop_cf_pd_isRet; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_4_bits_uop_ctrl_imm = exuRedirect_delayed_bits_r4_uop_ctrl_imm; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_4_bits_redirect_robIdx_flag = exuRedirect_delayed_bits_r4_redirect_robIdx_flag; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_4_bits_redirect_robIdx_value = exuRedirect_delayed_bits_r4_redirect_robIdx_value; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_4_bits_redirect_ftqIdx_flag = exuRedirect_delayed_bits_r4_redirect_ftqIdx_flag; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_4_bits_redirect_ftqIdx_value = exuRedirect_delayed_bits_r4_redirect_ftqIdx_value; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_4_bits_redirect_ftqOffset = exuRedirect_delayed_bits_r4_redirect_ftqOffset; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_4_bits_redirect_cfiUpdate_taken =
    exuRedirect_delayed_bits_r4_redirect_cfiUpdate_taken; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_exuMispredict_4_bits_redirect_cfiUpdate_isMisPred =
    exuRedirect_delayed_bits_r4_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 310:23 312:18]
  assign redirectGen_io_loadReplay_valid = loadReplay_valid_REG; // @[CtrlBlock.scala 315:24 316:20]
  assign redirectGen_io_loadReplay_bits_robIdx_flag = loadReplay_bits_rrobIdx_flag; // @[CtrlBlock.scala 315:24 320:19]
  assign redirectGen_io_loadReplay_bits_robIdx_value = loadReplay_bits_rrobIdx_value; // @[CtrlBlock.scala 315:24 320:19]
  assign redirectGen_io_loadReplay_bits_ftqIdx_flag = loadReplay_bits_rftqIdx_flag; // @[CtrlBlock.scala 315:24 320:19]
  assign redirectGen_io_loadReplay_bits_ftqIdx_value = loadReplay_bits_rftqIdx_value; // @[CtrlBlock.scala 315:24 320:19]
  assign redirectGen_io_loadReplay_bits_ftqOffset = loadReplay_bits_rftqOffset; // @[CtrlBlock.scala 315:24 320:19]
  assign redirectGen_io_loadReplay_bits_stFtqIdx_value = loadReplay_bits_rstFtqIdx_value; // @[CtrlBlock.scala 315:24 320:19]
  assign redirectGen_io_loadReplay_bits_stFtqOffset = loadReplay_bits_rstFtqOffset; // @[CtrlBlock.scala 315:24 320:19]
  assign redirectGen_io_flush = flushRedirect_valid_REG; // @[CtrlBlock.scala 296:27 297:23]
  assign redirectGen_io_memPredPcRead_data = io_frontend_fromFtq_pc_reads_7_data; // @[CtrlBlock.scala 322:40]
  assign redirectGen_io_for_frontend_redirect_gen_s1_real_pc = io_frontend_fromFtq_redirect_s1_real_pc; // @[CtrlBlock.scala 357:55]
  assign frontendFlushValid_delay_clock = clock;
  assign frontendFlushValid_delay_io_in = flushRedirect_valid_REG; // @[CtrlBlock.scala 296:27 297:23]
  assign pc_from_csr_delay_clock = clock;
  assign pc_from_csr_delay_io_in = rob_io_exception_valid; // @[Hold.scala 95:17]
  assign lfst_clock = clock;
  assign lfst_reset = reset;
  assign lfst_io_redirect_valid = lfst_io_redirect_REG_valid; // @[CtrlBlock.scala 398:20]
  assign lfst_io_redirect_bits_robIdx_flag = lfst_io_redirect_REG_bits_robIdx_flag; // @[CtrlBlock.scala 398:20]
  assign lfst_io_redirect_bits_robIdx_value = lfst_io_redirect_REG_bits_robIdx_value; // @[CtrlBlock.scala 398:20]
  assign lfst_io_redirect_bits_level = lfst_io_redirect_REG_bits_level; // @[CtrlBlock.scala 398:20]
  assign lfst_io_dispatch_req_0_valid = dispatch_io_lfst_req_0_valid; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_0_bits_isstore = dispatch_io_lfst_req_0_bits_isstore; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_0_bits_ssid = dispatch_io_lfst_req_0_bits_ssid; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_0_bits_robIdx_flag = dispatch_io_lfst_req_0_bits_robIdx_flag; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_0_bits_robIdx_value = dispatch_io_lfst_req_0_bits_robIdx_value; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_1_valid = dispatch_io_lfst_req_1_valid; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_1_bits_isstore = dispatch_io_lfst_req_1_bits_isstore; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_1_bits_ssid = dispatch_io_lfst_req_1_bits_ssid; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_1_bits_robIdx_flag = dispatch_io_lfst_req_1_bits_robIdx_flag; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_1_bits_robIdx_value = dispatch_io_lfst_req_1_bits_robIdx_value; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_2_valid = dispatch_io_lfst_req_2_valid; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_2_bits_isstore = dispatch_io_lfst_req_2_bits_isstore; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_2_bits_ssid = dispatch_io_lfst_req_2_bits_ssid; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_2_bits_robIdx_flag = dispatch_io_lfst_req_2_bits_robIdx_flag; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_2_bits_robIdx_value = dispatch_io_lfst_req_2_bits_robIdx_value; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_3_valid = dispatch_io_lfst_req_3_valid; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_3_bits_isstore = dispatch_io_lfst_req_3_bits_isstore; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_3_bits_ssid = dispatch_io_lfst_req_3_bits_ssid; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_3_bits_robIdx_flag = dispatch_io_lfst_req_3_bits_robIdx_flag; // @[CtrlBlock.scala 401:20]
  assign lfst_io_dispatch_req_3_bits_robIdx_value = dispatch_io_lfst_req_3_bits_robIdx_value; // @[CtrlBlock.scala 401:20]
  assign lfst_io_storeIssue_0_valid = REG_1_0_valid; // @[CtrlBlock.scala 399:22]
  assign lfst_io_storeIssue_0_bits_uop_cf_ssid = REG_1_0_bits_uop_cf_ssid; // @[CtrlBlock.scala 399:22]
  assign lfst_io_storeIssue_0_bits_uop_robIdx_value = REG_1_0_bits_uop_robIdx_value; // @[CtrlBlock.scala 399:22]
  assign lfst_io_storeIssue_1_valid = REG_1_1_valid; // @[CtrlBlock.scala 399:22]
  assign lfst_io_storeIssue_1_bits_uop_cf_ssid = REG_1_1_bits_uop_cf_ssid; // @[CtrlBlock.scala 399:22]
  assign lfst_io_storeIssue_1_bits_uop_robIdx_value = REG_1_1_bits_uop_robIdx_value; // @[CtrlBlock.scala 399:22]
  assign lfst_io_csrCtrl_lvpred_disable = lfst_io_csrCtrl_REG_lvpred_disable; // @[CtrlBlock.scala 400:19]
  assign lfst_io_csrCtrl_no_spec_load = lfst_io_csrCtrl_REG_no_spec_load; // @[CtrlBlock.scala 400:19]
  assign lfst_io_csrCtrl_storeset_wait_store = lfst_io_csrCtrl_REG_storeset_wait_store; // @[CtrlBlock.scala 400:19]
  assign pipelineConnect_clock = clock;
  assign pipelineConnect_reset = reset;
  assign pipelineConnect_io_in_valid = decode_io_out_0_valid; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_foldpc = decode_io_out_0_bits_cf_foldpc; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_exceptionVec_1 = decode_io_out_0_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_exceptionVec_2 = decode_io_out_0_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_exceptionVec_12 = decode_io_out_0_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_trigger_frontendHit_0 = decode_io_out_0_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_trigger_frontendHit_1 = decode_io_out_0_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_trigger_frontendHit_2 = decode_io_out_0_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_trigger_frontendHit_3 = decode_io_out_0_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_trigger_backendEn_0 = decode_io_out_0_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_trigger_backendEn_1 = decode_io_out_0_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_trigger_backendHit_0 = decode_io_out_0_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_trigger_backendHit_1 = decode_io_out_0_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_trigger_backendHit_2 = decode_io_out_0_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_trigger_backendHit_3 = decode_io_out_0_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_trigger_backendHit_4 = decode_io_out_0_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_trigger_backendHit_5 = decode_io_out_0_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_pd_isRVC = decode_io_out_0_bits_cf_pd_isRVC; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_pd_brType = decode_io_out_0_bits_cf_pd_brType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_pd_isCall = decode_io_out_0_bits_cf_pd_isCall; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_pd_isRet = decode_io_out_0_bits_cf_pd_isRet; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_pred_taken = decode_io_out_0_bits_cf_pred_taken; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_crossPageIPFFix = decode_io_out_0_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_ftqPtr_flag = decode_io_out_0_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_ftqPtr_value = decode_io_out_0_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_cf_ftqOffset = decode_io_out_0_bits_cf_ftqOffset; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_srcType_0 = decode_io_out_0_bits_ctrl_srcType_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_srcType_1 = decode_io_out_0_bits_ctrl_srcType_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_srcType_2 = decode_io_out_0_bits_ctrl_srcType_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_lsrc_0 = decode_io_out_0_bits_ctrl_lsrc_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_lsrc_1 = decode_io_out_0_bits_ctrl_lsrc_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_lsrc_2 = decode_io_out_0_bits_ctrl_lsrc_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_ldest = decode_io_out_0_bits_ctrl_ldest; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_fuType = decode_io_out_0_bits_ctrl_fuType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_fuOpType = decode_io_out_0_bits_ctrl_fuOpType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_rfWen = decode_io_out_0_bits_ctrl_rfWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_fpWen = decode_io_out_0_bits_ctrl_fpWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_isRVCORETrap = decode_io_out_0_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_noSpecExec = decode_io_out_0_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_blockBackward = decode_io_out_0_bits_ctrl_blockBackward; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_flushPipe = decode_io_out_0_bits_ctrl_flushPipe; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_selImm = decode_io_out_0_bits_ctrl_selImm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_imm = decode_io_out_0_bits_ctrl_imm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_commitType = decode_io_out_0_bits_ctrl_commitType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_fpu_isAddSub = decode_io_out_0_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_fpu_typeTagIn = decode_io_out_0_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_fpu_typeTagOut = decode_io_out_0_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_fpu_fromInt = decode_io_out_0_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_fpu_wflags = decode_io_out_0_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_fpu_fpWen = decode_io_out_0_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_fpu_fmaCmd = decode_io_out_0_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_fpu_div = decode_io_out_0_bits_ctrl_fpu_div; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_fpu_sqrt = decode_io_out_0_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_fpu_fcvt = decode_io_out_0_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_fpu_typ = decode_io_out_0_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_fpu_fmt = decode_io_out_0_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_fpu_ren3 = decode_io_out_0_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_fpu_rm = decode_io_out_0_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_in_bits_ctrl_isMove = decode_io_out_0_bits_ctrl_isMove; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_io_out_ready = rename_io_in_0_ready; // @[PipelineConnect.scala 56:11]
  assign pipelineConnect_io_rightOutFire = rename_io_in_0_ready; // @[PipelineConnect.scala 54:37]
  assign pipelineConnect_io_isFlush = stage2Redirect_valid | pendingRedirect; // @[CtrlBlock.scala 424:28]
  assign pipelineConnect_1_clock = clock;
  assign pipelineConnect_1_reset = reset;
  assign pipelineConnect_1_io_in_valid = decode_io_out_1_valid; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_foldpc = decode_io_out_1_bits_cf_foldpc; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_exceptionVec_1 = decode_io_out_1_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_exceptionVec_2 = decode_io_out_1_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_exceptionVec_12 = decode_io_out_1_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_trigger_frontendHit_0 = decode_io_out_1_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_trigger_frontendHit_1 = decode_io_out_1_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_trigger_frontendHit_2 = decode_io_out_1_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_trigger_frontendHit_3 = decode_io_out_1_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_trigger_backendEn_0 = decode_io_out_1_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_trigger_backendEn_1 = decode_io_out_1_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_trigger_backendHit_0 = decode_io_out_1_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_trigger_backendHit_1 = decode_io_out_1_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_trigger_backendHit_2 = decode_io_out_1_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_trigger_backendHit_3 = decode_io_out_1_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_trigger_backendHit_4 = decode_io_out_1_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_trigger_backendHit_5 = decode_io_out_1_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_pd_isRVC = decode_io_out_1_bits_cf_pd_isRVC; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_pd_brType = decode_io_out_1_bits_cf_pd_brType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_pd_isCall = decode_io_out_1_bits_cf_pd_isCall; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_pd_isRet = decode_io_out_1_bits_cf_pd_isRet; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_pred_taken = decode_io_out_1_bits_cf_pred_taken; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_crossPageIPFFix = decode_io_out_1_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_ftqPtr_flag = decode_io_out_1_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_ftqPtr_value = decode_io_out_1_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_cf_ftqOffset = decode_io_out_1_bits_cf_ftqOffset; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_srcType_0 = decode_io_out_1_bits_ctrl_srcType_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_srcType_1 = decode_io_out_1_bits_ctrl_srcType_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_srcType_2 = decode_io_out_1_bits_ctrl_srcType_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_lsrc_0 = decode_io_out_1_bits_ctrl_lsrc_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_lsrc_1 = decode_io_out_1_bits_ctrl_lsrc_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_lsrc_2 = decode_io_out_1_bits_ctrl_lsrc_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_ldest = decode_io_out_1_bits_ctrl_ldest; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_fuType = decode_io_out_1_bits_ctrl_fuType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_fuOpType = decode_io_out_1_bits_ctrl_fuOpType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_rfWen = decode_io_out_1_bits_ctrl_rfWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_fpWen = decode_io_out_1_bits_ctrl_fpWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_isRVCORETrap = decode_io_out_1_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_noSpecExec = decode_io_out_1_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_blockBackward = decode_io_out_1_bits_ctrl_blockBackward; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_flushPipe = decode_io_out_1_bits_ctrl_flushPipe; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_selImm = decode_io_out_1_bits_ctrl_selImm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_imm = decode_io_out_1_bits_ctrl_imm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_commitType = decode_io_out_1_bits_ctrl_commitType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_fpu_isAddSub = decode_io_out_1_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_fpu_typeTagIn = decode_io_out_1_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_fpu_typeTagOut = decode_io_out_1_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_fpu_fromInt = decode_io_out_1_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_fpu_wflags = decode_io_out_1_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_fpu_fpWen = decode_io_out_1_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_fpu_fmaCmd = decode_io_out_1_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_fpu_div = decode_io_out_1_bits_ctrl_fpu_div; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_fpu_sqrt = decode_io_out_1_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_fpu_fcvt = decode_io_out_1_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_fpu_typ = decode_io_out_1_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_fpu_fmt = decode_io_out_1_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_fpu_ren3 = decode_io_out_1_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_fpu_rm = decode_io_out_1_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_in_bits_ctrl_isMove = decode_io_out_1_bits_ctrl_isMove; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_1_io_out_ready = rename_io_in_1_ready; // @[PipelineConnect.scala 56:11]
  assign pipelineConnect_1_io_rightOutFire = rename_io_in_1_ready; // @[PipelineConnect.scala 54:37]
  assign pipelineConnect_1_io_isFlush = stage2Redirect_valid | pendingRedirect; // @[CtrlBlock.scala 424:28]
  assign pipelineConnect_2_clock = clock;
  assign pipelineConnect_2_reset = reset;
  assign pipelineConnect_2_io_in_valid = decode_io_out_2_valid; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_foldpc = decode_io_out_2_bits_cf_foldpc; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_exceptionVec_1 = decode_io_out_2_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_exceptionVec_2 = decode_io_out_2_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_exceptionVec_12 = decode_io_out_2_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_trigger_frontendHit_0 = decode_io_out_2_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_trigger_frontendHit_1 = decode_io_out_2_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_trigger_frontendHit_2 = decode_io_out_2_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_trigger_frontendHit_3 = decode_io_out_2_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_trigger_backendEn_0 = decode_io_out_2_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_trigger_backendEn_1 = decode_io_out_2_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_trigger_backendHit_0 = decode_io_out_2_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_trigger_backendHit_1 = decode_io_out_2_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_trigger_backendHit_2 = decode_io_out_2_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_trigger_backendHit_3 = decode_io_out_2_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_trigger_backendHit_4 = decode_io_out_2_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_trigger_backendHit_5 = decode_io_out_2_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_pd_isRVC = decode_io_out_2_bits_cf_pd_isRVC; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_pd_brType = decode_io_out_2_bits_cf_pd_brType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_pd_isCall = decode_io_out_2_bits_cf_pd_isCall; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_pd_isRet = decode_io_out_2_bits_cf_pd_isRet; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_pred_taken = decode_io_out_2_bits_cf_pred_taken; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_crossPageIPFFix = decode_io_out_2_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_ftqPtr_flag = decode_io_out_2_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_ftqPtr_value = decode_io_out_2_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_cf_ftqOffset = decode_io_out_2_bits_cf_ftqOffset; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_srcType_0 = decode_io_out_2_bits_ctrl_srcType_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_srcType_1 = decode_io_out_2_bits_ctrl_srcType_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_srcType_2 = decode_io_out_2_bits_ctrl_srcType_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_lsrc_0 = decode_io_out_2_bits_ctrl_lsrc_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_lsrc_1 = decode_io_out_2_bits_ctrl_lsrc_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_lsrc_2 = decode_io_out_2_bits_ctrl_lsrc_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_ldest = decode_io_out_2_bits_ctrl_ldest; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_fuType = decode_io_out_2_bits_ctrl_fuType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_fuOpType = decode_io_out_2_bits_ctrl_fuOpType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_rfWen = decode_io_out_2_bits_ctrl_rfWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_fpWen = decode_io_out_2_bits_ctrl_fpWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_isRVCORETrap = decode_io_out_2_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_noSpecExec = decode_io_out_2_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_blockBackward = decode_io_out_2_bits_ctrl_blockBackward; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_flushPipe = decode_io_out_2_bits_ctrl_flushPipe; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_selImm = decode_io_out_2_bits_ctrl_selImm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_imm = decode_io_out_2_bits_ctrl_imm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_commitType = decode_io_out_2_bits_ctrl_commitType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_fpu_isAddSub = decode_io_out_2_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_fpu_typeTagIn = decode_io_out_2_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_fpu_typeTagOut = decode_io_out_2_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_fpu_fromInt = decode_io_out_2_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_fpu_wflags = decode_io_out_2_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_fpu_fpWen = decode_io_out_2_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_fpu_fmaCmd = decode_io_out_2_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_fpu_div = decode_io_out_2_bits_ctrl_fpu_div; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_fpu_sqrt = decode_io_out_2_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_fpu_fcvt = decode_io_out_2_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_fpu_typ = decode_io_out_2_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_fpu_fmt = decode_io_out_2_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_fpu_ren3 = decode_io_out_2_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_fpu_rm = decode_io_out_2_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_in_bits_ctrl_isMove = decode_io_out_2_bits_ctrl_isMove; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_2_io_out_ready = rename_io_in_2_ready; // @[PipelineConnect.scala 56:11]
  assign pipelineConnect_2_io_rightOutFire = rename_io_in_2_ready; // @[PipelineConnect.scala 54:37]
  assign pipelineConnect_2_io_isFlush = stage2Redirect_valid | pendingRedirect; // @[CtrlBlock.scala 424:28]
  assign pipelineConnect_3_clock = clock;
  assign pipelineConnect_3_reset = reset;
  assign pipelineConnect_3_io_in_valid = decode_io_out_3_valid; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_foldpc = decode_io_out_3_bits_cf_foldpc; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_exceptionVec_1 = decode_io_out_3_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_exceptionVec_2 = decode_io_out_3_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_exceptionVec_12 = decode_io_out_3_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_trigger_frontendHit_0 = decode_io_out_3_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_trigger_frontendHit_1 = decode_io_out_3_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_trigger_frontendHit_2 = decode_io_out_3_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_trigger_frontendHit_3 = decode_io_out_3_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_trigger_backendEn_0 = decode_io_out_3_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_trigger_backendEn_1 = decode_io_out_3_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_trigger_backendHit_0 = decode_io_out_3_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_trigger_backendHit_1 = decode_io_out_3_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_trigger_backendHit_2 = decode_io_out_3_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_trigger_backendHit_3 = decode_io_out_3_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_trigger_backendHit_4 = decode_io_out_3_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_trigger_backendHit_5 = decode_io_out_3_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_pd_isRVC = decode_io_out_3_bits_cf_pd_isRVC; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_pd_brType = decode_io_out_3_bits_cf_pd_brType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_pd_isCall = decode_io_out_3_bits_cf_pd_isCall; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_pd_isRet = decode_io_out_3_bits_cf_pd_isRet; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_pred_taken = decode_io_out_3_bits_cf_pred_taken; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_crossPageIPFFix = decode_io_out_3_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_ftqPtr_flag = decode_io_out_3_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_ftqPtr_value = decode_io_out_3_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_cf_ftqOffset = decode_io_out_3_bits_cf_ftqOffset; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_srcType_0 = decode_io_out_3_bits_ctrl_srcType_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_srcType_1 = decode_io_out_3_bits_ctrl_srcType_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_srcType_2 = decode_io_out_3_bits_ctrl_srcType_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_lsrc_0 = decode_io_out_3_bits_ctrl_lsrc_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_lsrc_1 = decode_io_out_3_bits_ctrl_lsrc_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_lsrc_2 = decode_io_out_3_bits_ctrl_lsrc_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_ldest = decode_io_out_3_bits_ctrl_ldest; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_fuType = decode_io_out_3_bits_ctrl_fuType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_fuOpType = decode_io_out_3_bits_ctrl_fuOpType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_rfWen = decode_io_out_3_bits_ctrl_rfWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_fpWen = decode_io_out_3_bits_ctrl_fpWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_isRVCORETrap = decode_io_out_3_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_noSpecExec = decode_io_out_3_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_blockBackward = decode_io_out_3_bits_ctrl_blockBackward; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_flushPipe = decode_io_out_3_bits_ctrl_flushPipe; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_selImm = decode_io_out_3_bits_ctrl_selImm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_imm = decode_io_out_3_bits_ctrl_imm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_commitType = 3'h0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_fpu_isAddSub = decode_io_out_3_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_fpu_typeTagIn = decode_io_out_3_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_fpu_typeTagOut = decode_io_out_3_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_fpu_fromInt = decode_io_out_3_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_fpu_wflags = decode_io_out_3_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_fpu_fpWen = decode_io_out_3_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_fpu_fmaCmd = decode_io_out_3_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_fpu_div = decode_io_out_3_bits_ctrl_fpu_div; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_fpu_sqrt = decode_io_out_3_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_fpu_fcvt = decode_io_out_3_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_fpu_typ = decode_io_out_3_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_fpu_fmt = decode_io_out_3_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_fpu_ren3 = decode_io_out_3_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_fpu_rm = decode_io_out_3_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_in_bits_ctrl_isMove = decode_io_out_3_bits_ctrl_isMove; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_3_io_out_ready = rename_io_in_3_ready; // @[PipelineConnect.scala 56:11]
  assign pipelineConnect_3_io_rightOutFire = rename_io_in_3_ready; // @[PipelineConnect.scala 54:37]
  assign pipelineConnect_3_io_isFlush = stage2Redirect_valid | pendingRedirect; // @[CtrlBlock.scala 424:28]
  assign pipelineConnect_4_clock = clock;
  assign pipelineConnect_4_reset = reset;
  assign pipelineConnect_4_io_in_valid = rename_io_out_0_valid; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_exceptionVec_1 = rename_io_out_0_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_exceptionVec_2 = rename_io_out_0_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_exceptionVec_12 = rename_io_out_0_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_trigger_frontendHit_0 = rename_io_out_0_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_trigger_frontendHit_1 = rename_io_out_0_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_trigger_frontendHit_2 = rename_io_out_0_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_trigger_frontendHit_3 = rename_io_out_0_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_trigger_backendEn_0 = rename_io_out_0_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_trigger_backendEn_1 = rename_io_out_0_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_trigger_backendHit_0 = rename_io_out_0_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_trigger_backendHit_1 = rename_io_out_0_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_trigger_backendHit_2 = rename_io_out_0_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_trigger_backendHit_3 = rename_io_out_0_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_trigger_backendHit_4 = rename_io_out_0_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_trigger_backendHit_5 = rename_io_out_0_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_pd_isRVC = rename_io_out_0_bits_cf_pd_isRVC; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_pd_brType = rename_io_out_0_bits_cf_pd_brType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_pd_isCall = rename_io_out_0_bits_cf_pd_isCall; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_pd_isRet = rename_io_out_0_bits_cf_pd_isRet; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_pred_taken = rename_io_out_0_bits_cf_pred_taken; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_crossPageIPFFix = rename_io_out_0_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_storeSetHit = rename_io_out_0_bits_cf_storeSetHit; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_loadWaitStrict = rename_io_out_0_bits_cf_loadWaitStrict; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_ssid = rename_io_out_0_bits_cf_ssid; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_ftqPtr_flag = rename_io_out_0_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_ftqPtr_value = rename_io_out_0_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_cf_ftqOffset = rename_io_out_0_bits_cf_ftqOffset; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_srcType_0 = rename_io_out_0_bits_ctrl_srcType_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_srcType_1 = rename_io_out_0_bits_ctrl_srcType_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_srcType_2 = rename_io_out_0_bits_ctrl_srcType_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_ldest = rename_io_out_0_bits_ctrl_ldest; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_fuType = rename_io_out_0_bits_ctrl_fuType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_fuOpType = rename_io_out_0_bits_ctrl_fuOpType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_rfWen = rename_io_out_0_bits_ctrl_rfWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_fpWen = rename_io_out_0_bits_ctrl_fpWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_isRVCORETrap = rename_io_out_0_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_noSpecExec = rename_io_out_0_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_blockBackward = rename_io_out_0_bits_ctrl_blockBackward; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_flushPipe = rename_io_out_0_bits_ctrl_flushPipe; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_selImm = rename_io_out_0_bits_ctrl_selImm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_imm = rename_io_out_0_bits_ctrl_imm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_commitType = rename_io_out_0_bits_ctrl_commitType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_fpu_isAddSub = rename_io_out_0_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_fpu_typeTagIn = rename_io_out_0_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_fpu_typeTagOut = rename_io_out_0_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_fpu_fromInt = rename_io_out_0_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_fpu_wflags = rename_io_out_0_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_fpu_fpWen = rename_io_out_0_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_fpu_fmaCmd = rename_io_out_0_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_fpu_div = rename_io_out_0_bits_ctrl_fpu_div; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_fpu_sqrt = rename_io_out_0_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_fpu_fcvt = rename_io_out_0_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_fpu_typ = rename_io_out_0_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_fpu_fmt = rename_io_out_0_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_fpu_ren3 = rename_io_out_0_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_fpu_rm = rename_io_out_0_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_ctrl_isMove = rename_io_out_0_bits_ctrl_isMove; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_psrc_0 = rename_io_out_0_bits_psrc_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_psrc_1 = rename_io_out_0_bits_psrc_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_psrc_2 = rename_io_out_0_bits_psrc_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_pdest = rename_io_out_0_bits_pdest; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_old_pdest = rename_io_out_0_bits_old_pdest; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_robIdx_flag = rename_io_out_0_bits_robIdx_flag; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_robIdx_value = rename_io_out_0_bits_robIdx_value; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_in_bits_eliminatedMove = rename_io_out_0_bits_eliminatedMove; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_4_io_out_ready = dispatch_io_fromRename_0_ready; // @[PipelineConnect.scala 56:11]
  assign pipelineConnect_4_io_rightOutFire = dispatch_io_recv_0; // @[PipelineConnect.scala 54:37]
  assign pipelineConnect_4_io_isFlush = flushRedirect_valid_REG ? flushRedirect_valid_REG :
    redirectGen_io_stage2Redirect_valid; // @[CtrlBlock.scala 304:27]
  assign pipelineConnect_5_clock = clock;
  assign pipelineConnect_5_reset = reset;
  assign pipelineConnect_5_io_in_valid = rename_io_out_1_valid; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_exceptionVec_1 = rename_io_out_1_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_exceptionVec_2 = rename_io_out_1_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_exceptionVec_12 = rename_io_out_1_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_trigger_frontendHit_0 = rename_io_out_1_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_trigger_frontendHit_1 = rename_io_out_1_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_trigger_frontendHit_2 = rename_io_out_1_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_trigger_frontendHit_3 = rename_io_out_1_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_trigger_backendEn_0 = rename_io_out_1_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_trigger_backendEn_1 = rename_io_out_1_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_trigger_backendHit_0 = rename_io_out_1_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_trigger_backendHit_1 = rename_io_out_1_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_trigger_backendHit_2 = rename_io_out_1_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_trigger_backendHit_3 = rename_io_out_1_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_trigger_backendHit_4 = rename_io_out_1_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_trigger_backendHit_5 = rename_io_out_1_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_pd_isRVC = rename_io_out_1_bits_cf_pd_isRVC; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_pd_brType = rename_io_out_1_bits_cf_pd_brType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_pd_isCall = rename_io_out_1_bits_cf_pd_isCall; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_pd_isRet = rename_io_out_1_bits_cf_pd_isRet; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_pred_taken = rename_io_out_1_bits_cf_pred_taken; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_crossPageIPFFix = rename_io_out_1_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_storeSetHit = rename_io_out_1_bits_cf_storeSetHit; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_loadWaitStrict = rename_io_out_1_bits_cf_loadWaitStrict; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_ssid = rename_io_out_1_bits_cf_ssid; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_ftqPtr_flag = rename_io_out_1_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_ftqPtr_value = rename_io_out_1_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_cf_ftqOffset = rename_io_out_1_bits_cf_ftqOffset; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_srcType_0 = rename_io_out_1_bits_ctrl_srcType_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_srcType_1 = rename_io_out_1_bits_ctrl_srcType_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_srcType_2 = rename_io_out_1_bits_ctrl_srcType_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_ldest = rename_io_out_1_bits_ctrl_ldest; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_fuType = rename_io_out_1_bits_ctrl_fuType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_fuOpType = rename_io_out_1_bits_ctrl_fuOpType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_rfWen = rename_io_out_1_bits_ctrl_rfWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_fpWen = rename_io_out_1_bits_ctrl_fpWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_isRVCORETrap = rename_io_out_1_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_noSpecExec = rename_io_out_1_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_blockBackward = rename_io_out_1_bits_ctrl_blockBackward; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_flushPipe = rename_io_out_1_bits_ctrl_flushPipe; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_selImm = rename_io_out_1_bits_ctrl_selImm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_imm = rename_io_out_1_bits_ctrl_imm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_commitType = rename_io_out_1_bits_ctrl_commitType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_fpu_isAddSub = rename_io_out_1_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_fpu_typeTagIn = rename_io_out_1_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_fpu_typeTagOut = rename_io_out_1_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_fpu_fromInt = rename_io_out_1_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_fpu_wflags = rename_io_out_1_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_fpu_fpWen = rename_io_out_1_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_fpu_fmaCmd = rename_io_out_1_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_fpu_div = rename_io_out_1_bits_ctrl_fpu_div; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_fpu_sqrt = rename_io_out_1_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_fpu_fcvt = rename_io_out_1_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_fpu_typ = rename_io_out_1_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_fpu_fmt = rename_io_out_1_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_fpu_ren3 = rename_io_out_1_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_fpu_rm = rename_io_out_1_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_ctrl_isMove = rename_io_out_1_bits_ctrl_isMove; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_psrc_0 = rename_io_out_1_bits_psrc_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_psrc_1 = rename_io_out_1_bits_psrc_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_psrc_2 = rename_io_out_1_bits_psrc_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_pdest = rename_io_out_1_bits_pdest; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_old_pdest = rename_io_out_1_bits_old_pdest; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_robIdx_flag = rename_io_out_1_bits_robIdx_flag; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_robIdx_value = rename_io_out_1_bits_robIdx_value; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_in_bits_eliminatedMove = rename_io_out_1_bits_eliminatedMove; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_5_io_out_ready = dispatch_io_fromRename_1_ready; // @[PipelineConnect.scala 56:11]
  assign pipelineConnect_5_io_rightOutFire = dispatch_io_recv_1; // @[PipelineConnect.scala 54:37]
  assign pipelineConnect_5_io_isFlush = flushRedirect_valid_REG ? flushRedirect_valid_REG :
    redirectGen_io_stage2Redirect_valid; // @[CtrlBlock.scala 304:27]
  assign pipelineConnect_6_clock = clock;
  assign pipelineConnect_6_reset = reset;
  assign pipelineConnect_6_io_in_valid = rename_io_out_2_valid; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_exceptionVec_1 = rename_io_out_2_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_exceptionVec_2 = rename_io_out_2_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_exceptionVec_12 = rename_io_out_2_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_trigger_frontendHit_0 = rename_io_out_2_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_trigger_frontendHit_1 = rename_io_out_2_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_trigger_frontendHit_2 = rename_io_out_2_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_trigger_frontendHit_3 = rename_io_out_2_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_trigger_backendEn_0 = rename_io_out_2_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_trigger_backendEn_1 = rename_io_out_2_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_trigger_backendHit_0 = rename_io_out_2_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_trigger_backendHit_1 = rename_io_out_2_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_trigger_backendHit_2 = rename_io_out_2_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_trigger_backendHit_3 = rename_io_out_2_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_trigger_backendHit_4 = rename_io_out_2_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_trigger_backendHit_5 = rename_io_out_2_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_pd_isRVC = rename_io_out_2_bits_cf_pd_isRVC; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_pd_brType = rename_io_out_2_bits_cf_pd_brType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_pd_isCall = rename_io_out_2_bits_cf_pd_isCall; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_pd_isRet = rename_io_out_2_bits_cf_pd_isRet; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_pred_taken = rename_io_out_2_bits_cf_pred_taken; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_crossPageIPFFix = rename_io_out_2_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_storeSetHit = rename_io_out_2_bits_cf_storeSetHit; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_loadWaitStrict = rename_io_out_2_bits_cf_loadWaitStrict; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_ssid = rename_io_out_2_bits_cf_ssid; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_ftqPtr_flag = rename_io_out_2_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_ftqPtr_value = rename_io_out_2_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_cf_ftqOffset = rename_io_out_2_bits_cf_ftqOffset; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_srcType_0 = rename_io_out_2_bits_ctrl_srcType_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_srcType_1 = rename_io_out_2_bits_ctrl_srcType_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_srcType_2 = rename_io_out_2_bits_ctrl_srcType_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_ldest = rename_io_out_2_bits_ctrl_ldest; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_fuType = rename_io_out_2_bits_ctrl_fuType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_fuOpType = rename_io_out_2_bits_ctrl_fuOpType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_rfWen = rename_io_out_2_bits_ctrl_rfWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_fpWen = rename_io_out_2_bits_ctrl_fpWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_isRVCORETrap = rename_io_out_2_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_noSpecExec = rename_io_out_2_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_blockBackward = rename_io_out_2_bits_ctrl_blockBackward; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_flushPipe = rename_io_out_2_bits_ctrl_flushPipe; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_selImm = rename_io_out_2_bits_ctrl_selImm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_imm = rename_io_out_2_bits_ctrl_imm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_commitType = rename_io_out_2_bits_ctrl_commitType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_fpu_isAddSub = rename_io_out_2_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_fpu_typeTagIn = rename_io_out_2_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_fpu_typeTagOut = rename_io_out_2_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_fpu_fromInt = rename_io_out_2_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_fpu_wflags = rename_io_out_2_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_fpu_fpWen = rename_io_out_2_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_fpu_fmaCmd = rename_io_out_2_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_fpu_div = rename_io_out_2_bits_ctrl_fpu_div; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_fpu_sqrt = rename_io_out_2_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_fpu_fcvt = rename_io_out_2_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_fpu_typ = rename_io_out_2_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_fpu_fmt = rename_io_out_2_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_fpu_ren3 = rename_io_out_2_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_fpu_rm = rename_io_out_2_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_ctrl_isMove = rename_io_out_2_bits_ctrl_isMove; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_psrc_0 = rename_io_out_2_bits_psrc_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_psrc_1 = rename_io_out_2_bits_psrc_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_psrc_2 = rename_io_out_2_bits_psrc_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_pdest = rename_io_out_2_bits_pdest; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_old_pdest = rename_io_out_2_bits_old_pdest; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_robIdx_flag = rename_io_out_2_bits_robIdx_flag; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_robIdx_value = rename_io_out_2_bits_robIdx_value; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_in_bits_eliminatedMove = rename_io_out_2_bits_eliminatedMove; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_6_io_out_ready = dispatch_io_fromRename_2_ready; // @[PipelineConnect.scala 56:11]
  assign pipelineConnect_6_io_rightOutFire = dispatch_io_recv_2; // @[PipelineConnect.scala 54:37]
  assign pipelineConnect_6_io_isFlush = flushRedirect_valid_REG ? flushRedirect_valid_REG :
    redirectGen_io_stage2Redirect_valid; // @[CtrlBlock.scala 304:27]
  assign pipelineConnect_7_clock = clock;
  assign pipelineConnect_7_reset = reset;
  assign pipelineConnect_7_io_in_valid = rename_io_out_3_valid; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_exceptionVec_1 = rename_io_out_3_bits_cf_exceptionVec_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_exceptionVec_2 = rename_io_out_3_bits_cf_exceptionVec_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_exceptionVec_12 = rename_io_out_3_bits_cf_exceptionVec_12; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_trigger_frontendHit_0 = rename_io_out_3_bits_cf_trigger_frontendHit_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_trigger_frontendHit_1 = rename_io_out_3_bits_cf_trigger_frontendHit_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_trigger_frontendHit_2 = rename_io_out_3_bits_cf_trigger_frontendHit_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_trigger_frontendHit_3 = rename_io_out_3_bits_cf_trigger_frontendHit_3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_trigger_backendEn_0 = rename_io_out_3_bits_cf_trigger_backendEn_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_trigger_backendEn_1 = rename_io_out_3_bits_cf_trigger_backendEn_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_trigger_backendHit_0 = rename_io_out_3_bits_cf_trigger_backendHit_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_trigger_backendHit_1 = rename_io_out_3_bits_cf_trigger_backendHit_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_trigger_backendHit_2 = rename_io_out_3_bits_cf_trigger_backendHit_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_trigger_backendHit_3 = rename_io_out_3_bits_cf_trigger_backendHit_3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_trigger_backendHit_4 = rename_io_out_3_bits_cf_trigger_backendHit_4; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_trigger_backendHit_5 = rename_io_out_3_bits_cf_trigger_backendHit_5; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_pd_isRVC = rename_io_out_3_bits_cf_pd_isRVC; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_pd_brType = rename_io_out_3_bits_cf_pd_brType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_pd_isCall = rename_io_out_3_bits_cf_pd_isCall; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_pd_isRet = rename_io_out_3_bits_cf_pd_isRet; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_pred_taken = rename_io_out_3_bits_cf_pred_taken; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_crossPageIPFFix = rename_io_out_3_bits_cf_crossPageIPFFix; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_storeSetHit = rename_io_out_3_bits_cf_storeSetHit; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_loadWaitStrict = rename_io_out_3_bits_cf_loadWaitStrict; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_ssid = rename_io_out_3_bits_cf_ssid; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_ftqPtr_flag = rename_io_out_3_bits_cf_ftqPtr_flag; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_ftqPtr_value = rename_io_out_3_bits_cf_ftqPtr_value; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_cf_ftqOffset = rename_io_out_3_bits_cf_ftqOffset; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_srcType_0 = rename_io_out_3_bits_ctrl_srcType_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_srcType_1 = rename_io_out_3_bits_ctrl_srcType_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_srcType_2 = rename_io_out_3_bits_ctrl_srcType_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_ldest = rename_io_out_3_bits_ctrl_ldest; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_fuType = rename_io_out_3_bits_ctrl_fuType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_fuOpType = rename_io_out_3_bits_ctrl_fuOpType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_rfWen = rename_io_out_3_bits_ctrl_rfWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_fpWen = rename_io_out_3_bits_ctrl_fpWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_isRVCORETrap = rename_io_out_3_bits_ctrl_isRVCORETrap; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_noSpecExec = rename_io_out_3_bits_ctrl_noSpecExec; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_blockBackward = rename_io_out_3_bits_ctrl_blockBackward; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_flushPipe = rename_io_out_3_bits_ctrl_flushPipe; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_selImm = rename_io_out_3_bits_ctrl_selImm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_imm = rename_io_out_3_bits_ctrl_imm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_commitType = rename_io_out_3_bits_ctrl_commitType; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_fpu_isAddSub = rename_io_out_3_bits_ctrl_fpu_isAddSub; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_fpu_typeTagIn = rename_io_out_3_bits_ctrl_fpu_typeTagIn; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_fpu_typeTagOut = rename_io_out_3_bits_ctrl_fpu_typeTagOut; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_fpu_fromInt = rename_io_out_3_bits_ctrl_fpu_fromInt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_fpu_wflags = rename_io_out_3_bits_ctrl_fpu_wflags; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_fpu_fpWen = rename_io_out_3_bits_ctrl_fpu_fpWen; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_fpu_fmaCmd = rename_io_out_3_bits_ctrl_fpu_fmaCmd; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_fpu_div = rename_io_out_3_bits_ctrl_fpu_div; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_fpu_sqrt = rename_io_out_3_bits_ctrl_fpu_sqrt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_fpu_fcvt = rename_io_out_3_bits_ctrl_fpu_fcvt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_fpu_typ = rename_io_out_3_bits_ctrl_fpu_typ; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_fpu_fmt = rename_io_out_3_bits_ctrl_fpu_fmt; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_fpu_ren3 = rename_io_out_3_bits_ctrl_fpu_ren3; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_fpu_rm = rename_io_out_3_bits_ctrl_fpu_rm; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_ctrl_isMove = rename_io_out_3_bits_ctrl_isMove; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_psrc_0 = rename_io_out_3_bits_psrc_0; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_psrc_1 = rename_io_out_3_bits_psrc_1; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_psrc_2 = rename_io_out_3_bits_psrc_2; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_pdest = rename_io_out_3_bits_pdest; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_old_pdest = rename_io_out_3_bits_old_pdest; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_robIdx_flag = rename_io_out_3_bits_robIdx_flag; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_robIdx_value = rename_io_out_3_bits_robIdx_value; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_in_bits_eliminatedMove = rename_io_out_3_bits_eliminatedMove; // @[PipelineConnect.scala 52:27]
  assign pipelineConnect_7_io_out_ready = dispatch_io_fromRename_3_ready; // @[PipelineConnect.scala 56:11]
  assign pipelineConnect_7_io_rightOutFire = dispatch_io_recv_3; // @[PipelineConnect.scala 54:37]
  assign pipelineConnect_7_io_isFlush = flushRedirect_valid_REG ? flushRedirect_valid_REG :
    redirectGen_io_stage2Redirect_valid; // @[CtrlBlock.scala 304:27]
  assign io_cpu_halt_delay_clock = clock;
  assign io_cpu_halt_delay_io_in = rob_io_cpu_halt; // @[Hold.scala 95:17]
  assign pfevent_clock = clock;
  assign pfevent_reset = reset;
  assign pfevent_io_distribute_csr_wvalid = pfevent_io_distribute_csr_REG_wvalid; // @[CtrlBlock.scala 482:29]
  assign pfevent_io_distribute_csr_waddr = pfevent_io_distribute_csr_REG_waddr; // @[CtrlBlock.scala 482:29]
  assign pfevent_io_distribute_csr_wdata = pfevent_io_distribute_csr_REG_wdata; // @[CtrlBlock.scala 482:29]
  assign hpm_clock = clock;
  assign hpm_io_hpm_event_0 = pfevent_io_hpmevent_8; // @[PerfCounterUtils.scala 253:22]
  assign hpm_io_hpm_event_1 = pfevent_io_hpmevent_9; // @[PerfCounterUtils.scala 253:22]
  assign hpm_io_hpm_event_2 = pfevent_io_hpmevent_10; // @[PerfCounterUtils.scala 253:22]
  assign hpm_io_hpm_event_3 = pfevent_io_hpmevent_11; // @[PerfCounterUtils.scala 253:22]
  assign hpm_io_hpm_event_4 = pfevent_io_hpmevent_12; // @[PerfCounterUtils.scala 253:22]
  assign hpm_io_hpm_event_5 = pfevent_io_hpmevent_13; // @[PerfCounterUtils.scala 253:22]
  assign hpm_io_hpm_event_6 = pfevent_io_hpmevent_14; // @[PerfCounterUtils.scala 253:22]
  assign hpm_io_hpm_event_7 = pfevent_io_hpmevent_15; // @[PerfCounterUtils.scala 253:22]
  assign hpm_io_events_sets_0_value = decode_io_perf_0_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_1_value = decode_io_perf_1_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_2_value = decode_io_perf_2_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_3_value = decode_io_perf_3_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_4_value = rename_io_perf_0_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_5_value = rename_io_perf_1_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_6_value = rename_io_perf_2_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_7_value = rename_io_perf_3_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_8_value = rename_io_perf_4_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_9_value = rename_io_perf_5_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_10_value = rename_io_perf_6_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_11_value = rename_io_perf_7_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_12_value = rename_io_perf_8_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_13_value = rename_io_perf_9_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_14_value = rename_io_perf_10_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_15_value = rename_io_perf_11_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_16_value = rename_io_perf_12_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_17_value = rename_io_perf_13_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_18_value = dispatch_io_perf_0_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_19_value = dispatch_io_perf_1_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_20_value = dispatch_io_perf_2_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_21_value = dispatch_io_perf_3_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_23_value = dispatch_io_perf_5_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_24_value = dispatch_io_perf_6_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_25_value = dispatch_io_perf_7_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_26_value = dispatch_io_perf_8_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_27_value = intDq_io_perf_0_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_28_value = intDq_io_perf_1_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_29_value = intDq_io_perf_2_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_30_value = intDq_io_perf_3_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_31_value = intDq_io_perf_4_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_32_value = intDq_io_perf_5_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_33_value = intDq_io_perf_6_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_34_value = intDq_io_perf_7_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_35_value = fpDq_io_perf_0_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_36_value = fpDq_io_perf_1_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_37_value = fpDq_io_perf_2_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_38_value = fpDq_io_perf_3_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_39_value = fpDq_io_perf_4_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_40_value = fpDq_io_perf_5_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_41_value = fpDq_io_perf_6_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_42_value = fpDq_io_perf_7_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_43_value = lsDq_io_perf_0_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_44_value = lsDq_io_perf_1_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_45_value = lsDq_io_perf_2_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_46_value = lsDq_io_perf_3_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_47_value = lsDq_io_perf_4_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_48_value = lsDq_io_perf_5_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_49_value = lsDq_io_perf_6_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_50_value = lsDq_io_perf_7_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_51_value = rob_io_perf_0_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_52_value = rob_io_perf_1_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_53_value = rob_io_perf_2_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_54_value = rob_io_perf_3_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_55_value = rob_io_perf_4_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_56_value = rob_io_perf_5_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_57_value = rob_io_perf_6_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_58_value = rob_io_perf_7_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_59_value = rob_io_perf_8_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_60_value = rob_io_perf_9_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_61_value = rob_io_perf_10_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_62_value = rob_io_perf_11_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_63_value = rob_io_perf_12_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_64_value = rob_io_perf_13_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_65_value = rob_io_perf_14_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_66_value = rob_io_perf_15_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_67_value = rob_io_perf_16_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_68_value = rob_io_perf_17_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_69_value = perfinfo_perfEventsEu0_0_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_70_value = perfinfo_perfEventsEu0_1_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_71_value = perfinfo_perfEventsEu0_2_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_72_value = perfinfo_perfEventsEu0_3_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_73_value = perfinfo_perfEventsEu0_4_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_74_value = perfinfo_perfEventsEu0_5_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_75_value = perfinfo_perfEventsEu1_0_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_76_value = perfinfo_perfEventsEu1_1_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_77_value = perfinfo_perfEventsEu1_2_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_78_value = perfinfo_perfEventsEu1_3_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_79_value = perfinfo_perfEventsEu1_4_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_80_value = perfinfo_perfEventsEu1_5_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_81_value = perfinfo_perfEventsRs_0_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_82_value = perfinfo_perfEventsRs_1_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_83_value = perfinfo_perfEventsRs_2_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_84_value = perfinfo_perfEventsRs_3_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_85_value = perfinfo_perfEventsRs_4_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_86_value = perfinfo_perfEventsRs_5_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_87_value = perfinfo_perfEventsRs_6_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_88_value = perfinfo_perfEventsRs_7_value; // @[PerfCounterUtils.scala 254:24]
  assign hpm_io_events_sets_89_value = perfinfo_perfEventsRs_8_value; // @[PerfCounterUtils.scala 254:24]
  always @(posedge clock) begin
    flushRedirect_valid_REG <= rob_io_flushOut_valid; // @[CtrlBlock.scala 297:33]
    if (rob_io_flushOut_valid) begin // @[Reg.scala 17:18]
      flushRedirect_bits_rrobIdx_flag <= rob_io_flushOut_bits_robIdx_flag; // @[Reg.scala 17:22]
    end
    if (rob_io_flushOut_valid) begin // @[Reg.scala 17:18]
      flushRedirect_bits_rrobIdx_value <= rob_io_flushOut_bits_robIdx_value; // @[Reg.scala 17:22]
    end
    if (rob_io_flushOut_valid) begin // @[Reg.scala 17:18]
      flushRedirect_bits_rftqIdx_flag <= rob_io_flushOut_bits_ftqIdx_flag; // @[Reg.scala 17:22]
    end
    if (rob_io_flushOut_valid) begin // @[Reg.scala 17:18]
      flushRedirect_bits_rftqIdx_value <= rob_io_flushOut_bits_ftqIdx_value; // @[Reg.scala 17:22]
    end
    if (rob_io_flushOut_valid) begin // @[Reg.scala 17:18]
      flushRedirect_bits_rftqOffset <= rob_io_flushOut_bits_ftqOffset; // @[Reg.scala 17:22]
    end
    if (rob_io_flushOut_valid) begin // @[Reg.scala 17:18]
      flushRedirect_bits_rlevel <= rob_io_flushOut_bits_level; // @[Reg.scala 17:22]
    end
    if (reset) begin // @[CtrlBlock.scala 311:29]
      exuRedirect_delayed_valid_REG <= 1'h0; // @[CtrlBlock.scala 311:29]
    end else begin
      exuRedirect_delayed_valid_REG <= exuRedirect_valid & ~exuRedirect_killedByOlder; // @[CtrlBlock.scala 311:29]
    end
    if (io_exuRedirect_0_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_ruop_cf_pd_isRVC <= io_exuRedirect_0_bits_uop_cf_pd_isRVC; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_0_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_ruop_cf_pd_brType <= io_exuRedirect_0_bits_uop_cf_pd_brType; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_0_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_ruop_cf_pd_isCall <= io_exuRedirect_0_bits_uop_cf_pd_isCall; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_0_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_ruop_cf_pd_isRet <= io_exuRedirect_0_bits_uop_cf_pd_isRet; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_0_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_ruop_ctrl_imm <= io_exuRedirect_0_bits_uop_ctrl_imm; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_0_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_rredirect_robIdx_flag <= io_exuRedirect_0_bits_redirect_robIdx_flag; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_0_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_rredirect_robIdx_value <= io_exuRedirect_0_bits_redirect_robIdx_value; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_0_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_rredirect_ftqIdx_flag <= io_exuRedirect_0_bits_redirect_ftqIdx_flag; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_0_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_rredirect_ftqIdx_value <= io_exuRedirect_0_bits_redirect_ftqIdx_value; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_0_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_rredirect_ftqOffset <= io_exuRedirect_0_bits_redirect_ftqOffset; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_0_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_rredirect_cfiUpdate_target <= io_exuRedirect_0_bits_redirect_cfiUpdate_target; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_0_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_rredirect_cfiUpdate_isMisPred <= io_exuRedirect_0_bits_redirect_cfiUpdate_isMisPred; // @[Reg.scala 17:22]
    end
    if (reset) begin // @[CtrlBlock.scala 311:29]
      exuRedirect_delayed_valid_REG_1 <= 1'h0; // @[CtrlBlock.scala 311:29]
    end else begin
      exuRedirect_delayed_valid_REG_1 <= exuRedirect_valid_1 & ~exuRedirect_killedByOlder_1; // @[CtrlBlock.scala 311:29]
    end
    if (io_exuRedirect_1_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r1_uop_cf_pd_isRVC <= io_exuRedirect_1_bits_uop_cf_pd_isRVC; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_1_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r1_uop_cf_pd_brType <= io_exuRedirect_1_bits_uop_cf_pd_brType; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_1_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r1_uop_cf_pd_isCall <= io_exuRedirect_1_bits_uop_cf_pd_isCall; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_1_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r1_uop_cf_pd_isRet <= io_exuRedirect_1_bits_uop_cf_pd_isRet; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_1_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r1_uop_ctrl_imm <= io_exuRedirect_1_bits_uop_ctrl_imm; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_1_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r1_redirect_robIdx_flag <= io_exuRedirect_1_bits_redirect_robIdx_flag; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_1_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r1_redirect_robIdx_value <= io_exuRedirect_1_bits_redirect_robIdx_value; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_1_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r1_redirect_ftqIdx_flag <= io_exuRedirect_1_bits_redirect_ftqIdx_flag; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_1_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r1_redirect_ftqIdx_value <= io_exuRedirect_1_bits_redirect_ftqIdx_value; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_1_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r1_redirect_ftqOffset <= io_exuRedirect_1_bits_redirect_ftqOffset; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_1_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r1_redirect_cfiUpdate_taken <= io_exuRedirect_1_bits_redirect_cfiUpdate_taken; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_1_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r1_redirect_cfiUpdate_isMisPred <= io_exuRedirect_1_bits_redirect_cfiUpdate_isMisPred; // @[Reg.scala 17:22]
    end
    if (reset) begin // @[CtrlBlock.scala 311:29]
      exuRedirect_delayed_valid_REG_2 <= 1'h0; // @[CtrlBlock.scala 311:29]
    end else begin
      exuRedirect_delayed_valid_REG_2 <= exuRedirect_valid_2 & ~exuRedirect_killedByOlder_2; // @[CtrlBlock.scala 311:29]
    end
    if (io_exuRedirect_2_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r2_uop_cf_pd_isRVC <= io_exuRedirect_2_bits_uop_cf_pd_isRVC; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_2_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r2_uop_cf_pd_brType <= io_exuRedirect_2_bits_uop_cf_pd_brType; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_2_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r2_uop_cf_pd_isCall <= io_exuRedirect_2_bits_uop_cf_pd_isCall; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_2_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r2_uop_cf_pd_isRet <= io_exuRedirect_2_bits_uop_cf_pd_isRet; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_2_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r2_uop_ctrl_imm <= io_exuRedirect_2_bits_uop_ctrl_imm; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_2_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r2_redirect_robIdx_flag <= io_exuRedirect_2_bits_redirect_robIdx_flag; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_2_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r2_redirect_robIdx_value <= io_exuRedirect_2_bits_redirect_robIdx_value; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_2_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r2_redirect_ftqIdx_flag <= io_exuRedirect_2_bits_redirect_ftqIdx_flag; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_2_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r2_redirect_ftqIdx_value <= io_exuRedirect_2_bits_redirect_ftqIdx_value; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_2_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r2_redirect_ftqOffset <= io_exuRedirect_2_bits_redirect_ftqOffset; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_2_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r2_redirect_cfiUpdate_taken <= io_exuRedirect_2_bits_redirect_cfiUpdate_taken; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_2_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r2_redirect_cfiUpdate_isMisPred <= io_exuRedirect_2_bits_redirect_cfiUpdate_isMisPred; // @[Reg.scala 17:22]
    end
    if (reset) begin // @[CtrlBlock.scala 311:29]
      exuRedirect_delayed_valid_REG_3 <= 1'h0; // @[CtrlBlock.scala 311:29]
    end else begin
      exuRedirect_delayed_valid_REG_3 <= exuRedirect_valid_3 & ~exuRedirect_killedByOlder_3; // @[CtrlBlock.scala 311:29]
    end
    if (io_exuRedirect_3_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r3_uop_cf_pd_isRVC <= io_exuRedirect_3_bits_uop_cf_pd_isRVC; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_3_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r3_uop_cf_pd_brType <= io_exuRedirect_3_bits_uop_cf_pd_brType; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_3_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r3_uop_cf_pd_isCall <= io_exuRedirect_3_bits_uop_cf_pd_isCall; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_3_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r3_uop_cf_pd_isRet <= io_exuRedirect_3_bits_uop_cf_pd_isRet; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_3_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r3_uop_ctrl_imm <= io_exuRedirect_3_bits_uop_ctrl_imm; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_3_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r3_redirect_robIdx_flag <= io_exuRedirect_3_bits_redirect_robIdx_flag; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_3_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r3_redirect_robIdx_value <= io_exuRedirect_3_bits_redirect_robIdx_value; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_3_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r3_redirect_ftqIdx_flag <= io_exuRedirect_3_bits_redirect_ftqIdx_flag; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_3_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r3_redirect_ftqIdx_value <= io_exuRedirect_3_bits_redirect_ftqIdx_value; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_3_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r3_redirect_ftqOffset <= io_exuRedirect_3_bits_redirect_ftqOffset; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_3_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r3_redirect_cfiUpdate_taken <= io_exuRedirect_3_bits_redirect_cfiUpdate_taken; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_3_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r3_redirect_cfiUpdate_isMisPred <= io_exuRedirect_3_bits_redirect_cfiUpdate_isMisPred; // @[Reg.scala 17:22]
    end
    if (reset) begin // @[CtrlBlock.scala 311:29]
      exuRedirect_delayed_valid_REG_4 <= 1'h0; // @[CtrlBlock.scala 311:29]
    end else begin
      exuRedirect_delayed_valid_REG_4 <= exuRedirect_valid_4 & ~exuRedirect_killedByOlder_4; // @[CtrlBlock.scala 311:29]
    end
    if (io_exuRedirect_4_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r4_uop_cf_pd_isRVC <= io_exuRedirect_4_bits_uop_cf_pd_isRVC; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_4_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r4_uop_cf_pd_brType <= io_exuRedirect_4_bits_uop_cf_pd_brType; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_4_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r4_uop_cf_pd_isCall <= io_exuRedirect_4_bits_uop_cf_pd_isCall; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_4_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r4_uop_cf_pd_isRet <= io_exuRedirect_4_bits_uop_cf_pd_isRet; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_4_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r4_uop_ctrl_imm <= io_exuRedirect_4_bits_uop_ctrl_imm; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_4_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r4_redirect_robIdx_flag <= io_exuRedirect_4_bits_redirect_robIdx_flag; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_4_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r4_redirect_robIdx_value <= io_exuRedirect_4_bits_redirect_robIdx_value; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_4_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r4_redirect_ftqIdx_flag <= io_exuRedirect_4_bits_redirect_ftqIdx_flag; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_4_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r4_redirect_ftqIdx_value <= io_exuRedirect_4_bits_redirect_ftqIdx_value; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_4_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r4_redirect_ftqOffset <= io_exuRedirect_4_bits_redirect_ftqOffset; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_4_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r4_redirect_cfiUpdate_taken <= io_exuRedirect_4_bits_redirect_cfiUpdate_taken; // @[Reg.scala 17:22]
    end
    if (io_exuRedirect_4_valid) begin // @[Reg.scala 17:18]
      exuRedirect_delayed_bits_r4_redirect_cfiUpdate_isMisPred <= io_exuRedirect_4_bits_redirect_cfiUpdate_isMisPred; // @[Reg.scala 17:22]
    end
    if (reset) begin // @[CtrlBlock.scala 316:30]
      loadReplay_valid_REG <= 1'h0; // @[CtrlBlock.scala 316:30]
    end else begin
      loadReplay_valid_REG <= io_memoryViolation_valid & _loadReplay_valid_T_3; // @[CtrlBlock.scala 316:30]
    end
    if (io_memoryViolation_valid) begin // @[Reg.scala 17:18]
      loadReplay_bits_rrobIdx_flag <= io_memoryViolation_bits_robIdx_flag; // @[Reg.scala 17:22]
    end
    if (io_memoryViolation_valid) begin // @[Reg.scala 17:18]
      loadReplay_bits_rrobIdx_value <= io_memoryViolation_bits_robIdx_value; // @[Reg.scala 17:22]
    end
    if (io_memoryViolation_valid) begin // @[Reg.scala 17:18]
      loadReplay_bits_rftqIdx_flag <= io_memoryViolation_bits_ftqIdx_flag; // @[Reg.scala 17:22]
    end
    if (io_memoryViolation_valid) begin // @[Reg.scala 17:18]
      loadReplay_bits_rftqIdx_value <= io_memoryViolation_bits_ftqIdx_value; // @[Reg.scala 17:22]
    end
    if (io_memoryViolation_valid) begin // @[Reg.scala 17:18]
      loadReplay_bits_rftqOffset <= io_memoryViolation_bits_ftqOffset; // @[Reg.scala 17:22]
    end
    if (io_memoryViolation_valid) begin // @[Reg.scala 17:18]
      loadReplay_bits_rstFtqIdx_value <= io_memoryViolation_bits_stFtqIdx_value; // @[Reg.scala 17:22]
    end
    if (io_memoryViolation_valid) begin // @[Reg.scala 17:18]
      loadReplay_bits_rstFtqOffset <= io_memoryViolation_bits_stFtqOffset; // @[Reg.scala 17:22]
    end
    if (flushRedirect_valid_REG) begin // @[Reg.scala 17:18]
      frontendFlushBits_ftqIdx_flag <= flushRedirect_bits_rftqIdx_flag; // @[Reg.scala 17:22]
    end
    if (flushRedirect_valid_REG) begin // @[Reg.scala 17:18]
      frontendFlushBits_ftqIdx_value <= flushRedirect_bits_rftqIdx_value; // @[Reg.scala 17:22]
    end
    if (flushRedirect_valid_REG) begin // @[Reg.scala 17:18]
      frontendFlushBits_ftqOffset <= flushRedirect_bits_rftqOffset; // @[Reg.scala 17:22]
    end
    if (flushRedirect_valid_REG) begin // @[Reg.scala 17:18]
      frontendFlushBits_level <= flushRedirect_bits_rlevel; // @[Reg.scala 17:22]
    end
    io_frontend_toFtq_rob_commits_0_valid_REG <= rob_io_commits_valid_0 & ~rob_io_commits_isWalk & ~
      rob_io_flushOut_valid; // @[CtrlBlock.scala 334:71]
    if (is_commit) begin // @[Reg.scala 17:18]
      io_frontend_toFtq_rob_commits_0_bits_rcommitType <= rob_io_commits_info_0_commitType; // @[Reg.scala 17:22]
    end
    if (is_commit) begin // @[Reg.scala 17:18]
      io_frontend_toFtq_rob_commits_0_bits_rftqIdx_flag <= rob_io_commits_info_0_ftqIdx_flag; // @[Reg.scala 17:22]
    end
    if (is_commit) begin // @[Reg.scala 17:18]
      io_frontend_toFtq_rob_commits_0_bits_rftqIdx_value <= rob_io_commits_info_0_ftqIdx_value; // @[Reg.scala 17:22]
    end
    if (is_commit) begin // @[Reg.scala 17:18]
      io_frontend_toFtq_rob_commits_0_bits_rftqOffset <= rob_io_commits_info_0_ftqOffset; // @[Reg.scala 17:22]
    end
    io_frontend_toFtq_rob_commits_1_valid_REG <= rob_io_commits_valid_1 & ~rob_io_commits_isWalk & ~
      rob_io_flushOut_valid; // @[CtrlBlock.scala 334:71]
    if (is_commit_1) begin // @[Reg.scala 17:18]
      io_frontend_toFtq_rob_commits_1_bits_rcommitType <= rob_io_commits_info_1_commitType; // @[Reg.scala 17:22]
    end
    if (is_commit_1) begin // @[Reg.scala 17:18]
      io_frontend_toFtq_rob_commits_1_bits_rftqIdx_flag <= rob_io_commits_info_1_ftqIdx_flag; // @[Reg.scala 17:22]
    end
    if (is_commit_1) begin // @[Reg.scala 17:18]
      io_frontend_toFtq_rob_commits_1_bits_rftqIdx_value <= rob_io_commits_info_1_ftqIdx_value; // @[Reg.scala 17:22]
    end
    if (is_commit_1) begin // @[Reg.scala 17:18]
      io_frontend_toFtq_rob_commits_1_bits_rftqOffset <= rob_io_commits_info_1_ftqOffset; // @[Reg.scala 17:22]
    end
    io_frontend_toFtq_rob_commits_2_valid_REG <= rob_io_commits_valid_2 & ~rob_io_commits_isWalk & ~
      rob_io_flushOut_valid; // @[CtrlBlock.scala 334:71]
    if (is_commit_2) begin // @[Reg.scala 17:18]
      io_frontend_toFtq_rob_commits_2_bits_rcommitType <= rob_io_commits_info_2_commitType; // @[Reg.scala 17:22]
    end
    if (is_commit_2) begin // @[Reg.scala 17:18]
      io_frontend_toFtq_rob_commits_2_bits_rftqIdx_flag <= rob_io_commits_info_2_ftqIdx_flag; // @[Reg.scala 17:22]
    end
    if (is_commit_2) begin // @[Reg.scala 17:18]
      io_frontend_toFtq_rob_commits_2_bits_rftqIdx_value <= rob_io_commits_info_2_ftqIdx_value; // @[Reg.scala 17:22]
    end
    if (is_commit_2) begin // @[Reg.scala 17:18]
      io_frontend_toFtq_rob_commits_2_bits_rftqOffset <= rob_io_commits_info_2_ftqOffset; // @[Reg.scala 17:22]
    end
    io_frontend_toFtq_rob_commits_3_valid_REG <= rob_io_commits_valid_3 & ~rob_io_commits_isWalk & ~
      rob_io_flushOut_valid; // @[CtrlBlock.scala 334:71]
    if (is_commit_3) begin // @[Reg.scala 17:18]
      io_frontend_toFtq_rob_commits_3_bits_rcommitType <= rob_io_commits_info_3_commitType; // @[Reg.scala 17:22]
    end
    if (is_commit_3) begin // @[Reg.scala 17:18]
      io_frontend_toFtq_rob_commits_3_bits_rftqIdx_flag <= rob_io_commits_info_3_ftqIdx_flag; // @[Reg.scala 17:22]
    end
    if (is_commit_3) begin // @[Reg.scala 17:18]
      io_frontend_toFtq_rob_commits_3_bits_rftqIdx_value <= rob_io_commits_info_3_ftqIdx_value; // @[Reg.scala 17:22]
    end
    if (is_commit_3) begin // @[Reg.scala 17:18]
      io_frontend_toFtq_rob_commits_3_bits_rftqOffset <= rob_io_commits_info_3_ftqOffset; // @[Reg.scala 17:22]
    end
    if (flushRedirect_valid_REG) begin // @[Reg.scala 17:18]
      if (flushRedirect_bits_rlevel) begin // @[CtrlBlock.scala 348:35]
        rob_flush_pc <= io_frontend_fromFtq_pc_reads_8_data;
      end else begin
        rob_flush_pc <= _rob_flush_pc_T_2;
      end
    end
    if (pc_from_csr) begin // @[CtrlBlock.scala 352:24]
      io_frontend_toFtq_for_redirect_gen_frontendFlushTarget_REG <= io_robio_toCSR_trapTarget;
    end else begin
      io_frontend_toFtq_for_redirect_gen_frontendFlushTarget_REG <= rob_flush_pc;
    end
    if (reset) begin // @[CtrlBlock.scala 369:32]
      pendingRedirect <= 1'h0; // @[CtrlBlock.scala 369:32]
    end else begin
      pendingRedirect <= _GEN_1776;
    end
    REG <= io_frontend_toFtq_redirect_valid; // @[CtrlBlock.scala 372:22]
    decode_io_csrCtrl_REG_soft_prefetch_enable <= io_csrCtrl_soft_prefetch_enable; // @[CtrlBlock.scala 377:31]
    decode_io_csrCtrl_REG_svinval_enable <= io_csrCtrl_svinval_enable; // @[CtrlBlock.scala 377:31]
    decode_io_csrCtrl_REG_singlestep <= io_csrCtrl_singlestep; // @[CtrlBlock.scala 377:31]
    ssit_io_update_REG_valid <= redirectGen_io_memPredUpdate_valid; // @[CtrlBlock.scala 391:28]
    ssit_io_update_REG_ldpc <= redirectGen_io_memPredUpdate_ldpc; // @[CtrlBlock.scala 391:28]
    ssit_io_update_REG_stpc <= redirectGen_io_memPredUpdate_stpc; // @[CtrlBlock.scala 391:28]
    ssit_io_csrCtrl_REG_lvpred_timeout <= io_csrCtrl_lvpred_timeout; // @[CtrlBlock.scala 392:29]
    lfst_io_redirect_REG_valid <= io_redirect_valid; // @[CtrlBlock.scala 398:30]
    lfst_io_redirect_REG_bits_robIdx_flag <= io_redirect_bits_robIdx_flag; // @[CtrlBlock.scala 398:30]
    lfst_io_redirect_REG_bits_robIdx_value <= io_redirect_bits_robIdx_value; // @[CtrlBlock.scala 398:30]
    lfst_io_redirect_REG_bits_level <= io_redirect_bits_level; // @[CtrlBlock.scala 398:30]
    REG_1_0_valid <= io_stIn_0_valid; // @[CtrlBlock.scala 399:32]
    REG_1_0_bits_uop_cf_ssid <= io_stIn_0_bits_uop_cf_ssid; // @[CtrlBlock.scala 399:32]
    REG_1_0_bits_uop_robIdx_value <= io_stIn_0_bits_uop_robIdx_value; // @[CtrlBlock.scala 399:32]
    REG_1_1_valid <= io_stIn_1_valid; // @[CtrlBlock.scala 399:32]
    REG_1_1_bits_uop_cf_ssid <= io_stIn_1_bits_uop_cf_ssid; // @[CtrlBlock.scala 399:32]
    REG_1_1_bits_uop_robIdx_value <= io_stIn_1_bits_uop_robIdx_value; // @[CtrlBlock.scala 399:32]
    lfst_io_csrCtrl_REG_lvpred_disable <= io_csrCtrl_lvpred_disable; // @[CtrlBlock.scala 400:29]
    lfst_io_csrCtrl_REG_no_spec_load <= io_csrCtrl_no_spec_load; // @[CtrlBlock.scala 400:29]
    lfst_io_csrCtrl_REG_storeset_wait_store <= io_csrCtrl_storeset_wait_store; // @[CtrlBlock.scala 400:29]
    dispatch_io_singleStep_REG <= io_csrCtrl_singlestep; // @[CtrlBlock.scala 444:36]
    if (reset) begin // @[CtrlBlock.scala 452:25]
      pingpong <= 1'h0; // @[CtrlBlock.scala 452:25]
    end else begin
      pingpong <= ~pingpong; // @[CtrlBlock.scala 453:12]
    end
    sources_source_exuOutput_5_valid_REG <= io_writeback_0_5_valid & ~_sources_exuOutput_5_valid_T_2; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_2 <= io_writeback_0_5_bits_uop_cf_exceptionVec_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_3 <= io_writeback_0_5_bits_uop_cf_exceptionVec_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_8 <= io_writeback_0_5_bits_uop_cf_exceptionVec_8; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_9 <= io_writeback_0_5_bits_uop_cf_exceptionVec_9; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_11 <= io_writeback_0_5_bits_uop_cf_exceptionVec_11; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_0 <= io_writeback_0_5_bits_uop_cf_trigger_backendHit_0
      ; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_1 <= io_writeback_0_5_bits_uop_cf_trigger_backendHit_1
      ; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_2 <= io_writeback_0_5_bits_uop_cf_trigger_backendHit_2
      ; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_3 <= io_writeback_0_5_bits_uop_cf_trigger_backendHit_3
      ; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_4 <= io_writeback_0_5_bits_uop_cf_trigger_backendHit_4
      ; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_5 <= io_writeback_0_5_bits_uop_cf_trigger_backendHit_5
      ; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_uop_ctrl_flushPipe <= io_writeback_0_5_bits_uop_ctrl_flushPipe; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_uop_robIdx_flag <= io_writeback_0_5_bits_uop_robIdx_flag; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_uop_robIdx_value <= io_writeback_0_5_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_fflags <= io_writeback_0_5_bits_fflags; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_valid_REG <= io_writeback_0_6_valid & ~_sources_exuOutput_6_valid_T_2; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_6_bits_REG_uop_robIdx_value <= io_writeback_0_6_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_bits_REG_fflags <= io_writeback_0_6_bits_fflags; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_7_valid_REG <= io_writeback_0_7_valid & ~_sources_exuOutput_7_valid_T_2; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_7_bits_REG_uop_robIdx_value <= io_writeback_0_7_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_7_bits_REG_fflags <= io_writeback_0_7_bits_fflags; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_8_valid_REG <= io_writeback_0_8_valid & ~_sources_exuOutput_8_valid_T_2; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_8_bits_REG_uop_robIdx_value <= io_writeback_0_8_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_8_bits_REG_fflags <= io_writeback_0_8_bits_fflags; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_valid_REG <= io_writeback_0_9_valid & ~_sources_exuOutput_9_valid_T_2; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_9_bits_REG_uop_cf_exceptionVec_4 <= io_writeback_0_9_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_uop_cf_exceptionVec_5 <= io_writeback_0_9_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_uop_cf_exceptionVec_13 <= io_writeback_0_9_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_0 <= io_writeback_0_9_bits_uop_cf_trigger_backendHit_0
      ; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_1 <= io_writeback_0_9_bits_uop_cf_trigger_backendHit_1
      ; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_2 <= io_writeback_0_9_bits_uop_cf_trigger_backendHit_2
      ; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_3 <= io_writeback_0_9_bits_uop_cf_trigger_backendHit_3
      ; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_4 <= io_writeback_0_9_bits_uop_cf_trigger_backendHit_4
      ; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_5 <= io_writeback_0_9_bits_uop_cf_trigger_backendHit_5
      ; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_uop_ctrl_flushPipe <= io_writeback_0_9_bits_uop_ctrl_flushPipe; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_uop_ctrl_replayInst <= io_writeback_0_9_bits_uop_ctrl_replayInst; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_uop_robIdx_flag <= io_writeback_0_9_bits_uop_robIdx_flag; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_uop_robIdx_value <= io_writeback_0_9_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_valid_REG <= io_writeback_0_10_valid & ~_sources_exuOutput_10_valid_T_2; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_10_bits_REG_uop_cf_exceptionVec_4 <= io_writeback_0_10_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_uop_cf_exceptionVec_5 <= io_writeback_0_10_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_uop_cf_exceptionVec_13 <= io_writeback_0_10_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_0 <=
      io_writeback_0_10_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_1 <=
      io_writeback_0_10_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_2 <=
      io_writeback_0_10_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_3 <=
      io_writeback_0_10_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_4 <=
      io_writeback_0_10_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_5 <=
      io_writeback_0_10_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_uop_ctrl_flushPipe <= io_writeback_0_10_bits_uop_ctrl_flushPipe; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_uop_ctrl_replayInst <= io_writeback_0_10_bits_uop_ctrl_replayInst; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_uop_robIdx_flag <= io_writeback_0_10_bits_uop_robIdx_flag; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_uop_robIdx_value <= io_writeback_0_10_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_valid_REG <= io_writeback_0_11_valid & ~_sources_exuOutput_11_valid_T_2; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_4 <= io_writeback_0_11_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_5 <= io_writeback_0_11_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_6 <= io_writeback_0_11_bits_uop_cf_exceptionVec_6; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_7 <= io_writeback_0_11_bits_uop_cf_exceptionVec_7; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_13 <= io_writeback_0_11_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_15 <= io_writeback_0_11_bits_uop_cf_exceptionVec_15; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_0 <=
      io_writeback_0_11_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_1 <=
      io_writeback_0_11_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_2 <=
      io_writeback_0_11_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_3 <=
      io_writeback_0_11_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_4 <=
      io_writeback_0_11_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_5 <=
      io_writeback_0_11_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_uop_robIdx_flag <= io_writeback_0_11_bits_uop_robIdx_flag; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_uop_robIdx_value <= io_writeback_0_11_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_12_valid_REG <= io_writeback_0_12_valid & ~_sources_exuOutput_12_valid_T_2; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_4 <= io_writeback_0_12_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_5 <= io_writeback_0_12_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_6 <= io_writeback_0_12_bits_uop_cf_exceptionVec_6; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_7 <= io_writeback_0_12_bits_uop_cf_exceptionVec_7; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_13 <= io_writeback_0_12_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_15 <= io_writeback_0_12_bits_uop_cf_exceptionVec_15; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_0 <=
      io_writeback_0_12_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_1 <=
      io_writeback_0_12_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_2 <=
      io_writeback_0_12_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_3 <=
      io_writeback_0_12_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_4 <=
      io_writeback_0_12_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_5 <=
      io_writeback_0_12_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_12_bits_REG_uop_robIdx_flag <= io_writeback_0_12_bits_uop_robIdx_flag; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_12_bits_REG_uop_robIdx_value <= io_writeback_0_12_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_0_valid_REG_3 <= io_writeback_1_0_valid & ~_sources_exuOutput_0_valid_T_7; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_0 <=
      io_writeback_1_0_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_1 <=
      io_writeback_1_0_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_2 <=
      io_writeback_1_0_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_3 <=
      io_writeback_1_0_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_4 <=
      io_writeback_1_0_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_5 <=
      io_writeback_1_0_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_0_bits_REG_3_uop_robIdx_value <= io_writeback_1_0_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_0_bits_REG_3_redirectValid <= io_writeback_1_0_bits_redirectValid; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_0_bits_REG_3_redirect_cfiUpdate_isMisPred <=
      io_writeback_1_0_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_1_valid_REG_3 <= io_writeback_1_1_valid & ~_sources_exuOutput_1_valid_T_7; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_0 <=
      io_writeback_1_1_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_1 <=
      io_writeback_1_1_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_2 <=
      io_writeback_1_1_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_3 <=
      io_writeback_1_1_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_4 <=
      io_writeback_1_1_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_5 <=
      io_writeback_1_1_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_1_bits_REG_3_uop_robIdx_value <= io_writeback_1_1_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_1_bits_REG_3_redirectValid <= io_writeback_1_1_bits_redirectValid; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_1_bits_REG_3_redirect_cfiUpdate_isMisPred <=
      io_writeback_1_1_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_2_valid_REG_3 <= io_writeback_1_2_valid & ~_sources_exuOutput_2_valid_T_7; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_0 <=
      io_writeback_1_2_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_1 <=
      io_writeback_1_2_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_2 <=
      io_writeback_1_2_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_3 <=
      io_writeback_1_2_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_4 <=
      io_writeback_1_2_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_5 <=
      io_writeback_1_2_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_2_bits_REG_3_uop_robIdx_value <= io_writeback_1_2_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_2_bits_REG_3_redirectValid <= io_writeback_1_2_bits_redirectValid; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_2_bits_REG_3_redirect_cfiUpdate_isMisPred <=
      io_writeback_1_2_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_3_valid_REG_3 <= io_writeback_1_3_valid & ~_sources_exuOutput_3_valid_T_7; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_0 <=
      io_writeback_1_3_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_1 <=
      io_writeback_1_3_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_2 <=
      io_writeback_1_3_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_3 <=
      io_writeback_1_3_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_4 <=
      io_writeback_1_3_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_5 <=
      io_writeback_1_3_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_3_bits_REG_3_uop_robIdx_value <= io_writeback_1_3_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_3_bits_REG_3_redirectValid <= io_writeback_1_3_bits_redirectValid; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_3_bits_REG_3_redirect_cfiUpdate_isMisPred <=
      io_writeback_1_3_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_4_valid_REG_3 <= io_writeback_1_4_valid & ~_sources_exuOutput_4_valid_T_7; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_4_bits_REG_3_uop_cf_exceptionVec_4 <= io_writeback_1_4_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_4_bits_REG_3_uop_cf_exceptionVec_5 <= io_writeback_1_4_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_4_bits_REG_3_uop_cf_exceptionVec_13 <= io_writeback_1_4_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_0 <=
      io_writeback_1_4_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_1 <=
      io_writeback_1_4_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_2 <=
      io_writeback_1_4_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_3 <=
      io_writeback_1_4_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_4 <=
      io_writeback_1_4_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_5 <=
      io_writeback_1_4_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_4_bits_REG_3_uop_ctrl_flushPipe <= io_writeback_1_4_bits_uop_ctrl_flushPipe; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_4_bits_REG_3_uop_ctrl_replayInst <= io_writeback_1_4_bits_uop_ctrl_replayInst; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_4_bits_REG_3_uop_robIdx_value <= io_writeback_1_4_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_4_bits_REG_3_debug_isMMIO <= io_writeback_1_4_bits_debug_isMMIO; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_valid_REG_3 <= io_writeback_1_5_valid & ~_sources_exuOutput_5_valid_T_7; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_5_bits_REG_3_uop_cf_exceptionVec_4 <= io_writeback_1_5_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_3_uop_cf_exceptionVec_5 <= io_writeback_1_5_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_3_uop_cf_exceptionVec_13 <= io_writeback_1_5_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_0 <=
      io_writeback_1_5_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_1 <=
      io_writeback_1_5_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_2 <=
      io_writeback_1_5_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_3 <=
      io_writeback_1_5_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_4 <=
      io_writeback_1_5_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_5 <=
      io_writeback_1_5_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_3_uop_ctrl_flushPipe <= io_writeback_1_5_bits_uop_ctrl_flushPipe; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_3_uop_ctrl_replayInst <= io_writeback_1_5_bits_uop_ctrl_replayInst; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_3_uop_robIdx_value <= io_writeback_1_5_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_5_bits_REG_3_debug_isMMIO <= io_writeback_1_5_bits_debug_isMMIO; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_valid_REG_3 <= io_writeback_1_6_valid & ~_sources_exuOutput_6_valid_T_7; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_2 <= io_writeback_1_6_bits_uop_cf_exceptionVec_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_3 <= io_writeback_1_6_bits_uop_cf_exceptionVec_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_8 <= io_writeback_1_6_bits_uop_cf_exceptionVec_8; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_9 <= io_writeback_1_6_bits_uop_cf_exceptionVec_9; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_11 <= io_writeback_1_6_bits_uop_cf_exceptionVec_11; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_0 <=
      io_writeback_1_6_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_1 <=
      io_writeback_1_6_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_2 <=
      io_writeback_1_6_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_3 <=
      io_writeback_1_6_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_4 <=
      io_writeback_1_6_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_5 <=
      io_writeback_1_6_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_bits_REG_3_uop_ctrl_flushPipe <= io_writeback_1_6_bits_uop_ctrl_flushPipe; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_bits_REG_3_uop_robIdx_value <= io_writeback_1_6_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_bits_REG_3_redirectValid <= io_writeback_1_6_bits_redirectValid; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_bits_REG_3_redirect_cfiUpdate_isMisPred <=
      io_writeback_1_6_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_6_bits_REG_3_debug_isPerfCnt <= io_writeback_1_6_bits_debug_isPerfCnt; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_7_valid_REG_3 <= io_writeback_1_7_valid & ~_sources_exuOutput_7_valid_T_7; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_0 <=
      io_writeback_1_7_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_1 <=
      io_writeback_1_7_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_2 <=
      io_writeback_1_7_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_3 <=
      io_writeback_1_7_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_4 <=
      io_writeback_1_7_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_5 <=
      io_writeback_1_7_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_7_bits_REG_3_uop_robIdx_value <= io_writeback_1_7_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_8_valid_REG_3 <= io_writeback_1_8_valid & ~_sources_exuOutput_8_valid_T_7; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_0 <=
      io_writeback_1_8_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_1 <=
      io_writeback_1_8_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_2 <=
      io_writeback_1_8_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_3 <=
      io_writeback_1_8_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_4 <=
      io_writeback_1_8_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_5 <=
      io_writeback_1_8_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_8_bits_REG_3_uop_robIdx_value <= io_writeback_1_8_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_valid_REG_3 <= io_writeback_1_9_valid & ~_sources_exuOutput_9_valid_T_7; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_2 <= io_writeback_1_9_bits_uop_cf_exceptionVec_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_3 <= io_writeback_1_9_bits_uop_cf_exceptionVec_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_8 <= io_writeback_1_9_bits_uop_cf_exceptionVec_8; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_9 <= io_writeback_1_9_bits_uop_cf_exceptionVec_9; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_11 <= io_writeback_1_9_bits_uop_cf_exceptionVec_11; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_0 <=
      io_writeback_1_9_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_1 <=
      io_writeback_1_9_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_2 <=
      io_writeback_1_9_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_3 <=
      io_writeback_1_9_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_4 <=
      io_writeback_1_9_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_5 <=
      io_writeback_1_9_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_3_uop_ctrl_flushPipe <= io_writeback_1_9_bits_uop_ctrl_flushPipe; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_3_uop_robIdx_value <= io_writeback_1_9_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_3_redirectValid <= io_writeback_1_9_bits_redirectValid; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_3_redirect_cfiUpdate_isMisPred <=
      io_writeback_1_9_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_9_bits_REG_3_debug_isPerfCnt <= io_writeback_1_9_bits_debug_isPerfCnt; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_valid_REG_3 <= io_writeback_1_10_valid & ~_sources_exuOutput_10_valid_T_7; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_4 <= io_writeback_1_10_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_5 <= io_writeback_1_10_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_6 <= io_writeback_1_10_bits_uop_cf_exceptionVec_6; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_7 <= io_writeback_1_10_bits_uop_cf_exceptionVec_7; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_13 <= io_writeback_1_10_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_15 <= io_writeback_1_10_bits_uop_cf_exceptionVec_15; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_0 <=
      io_writeback_1_10_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_1 <=
      io_writeback_1_10_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_2 <=
      io_writeback_1_10_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_3 <=
      io_writeback_1_10_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_4 <=
      io_writeback_1_10_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_5 <=
      io_writeback_1_10_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_3_uop_robIdx_value <= io_writeback_1_10_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_3_redirectValid <= io_writeback_1_10_bits_redirectValid; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_3_redirect_cfiUpdate_isMisPred <=
      io_writeback_1_10_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_3_debug_isMMIO <= io_writeback_1_10_bits_debug_isMMIO; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_10_bits_REG_3_debug_isPerfCnt <= io_writeback_1_10_bits_debug_isPerfCnt; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_valid_REG_3 <= io_writeback_1_11_valid & ~_sources_exuOutput_11_valid_T_7; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_4 <= io_writeback_1_11_bits_uop_cf_exceptionVec_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_5 <= io_writeback_1_11_bits_uop_cf_exceptionVec_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_6 <= io_writeback_1_11_bits_uop_cf_exceptionVec_6; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_7 <= io_writeback_1_11_bits_uop_cf_exceptionVec_7; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_13 <= io_writeback_1_11_bits_uop_cf_exceptionVec_13; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_15 <= io_writeback_1_11_bits_uop_cf_exceptionVec_15; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_0 <=
      io_writeback_1_11_bits_uop_cf_trigger_backendHit_0; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_1 <=
      io_writeback_1_11_bits_uop_cf_trigger_backendHit_1; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_2 <=
      io_writeback_1_11_bits_uop_cf_trigger_backendHit_2; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_3 <=
      io_writeback_1_11_bits_uop_cf_trigger_backendHit_3; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_4 <=
      io_writeback_1_11_bits_uop_cf_trigger_backendHit_4; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_5 <=
      io_writeback_1_11_bits_uop_cf_trigger_backendHit_5; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_3_uop_robIdx_value <= io_writeback_1_11_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_3_redirectValid <= io_writeback_1_11_bits_redirectValid; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_3_redirect_cfiUpdate_isMisPred <=
      io_writeback_1_11_bits_redirect_cfiUpdate_isMisPred; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_3_debug_isMMIO <= io_writeback_1_11_bits_debug_isMMIO; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_11_bits_REG_3_debug_isPerfCnt <= io_writeback_1_11_bits_debug_isPerfCnt; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_12_valid_REG_3 <= io_writeback_1_12_valid & ~_sources_exuOutput_12_valid_T_7; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_12_bits_REG_3_uop_robIdx_value <= io_writeback_1_12_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    sources_source_exuOutput_13_valid_REG_3 <= io_writeback_1_13_valid & ~_sources_exuOutput_13_valid_T_7; // @[CtrlBlock.scala 272:43]
    sources_source_exuOutput_13_bits_REG_3_uop_robIdx_value <= io_writeback_1_13_bits_uop_robIdx_value; // @[CtrlBlock.scala 273:32]
    io_robio_toCSR_perfinfo_retiredInstr_REG <= rob_io_csr_perfinfo_retiredInstr; // @[CtrlBlock.scala 469:50]
    pfevent_io_distribute_csr_REG_wvalid <= io_csrCtrl_distribute_csr_wvalid; // @[CtrlBlock.scala 482:39]
    pfevent_io_distribute_csr_REG_waddr <= io_csrCtrl_distribute_csr_waddr; // @[CtrlBlock.scala 482:39]
    pfevent_io_distribute_csr_REG_wdata <= io_csrCtrl_distribute_csr_wdata; // @[CtrlBlock.scala 482:39]
    io_perf_0_value_REG <= hpm_io_perf_0_value; // @[PerfCounterUtils.scala 189:35]
    io_perf_0_value_REG_1 <= io_perf_0_value_REG; // @[PerfCounterUtils.scala 189:27]
    io_perf_1_value_REG <= hpm_io_perf_1_value; // @[PerfCounterUtils.scala 189:35]
    io_perf_1_value_REG_1 <= io_perf_1_value_REG; // @[PerfCounterUtils.scala 189:27]
    io_perf_2_value_REG <= hpm_io_perf_2_value; // @[PerfCounterUtils.scala 189:35]
    io_perf_2_value_REG_1 <= io_perf_2_value_REG; // @[PerfCounterUtils.scala 189:27]
    io_perf_3_value_REG <= hpm_io_perf_3_value; // @[PerfCounterUtils.scala 189:35]
    io_perf_3_value_REG_1 <= io_perf_3_value_REG; // @[PerfCounterUtils.scala 189:27]
    io_perf_4_value_REG <= hpm_io_perf_4_value; // @[PerfCounterUtils.scala 189:35]
    io_perf_4_value_REG_1 <= io_perf_4_value_REG; // @[PerfCounterUtils.scala 189:27]
    io_perf_5_value_REG <= hpm_io_perf_5_value; // @[PerfCounterUtils.scala 189:35]
    io_perf_5_value_REG_1 <= io_perf_5_value_REG; // @[PerfCounterUtils.scala 189:27]
    io_perf_6_value_REG <= hpm_io_perf_6_value; // @[PerfCounterUtils.scala 189:35]
    io_perf_6_value_REG_1 <= io_perf_6_value_REG; // @[PerfCounterUtils.scala 189:27]
    io_perf_7_value_REG <= hpm_io_perf_7_value; // @[PerfCounterUtils.scala 189:35]
    io_perf_7_value_REG_1 <= io_perf_7_value_REG; // @[PerfCounterUtils.scala 189:27]
  end
// Register and memory initialization
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
  integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
  `ifdef RANDOMIZE
    `ifdef INIT_RANDOM
      `INIT_RANDOM
    `endif
    `ifndef VERILATOR
      `ifdef RANDOMIZE_DELAY
        #`RANDOMIZE_DELAY begin end
      `else
        #0.002 begin end
      `endif
    `endif
`ifdef RANDOMIZE_REG_INIT
  _RAND_0 = {1{`RANDOM}};
  flushRedirect_valid_REG = _RAND_0[0:0];
  _RAND_1 = {1{`RANDOM}};
  flushRedirect_bits_rrobIdx_flag = _RAND_1[0:0];
  _RAND_2 = {1{`RANDOM}};
  flushRedirect_bits_rrobIdx_value = _RAND_2[6:0];
  _RAND_3 = {1{`RANDOM}};
  flushRedirect_bits_rftqIdx_flag = _RAND_3[0:0];
  _RAND_4 = {1{`RANDOM}};
  flushRedirect_bits_rftqIdx_value = _RAND_4[5:0];
  _RAND_5 = {1{`RANDOM}};
  flushRedirect_bits_rftqOffset = _RAND_5[2:0];
  _RAND_6 = {1{`RANDOM}};
  flushRedirect_bits_rlevel = _RAND_6[0:0];
  _RAND_7 = {1{`RANDOM}};
  exuRedirect_delayed_valid_REG = _RAND_7[0:0];
  _RAND_8 = {1{`RANDOM}};
  exuRedirect_delayed_bits_ruop_cf_pd_isRVC = _RAND_8[0:0];
  _RAND_9 = {1{`RANDOM}};
  exuRedirect_delayed_bits_ruop_cf_pd_brType = _RAND_9[1:0];
  _RAND_10 = {1{`RANDOM}};
  exuRedirect_delayed_bits_ruop_cf_pd_isCall = _RAND_10[0:0];
  _RAND_11 = {1{`RANDOM}};
  exuRedirect_delayed_bits_ruop_cf_pd_isRet = _RAND_11[0:0];
  _RAND_12 = {1{`RANDOM}};
  exuRedirect_delayed_bits_ruop_ctrl_imm = _RAND_12[19:0];
  _RAND_13 = {1{`RANDOM}};
  exuRedirect_delayed_bits_rredirect_robIdx_flag = _RAND_13[0:0];
  _RAND_14 = {1{`RANDOM}};
  exuRedirect_delayed_bits_rredirect_robIdx_value = _RAND_14[6:0];
  _RAND_15 = {1{`RANDOM}};
  exuRedirect_delayed_bits_rredirect_ftqIdx_flag = _RAND_15[0:0];
  _RAND_16 = {1{`RANDOM}};
  exuRedirect_delayed_bits_rredirect_ftqIdx_value = _RAND_16[5:0];
  _RAND_17 = {1{`RANDOM}};
  exuRedirect_delayed_bits_rredirect_ftqOffset = _RAND_17[2:0];
  _RAND_18 = {2{`RANDOM}};
  exuRedirect_delayed_bits_rredirect_cfiUpdate_target = _RAND_18[38:0];
  _RAND_19 = {1{`RANDOM}};
  exuRedirect_delayed_bits_rredirect_cfiUpdate_isMisPred = _RAND_19[0:0];
  _RAND_20 = {1{`RANDOM}};
  exuRedirect_delayed_valid_REG_1 = _RAND_20[0:0];
  _RAND_21 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r1_uop_cf_pd_isRVC = _RAND_21[0:0];
  _RAND_22 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r1_uop_cf_pd_brType = _RAND_22[1:0];
  _RAND_23 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r1_uop_cf_pd_isCall = _RAND_23[0:0];
  _RAND_24 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r1_uop_cf_pd_isRet = _RAND_24[0:0];
  _RAND_25 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r1_uop_ctrl_imm = _RAND_25[19:0];
  _RAND_26 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r1_redirect_robIdx_flag = _RAND_26[0:0];
  _RAND_27 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r1_redirect_robIdx_value = _RAND_27[6:0];
  _RAND_28 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r1_redirect_ftqIdx_flag = _RAND_28[0:0];
  _RAND_29 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r1_redirect_ftqIdx_value = _RAND_29[5:0];
  _RAND_30 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r1_redirect_ftqOffset = _RAND_30[2:0];
  _RAND_31 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r1_redirect_cfiUpdate_taken = _RAND_31[0:0];
  _RAND_32 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r1_redirect_cfiUpdate_isMisPred = _RAND_32[0:0];
  _RAND_33 = {1{`RANDOM}};
  exuRedirect_delayed_valid_REG_2 = _RAND_33[0:0];
  _RAND_34 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r2_uop_cf_pd_isRVC = _RAND_34[0:0];
  _RAND_35 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r2_uop_cf_pd_brType = _RAND_35[1:0];
  _RAND_36 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r2_uop_cf_pd_isCall = _RAND_36[0:0];
  _RAND_37 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r2_uop_cf_pd_isRet = _RAND_37[0:0];
  _RAND_38 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r2_uop_ctrl_imm = _RAND_38[19:0];
  _RAND_39 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r2_redirect_robIdx_flag = _RAND_39[0:0];
  _RAND_40 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r2_redirect_robIdx_value = _RAND_40[6:0];
  _RAND_41 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r2_redirect_ftqIdx_flag = _RAND_41[0:0];
  _RAND_42 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r2_redirect_ftqIdx_value = _RAND_42[5:0];
  _RAND_43 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r2_redirect_ftqOffset = _RAND_43[2:0];
  _RAND_44 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r2_redirect_cfiUpdate_taken = _RAND_44[0:0];
  _RAND_45 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r2_redirect_cfiUpdate_isMisPred = _RAND_45[0:0];
  _RAND_46 = {1{`RANDOM}};
  exuRedirect_delayed_valid_REG_3 = _RAND_46[0:0];
  _RAND_47 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r3_uop_cf_pd_isRVC = _RAND_47[0:0];
  _RAND_48 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r3_uop_cf_pd_brType = _RAND_48[1:0];
  _RAND_49 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r3_uop_cf_pd_isCall = _RAND_49[0:0];
  _RAND_50 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r3_uop_cf_pd_isRet = _RAND_50[0:0];
  _RAND_51 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r3_uop_ctrl_imm = _RAND_51[19:0];
  _RAND_52 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r3_redirect_robIdx_flag = _RAND_52[0:0];
  _RAND_53 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r3_redirect_robIdx_value = _RAND_53[6:0];
  _RAND_54 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r3_redirect_ftqIdx_flag = _RAND_54[0:0];
  _RAND_55 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r3_redirect_ftqIdx_value = _RAND_55[5:0];
  _RAND_56 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r3_redirect_ftqOffset = _RAND_56[2:0];
  _RAND_57 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r3_redirect_cfiUpdate_taken = _RAND_57[0:0];
  _RAND_58 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r3_redirect_cfiUpdate_isMisPred = _RAND_58[0:0];
  _RAND_59 = {1{`RANDOM}};
  exuRedirect_delayed_valid_REG_4 = _RAND_59[0:0];
  _RAND_60 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r4_uop_cf_pd_isRVC = _RAND_60[0:0];
  _RAND_61 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r4_uop_cf_pd_brType = _RAND_61[1:0];
  _RAND_62 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r4_uop_cf_pd_isCall = _RAND_62[0:0];
  _RAND_63 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r4_uop_cf_pd_isRet = _RAND_63[0:0];
  _RAND_64 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r4_uop_ctrl_imm = _RAND_64[19:0];
  _RAND_65 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r4_redirect_robIdx_flag = _RAND_65[0:0];
  _RAND_66 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r4_redirect_robIdx_value = _RAND_66[6:0];
  _RAND_67 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r4_redirect_ftqIdx_flag = _RAND_67[0:0];
  _RAND_68 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r4_redirect_ftqIdx_value = _RAND_68[5:0];
  _RAND_69 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r4_redirect_ftqOffset = _RAND_69[2:0];
  _RAND_70 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r4_redirect_cfiUpdate_taken = _RAND_70[0:0];
  _RAND_71 = {1{`RANDOM}};
  exuRedirect_delayed_bits_r4_redirect_cfiUpdate_isMisPred = _RAND_71[0:0];
  _RAND_72 = {1{`RANDOM}};
  loadReplay_valid_REG = _RAND_72[0:0];
  _RAND_73 = {1{`RANDOM}};
  loadReplay_bits_rrobIdx_flag = _RAND_73[0:0];
  _RAND_74 = {1{`RANDOM}};
  loadReplay_bits_rrobIdx_value = _RAND_74[6:0];
  _RAND_75 = {1{`RANDOM}};
  loadReplay_bits_rftqIdx_flag = _RAND_75[0:0];
  _RAND_76 = {1{`RANDOM}};
  loadReplay_bits_rftqIdx_value = _RAND_76[5:0];
  _RAND_77 = {1{`RANDOM}};
  loadReplay_bits_rftqOffset = _RAND_77[2:0];
  _RAND_78 = {1{`RANDOM}};
  loadReplay_bits_rstFtqIdx_value = _RAND_78[5:0];
  _RAND_79 = {1{`RANDOM}};
  loadReplay_bits_rstFtqOffset = _RAND_79[2:0];
  _RAND_80 = {1{`RANDOM}};
  frontendFlushBits_ftqIdx_flag = _RAND_80[0:0];
  _RAND_81 = {1{`RANDOM}};
  frontendFlushBits_ftqIdx_value = _RAND_81[5:0];
  _RAND_82 = {1{`RANDOM}};
  frontendFlushBits_ftqOffset = _RAND_82[2:0];
  _RAND_83 = {1{`RANDOM}};
  frontendFlushBits_level = _RAND_83[0:0];
  _RAND_84 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_0_valid_REG = _RAND_84[0:0];
  _RAND_85 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_0_bits_rcommitType = _RAND_85[2:0];
  _RAND_86 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_0_bits_rftqIdx_flag = _RAND_86[0:0];
  _RAND_87 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_0_bits_rftqIdx_value = _RAND_87[5:0];
  _RAND_88 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_0_bits_rftqOffset = _RAND_88[2:0];
  _RAND_89 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_1_valid_REG = _RAND_89[0:0];
  _RAND_90 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_1_bits_rcommitType = _RAND_90[2:0];
  _RAND_91 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_1_bits_rftqIdx_flag = _RAND_91[0:0];
  _RAND_92 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_1_bits_rftqIdx_value = _RAND_92[5:0];
  _RAND_93 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_1_bits_rftqOffset = _RAND_93[2:0];
  _RAND_94 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_2_valid_REG = _RAND_94[0:0];
  _RAND_95 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_2_bits_rcommitType = _RAND_95[2:0];
  _RAND_96 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_2_bits_rftqIdx_flag = _RAND_96[0:0];
  _RAND_97 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_2_bits_rftqIdx_value = _RAND_97[5:0];
  _RAND_98 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_2_bits_rftqOffset = _RAND_98[2:0];
  _RAND_99 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_3_valid_REG = _RAND_99[0:0];
  _RAND_100 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_3_bits_rcommitType = _RAND_100[2:0];
  _RAND_101 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_3_bits_rftqIdx_flag = _RAND_101[0:0];
  _RAND_102 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_3_bits_rftqIdx_value = _RAND_102[5:0];
  _RAND_103 = {1{`RANDOM}};
  io_frontend_toFtq_rob_commits_3_bits_rftqOffset = _RAND_103[2:0];
  _RAND_104 = {2{`RANDOM}};
  rob_flush_pc = _RAND_104[38:0];
  _RAND_105 = {2{`RANDOM}};
  io_frontend_toFtq_for_redirect_gen_frontendFlushTarget_REG = _RAND_105[38:0];
  _RAND_106 = {1{`RANDOM}};
  pendingRedirect = _RAND_106[0:0];
  _RAND_107 = {1{`RANDOM}};
  REG = _RAND_107[0:0];
  _RAND_108 = {1{`RANDOM}};
  decode_io_csrCtrl_REG_soft_prefetch_enable = _RAND_108[0:0];
  _RAND_109 = {1{`RANDOM}};
  decode_io_csrCtrl_REG_svinval_enable = _RAND_109[0:0];
  _RAND_110 = {1{`RANDOM}};
  decode_io_csrCtrl_REG_singlestep = _RAND_110[0:0];
  _RAND_111 = {1{`RANDOM}};
  ssit_io_update_REG_valid = _RAND_111[0:0];
  _RAND_112 = {1{`RANDOM}};
  ssit_io_update_REG_ldpc = _RAND_112[9:0];
  _RAND_113 = {1{`RANDOM}};
  ssit_io_update_REG_stpc = _RAND_113[9:0];
  _RAND_114 = {1{`RANDOM}};
  ssit_io_csrCtrl_REG_lvpred_timeout = _RAND_114[4:0];
  _RAND_115 = {1{`RANDOM}};
  lfst_io_redirect_REG_valid = _RAND_115[0:0];
  _RAND_116 = {1{`RANDOM}};
  lfst_io_redirect_REG_bits_robIdx_flag = _RAND_116[0:0];
  _RAND_117 = {1{`RANDOM}};
  lfst_io_redirect_REG_bits_robIdx_value = _RAND_117[6:0];
  _RAND_118 = {1{`RANDOM}};
  lfst_io_redirect_REG_bits_level = _RAND_118[0:0];
  _RAND_119 = {1{`RANDOM}};
  REG_1_0_valid = _RAND_119[0:0];
  _RAND_120 = {1{`RANDOM}};
  REG_1_0_bits_uop_cf_ssid = _RAND_120[4:0];
  _RAND_121 = {1{`RANDOM}};
  REG_1_0_bits_uop_robIdx_value = _RAND_121[6:0];
  _RAND_122 = {1{`RANDOM}};
  REG_1_1_valid = _RAND_122[0:0];
  _RAND_123 = {1{`RANDOM}};
  REG_1_1_bits_uop_cf_ssid = _RAND_123[4:0];
  _RAND_124 = {1{`RANDOM}};
  REG_1_1_bits_uop_robIdx_value = _RAND_124[6:0];
  _RAND_125 = {1{`RANDOM}};
  lfst_io_csrCtrl_REG_lvpred_disable = _RAND_125[0:0];
  _RAND_126 = {1{`RANDOM}};
  lfst_io_csrCtrl_REG_no_spec_load = _RAND_126[0:0];
  _RAND_127 = {1{`RANDOM}};
  lfst_io_csrCtrl_REG_storeset_wait_store = _RAND_127[0:0];
  _RAND_128 = {1{`RANDOM}};
  dispatch_io_singleStep_REG = _RAND_128[0:0];
  _RAND_129 = {1{`RANDOM}};
  pingpong = _RAND_129[0:0];
  _RAND_130 = {1{`RANDOM}};
  sources_source_exuOutput_5_valid_REG = _RAND_130[0:0];
  _RAND_131 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_2 = _RAND_131[0:0];
  _RAND_132 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_3 = _RAND_132[0:0];
  _RAND_133 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_8 = _RAND_133[0:0];
  _RAND_134 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_9 = _RAND_134[0:0];
  _RAND_135 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_uop_cf_exceptionVec_11 = _RAND_135[0:0];
  _RAND_136 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_0 = _RAND_136[0:0];
  _RAND_137 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_1 = _RAND_137[0:0];
  _RAND_138 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_2 = _RAND_138[0:0];
  _RAND_139 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_3 = _RAND_139[0:0];
  _RAND_140 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_4 = _RAND_140[0:0];
  _RAND_141 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_uop_cf_trigger_backendHit_5 = _RAND_141[0:0];
  _RAND_142 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_uop_ctrl_flushPipe = _RAND_142[0:0];
  _RAND_143 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_uop_robIdx_flag = _RAND_143[0:0];
  _RAND_144 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_uop_robIdx_value = _RAND_144[6:0];
  _RAND_145 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_fflags = _RAND_145[4:0];
  _RAND_146 = {1{`RANDOM}};
  sources_source_exuOutput_6_valid_REG = _RAND_146[0:0];
  _RAND_147 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_uop_robIdx_value = _RAND_147[6:0];
  _RAND_148 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_fflags = _RAND_148[4:0];
  _RAND_149 = {1{`RANDOM}};
  sources_source_exuOutput_7_valid_REG = _RAND_149[0:0];
  _RAND_150 = {1{`RANDOM}};
  sources_source_exuOutput_7_bits_REG_uop_robIdx_value = _RAND_150[6:0];
  _RAND_151 = {1{`RANDOM}};
  sources_source_exuOutput_7_bits_REG_fflags = _RAND_151[4:0];
  _RAND_152 = {1{`RANDOM}};
  sources_source_exuOutput_8_valid_REG = _RAND_152[0:0];
  _RAND_153 = {1{`RANDOM}};
  sources_source_exuOutput_8_bits_REG_uop_robIdx_value = _RAND_153[6:0];
  _RAND_154 = {1{`RANDOM}};
  sources_source_exuOutput_8_bits_REG_fflags = _RAND_154[4:0];
  _RAND_155 = {1{`RANDOM}};
  sources_source_exuOutput_9_valid_REG = _RAND_155[0:0];
  _RAND_156 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_uop_cf_exceptionVec_4 = _RAND_156[0:0];
  _RAND_157 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_uop_cf_exceptionVec_5 = _RAND_157[0:0];
  _RAND_158 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_uop_cf_exceptionVec_13 = _RAND_158[0:0];
  _RAND_159 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_0 = _RAND_159[0:0];
  _RAND_160 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_1 = _RAND_160[0:0];
  _RAND_161 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_2 = _RAND_161[0:0];
  _RAND_162 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_3 = _RAND_162[0:0];
  _RAND_163 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_4 = _RAND_163[0:0];
  _RAND_164 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_uop_cf_trigger_backendHit_5 = _RAND_164[0:0];
  _RAND_165 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_uop_ctrl_flushPipe = _RAND_165[0:0];
  _RAND_166 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_uop_ctrl_replayInst = _RAND_166[0:0];
  _RAND_167 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_uop_robIdx_flag = _RAND_167[0:0];
  _RAND_168 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_uop_robIdx_value = _RAND_168[6:0];
  _RAND_169 = {1{`RANDOM}};
  sources_source_exuOutput_10_valid_REG = _RAND_169[0:0];
  _RAND_170 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_uop_cf_exceptionVec_4 = _RAND_170[0:0];
  _RAND_171 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_uop_cf_exceptionVec_5 = _RAND_171[0:0];
  _RAND_172 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_uop_cf_exceptionVec_13 = _RAND_172[0:0];
  _RAND_173 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_0 = _RAND_173[0:0];
  _RAND_174 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_1 = _RAND_174[0:0];
  _RAND_175 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_2 = _RAND_175[0:0];
  _RAND_176 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_3 = _RAND_176[0:0];
  _RAND_177 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_4 = _RAND_177[0:0];
  _RAND_178 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_uop_cf_trigger_backendHit_5 = _RAND_178[0:0];
  _RAND_179 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_uop_ctrl_flushPipe = _RAND_179[0:0];
  _RAND_180 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_uop_ctrl_replayInst = _RAND_180[0:0];
  _RAND_181 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_uop_robIdx_flag = _RAND_181[0:0];
  _RAND_182 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_uop_robIdx_value = _RAND_182[6:0];
  _RAND_183 = {1{`RANDOM}};
  sources_source_exuOutput_11_valid_REG = _RAND_183[0:0];
  _RAND_184 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_4 = _RAND_184[0:0];
  _RAND_185 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_5 = _RAND_185[0:0];
  _RAND_186 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_6 = _RAND_186[0:0];
  _RAND_187 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_7 = _RAND_187[0:0];
  _RAND_188 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_13 = _RAND_188[0:0];
  _RAND_189 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_uop_cf_exceptionVec_15 = _RAND_189[0:0];
  _RAND_190 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_0 = _RAND_190[0:0];
  _RAND_191 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_1 = _RAND_191[0:0];
  _RAND_192 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_2 = _RAND_192[0:0];
  _RAND_193 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_3 = _RAND_193[0:0];
  _RAND_194 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_4 = _RAND_194[0:0];
  _RAND_195 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_uop_cf_trigger_backendHit_5 = _RAND_195[0:0];
  _RAND_196 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_uop_robIdx_flag = _RAND_196[0:0];
  _RAND_197 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_uop_robIdx_value = _RAND_197[6:0];
  _RAND_198 = {1{`RANDOM}};
  sources_source_exuOutput_12_valid_REG = _RAND_198[0:0];
  _RAND_199 = {1{`RANDOM}};
  sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_4 = _RAND_199[0:0];
  _RAND_200 = {1{`RANDOM}};
  sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_5 = _RAND_200[0:0];
  _RAND_201 = {1{`RANDOM}};
  sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_6 = _RAND_201[0:0];
  _RAND_202 = {1{`RANDOM}};
  sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_7 = _RAND_202[0:0];
  _RAND_203 = {1{`RANDOM}};
  sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_13 = _RAND_203[0:0];
  _RAND_204 = {1{`RANDOM}};
  sources_source_exuOutput_12_bits_REG_uop_cf_exceptionVec_15 = _RAND_204[0:0];
  _RAND_205 = {1{`RANDOM}};
  sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_0 = _RAND_205[0:0];
  _RAND_206 = {1{`RANDOM}};
  sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_1 = _RAND_206[0:0];
  _RAND_207 = {1{`RANDOM}};
  sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_2 = _RAND_207[0:0];
  _RAND_208 = {1{`RANDOM}};
  sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_3 = _RAND_208[0:0];
  _RAND_209 = {1{`RANDOM}};
  sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_4 = _RAND_209[0:0];
  _RAND_210 = {1{`RANDOM}};
  sources_source_exuOutput_12_bits_REG_uop_cf_trigger_backendHit_5 = _RAND_210[0:0];
  _RAND_211 = {1{`RANDOM}};
  sources_source_exuOutput_12_bits_REG_uop_robIdx_flag = _RAND_211[0:0];
  _RAND_212 = {1{`RANDOM}};
  sources_source_exuOutput_12_bits_REG_uop_robIdx_value = _RAND_212[6:0];
  _RAND_213 = {1{`RANDOM}};
  sources_source_exuOutput_0_valid_REG_3 = _RAND_213[0:0];
  _RAND_214 = {1{`RANDOM}};
  sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_0 = _RAND_214[0:0];
  _RAND_215 = {1{`RANDOM}};
  sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_1 = _RAND_215[0:0];
  _RAND_216 = {1{`RANDOM}};
  sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_2 = _RAND_216[0:0];
  _RAND_217 = {1{`RANDOM}};
  sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_3 = _RAND_217[0:0];
  _RAND_218 = {1{`RANDOM}};
  sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_4 = _RAND_218[0:0];
  _RAND_219 = {1{`RANDOM}};
  sources_source_exuOutput_0_bits_REG_3_uop_cf_trigger_backendHit_5 = _RAND_219[0:0];
  _RAND_220 = {1{`RANDOM}};
  sources_source_exuOutput_0_bits_REG_3_uop_robIdx_value = _RAND_220[6:0];
  _RAND_221 = {1{`RANDOM}};
  sources_source_exuOutput_0_bits_REG_3_redirectValid = _RAND_221[0:0];
  _RAND_222 = {1{`RANDOM}};
  sources_source_exuOutput_0_bits_REG_3_redirect_cfiUpdate_isMisPred = _RAND_222[0:0];
  _RAND_223 = {1{`RANDOM}};
  sources_source_exuOutput_1_valid_REG_3 = _RAND_223[0:0];
  _RAND_224 = {1{`RANDOM}};
  sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_0 = _RAND_224[0:0];
  _RAND_225 = {1{`RANDOM}};
  sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_1 = _RAND_225[0:0];
  _RAND_226 = {1{`RANDOM}};
  sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_2 = _RAND_226[0:0];
  _RAND_227 = {1{`RANDOM}};
  sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_3 = _RAND_227[0:0];
  _RAND_228 = {1{`RANDOM}};
  sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_4 = _RAND_228[0:0];
  _RAND_229 = {1{`RANDOM}};
  sources_source_exuOutput_1_bits_REG_3_uop_cf_trigger_backendHit_5 = _RAND_229[0:0];
  _RAND_230 = {1{`RANDOM}};
  sources_source_exuOutput_1_bits_REG_3_uop_robIdx_value = _RAND_230[6:0];
  _RAND_231 = {1{`RANDOM}};
  sources_source_exuOutput_1_bits_REG_3_redirectValid = _RAND_231[0:0];
  _RAND_232 = {1{`RANDOM}};
  sources_source_exuOutput_1_bits_REG_3_redirect_cfiUpdate_isMisPred = _RAND_232[0:0];
  _RAND_233 = {1{`RANDOM}};
  sources_source_exuOutput_2_valid_REG_3 = _RAND_233[0:0];
  _RAND_234 = {1{`RANDOM}};
  sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_0 = _RAND_234[0:0];
  _RAND_235 = {1{`RANDOM}};
  sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_1 = _RAND_235[0:0];
  _RAND_236 = {1{`RANDOM}};
  sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_2 = _RAND_236[0:0];
  _RAND_237 = {1{`RANDOM}};
  sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_3 = _RAND_237[0:0];
  _RAND_238 = {1{`RANDOM}};
  sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_4 = _RAND_238[0:0];
  _RAND_239 = {1{`RANDOM}};
  sources_source_exuOutput_2_bits_REG_3_uop_cf_trigger_backendHit_5 = _RAND_239[0:0];
  _RAND_240 = {1{`RANDOM}};
  sources_source_exuOutput_2_bits_REG_3_uop_robIdx_value = _RAND_240[6:0];
  _RAND_241 = {1{`RANDOM}};
  sources_source_exuOutput_2_bits_REG_3_redirectValid = _RAND_241[0:0];
  _RAND_242 = {1{`RANDOM}};
  sources_source_exuOutput_2_bits_REG_3_redirect_cfiUpdate_isMisPred = _RAND_242[0:0];
  _RAND_243 = {1{`RANDOM}};
  sources_source_exuOutput_3_valid_REG_3 = _RAND_243[0:0];
  _RAND_244 = {1{`RANDOM}};
  sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_0 = _RAND_244[0:0];
  _RAND_245 = {1{`RANDOM}};
  sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_1 = _RAND_245[0:0];
  _RAND_246 = {1{`RANDOM}};
  sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_2 = _RAND_246[0:0];
  _RAND_247 = {1{`RANDOM}};
  sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_3 = _RAND_247[0:0];
  _RAND_248 = {1{`RANDOM}};
  sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_4 = _RAND_248[0:0];
  _RAND_249 = {1{`RANDOM}};
  sources_source_exuOutput_3_bits_REG_3_uop_cf_trigger_backendHit_5 = _RAND_249[0:0];
  _RAND_250 = {1{`RANDOM}};
  sources_source_exuOutput_3_bits_REG_3_uop_robIdx_value = _RAND_250[6:0];
  _RAND_251 = {1{`RANDOM}};
  sources_source_exuOutput_3_bits_REG_3_redirectValid = _RAND_251[0:0];
  _RAND_252 = {1{`RANDOM}};
  sources_source_exuOutput_3_bits_REG_3_redirect_cfiUpdate_isMisPred = _RAND_252[0:0];
  _RAND_253 = {1{`RANDOM}};
  sources_source_exuOutput_4_valid_REG_3 = _RAND_253[0:0];
  _RAND_254 = {1{`RANDOM}};
  sources_source_exuOutput_4_bits_REG_3_uop_cf_exceptionVec_4 = _RAND_254[0:0];
  _RAND_255 = {1{`RANDOM}};
  sources_source_exuOutput_4_bits_REG_3_uop_cf_exceptionVec_5 = _RAND_255[0:0];
  _RAND_256 = {1{`RANDOM}};
  sources_source_exuOutput_4_bits_REG_3_uop_cf_exceptionVec_13 = _RAND_256[0:0];
  _RAND_257 = {1{`RANDOM}};
  sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_0 = _RAND_257[0:0];
  _RAND_258 = {1{`RANDOM}};
  sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_1 = _RAND_258[0:0];
  _RAND_259 = {1{`RANDOM}};
  sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_2 = _RAND_259[0:0];
  _RAND_260 = {1{`RANDOM}};
  sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_3 = _RAND_260[0:0];
  _RAND_261 = {1{`RANDOM}};
  sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_4 = _RAND_261[0:0];
  _RAND_262 = {1{`RANDOM}};
  sources_source_exuOutput_4_bits_REG_3_uop_cf_trigger_backendHit_5 = _RAND_262[0:0];
  _RAND_263 = {1{`RANDOM}};
  sources_source_exuOutput_4_bits_REG_3_uop_ctrl_flushPipe = _RAND_263[0:0];
  _RAND_264 = {1{`RANDOM}};
  sources_source_exuOutput_4_bits_REG_3_uop_ctrl_replayInst = _RAND_264[0:0];
  _RAND_265 = {1{`RANDOM}};
  sources_source_exuOutput_4_bits_REG_3_uop_robIdx_value = _RAND_265[6:0];
  _RAND_266 = {1{`RANDOM}};
  sources_source_exuOutput_4_bits_REG_3_debug_isMMIO = _RAND_266[0:0];
  _RAND_267 = {1{`RANDOM}};
  sources_source_exuOutput_5_valid_REG_3 = _RAND_267[0:0];
  _RAND_268 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_3_uop_cf_exceptionVec_4 = _RAND_268[0:0];
  _RAND_269 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_3_uop_cf_exceptionVec_5 = _RAND_269[0:0];
  _RAND_270 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_3_uop_cf_exceptionVec_13 = _RAND_270[0:0];
  _RAND_271 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_0 = _RAND_271[0:0];
  _RAND_272 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_1 = _RAND_272[0:0];
  _RAND_273 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_2 = _RAND_273[0:0];
  _RAND_274 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_3 = _RAND_274[0:0];
  _RAND_275 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_4 = _RAND_275[0:0];
  _RAND_276 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_3_uop_cf_trigger_backendHit_5 = _RAND_276[0:0];
  _RAND_277 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_3_uop_ctrl_flushPipe = _RAND_277[0:0];
  _RAND_278 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_3_uop_ctrl_replayInst = _RAND_278[0:0];
  _RAND_279 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_3_uop_robIdx_value = _RAND_279[6:0];
  _RAND_280 = {1{`RANDOM}};
  sources_source_exuOutput_5_bits_REG_3_debug_isMMIO = _RAND_280[0:0];
  _RAND_281 = {1{`RANDOM}};
  sources_source_exuOutput_6_valid_REG_3 = _RAND_281[0:0];
  _RAND_282 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_2 = _RAND_282[0:0];
  _RAND_283 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_3 = _RAND_283[0:0];
  _RAND_284 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_8 = _RAND_284[0:0];
  _RAND_285 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_9 = _RAND_285[0:0];
  _RAND_286 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_3_uop_cf_exceptionVec_11 = _RAND_286[0:0];
  _RAND_287 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_0 = _RAND_287[0:0];
  _RAND_288 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_1 = _RAND_288[0:0];
  _RAND_289 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_2 = _RAND_289[0:0];
  _RAND_290 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_3 = _RAND_290[0:0];
  _RAND_291 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_4 = _RAND_291[0:0];
  _RAND_292 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_3_uop_cf_trigger_backendHit_5 = _RAND_292[0:0];
  _RAND_293 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_3_uop_ctrl_flushPipe = _RAND_293[0:0];
  _RAND_294 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_3_uop_robIdx_value = _RAND_294[6:0];
  _RAND_295 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_3_redirectValid = _RAND_295[0:0];
  _RAND_296 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_3_redirect_cfiUpdate_isMisPred = _RAND_296[0:0];
  _RAND_297 = {1{`RANDOM}};
  sources_source_exuOutput_6_bits_REG_3_debug_isPerfCnt = _RAND_297[0:0];
  _RAND_298 = {1{`RANDOM}};
  sources_source_exuOutput_7_valid_REG_3 = _RAND_298[0:0];
  _RAND_299 = {1{`RANDOM}};
  sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_0 = _RAND_299[0:0];
  _RAND_300 = {1{`RANDOM}};
  sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_1 = _RAND_300[0:0];
  _RAND_301 = {1{`RANDOM}};
  sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_2 = _RAND_301[0:0];
  _RAND_302 = {1{`RANDOM}};
  sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_3 = _RAND_302[0:0];
  _RAND_303 = {1{`RANDOM}};
  sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_4 = _RAND_303[0:0];
  _RAND_304 = {1{`RANDOM}};
  sources_source_exuOutput_7_bits_REG_3_uop_cf_trigger_backendHit_5 = _RAND_304[0:0];
  _RAND_305 = {1{`RANDOM}};
  sources_source_exuOutput_7_bits_REG_3_uop_robIdx_value = _RAND_305[6:0];
  _RAND_306 = {1{`RANDOM}};
  sources_source_exuOutput_8_valid_REG_3 = _RAND_306[0:0];
  _RAND_307 = {1{`RANDOM}};
  sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_0 = _RAND_307[0:0];
  _RAND_308 = {1{`RANDOM}};
  sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_1 = _RAND_308[0:0];
  _RAND_309 = {1{`RANDOM}};
  sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_2 = _RAND_309[0:0];
  _RAND_310 = {1{`RANDOM}};
  sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_3 = _RAND_310[0:0];
  _RAND_311 = {1{`RANDOM}};
  sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_4 = _RAND_311[0:0];
  _RAND_312 = {1{`RANDOM}};
  sources_source_exuOutput_8_bits_REG_3_uop_cf_trigger_backendHit_5 = _RAND_312[0:0];
  _RAND_313 = {1{`RANDOM}};
  sources_source_exuOutput_8_bits_REG_3_uop_robIdx_value = _RAND_313[6:0];
  _RAND_314 = {1{`RANDOM}};
  sources_source_exuOutput_9_valid_REG_3 = _RAND_314[0:0];
  _RAND_315 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_2 = _RAND_315[0:0];
  _RAND_316 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_3 = _RAND_316[0:0];
  _RAND_317 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_8 = _RAND_317[0:0];
  _RAND_318 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_9 = _RAND_318[0:0];
  _RAND_319 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_3_uop_cf_exceptionVec_11 = _RAND_319[0:0];
  _RAND_320 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_0 = _RAND_320[0:0];
  _RAND_321 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_1 = _RAND_321[0:0];
  _RAND_322 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_2 = _RAND_322[0:0];
  _RAND_323 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_3 = _RAND_323[0:0];
  _RAND_324 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_4 = _RAND_324[0:0];
  _RAND_325 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_3_uop_cf_trigger_backendHit_5 = _RAND_325[0:0];
  _RAND_326 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_3_uop_ctrl_flushPipe = _RAND_326[0:0];
  _RAND_327 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_3_uop_robIdx_value = _RAND_327[6:0];
  _RAND_328 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_3_redirectValid = _RAND_328[0:0];
  _RAND_329 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_3_redirect_cfiUpdate_isMisPred = _RAND_329[0:0];
  _RAND_330 = {1{`RANDOM}};
  sources_source_exuOutput_9_bits_REG_3_debug_isPerfCnt = _RAND_330[0:0];
  _RAND_331 = {1{`RANDOM}};
  sources_source_exuOutput_10_valid_REG_3 = _RAND_331[0:0];
  _RAND_332 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_4 = _RAND_332[0:0];
  _RAND_333 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_5 = _RAND_333[0:0];
  _RAND_334 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_6 = _RAND_334[0:0];
  _RAND_335 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_7 = _RAND_335[0:0];
  _RAND_336 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_13 = _RAND_336[0:0];
  _RAND_337 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_3_uop_cf_exceptionVec_15 = _RAND_337[0:0];
  _RAND_338 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_0 = _RAND_338[0:0];
  _RAND_339 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_1 = _RAND_339[0:0];
  _RAND_340 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_2 = _RAND_340[0:0];
  _RAND_341 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_3 = _RAND_341[0:0];
  _RAND_342 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_4 = _RAND_342[0:0];
  _RAND_343 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_3_uop_cf_trigger_backendHit_5 = _RAND_343[0:0];
  _RAND_344 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_3_uop_robIdx_value = _RAND_344[6:0];
  _RAND_345 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_3_redirectValid = _RAND_345[0:0];
  _RAND_346 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_3_redirect_cfiUpdate_isMisPred = _RAND_346[0:0];
  _RAND_347 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_3_debug_isMMIO = _RAND_347[0:0];
  _RAND_348 = {1{`RANDOM}};
  sources_source_exuOutput_10_bits_REG_3_debug_isPerfCnt = _RAND_348[0:0];
  _RAND_349 = {1{`RANDOM}};
  sources_source_exuOutput_11_valid_REG_3 = _RAND_349[0:0];
  _RAND_350 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_4 = _RAND_350[0:0];
  _RAND_351 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_5 = _RAND_351[0:0];
  _RAND_352 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_6 = _RAND_352[0:0];
  _RAND_353 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_7 = _RAND_353[0:0];
  _RAND_354 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_13 = _RAND_354[0:0];
  _RAND_355 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_3_uop_cf_exceptionVec_15 = _RAND_355[0:0];
  _RAND_356 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_0 = _RAND_356[0:0];
  _RAND_357 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_1 = _RAND_357[0:0];
  _RAND_358 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_2 = _RAND_358[0:0];
  _RAND_359 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_3 = _RAND_359[0:0];
  _RAND_360 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_4 = _RAND_360[0:0];
  _RAND_361 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_3_uop_cf_trigger_backendHit_5 = _RAND_361[0:0];
  _RAND_362 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_3_uop_robIdx_value = _RAND_362[6:0];
  _RAND_363 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_3_redirectValid = _RAND_363[0:0];
  _RAND_364 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_3_redirect_cfiUpdate_isMisPred = _RAND_364[0:0];
  _RAND_365 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_3_debug_isMMIO = _RAND_365[0:0];
  _RAND_366 = {1{`RANDOM}};
  sources_source_exuOutput_11_bits_REG_3_debug_isPerfCnt = _RAND_366[0:0];
  _RAND_367 = {1{`RANDOM}};
  sources_source_exuOutput_12_valid_REG_3 = _RAND_367[0:0];
  _RAND_368 = {1{`RANDOM}};
  sources_source_exuOutput_12_bits_REG_3_uop_robIdx_value = _RAND_368[6:0];
  _RAND_369 = {1{`RANDOM}};
  sources_source_exuOutput_13_valid_REG_3 = _RAND_369[0:0];
  _RAND_370 = {1{`RANDOM}};
  sources_source_exuOutput_13_bits_REG_3_uop_robIdx_value = _RAND_370[6:0];
  _RAND_371 = {1{`RANDOM}};
  io_robio_toCSR_perfinfo_retiredInstr_REG = _RAND_371[2:0];
  _RAND_372 = {1{`RANDOM}};
  pfevent_io_distribute_csr_REG_wvalid = _RAND_372[0:0];
  _RAND_373 = {1{`RANDOM}};
  pfevent_io_distribute_csr_REG_waddr = _RAND_373[11:0];
  _RAND_374 = {2{`RANDOM}};
  pfevent_io_distribute_csr_REG_wdata = _RAND_374[63:0];
  _RAND_375 = {1{`RANDOM}};
  io_perf_0_value_REG = _RAND_375[5:0];
  _RAND_376 = {1{`RANDOM}};
  io_perf_0_value_REG_1 = _RAND_376[5:0];
  _RAND_377 = {1{`RANDOM}};
  io_perf_1_value_REG = _RAND_377[5:0];
  _RAND_378 = {1{`RANDOM}};
  io_perf_1_value_REG_1 = _RAND_378[5:0];
  _RAND_379 = {1{`RANDOM}};
  io_perf_2_value_REG = _RAND_379[5:0];
  _RAND_380 = {1{`RANDOM}};
  io_perf_2_value_REG_1 = _RAND_380[5:0];
  _RAND_381 = {1{`RANDOM}};
  io_perf_3_value_REG = _RAND_381[5:0];
  _RAND_382 = {1{`RANDOM}};
  io_perf_3_value_REG_1 = _RAND_382[5:0];
  _RAND_383 = {1{`RANDOM}};
  io_perf_4_value_REG = _RAND_383[5:0];
  _RAND_384 = {1{`RANDOM}};
  io_perf_4_value_REG_1 = _RAND_384[5:0];
  _RAND_385 = {1{`RANDOM}};
  io_perf_5_value_REG = _RAND_385[5:0];
  _RAND_386 = {1{`RANDOM}};
  io_perf_5_value_REG_1 = _RAND_386[5:0];
  _RAND_387 = {1{`RANDOM}};
  io_perf_6_value_REG = _RAND_387[5:0];
  _RAND_388 = {1{`RANDOM}};
  io_perf_6_value_REG_1 = _RAND_388[5:0];
  _RAND_389 = {1{`RANDOM}};
  io_perf_7_value_REG = _RAND_389[5:0];
  _RAND_390 = {1{`RANDOM}};
  io_perf_7_value_REG_1 = _RAND_390[5:0];
`endif // RANDOMIZE_REG_INIT
  `endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
endmodule
