\hypertarget{core__armv81mml_8h_source}{}\doxysection{core\+\_\+armv81mml.\+h}
\label{core__armv81mml_8h_source}\index{C:/Users/alixh/STM32CubeIDE/workspace\_1.10.1/TP\_Automatique/Drivers/CMSIS/Include/core\_armv81mml.h@{C:/Users/alixh/STM32CubeIDE/workspace\_1.10.1/TP\_Automatique/Drivers/CMSIS/Include/core\_armv81mml.h}}
\mbox{\hyperlink{core__armv81mml_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{comment}{/**************************************************************************/}}
\DoxyCodeLine{7 \textcolor{comment}{/*}}
\DoxyCodeLine{8 \textcolor{comment}{ * Copyright (c) 2018-\/2019 Arm Limited. All rights reserved.}}
\DoxyCodeLine{9 \textcolor{comment}{ *}}
\DoxyCodeLine{10 \textcolor{comment}{ * SPDX-\/License-\/Identifier: Apache-\/2.0}}
\DoxyCodeLine{11 \textcolor{comment}{ *}}
\DoxyCodeLine{12 \textcolor{comment}{ * Licensed under the Apache License, Version 2.0 (the License); you may}}
\DoxyCodeLine{13 \textcolor{comment}{ * not use this file except in compliance with the License.}}
\DoxyCodeLine{14 \textcolor{comment}{ * You may obtain a copy of the License at}}
\DoxyCodeLine{15 \textcolor{comment}{ *}}
\DoxyCodeLine{16 \textcolor{comment}{ * www.apache.org/licenses/LICENSE-\/2.0}}
\DoxyCodeLine{17 \textcolor{comment}{ *}}
\DoxyCodeLine{18 \textcolor{comment}{ * Unless required by applicable law or agreed to in writing, software}}
\DoxyCodeLine{19 \textcolor{comment}{ * distributed under the License is distributed on an AS IS BASIS, WITHOUT}}
\DoxyCodeLine{20 \textcolor{comment}{ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.}}
\DoxyCodeLine{21 \textcolor{comment}{ * See the License for the specific language governing permissions and}}
\DoxyCodeLine{22 \textcolor{comment}{ * limitations under the License.}}
\DoxyCodeLine{23 \textcolor{comment}{ */}}
\DoxyCodeLine{24 }
\DoxyCodeLine{25 \textcolor{preprocessor}{\#if   defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{26 \textcolor{preprocessor}{  \#pragma system\_include         }\textcolor{comment}{/* treat file as system include file for MISRA check */}\textcolor{preprocessor}{}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#elif defined (\_\_clang\_\_)}}
\DoxyCodeLine{28 \textcolor{preprocessor}{  \#pragma clang system\_header   }\textcolor{comment}{/* treat file as system include file */}\textcolor{preprocessor}{}}
\DoxyCodeLine{29 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{30 }
\DoxyCodeLine{31 \textcolor{preprocessor}{\#ifndef \_\_CORE\_ARMV81MML\_H\_GENERIC}}
\DoxyCodeLine{32 \textcolor{preprocessor}{\#define \_\_CORE\_ARMV81MML\_H\_GENERIC}}
\DoxyCodeLine{33 }
\DoxyCodeLine{34 \textcolor{preprocessor}{\#include <stdint.h>}}
\DoxyCodeLine{35 }
\DoxyCodeLine{36 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{37  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{38 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{39 }
\DoxyCodeLine{55 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{56 \textcolor{comment}{ *                 CMSIS definitions}}
\DoxyCodeLine{57 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{63 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{cmsis__version_8h}{cmsis\_version.h}}"{}}}
\DoxyCodeLine{64  }
\DoxyCodeLine{65 \textcolor{preprocessor}{\#define \_\_ARM\_ARCH\_8M\_MAIN\_\_    1  }\textcolor{comment}{// patching for now}}
\DoxyCodeLine{66 \textcolor{comment}{/*  CMSIS ARMV81MML definitions */}}
\DoxyCodeLine{67 \textcolor{preprocessor}{\#define \_\_ARMv81MML\_CMSIS\_VERSION\_MAIN  (\_\_CM\_CMSIS\_VERSION\_MAIN)                   }}
\DoxyCodeLine{68 \textcolor{preprocessor}{\#define \_\_ARMv81MML\_CMSIS\_VERSION\_SUB   (\_\_CM\_CMSIS\_VERSION\_SUB)                    }}
\DoxyCodeLine{69 \textcolor{preprocessor}{\#define \_\_ARMv81MML\_CMSIS\_VERSION       ((\_\_ARMv81MML\_CMSIS\_VERSION\_MAIN << 16U) | \(\backslash\)}}
\DoxyCodeLine{70 \textcolor{preprocessor}{                                         \_\_ARMv81MML\_CMSIS\_VERSION\_SUB           )  }}
\DoxyCodeLine{72 \textcolor{preprocessor}{\#define \_\_CORTEX\_M                     (81U)                                       }}
\DoxyCodeLine{77 \textcolor{preprocessor}{\#if defined ( \_\_CC\_ARM )}}
\DoxyCodeLine{78 \textcolor{preprocessor}{  \#if defined \_\_TARGET\_FPU\_VFP}}
\DoxyCodeLine{79 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{80 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{81 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{82 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{83 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{84 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{85 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{86 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{87 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{88 }
\DoxyCodeLine{89 \textcolor{preprocessor}{  \#if defined(\_\_ARM\_FEATURE\_DSP)}}
\DoxyCodeLine{90 \textcolor{preprocessor}{    \#if defined(\_\_DSP\_PRESENT) \&\& (\_\_DSP\_PRESENT == 1U)}}
\DoxyCodeLine{91 \textcolor{preprocessor}{      \#define \_\_DSP\_USED       1U}}
\DoxyCodeLine{92 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{93 \textcolor{preprocessor}{      \#error "{}Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check \_\_DSP\_PRESENT)"{}}}
\DoxyCodeLine{94 \textcolor{preprocessor}{      \#define \_\_DSP\_USED         0U    }}
\DoxyCodeLine{95 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{96 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{97 \textcolor{preprocessor}{    \#define \_\_DSP\_USED         0U}}
\DoxyCodeLine{98 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{99   }
\DoxyCodeLine{100 \textcolor{preprocessor}{\#elif defined (\_\_ARMCC\_VERSION) \&\& (\_\_ARMCC\_VERSION >= 6010050)}}
\DoxyCodeLine{101 \textcolor{preprocessor}{  \#if defined \_\_ARM\_FP}}
\DoxyCodeLine{102 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{103 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{104 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{105 \textcolor{preprocessor}{      \#warning "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{106 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{107 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{108 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{109 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{110 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{111 }
\DoxyCodeLine{112 \textcolor{preprocessor}{  \#if defined(\_\_ARM\_FEATURE\_DSP)}}
\DoxyCodeLine{113 \textcolor{preprocessor}{    \#if defined(\_\_DSP\_PRESENT) \&\& (\_\_DSP\_PRESENT == 1U)}}
\DoxyCodeLine{114 \textcolor{preprocessor}{      \#define \_\_DSP\_USED       1U}}
\DoxyCodeLine{115 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{116 \textcolor{preprocessor}{      \#error "{}Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check \_\_DSP\_PRESENT)"{}}}
\DoxyCodeLine{117 \textcolor{preprocessor}{      \#define \_\_DSP\_USED         0U    }}
\DoxyCodeLine{118 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{119 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{120 \textcolor{preprocessor}{    \#define \_\_DSP\_USED         0U}}
\DoxyCodeLine{121 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{122 }
\DoxyCodeLine{123 \textcolor{preprocessor}{\#elif defined ( \_\_GNUC\_\_ )}}
\DoxyCodeLine{124 \textcolor{preprocessor}{  \#if defined (\_\_VFP\_FP\_\_) \&\& !defined(\_\_SOFTFP\_\_)}}
\DoxyCodeLine{125 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{126 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{127 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{128 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{129 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{130 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{131 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{132 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{133 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{134   }
\DoxyCodeLine{135 \textcolor{preprocessor}{  \#if defined(\_\_ARM\_FEATURE\_DSP)}}
\DoxyCodeLine{136 \textcolor{preprocessor}{    \#if defined(\_\_DSP\_PRESENT) \&\& (\_\_DSP\_PRESENT == 1U)}}
\DoxyCodeLine{137 \textcolor{preprocessor}{      \#define \_\_DSP\_USED       1U}}
\DoxyCodeLine{138 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{139 \textcolor{preprocessor}{      \#error "{}Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check \_\_DSP\_PRESENT)"{}}}
\DoxyCodeLine{140 \textcolor{preprocessor}{      \#define \_\_DSP\_USED         0U    }}
\DoxyCodeLine{141 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{142 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{143 \textcolor{preprocessor}{    \#define \_\_DSP\_USED         0U}}
\DoxyCodeLine{144 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{145   }
\DoxyCodeLine{146 \textcolor{preprocessor}{\#elif defined ( \_\_ICCARM\_\_ )}}
\DoxyCodeLine{147 \textcolor{preprocessor}{  \#if defined \_\_ARMVFP\_\_}}
\DoxyCodeLine{148 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{149 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{150 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{151 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{152 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{153 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{154 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{155 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{156 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{157 }
\DoxyCodeLine{158 \textcolor{preprocessor}{  \#if defined(\_\_ARM\_FEATURE\_DSP)}}
\DoxyCodeLine{159 \textcolor{preprocessor}{    \#if defined(\_\_DSP\_PRESENT) \&\& (\_\_DSP\_PRESENT == 1U)}}
\DoxyCodeLine{160 \textcolor{preprocessor}{      \#define \_\_DSP\_USED       1U}}
\DoxyCodeLine{161 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{162 \textcolor{preprocessor}{      \#error "{}Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check \_\_DSP\_PRESENT)"{}}}
\DoxyCodeLine{163 \textcolor{preprocessor}{      \#define \_\_DSP\_USED         0U    }}
\DoxyCodeLine{164 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{165 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{166 \textcolor{preprocessor}{    \#define \_\_DSP\_USED         0U}}
\DoxyCodeLine{167 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{168   }
\DoxyCodeLine{169 \textcolor{preprocessor}{\#elif defined ( \_\_TI\_ARM\_\_ )}}
\DoxyCodeLine{170 \textcolor{preprocessor}{  \#if defined \_\_TI\_VFP\_SUPPORT\_\_}}
\DoxyCodeLine{171 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{172 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{173 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{174 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{175 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{176 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{177 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{178 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{179 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{180 }
\DoxyCodeLine{181 \textcolor{preprocessor}{\#elif defined ( \_\_TASKING\_\_ )}}
\DoxyCodeLine{182 \textcolor{preprocessor}{  \#if defined \_\_FPU\_VFP\_\_}}
\DoxyCodeLine{183 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{184 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{185 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{186 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{187 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{188 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{189 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{190 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{191 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{192 }
\DoxyCodeLine{193 \textcolor{preprocessor}{\#elif defined ( \_\_CSMC\_\_ )}}
\DoxyCodeLine{194 \textcolor{preprocessor}{  \#if ( \_\_CSMC\_\_ \& 0x400U)}}
\DoxyCodeLine{195 \textcolor{preprocessor}{    \#if defined (\_\_FPU\_PRESENT) \&\& (\_\_FPU\_PRESENT == 1U)}}
\DoxyCodeLine{196 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       1U}}
\DoxyCodeLine{197 \textcolor{preprocessor}{    \#else}}
\DoxyCodeLine{198 \textcolor{preprocessor}{      \#error "{}Compiler generates FPU instructions for a device without an FPU (check \_\_FPU\_PRESENT)"{}}}
\DoxyCodeLine{199 \textcolor{preprocessor}{      \#define \_\_FPU\_USED       0U}}
\DoxyCodeLine{200 \textcolor{preprocessor}{    \#endif}}
\DoxyCodeLine{201 \textcolor{preprocessor}{  \#else}}
\DoxyCodeLine{202 \textcolor{preprocessor}{    \#define \_\_FPU\_USED         0U}}
\DoxyCodeLine{203 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{204 }
\DoxyCodeLine{205 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{206 }
\DoxyCodeLine{207 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{cmsis__compiler_8h}{cmsis\_compiler.h}}"{}}               \textcolor{comment}{/* CMSIS compiler specific defines */}}
\DoxyCodeLine{208 }
\DoxyCodeLine{209 }
\DoxyCodeLine{210 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{211 \}}
\DoxyCodeLine{212 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{213 }
\DoxyCodeLine{214 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_ARMV81MML\_H\_GENERIC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{215 }
\DoxyCodeLine{216 \textcolor{preprocessor}{\#ifndef \_\_CMSIS\_GENERIC}}
\DoxyCodeLine{217 }
\DoxyCodeLine{218 \textcolor{preprocessor}{\#ifndef \_\_CORE\_ARMV81MML\_H\_DEPENDANT}}
\DoxyCodeLine{219 \textcolor{preprocessor}{\#define \_\_CORE\_ARMV81MML\_H\_DEPENDANT}}
\DoxyCodeLine{220 }
\DoxyCodeLine{221 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{222  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{223 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{224 }
\DoxyCodeLine{225 \textcolor{comment}{/* check device defines and use defaults */}}
\DoxyCodeLine{226 \textcolor{preprocessor}{\#if defined \_\_CHECK\_DEVICE\_DEFINES}}
\DoxyCodeLine{227 \textcolor{preprocessor}{  \#ifndef \_\_ARMv81MML\_REV}}
\DoxyCodeLine{228 \textcolor{preprocessor}{    \#define \_\_ARMv81MML\_REV               0x0000U}}
\DoxyCodeLine{229 \textcolor{preprocessor}{    \#warning "{}\_\_ARMv81MML\_REV not defined in device header file; using default!"{}}}
\DoxyCodeLine{230 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{231 }
\DoxyCodeLine{232 \textcolor{preprocessor}{  \#ifndef \_\_FPU\_PRESENT}}
\DoxyCodeLine{233 \textcolor{preprocessor}{    \#define \_\_FPU\_PRESENT             0U}}
\DoxyCodeLine{234 \textcolor{preprocessor}{    \#warning "{}\_\_FPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{235 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{236 }
\DoxyCodeLine{237 \textcolor{preprocessor}{  \#ifndef \_\_MPU\_PRESENT}}
\DoxyCodeLine{238 \textcolor{preprocessor}{    \#define \_\_MPU\_PRESENT             0U}}
\DoxyCodeLine{239 \textcolor{preprocessor}{    \#warning "{}\_\_MPU\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{240 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{241 }
\DoxyCodeLine{242 \textcolor{preprocessor}{  \#ifndef \_\_SAUREGION\_PRESENT}}
\DoxyCodeLine{243 \textcolor{preprocessor}{    \#define \_\_SAUREGION\_PRESENT       0U}}
\DoxyCodeLine{244 \textcolor{preprocessor}{    \#warning "{}\_\_SAUREGION\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{245 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{246 }
\DoxyCodeLine{247 \textcolor{preprocessor}{  \#ifndef \_\_DSP\_PRESENT}}
\DoxyCodeLine{248 \textcolor{preprocessor}{    \#define \_\_DSP\_PRESENT             0U}}
\DoxyCodeLine{249 \textcolor{preprocessor}{    \#warning "{}\_\_DSP\_PRESENT not defined in device header file; using default!"{}}}
\DoxyCodeLine{250 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{251 }
\DoxyCodeLine{252 \textcolor{preprocessor}{  \#ifndef \_\_NVIC\_PRIO\_BITS}}
\DoxyCodeLine{253 \textcolor{preprocessor}{    \#define \_\_NVIC\_PRIO\_BITS          3U}}
\DoxyCodeLine{254 \textcolor{preprocessor}{    \#warning "{}\_\_NVIC\_PRIO\_BITS not defined in device header file; using default!"{}}}
\DoxyCodeLine{255 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{256 }
\DoxyCodeLine{257 \textcolor{preprocessor}{  \#ifndef \_\_Vendor\_SysTickConfig}}
\DoxyCodeLine{258 \textcolor{preprocessor}{    \#define \_\_Vendor\_SysTickConfig    0U}}
\DoxyCodeLine{259 \textcolor{preprocessor}{    \#warning "{}\_\_Vendor\_SysTickConfig not defined in device header file; using default!"{}}}
\DoxyCodeLine{260 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{261 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{262 }
\DoxyCodeLine{263 \textcolor{comment}{/* IO definitions (access restrictions to peripheral registers) */}}
\DoxyCodeLine{271 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{272 \textcolor{preprocessor}{  \#define   \_\_I     volatile             }}
\DoxyCodeLine{273 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{274 \textcolor{preprocessor}{  \#define   \_\_I     volatile const       }}
\DoxyCodeLine{275 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{276 \textcolor{preprocessor}{\#define     \_\_O     volatile             }}
\DoxyCodeLine{277 \textcolor{preprocessor}{\#define     \_\_IO    volatile             }}
\DoxyCodeLine{279 \textcolor{comment}{/* following defines should be used for structure members */}}
\DoxyCodeLine{280 \textcolor{preprocessor}{\#define     \_\_IM     volatile const      }}
\DoxyCodeLine{281 \textcolor{preprocessor}{\#define     \_\_OM     volatile            }}
\DoxyCodeLine{282 \textcolor{preprocessor}{\#define     \_\_IOM    volatile            }}
\DoxyCodeLine{288 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{289 \textcolor{comment}{ *                 Register Abstraction}}
\DoxyCodeLine{290 \textcolor{comment}{  Core Register contain:}}
\DoxyCodeLine{291 \textcolor{comment}{  -\/ Core Register}}
\DoxyCodeLine{292 \textcolor{comment}{  -\/ Core NVIC Register}}
\DoxyCodeLine{293 \textcolor{comment}{  -\/ Core SCB Register}}
\DoxyCodeLine{294 \textcolor{comment}{  -\/ Core SysTick Register}}
\DoxyCodeLine{295 \textcolor{comment}{  -\/ Core Debug Register}}
\DoxyCodeLine{296 \textcolor{comment}{  -\/ Core MPU Register}}
\DoxyCodeLine{297 \textcolor{comment}{  -\/ Core SAU Register}}
\DoxyCodeLine{298 \textcolor{comment}{  -\/ Core FPU Register}}
\DoxyCodeLine{299 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{315 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{316 \{}
\DoxyCodeLine{317   \textcolor{keyword}{struct}}
\DoxyCodeLine{318   \{}
\DoxyCodeLine{319     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafbce95646fd514c10aa85ec0a33db728}{\_reserved0}}:16;              }
\DoxyCodeLine{320     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadcb98a5b9c93b0cb69cdb7af5638f32e}{GE}}:4;                       }
\DoxyCodeLine{321     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac681f266e20b3b3591b961e13633ae13}{\_reserved1}}:7;               }
\DoxyCodeLine{322     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga22d10913489d24ab08bd83457daa88de}{Q}}:1;                        }
\DoxyCodeLine{323     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8004d224aacb78ca37774c35f9156e7e}{V}}:1;                        }
\DoxyCodeLine{324     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga86e2c5b891ecef1ab55b1edac0da79a6}{C}}:1;                        }
\DoxyCodeLine{325     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3b04d58738b66a28ff13f23d8b0ba7e5}{Z}}:1;                        }
\DoxyCodeLine{326     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7e7bbba9b00b0bb3283dc07f1abe37e0}{N}}:1;                        }
\DoxyCodeLine{327   \} b;                                   }
\DoxyCodeLine{328   uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae4c2ef8c9430d7b7bef5cbfbbaed3a94}{w}};                            }
\DoxyCodeLine{329 \} \mbox{\hyperlink{union_a_p_s_r___type}{APSR\_Type}};}
\DoxyCodeLine{330 }
\DoxyCodeLine{331 \textcolor{comment}{/* APSR Register Definitions */}}
\DoxyCodeLine{332 \textcolor{preprocessor}{\#define APSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{333 \textcolor{preprocessor}{\#define APSR\_N\_Msk                         (1UL << APSR\_N\_Pos)                            }}
\DoxyCodeLine{335 \textcolor{preprocessor}{\#define APSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{336 \textcolor{preprocessor}{\#define APSR\_Z\_Msk                         (1UL << APSR\_Z\_Pos)                            }}
\DoxyCodeLine{338 \textcolor{preprocessor}{\#define APSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{339 \textcolor{preprocessor}{\#define APSR\_C\_Msk                         (1UL << APSR\_C\_Pos)                            }}
\DoxyCodeLine{341 \textcolor{preprocessor}{\#define APSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{342 \textcolor{preprocessor}{\#define APSR\_V\_Msk                         (1UL << APSR\_V\_Pos)                            }}
\DoxyCodeLine{344 \textcolor{preprocessor}{\#define APSR\_Q\_Pos                         27U                                            }}
\DoxyCodeLine{345 \textcolor{preprocessor}{\#define APSR\_Q\_Msk                         (1UL << APSR\_Q\_Pos)                            }}
\DoxyCodeLine{347 \textcolor{preprocessor}{\#define APSR\_GE\_Pos                        16U                                            }}
\DoxyCodeLine{348 \textcolor{preprocessor}{\#define APSR\_GE\_Msk                        (0xFUL << APSR\_GE\_Pos)                         }}
\DoxyCodeLine{354 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{355 \{}
\DoxyCodeLine{356   \textcolor{keyword}{struct}}
\DoxyCodeLine{357   \{}
\DoxyCodeLine{358     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab46e5f1b2f4d17cfb9aca4fffcbb2fa5}{ISR}}:9;                      }
\DoxyCodeLine{359     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad2eb0a06de4f03f58874a727716aa9aa}{\_reserved0}}:23;              }
\DoxyCodeLine{360   \} b;                                   }
\DoxyCodeLine{361   uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4adca999d3a0bc1ae682d73ea7cfa879}{w}};                            }
\DoxyCodeLine{362 \} \mbox{\hyperlink{union_i_p_s_r___type}{IPSR\_Type}};}
\DoxyCodeLine{363 }
\DoxyCodeLine{364 \textcolor{comment}{/* IPSR Register Definitions */}}
\DoxyCodeLine{365 \textcolor{preprocessor}{\#define IPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{366 \textcolor{preprocessor}{\#define IPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< IPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{372 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{373 \{}
\DoxyCodeLine{374   \textcolor{keyword}{struct}}
\DoxyCodeLine{375   \{}
\DoxyCodeLine{376     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3e9120dcf1a829fc8d2302b4d0673970}{ISR}}:9;                      }
\DoxyCodeLine{377     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf438e0f407357e914a70b5bd4d6a97c5}{\_reserved0}}:7;               }
\DoxyCodeLine{378     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2d0ec4ccae337c1df5658f8cf4632e76}{GE}}:4;                       }
\DoxyCodeLine{379     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga790056bb6f20ea16cecc784b0dd19ad6}{\_reserved1}}:4;               }
\DoxyCodeLine{380     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7eed9fe24ae8d354cd76ae1c1110a658}{T}}:1;                        }
\DoxyCodeLine{381     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3200966922a194d84425e2807a7f1328}{IT}}:2;                       }
\DoxyCodeLine{382     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadd7cbd2b0abd8954d62cd7831796ac7c}{Q}}:1;                        }
\DoxyCodeLine{383     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf14df16ea0690070c45b95f2116b7a0a}{V}}:1;                        }
\DoxyCodeLine{384     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga40213a6b5620410cac83b0d89564609d}{C}}:1;                        }
\DoxyCodeLine{385     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1e5d9801013d5146f2e02d9b7b3da562}{Z}}:1;                        }
\DoxyCodeLine{386     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2db9a52f6d42809627d1a7a607c5dbc5}{N}}:1;                        }
\DoxyCodeLine{387   \} b;                                   }
\DoxyCodeLine{388   uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1a47176768f45f79076c4f5b1b534bc2}{w}};                            }
\DoxyCodeLine{389 \} \mbox{\hyperlink{unionx_p_s_r___type}{xPSR\_Type}};}
\DoxyCodeLine{390 }
\DoxyCodeLine{391 \textcolor{comment}{/* xPSR Register Definitions */}}
\DoxyCodeLine{392 \textcolor{preprocessor}{\#define xPSR\_N\_Pos                         31U                                            }}
\DoxyCodeLine{393 \textcolor{preprocessor}{\#define xPSR\_N\_Msk                         (1UL << xPSR\_N\_Pos)                            }}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define xPSR\_Z\_Pos                         30U                                            }}
\DoxyCodeLine{396 \textcolor{preprocessor}{\#define xPSR\_Z\_Msk                         (1UL << xPSR\_Z\_Pos)                            }}
\DoxyCodeLine{398 \textcolor{preprocessor}{\#define xPSR\_C\_Pos                         29U                                            }}
\DoxyCodeLine{399 \textcolor{preprocessor}{\#define xPSR\_C\_Msk                         (1UL << xPSR\_C\_Pos)                            }}
\DoxyCodeLine{401 \textcolor{preprocessor}{\#define xPSR\_V\_Pos                         28U                                            }}
\DoxyCodeLine{402 \textcolor{preprocessor}{\#define xPSR\_V\_Msk                         (1UL << xPSR\_V\_Pos)                            }}
\DoxyCodeLine{404 \textcolor{preprocessor}{\#define xPSR\_Q\_Pos                         27U                                            }}
\DoxyCodeLine{405 \textcolor{preprocessor}{\#define xPSR\_Q\_Msk                         (1UL << xPSR\_Q\_Pos)                            }}
\DoxyCodeLine{407 \textcolor{preprocessor}{\#define xPSR\_IT\_Pos                        25U                                            }}
\DoxyCodeLine{408 \textcolor{preprocessor}{\#define xPSR\_IT\_Msk                        (3UL << xPSR\_IT\_Pos)                           }}
\DoxyCodeLine{410 \textcolor{preprocessor}{\#define xPSR\_T\_Pos                         24U                                            }}
\DoxyCodeLine{411 \textcolor{preprocessor}{\#define xPSR\_T\_Msk                         (1UL << xPSR\_T\_Pos)                            }}
\DoxyCodeLine{413 \textcolor{preprocessor}{\#define xPSR\_GE\_Pos                        16U                                            }}
\DoxyCodeLine{414 \textcolor{preprocessor}{\#define xPSR\_GE\_Msk                        (0xFUL << xPSR\_GE\_Pos)                         }}
\DoxyCodeLine{416 \textcolor{preprocessor}{\#define xPSR\_ISR\_Pos                        0U                                            }}
\DoxyCodeLine{417 \textcolor{preprocessor}{\#define xPSR\_ISR\_Msk                       (0x1FFUL }\textcolor{comment}{/*<< xPSR\_ISR\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{423 \textcolor{keyword}{typedef} \textcolor{keyword}{union}}
\DoxyCodeLine{424 \{}
\DoxyCodeLine{425   \textcolor{keyword}{struct}}
\DoxyCodeLine{426   \{}
\DoxyCodeLine{427     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga35c1732cf153b7b5c4bd321cf1de9605}{nPRIV}}:1;                    }
\DoxyCodeLine{428     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8cc085fea1c50a8bd9adea63931ee8e2}{SPSEL}}:1;                    }
\DoxyCodeLine{429     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac62cfff08e6f055e0101785bad7094cd}{FPCA}}:1;                     }
\DoxyCodeLine{430     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadab539fdfb991718401475bf6853669c}{SFPA}}:1;                     }
\DoxyCodeLine{431     uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa7a5662079a447f801034d108f80ce49}{\_reserved1}}:28;              }
\DoxyCodeLine{432   \} b;                                   }
\DoxyCodeLine{433   uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6b642cca3d96da660b1198c133ca2a1f}{w}};                            }
\DoxyCodeLine{434 \} \mbox{\hyperlink{union_c_o_n_t_r_o_l___type}{CONTROL\_Type}};}
\DoxyCodeLine{435 }
\DoxyCodeLine{436 \textcolor{comment}{/* CONTROL Register Definitions */}}
\DoxyCodeLine{437 \textcolor{preprocessor}{\#define CONTROL\_SFPA\_Pos                    3U                                            }}
\DoxyCodeLine{438 \textcolor{preprocessor}{\#define CONTROL\_SFPA\_Msk                   (1UL << CONTROL\_SFPA\_Pos)                      }}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#define CONTROL\_FPCA\_Pos                    2U                                            }}
\DoxyCodeLine{441 \textcolor{preprocessor}{\#define CONTROL\_FPCA\_Msk                   (1UL << CONTROL\_FPCA\_Pos)                      }}
\DoxyCodeLine{443 \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Pos                   1U                                            }}
\DoxyCodeLine{444 \textcolor{preprocessor}{\#define CONTROL\_SPSEL\_Msk                  (1UL << CONTROL\_SPSEL\_Pos)                     }}
\DoxyCodeLine{446 \textcolor{preprocessor}{\#define CONTROL\_nPRIV\_Pos                   0U                                            }}
\DoxyCodeLine{447 \textcolor{preprocessor}{\#define CONTROL\_nPRIV\_Msk                  (1UL }\textcolor{comment}{/*<< CONTROL\_nPRIV\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{462 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{463 \{}
\DoxyCodeLine{464   \_\_IOM uint32\_t ISER[16U];              }
\DoxyCodeLine{465         uint32\_t RESERVED0[16U];}
\DoxyCodeLine{466   \_\_IOM uint32\_t ICER[16U];              }
\DoxyCodeLine{467         uint32\_t RSERVED1[16U];}
\DoxyCodeLine{468   \_\_IOM uint32\_t ISPR[16U];              }
\DoxyCodeLine{469         uint32\_t RESERVED2[16U];}
\DoxyCodeLine{470   \_\_IOM uint32\_t ICPR[16U];              }
\DoxyCodeLine{471         uint32\_t RESERVED3[16U];}
\DoxyCodeLine{472   \_\_IOM uint32\_t IABR[16U];              }
\DoxyCodeLine{473         uint32\_t RESERVED4[16U];}
\DoxyCodeLine{474   \_\_IOM uint32\_t ITNS[16U];              }
\DoxyCodeLine{475         uint32\_t RESERVED5[16U];}
\DoxyCodeLine{476   \_\_IOM uint8\_t  IPR[496U];              }
\DoxyCodeLine{477         uint32\_t RESERVED6[580U];}
\DoxyCodeLine{478   \_\_OM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga37de89637466e007171c6b135299bc75}{STIR}};                   }
\DoxyCodeLine{479 \}  \mbox{\hyperlink{struct_n_v_i_c___type}{NVIC\_Type}};}
\DoxyCodeLine{480 }
\DoxyCodeLine{481 \textcolor{comment}{/* Software Triggered Interrupt Register Definitions */}}
\DoxyCodeLine{482 \textcolor{preprocessor}{\#define NVIC\_STIR\_INTID\_Pos                 0U                                         }}
\DoxyCodeLine{483 \textcolor{preprocessor}{\#define NVIC\_STIR\_INTID\_Msk                (0x1FFUL }\textcolor{comment}{/*<< NVIC\_STIR\_INTID\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{498 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{499 \{}
\DoxyCodeLine{500   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga21e08d546d8b641bee298a459ea73e46}{CPUID}};                  }
\DoxyCodeLine{501   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0ca18ef984d132c6bf4d9b61cd00f05a}{ICSR}};                   }
\DoxyCodeLine{502   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga187a4578e920544ed967f98020fb8170}{VTOR}};                   }
\DoxyCodeLine{503   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad3e5b8934c647eb1b7383c1894f01380}{AIRCR}};                  }
\DoxyCodeLine{504   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3a4840c6fa4d1ee75544f4032c88ec34}{SCR}};                    }
\DoxyCodeLine{505   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2d6653b0b70faac936046a02809b577f}{CCR}};                    }
\DoxyCodeLine{506   \_\_IOM uint8\_t  SHPR[12U];              }
\DoxyCodeLine{507   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7b5ae9741a99808043394c4743b635c4}{SHCSR}};                  }
\DoxyCodeLine{508   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0cda9e061b42373383418663092ad19a}{CFSR}};                   }
\DoxyCodeLine{509   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga14ad254659362b9752c69afe3fd80934}{HFSR}};                   }
\DoxyCodeLine{510   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga191579bde0d21ff51d30a714fd887033}{DFSR}};                   }
\DoxyCodeLine{511   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2d03d0b7cec2254f39eb1c46c7445e80}{MMFAR}};                  }
\DoxyCodeLine{512   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3f8e7e58be4e41c88dfa78f54589271c}{BFAR}};                   }
\DoxyCodeLine{513   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab65372404ce64b0f0b35e2709429404e}{AFSR}};                   }
\DoxyCodeLine{514   \_\_IM  uint32\_t ID\_PFR[2U];             }
\DoxyCodeLine{515   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gada1d3119c020983fdc949c2ccd406caa}{ID\_DFR}};                 }
\DoxyCodeLine{516   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa5c5a6ccc7042927ce3feadc41872aa4}{ID\_ADR}};                 }
\DoxyCodeLine{517   \_\_IM  uint32\_t ID\_MMFR[4U];            }
\DoxyCodeLine{518   \_\_IM  uint32\_t ID\_ISAR[6U];            }
\DoxyCodeLine{519   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad9899f5775251cf5ef0cb0845527afc2}{CLIDR}};                  }
\DoxyCodeLine{520   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf3fe705fef8762763b6d61dbdf0ccc3d}{CTR}};                    }
\DoxyCodeLine{521   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafd063c9297a1a3b67e6d1d5e179e6a0e}{CCSIDR}};                 }
\DoxyCodeLine{522   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad3884e8b6504ec63c1eaa8742e94df3d}{CSSELR}};                 }
\DoxyCodeLine{523   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac6a860c1b8d8154a1f00d99d23b67764}{CPACR}};                  }
\DoxyCodeLine{524   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga525790dfb9d9e3dd8eb126cdfebcd472}{NSACR}};                  }
\DoxyCodeLine{525         uint32\_t RESERVED3[92U];}
\DoxyCodeLine{526   \_\_OM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad70825dd0869b7ccd07fb2b8680fcdb6}{STIR}};                   }
\DoxyCodeLine{527         uint32\_t RESERVED4[15U];}
\DoxyCodeLine{528   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7a1ba0f875c0e97c1673882b1106e66b}{MVFR0}};                  }
\DoxyCodeLine{529   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga75d6299150fdcbbcb765e22ff27c432e}{MVFR1}};                  }
\DoxyCodeLine{530   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga280ef961518ecee3ed43a86404853c3d}{MVFR2}};                  }
\DoxyCodeLine{531         uint32\_t RESERVED5[1U];}
\DoxyCodeLine{532   \_\_OM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga573260e7836dbc43707df97dd475a0c8}{ICIALLU}};                }
\DoxyCodeLine{533         uint32\_t RESERVED6[1U];}
\DoxyCodeLine{534   \_\_OM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5eca5a3e5aedd89a9655df8f5798e2b0}{ICIMVAU}};                }
\DoxyCodeLine{535   \_\_OM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4be79491ab1ed14f3b0237ba7e69063c}{DCIMVAC}};                }
\DoxyCodeLine{536   \_\_OM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga22bcfd7e1bffebdbe98cdbc8d77a2f42}{DCISW}};                  }
\DoxyCodeLine{537   \_\_OM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaae3caeea159ab54859ea11397f942cfa}{DCCMVAU}};                }
\DoxyCodeLine{538   \_\_OM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga042e3622c98de4e908cfda4f70d1f097}{DCCMVAC}};                }
\DoxyCodeLine{539   \_\_OM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab95cc818be9fa7d25ae516f3fe6b7788}{DCCSW}};                  }
\DoxyCodeLine{540   \_\_OM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4f59813582b53feb5f1afbbad3db2022}{DCCIMVAC}};               }
\DoxyCodeLine{541   \_\_OM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf50f7a0a9574fe0e24a68bb4eca75140}{DCCISW}};                 }
\DoxyCodeLine{542         uint32\_t RESERVED7[6U];}
\DoxyCodeLine{543   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaba8abbd3db06a07b50f56547501983f9}{ITCMCR}};                 }
\DoxyCodeLine{544   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2836e932734240076ce91cf4484cdf43}{DTCMCR}};                 }
\DoxyCodeLine{545   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0d53bcea294422b5b4ecfdcd9cdc1773}{AHBPCR}};                 }
\DoxyCodeLine{546   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga51f9bd107a4e1d46ba647384e5c825b5}{CACR}};                   }
\DoxyCodeLine{547   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8c9d9eac30594dd061d34cfaacd5e4bb}{AHBSCR}};                 }
\DoxyCodeLine{548         uint32\_t RESERVED8[1U];}
\DoxyCodeLine{549   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga35a95c9a21f43a569a7ac212acb4cee7}{ABFSR}};                  }
\DoxyCodeLine{550 \} \mbox{\hyperlink{struct_s_c_b___type}{SCB\_Type}};}
\DoxyCodeLine{551 }
\DoxyCodeLine{552 \textcolor{comment}{/* SCB CPUID Register Definitions */}}
\DoxyCodeLine{553 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Pos          24U                                            }}
\DoxyCodeLine{554 \textcolor{preprocessor}{\#define SCB\_CPUID\_IMPLEMENTER\_Msk          (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)          }}
\DoxyCodeLine{556 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Pos              20U                                            }}
\DoxyCodeLine{557 \textcolor{preprocessor}{\#define SCB\_CPUID\_VARIANT\_Msk              (0xFUL << SCB\_CPUID\_VARIANT\_Pos)               }}
\DoxyCodeLine{559 \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Pos         16U                                            }}
\DoxyCodeLine{560 \textcolor{preprocessor}{\#define SCB\_CPUID\_ARCHITECTURE\_Msk         (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)          }}
\DoxyCodeLine{562 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Pos                4U                                            }}
\DoxyCodeLine{563 \textcolor{preprocessor}{\#define SCB\_CPUID\_PARTNO\_Msk               (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)              }}
\DoxyCodeLine{565 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Pos              0U                                            }}
\DoxyCodeLine{566 \textcolor{preprocessor}{\#define SCB\_CPUID\_REVISION\_Msk             (0xFUL }\textcolor{comment}{/*<< SCB\_CPUID\_REVISION\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{568 \textcolor{comment}{/* SCB Interrupt Control State Register Definitions */}}
\DoxyCodeLine{569 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMISET\_Pos            31U                                            }}
\DoxyCodeLine{570 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMISET\_Msk            (1UL << SCB\_ICSR\_PENDNMISET\_Pos)               }}
\DoxyCodeLine{572 \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Pos            SCB\_ICSR\_PENDNMISET\_Pos                        }}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define SCB\_ICSR\_NMIPENDSET\_Msk            SCB\_ICSR\_PENDNMISET\_Msk                        }}
\DoxyCodeLine{575 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMICLR\_Pos            30U                                            }}
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDNMICLR\_Msk            (1UL << SCB\_ICSR\_PENDNMICLR\_Pos)               }}
\DoxyCodeLine{578 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Pos             28U                                            }}
\DoxyCodeLine{579 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVSET\_Msk             (1UL << SCB\_ICSR\_PENDSVSET\_Pos)                }}
\DoxyCodeLine{581 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Pos             27U                                            }}
\DoxyCodeLine{582 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSVCLR\_Msk             (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)                }}
\DoxyCodeLine{584 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Pos             26U                                            }}
\DoxyCodeLine{585 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTSET\_Msk             (1UL << SCB\_ICSR\_PENDSTSET\_Pos)                }}
\DoxyCodeLine{587 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Pos             25U                                            }}
\DoxyCodeLine{588 \textcolor{preprocessor}{\#define SCB\_ICSR\_PENDSTCLR\_Msk             (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)                }}
\DoxyCodeLine{590 \textcolor{preprocessor}{\#define SCB\_ICSR\_STTNS\_Pos                 24U                                            }}
\DoxyCodeLine{591 \textcolor{preprocessor}{\#define SCB\_ICSR\_STTNS\_Msk                 (1UL << SCB\_ICSR\_STTNS\_Pos)                    }}
\DoxyCodeLine{593 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Pos            23U                                            }}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPREEMPT\_Msk            (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)               }}
\DoxyCodeLine{596 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Pos            22U                                            }}
\DoxyCodeLine{597 \textcolor{preprocessor}{\#define SCB\_ICSR\_ISRPENDING\_Msk            (1UL << SCB\_ICSR\_ISRPENDING\_Pos)               }}
\DoxyCodeLine{599 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Pos           12U                                            }}
\DoxyCodeLine{600 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTPENDING\_Msk           (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)          }}
\DoxyCodeLine{602 \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Pos             11U                                            }}
\DoxyCodeLine{603 \textcolor{preprocessor}{\#define SCB\_ICSR\_RETTOBASE\_Msk             (1UL << SCB\_ICSR\_RETTOBASE\_Pos)                }}
\DoxyCodeLine{605 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Pos             0U                                            }}
\DoxyCodeLine{606 \textcolor{preprocessor}{\#define SCB\_ICSR\_VECTACTIVE\_Msk            (0x1FFUL }\textcolor{comment}{/*<< SCB\_ICSR\_VECTACTIVE\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{608 \textcolor{comment}{/* SCB Vector Table Offset Register Definitions */}}
\DoxyCodeLine{609 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Pos                 7U                                            }}
\DoxyCodeLine{610 \textcolor{preprocessor}{\#define SCB\_VTOR\_TBLOFF\_Msk                (0x1FFFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)           }}
\DoxyCodeLine{612 \textcolor{comment}{/* SCB Application Interrupt and Reset Control Register Definitions */}}
\DoxyCodeLine{613 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Pos              16U                                            }}
\DoxyCodeLine{614 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEY\_Msk              (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)            }}
\DoxyCodeLine{616 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Pos          16U                                            }}
\DoxyCodeLine{617 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTKEYSTAT\_Msk          (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)        }}
\DoxyCodeLine{619 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Pos            15U                                            }}
\DoxyCodeLine{620 \textcolor{preprocessor}{\#define SCB\_AIRCR\_ENDIANESS\_Msk            (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)               }}
\DoxyCodeLine{622 \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIS\_Pos                 14U                                            }}
\DoxyCodeLine{623 \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIS\_Msk                 (1UL << SCB\_AIRCR\_PRIS\_Pos)                    }}
\DoxyCodeLine{625 \textcolor{preprocessor}{\#define SCB\_AIRCR\_BFHFNMINS\_Pos            13U                                            }}
\DoxyCodeLine{626 \textcolor{preprocessor}{\#define SCB\_AIRCR\_BFHFNMINS\_Msk            (1UL << SCB\_AIRCR\_BFHFNMINS\_Pos)               }}
\DoxyCodeLine{628 \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIGROUP\_Pos              8U                                            }}
\DoxyCodeLine{629 \textcolor{preprocessor}{\#define SCB\_AIRCR\_PRIGROUP\_Msk             (7UL << SCB\_AIRCR\_PRIGROUP\_Pos)                }}
\DoxyCodeLine{631 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQS\_Pos          3U                                            }}
\DoxyCodeLine{632 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQS\_Msk         (1UL << SCB\_AIRCR\_SYSRESETREQS\_Pos)            }}
\DoxyCodeLine{634 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Pos           2U                                            }}
\DoxyCodeLine{635 \textcolor{preprocessor}{\#define SCB\_AIRCR\_SYSRESETREQ\_Msk          (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)             }}
\DoxyCodeLine{637 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Pos         1U                                            }}
\DoxyCodeLine{638 \textcolor{preprocessor}{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Msk        (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)           }}
\DoxyCodeLine{640 \textcolor{comment}{/* SCB System Control Register Definitions */}}
\DoxyCodeLine{641 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Pos               4U                                            }}
\DoxyCodeLine{642 \textcolor{preprocessor}{\#define SCB\_SCR\_SEVONPEND\_Msk              (1UL << SCB\_SCR\_SEVONPEND\_Pos)                 }}
\DoxyCodeLine{644 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEPS\_Pos              3U                                            }}
\DoxyCodeLine{645 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEPS\_Msk             (1UL << SCB\_SCR\_SLEEPDEEPS\_Pos)                }}
\DoxyCodeLine{647 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Pos               2U                                            }}
\DoxyCodeLine{648 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPDEEP\_Msk              (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)                 }}
\DoxyCodeLine{650 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Pos             1U                                            }}
\DoxyCodeLine{651 \textcolor{preprocessor}{\#define SCB\_SCR\_SLEEPONEXIT\_Msk            (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)               }}
\DoxyCodeLine{653 \textcolor{comment}{/* SCB Configuration Control Register Definitions */}}
\DoxyCodeLine{654 \textcolor{preprocessor}{\#define SCB\_CCR\_BP\_Pos                     18U                                            }}
\DoxyCodeLine{655 \textcolor{preprocessor}{\#define SCB\_CCR\_BP\_Msk                     (1UL << SCB\_CCR\_BP\_Pos)                        }}
\DoxyCodeLine{657 \textcolor{preprocessor}{\#define SCB\_CCR\_IC\_Pos                     17U                                            }}
\DoxyCodeLine{658 \textcolor{preprocessor}{\#define SCB\_CCR\_IC\_Msk                     (1UL << SCB\_CCR\_IC\_Pos)                        }}
\DoxyCodeLine{660 \textcolor{preprocessor}{\#define SCB\_CCR\_DC\_Pos                     16U                                            }}
\DoxyCodeLine{661 \textcolor{preprocessor}{\#define SCB\_CCR\_DC\_Msk                     (1UL << SCB\_CCR\_DC\_Pos)                        }}
\DoxyCodeLine{663 \textcolor{preprocessor}{\#define SCB\_CCR\_STKOFHFNMIGN\_Pos           10U                                            }}
\DoxyCodeLine{664 \textcolor{preprocessor}{\#define SCB\_CCR\_STKOFHFNMIGN\_Msk           (1UL << SCB\_CCR\_STKOFHFNMIGN\_Pos)              }}
\DoxyCodeLine{666 \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Pos               8U                                            }}
\DoxyCodeLine{667 \textcolor{preprocessor}{\#define SCB\_CCR\_BFHFNMIGN\_Msk              (1UL << SCB\_CCR\_BFHFNMIGN\_Pos)                 }}
\DoxyCodeLine{669 \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Pos               4U                                            }}
\DoxyCodeLine{670 \textcolor{preprocessor}{\#define SCB\_CCR\_DIV\_0\_TRP\_Msk              (1UL << SCB\_CCR\_DIV\_0\_TRP\_Pos)                 }}
\DoxyCodeLine{672 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Pos             3U                                            }}
\DoxyCodeLine{673 \textcolor{preprocessor}{\#define SCB\_CCR\_UNALIGN\_TRP\_Msk            (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)               }}
\DoxyCodeLine{675 \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Pos            1U                                            }}
\DoxyCodeLine{676 \textcolor{preprocessor}{\#define SCB\_CCR\_USERSETMPEND\_Msk           (1UL << SCB\_CCR\_USERSETMPEND\_Pos)              }}
\DoxyCodeLine{678 \textcolor{comment}{/* SCB System Handler Control and State Register Definitions */}}
\DoxyCodeLine{679 \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTPENDED\_Pos      21U                                            }}
\DoxyCodeLine{680 \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTPENDED\_Msk      (1UL << SCB\_SHCSR\_HARDFAULTPENDED\_Pos)         }}
\DoxyCodeLine{682 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTPENDED\_Pos    20U                                            }}
\DoxyCodeLine{683 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTPENDED\_Msk    (1UL << SCB\_SHCSR\_SECUREFAULTPENDED\_Pos)       }}
\DoxyCodeLine{685 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTENA\_Pos       19U                                            }}
\DoxyCodeLine{686 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTENA\_Msk       (1UL << SCB\_SHCSR\_SECUREFAULTENA\_Pos)          }}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTENA\_Pos          18U                                            }}
\DoxyCodeLine{689 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTENA\_Msk          (1UL << SCB\_SHCSR\_USGFAULTENA\_Pos)             }}
\DoxyCodeLine{691 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTENA\_Pos          17U                                            }}
\DoxyCodeLine{692 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTENA\_Msk          (1UL << SCB\_SHCSR\_BUSFAULTENA\_Pos)             }}
\DoxyCodeLine{694 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTENA\_Pos          16U                                            }}
\DoxyCodeLine{695 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTENA\_Msk          (1UL << SCB\_SHCSR\_MEMFAULTENA\_Pos)             }}
\DoxyCodeLine{697 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Pos         15U                                            }}
\DoxyCodeLine{698 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLPENDED\_Msk         (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)            }}
\DoxyCodeLine{700 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTPENDED\_Pos       14U                                            }}
\DoxyCodeLine{701 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_BUSFAULTPENDED\_Pos)          }}
\DoxyCodeLine{703 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTPENDED\_Pos       13U                                            }}
\DoxyCodeLine{704 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_MEMFAULTPENDED\_Pos)          }}
\DoxyCodeLine{706 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTPENDED\_Pos       12U                                            }}
\DoxyCodeLine{707 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTPENDED\_Msk       (1UL << SCB\_SHCSR\_USGFAULTPENDED\_Pos)          }}
\DoxyCodeLine{709 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Pos           11U                                            }}
\DoxyCodeLine{710 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SYSTICKACT\_Msk           (1UL << SCB\_SHCSR\_SYSTICKACT\_Pos)              }}
\DoxyCodeLine{712 \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Pos            10U                                            }}
\DoxyCodeLine{713 \textcolor{preprocessor}{\#define SCB\_SHCSR\_PENDSVACT\_Msk            (1UL << SCB\_SHCSR\_PENDSVACT\_Pos)               }}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MONITORACT\_Pos            8U                                            }}
\DoxyCodeLine{716 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MONITORACT\_Msk           (1UL << SCB\_SHCSR\_MONITORACT\_Pos)              }}
\DoxyCodeLine{718 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Pos             7U                                            }}
\DoxyCodeLine{719 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SVCALLACT\_Msk            (1UL << SCB\_SHCSR\_SVCALLACT\_Pos)               }}
\DoxyCodeLine{721 \textcolor{preprocessor}{\#define SCB\_SHCSR\_NMIACT\_Pos                5U                                            }}
\DoxyCodeLine{722 \textcolor{preprocessor}{\#define SCB\_SHCSR\_NMIACT\_Msk               (1UL << SCB\_SHCSR\_NMIACT\_Pos)                  }}
\DoxyCodeLine{724 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTACT\_Pos        4U                                            }}
\DoxyCodeLine{725 \textcolor{preprocessor}{\#define SCB\_SHCSR\_SECUREFAULTACT\_Msk       (1UL << SCB\_SHCSR\_SECUREFAULTACT\_Pos)          }}
\DoxyCodeLine{727 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTACT\_Pos           3U                                            }}
\DoxyCodeLine{728 \textcolor{preprocessor}{\#define SCB\_SHCSR\_USGFAULTACT\_Msk          (1UL << SCB\_SHCSR\_USGFAULTACT\_Pos)             }}
\DoxyCodeLine{730 \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTACT\_Pos          2U                                            }}
\DoxyCodeLine{731 \textcolor{preprocessor}{\#define SCB\_SHCSR\_HARDFAULTACT\_Msk         (1UL << SCB\_SHCSR\_HARDFAULTACT\_Pos)            }}
\DoxyCodeLine{733 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTACT\_Pos           1U                                            }}
\DoxyCodeLine{734 \textcolor{preprocessor}{\#define SCB\_SHCSR\_BUSFAULTACT\_Msk          (1UL << SCB\_SHCSR\_BUSFAULTACT\_Pos)             }}
\DoxyCodeLine{736 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTACT\_Pos           0U                                            }}
\DoxyCodeLine{737 \textcolor{preprocessor}{\#define SCB\_SHCSR\_MEMFAULTACT\_Msk          (1UL }\textcolor{comment}{/*<< SCB\_SHCSR\_MEMFAULTACT\_Pos*/}\textcolor{preprocessor}{)         }}
\DoxyCodeLine{739 \textcolor{comment}{/* SCB Configurable Fault Status Register Definitions */}}
\DoxyCodeLine{740 \textcolor{preprocessor}{\#define SCB\_CFSR\_USGFAULTSR\_Pos            16U                                            }}
\DoxyCodeLine{741 \textcolor{preprocessor}{\#define SCB\_CFSR\_USGFAULTSR\_Msk            (0xFFFFUL << SCB\_CFSR\_USGFAULTSR\_Pos)          }}
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define SCB\_CFSR\_BUSFAULTSR\_Pos             8U                                            }}
\DoxyCodeLine{744 \textcolor{preprocessor}{\#define SCB\_CFSR\_BUSFAULTSR\_Msk            (0xFFUL << SCB\_CFSR\_BUSFAULTSR\_Pos)            }}
\DoxyCodeLine{746 \textcolor{preprocessor}{\#define SCB\_CFSR\_MEMFAULTSR\_Pos             0U                                            }}
\DoxyCodeLine{747 \textcolor{preprocessor}{\#define SCB\_CFSR\_MEMFAULTSR\_Msk            (0xFFUL }\textcolor{comment}{/*<< SCB\_CFSR\_MEMFAULTSR\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{749 \textcolor{comment}{/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */}}
\DoxyCodeLine{750 \textcolor{preprocessor}{\#define SCB\_CFSR\_MMARVALID\_Pos             (SCB\_SHCSR\_MEMFAULTACT\_Pos + 7U)               }}
\DoxyCodeLine{751 \textcolor{preprocessor}{\#define SCB\_CFSR\_MMARVALID\_Msk             (1UL << SCB\_CFSR\_MMARVALID\_Pos)                }}
\DoxyCodeLine{753 \textcolor{preprocessor}{\#define SCB\_CFSR\_MLSPERR\_Pos               (SCB\_SHCSR\_MEMFAULTACT\_Pos + 5U)               }}
\DoxyCodeLine{754 \textcolor{preprocessor}{\#define SCB\_CFSR\_MLSPERR\_Msk               (1UL << SCB\_CFSR\_MLSPERR\_Pos)                  }}
\DoxyCodeLine{756 \textcolor{preprocessor}{\#define SCB\_CFSR\_MSTKERR\_Pos               (SCB\_SHCSR\_MEMFAULTACT\_Pos + 4U)               }}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#define SCB\_CFSR\_MSTKERR\_Msk               (1UL << SCB\_CFSR\_MSTKERR\_Pos)                  }}
\DoxyCodeLine{759 \textcolor{preprocessor}{\#define SCB\_CFSR\_MUNSTKERR\_Pos             (SCB\_SHCSR\_MEMFAULTACT\_Pos + 3U)               }}
\DoxyCodeLine{760 \textcolor{preprocessor}{\#define SCB\_CFSR\_MUNSTKERR\_Msk             (1UL << SCB\_CFSR\_MUNSTKERR\_Pos)                }}
\DoxyCodeLine{762 \textcolor{preprocessor}{\#define SCB\_CFSR\_DACCVIOL\_Pos              (SCB\_SHCSR\_MEMFAULTACT\_Pos + 1U)               }}
\DoxyCodeLine{763 \textcolor{preprocessor}{\#define SCB\_CFSR\_DACCVIOL\_Msk              (1UL << SCB\_CFSR\_DACCVIOL\_Pos)                 }}
\DoxyCodeLine{765 \textcolor{preprocessor}{\#define SCB\_CFSR\_IACCVIOL\_Pos              (SCB\_SHCSR\_MEMFAULTACT\_Pos + 0U)               }}
\DoxyCodeLine{766 \textcolor{preprocessor}{\#define SCB\_CFSR\_IACCVIOL\_Msk              (1UL }\textcolor{comment}{/*<< SCB\_CFSR\_IACCVIOL\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{768 \textcolor{comment}{/* BusFault Status Register (part of SCB Configurable Fault Status Register) */}}
\DoxyCodeLine{769 \textcolor{preprocessor}{\#define SCB\_CFSR\_BFARVALID\_Pos            (SCB\_CFSR\_BUSFAULTSR\_Pos + 7U)                  }}
\DoxyCodeLine{770 \textcolor{preprocessor}{\#define SCB\_CFSR\_BFARVALID\_Msk            (1UL << SCB\_CFSR\_BFARVALID\_Pos)                 }}
\DoxyCodeLine{772 \textcolor{preprocessor}{\#define SCB\_CFSR\_LSPERR\_Pos               (SCB\_CFSR\_BUSFAULTSR\_Pos + 5U)                  }}
\DoxyCodeLine{773 \textcolor{preprocessor}{\#define SCB\_CFSR\_LSPERR\_Msk               (1UL << SCB\_CFSR\_LSPERR\_Pos)                    }}
\DoxyCodeLine{775 \textcolor{preprocessor}{\#define SCB\_CFSR\_STKERR\_Pos               (SCB\_CFSR\_BUSFAULTSR\_Pos + 4U)                  }}
\DoxyCodeLine{776 \textcolor{preprocessor}{\#define SCB\_CFSR\_STKERR\_Msk               (1UL << SCB\_CFSR\_STKERR\_Pos)                    }}
\DoxyCodeLine{778 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNSTKERR\_Pos             (SCB\_CFSR\_BUSFAULTSR\_Pos + 3U)                  }}
\DoxyCodeLine{779 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNSTKERR\_Msk             (1UL << SCB\_CFSR\_UNSTKERR\_Pos)                  }}
\DoxyCodeLine{781 \textcolor{preprocessor}{\#define SCB\_CFSR\_IMPRECISERR\_Pos          (SCB\_CFSR\_BUSFAULTSR\_Pos + 2U)                  }}
\DoxyCodeLine{782 \textcolor{preprocessor}{\#define SCB\_CFSR\_IMPRECISERR\_Msk          (1UL << SCB\_CFSR\_IMPRECISERR\_Pos)               }}
\DoxyCodeLine{784 \textcolor{preprocessor}{\#define SCB\_CFSR\_PRECISERR\_Pos            (SCB\_CFSR\_BUSFAULTSR\_Pos + 1U)                  }}
\DoxyCodeLine{785 \textcolor{preprocessor}{\#define SCB\_CFSR\_PRECISERR\_Msk            (1UL << SCB\_CFSR\_PRECISERR\_Pos)                 }}
\DoxyCodeLine{787 \textcolor{preprocessor}{\#define SCB\_CFSR\_IBUSERR\_Pos              (SCB\_CFSR\_BUSFAULTSR\_Pos + 0U)                  }}
\DoxyCodeLine{788 \textcolor{preprocessor}{\#define SCB\_CFSR\_IBUSERR\_Msk              (1UL << SCB\_CFSR\_IBUSERR\_Pos)                   }}
\DoxyCodeLine{790 \textcolor{comment}{/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */}}
\DoxyCodeLine{791 \textcolor{preprocessor}{\#define SCB\_CFSR\_DIVBYZERO\_Pos            (SCB\_CFSR\_USGFAULTSR\_Pos + 9U)                  }}
\DoxyCodeLine{792 \textcolor{preprocessor}{\#define SCB\_CFSR\_DIVBYZERO\_Msk            (1UL << SCB\_CFSR\_DIVBYZERO\_Pos)                 }}
\DoxyCodeLine{794 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNALIGNED\_Pos            (SCB\_CFSR\_USGFAULTSR\_Pos + 8U)                  }}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNALIGNED\_Msk            (1UL << SCB\_CFSR\_UNALIGNED\_Pos)                 }}
\DoxyCodeLine{797 \textcolor{preprocessor}{\#define SCB\_CFSR\_STKOF\_Pos                (SCB\_CFSR\_USGFAULTSR\_Pos + 4U)                  }}
\DoxyCodeLine{798 \textcolor{preprocessor}{\#define SCB\_CFSR\_STKOF\_Msk                (1UL << SCB\_CFSR\_STKOF\_Pos)                     }}
\DoxyCodeLine{800 \textcolor{preprocessor}{\#define SCB\_CFSR\_NOCP\_Pos                 (SCB\_CFSR\_USGFAULTSR\_Pos + 3U)                  }}
\DoxyCodeLine{801 \textcolor{preprocessor}{\#define SCB\_CFSR\_NOCP\_Msk                 (1UL << SCB\_CFSR\_NOCP\_Pos)                      }}
\DoxyCodeLine{803 \textcolor{preprocessor}{\#define SCB\_CFSR\_INVPC\_Pos                (SCB\_CFSR\_USGFAULTSR\_Pos + 2U)                  }}
\DoxyCodeLine{804 \textcolor{preprocessor}{\#define SCB\_CFSR\_INVPC\_Msk                (1UL << SCB\_CFSR\_INVPC\_Pos)                     }}
\DoxyCodeLine{806 \textcolor{preprocessor}{\#define SCB\_CFSR\_INVSTATE\_Pos             (SCB\_CFSR\_USGFAULTSR\_Pos + 1U)                  }}
\DoxyCodeLine{807 \textcolor{preprocessor}{\#define SCB\_CFSR\_INVSTATE\_Msk             (1UL << SCB\_CFSR\_INVSTATE\_Pos)                  }}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNDEFINSTR\_Pos           (SCB\_CFSR\_USGFAULTSR\_Pos + 0U)                  }}
\DoxyCodeLine{810 \textcolor{preprocessor}{\#define SCB\_CFSR\_UNDEFINSTR\_Msk           (1UL << SCB\_CFSR\_UNDEFINSTR\_Pos)                }}
\DoxyCodeLine{812 \textcolor{comment}{/* SCB Hard Fault Status Register Definitions */}}
\DoxyCodeLine{813 \textcolor{preprocessor}{\#define SCB\_HFSR\_DEBUGEVT\_Pos              31U                                            }}
\DoxyCodeLine{814 \textcolor{preprocessor}{\#define SCB\_HFSR\_DEBUGEVT\_Msk              (1UL << SCB\_HFSR\_DEBUGEVT\_Pos)                 }}
\DoxyCodeLine{816 \textcolor{preprocessor}{\#define SCB\_HFSR\_FORCED\_Pos                30U                                            }}
\DoxyCodeLine{817 \textcolor{preprocessor}{\#define SCB\_HFSR\_FORCED\_Msk                (1UL << SCB\_HFSR\_FORCED\_Pos)                   }}
\DoxyCodeLine{819 \textcolor{preprocessor}{\#define SCB\_HFSR\_VECTTBL\_Pos                1U                                            }}
\DoxyCodeLine{820 \textcolor{preprocessor}{\#define SCB\_HFSR\_VECTTBL\_Msk               (1UL << SCB\_HFSR\_VECTTBL\_Pos)                  }}
\DoxyCodeLine{822 \textcolor{comment}{/* SCB Debug Fault Status Register Definitions */}}
\DoxyCodeLine{823 \textcolor{preprocessor}{\#define SCB\_DFSR\_EXTERNAL\_Pos               4U                                            }}
\DoxyCodeLine{824 \textcolor{preprocessor}{\#define SCB\_DFSR\_EXTERNAL\_Msk              (1UL << SCB\_DFSR\_EXTERNAL\_Pos)                 }}
\DoxyCodeLine{826 \textcolor{preprocessor}{\#define SCB\_DFSR\_VCATCH\_Pos                 3U                                            }}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#define SCB\_DFSR\_VCATCH\_Msk                (1UL << SCB\_DFSR\_VCATCH\_Pos)                   }}
\DoxyCodeLine{829 \textcolor{preprocessor}{\#define SCB\_DFSR\_DWTTRAP\_Pos                2U                                            }}
\DoxyCodeLine{830 \textcolor{preprocessor}{\#define SCB\_DFSR\_DWTTRAP\_Msk               (1UL << SCB\_DFSR\_DWTTRAP\_Pos)                  }}
\DoxyCodeLine{832 \textcolor{preprocessor}{\#define SCB\_DFSR\_BKPT\_Pos                   1U                                            }}
\DoxyCodeLine{833 \textcolor{preprocessor}{\#define SCB\_DFSR\_BKPT\_Msk                  (1UL << SCB\_DFSR\_BKPT\_Pos)                     }}
\DoxyCodeLine{835 \textcolor{preprocessor}{\#define SCB\_DFSR\_HALTED\_Pos                 0U                                            }}
\DoxyCodeLine{836 \textcolor{preprocessor}{\#define SCB\_DFSR\_HALTED\_Msk                (1UL }\textcolor{comment}{/*<< SCB\_DFSR\_HALTED\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{838 \textcolor{comment}{/* SCB Non-\/Secure Access Control Register Definitions */}}
\DoxyCodeLine{839 \textcolor{preprocessor}{\#define SCB\_NSACR\_CP11\_Pos                 11U                                            }}
\DoxyCodeLine{840 \textcolor{preprocessor}{\#define SCB\_NSACR\_CP11\_Msk                 (1UL << SCB\_NSACR\_CP11\_Pos)                    }}
\DoxyCodeLine{842 \textcolor{preprocessor}{\#define SCB\_NSACR\_CP10\_Pos                 10U                                            }}
\DoxyCodeLine{843 \textcolor{preprocessor}{\#define SCB\_NSACR\_CP10\_Msk                 (1UL << SCB\_NSACR\_CP10\_Pos)                    }}
\DoxyCodeLine{845 \textcolor{preprocessor}{\#define SCB\_NSACR\_CPn\_Pos                   0U                                            }}
\DoxyCodeLine{846 \textcolor{preprocessor}{\#define SCB\_NSACR\_CPn\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_NSACR\_CPn\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{848 \textcolor{comment}{/* SCB Cache Level ID Register Definitions */}}
\DoxyCodeLine{849 \textcolor{preprocessor}{\#define SCB\_CLIDR\_LOUU\_Pos                 27U                                            }}
\DoxyCodeLine{850 \textcolor{preprocessor}{\#define SCB\_CLIDR\_LOUU\_Msk                 (7UL << SCB\_CLIDR\_LOUU\_Pos)                    }}
\DoxyCodeLine{852 \textcolor{preprocessor}{\#define SCB\_CLIDR\_LOC\_Pos                  24U                                            }}
\DoxyCodeLine{853 \textcolor{preprocessor}{\#define SCB\_CLIDR\_LOC\_Msk                  (7UL << SCB\_CLIDR\_LOC\_Pos)                     }}
\DoxyCodeLine{855 \textcolor{comment}{/* SCB Cache Type Register Definitions */}}
\DoxyCodeLine{856 \textcolor{preprocessor}{\#define SCB\_CTR\_FORMAT\_Pos                 29U                                            }}
\DoxyCodeLine{857 \textcolor{preprocessor}{\#define SCB\_CTR\_FORMAT\_Msk                 (7UL << SCB\_CTR\_FORMAT\_Pos)                    }}
\DoxyCodeLine{859 \textcolor{preprocessor}{\#define SCB\_CTR\_CWG\_Pos                    24U                                            }}
\DoxyCodeLine{860 \textcolor{preprocessor}{\#define SCB\_CTR\_CWG\_Msk                    (0xFUL << SCB\_CTR\_CWG\_Pos)                     }}
\DoxyCodeLine{862 \textcolor{preprocessor}{\#define SCB\_CTR\_ERG\_Pos                    20U                                            }}
\DoxyCodeLine{863 \textcolor{preprocessor}{\#define SCB\_CTR\_ERG\_Msk                    (0xFUL << SCB\_CTR\_ERG\_Pos)                     }}
\DoxyCodeLine{865 \textcolor{preprocessor}{\#define SCB\_CTR\_DMINLINE\_Pos               16U                                            }}
\DoxyCodeLine{866 \textcolor{preprocessor}{\#define SCB\_CTR\_DMINLINE\_Msk               (0xFUL << SCB\_CTR\_DMINLINE\_Pos)                }}
\DoxyCodeLine{868 \textcolor{preprocessor}{\#define SCB\_CTR\_IMINLINE\_Pos                0U                                            }}
\DoxyCodeLine{869 \textcolor{preprocessor}{\#define SCB\_CTR\_IMINLINE\_Msk               (0xFUL }\textcolor{comment}{/*<< SCB\_CTR\_IMINLINE\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{871 \textcolor{comment}{/* SCB Cache Size ID Register Definitions */}}
\DoxyCodeLine{872 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WT\_Pos                  31U                                            }}
\DoxyCodeLine{873 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WT\_Msk                  (1UL << SCB\_CCSIDR\_WT\_Pos)                     }}
\DoxyCodeLine{875 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WB\_Pos                  30U                                            }}
\DoxyCodeLine{876 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WB\_Msk                  (1UL << SCB\_CCSIDR\_WB\_Pos)                     }}
\DoxyCodeLine{878 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_RA\_Pos                  29U                                            }}
\DoxyCodeLine{879 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_RA\_Msk                  (1UL << SCB\_CCSIDR\_RA\_Pos)                     }}
\DoxyCodeLine{881 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WA\_Pos                  28U                                            }}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_WA\_Msk                  (1UL << SCB\_CCSIDR\_WA\_Pos)                     }}
\DoxyCodeLine{884 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_NUMSETS\_Pos             13U                                            }}
\DoxyCodeLine{885 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_NUMSETS\_Msk             (0x7FFFUL << SCB\_CCSIDR\_NUMSETS\_Pos)           }}
\DoxyCodeLine{887 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_ASSOCIATIVITY\_Pos        3U                                            }}
\DoxyCodeLine{888 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_ASSOCIATIVITY\_Msk       (0x3FFUL << SCB\_CCSIDR\_ASSOCIATIVITY\_Pos)      }}
\DoxyCodeLine{890 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_LINESIZE\_Pos             0U                                            }}
\DoxyCodeLine{891 \textcolor{preprocessor}{\#define SCB\_CCSIDR\_LINESIZE\_Msk            (7UL }\textcolor{comment}{/*<< SCB\_CCSIDR\_LINESIZE\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{893 \textcolor{comment}{/* SCB Cache Size Selection Register Definitions */}}
\DoxyCodeLine{894 \textcolor{preprocessor}{\#define SCB\_CSSELR\_LEVEL\_Pos                1U                                            }}
\DoxyCodeLine{895 \textcolor{preprocessor}{\#define SCB\_CSSELR\_LEVEL\_Msk               (7UL << SCB\_CSSELR\_LEVEL\_Pos)                  }}
\DoxyCodeLine{897 \textcolor{preprocessor}{\#define SCB\_CSSELR\_IND\_Pos                  0U                                            }}
\DoxyCodeLine{898 \textcolor{preprocessor}{\#define SCB\_CSSELR\_IND\_Msk                 (1UL }\textcolor{comment}{/*<< SCB\_CSSELR\_IND\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{900 \textcolor{comment}{/* SCB Software Triggered Interrupt Register Definitions */}}
\DoxyCodeLine{901 \textcolor{preprocessor}{\#define SCB\_STIR\_INTID\_Pos                  0U                                            }}
\DoxyCodeLine{902 \textcolor{preprocessor}{\#define SCB\_STIR\_INTID\_Msk                 (0x1FFUL }\textcolor{comment}{/*<< SCB\_STIR\_INTID\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{904 \textcolor{comment}{/* SCB D-\/Cache Invalidate by Set-\/way Register Definitions */}}
\DoxyCodeLine{905 \textcolor{preprocessor}{\#define SCB\_DCISW\_WAY\_Pos                  30U                                            }}
\DoxyCodeLine{906 \textcolor{preprocessor}{\#define SCB\_DCISW\_WAY\_Msk                  (3UL << SCB\_DCISW\_WAY\_Pos)                     }}
\DoxyCodeLine{908 \textcolor{preprocessor}{\#define SCB\_DCISW\_SET\_Pos                   5U                                            }}
\DoxyCodeLine{909 \textcolor{preprocessor}{\#define SCB\_DCISW\_SET\_Msk                  (0x1FFUL << SCB\_DCISW\_SET\_Pos)                 }}
\DoxyCodeLine{911 \textcolor{comment}{/* SCB D-\/Cache Clean by Set-\/way Register Definitions */}}
\DoxyCodeLine{912 \textcolor{preprocessor}{\#define SCB\_DCCSW\_WAY\_Pos                  30U                                            }}
\DoxyCodeLine{913 \textcolor{preprocessor}{\#define SCB\_DCCSW\_WAY\_Msk                  (3UL << SCB\_DCCSW\_WAY\_Pos)                     }}
\DoxyCodeLine{915 \textcolor{preprocessor}{\#define SCB\_DCCSW\_SET\_Pos                   5U                                            }}
\DoxyCodeLine{916 \textcolor{preprocessor}{\#define SCB\_DCCSW\_SET\_Msk                  (0x1FFUL << SCB\_DCCSW\_SET\_Pos)                 }}
\DoxyCodeLine{918 \textcolor{comment}{/* SCB D-\/Cache Clean and Invalidate by Set-\/way Register Definitions */}}
\DoxyCodeLine{919 \textcolor{preprocessor}{\#define SCB\_DCCISW\_WAY\_Pos                 30U                                            }}
\DoxyCodeLine{920 \textcolor{preprocessor}{\#define SCB\_DCCISW\_WAY\_Msk                 (3UL << SCB\_DCCISW\_WAY\_Pos)                    }}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#define SCB\_DCCISW\_SET\_Pos                  5U                                            }}
\DoxyCodeLine{923 \textcolor{preprocessor}{\#define SCB\_DCCISW\_SET\_Msk                 (0x1FFUL << SCB\_DCCISW\_SET\_Pos)                }}
\DoxyCodeLine{925 \textcolor{comment}{/* Instruction Tightly-\/Coupled Memory Control Register Definitions */}}
\DoxyCodeLine{926 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_SZ\_Pos                   3U                                            }}
\DoxyCodeLine{927 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_SZ\_Msk                  (0xFUL << SCB\_ITCMCR\_SZ\_Pos)                   }}
\DoxyCodeLine{929 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_RETEN\_Pos                2U                                            }}
\DoxyCodeLine{930 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_RETEN\_Msk               (1UL << SCB\_ITCMCR\_RETEN\_Pos)                  }}
\DoxyCodeLine{932 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_RMW\_Pos                  1U                                            }}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_RMW\_Msk                 (1UL << SCB\_ITCMCR\_RMW\_Pos)                    }}
\DoxyCodeLine{935 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_EN\_Pos                   0U                                            }}
\DoxyCodeLine{936 \textcolor{preprocessor}{\#define SCB\_ITCMCR\_EN\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_ITCMCR\_EN\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{938 \textcolor{comment}{/* Data Tightly-\/Coupled Memory Control Register Definitions */}}
\DoxyCodeLine{939 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_SZ\_Pos                   3U                                            }}
\DoxyCodeLine{940 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_SZ\_Msk                  (0xFUL << SCB\_DTCMCR\_SZ\_Pos)                   }}
\DoxyCodeLine{942 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_RETEN\_Pos                2U                                            }}
\DoxyCodeLine{943 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_RETEN\_Msk               (1UL << SCB\_DTCMCR\_RETEN\_Pos)                   }}
\DoxyCodeLine{945 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_RMW\_Pos                  1U                                            }}
\DoxyCodeLine{946 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_RMW\_Msk                 (1UL << SCB\_DTCMCR\_RMW\_Pos)                    }}
\DoxyCodeLine{948 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_EN\_Pos                   0U                                            }}
\DoxyCodeLine{949 \textcolor{preprocessor}{\#define SCB\_DTCMCR\_EN\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_DTCMCR\_EN\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{951 \textcolor{comment}{/* AHBP Control Register Definitions */}}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#define SCB\_AHBPCR\_SZ\_Pos                   1U                                            }}
\DoxyCodeLine{953 \textcolor{preprocessor}{\#define SCB\_AHBPCR\_SZ\_Msk                  (7UL << SCB\_AHBPCR\_SZ\_Pos)                     }}
\DoxyCodeLine{955 \textcolor{preprocessor}{\#define SCB\_AHBPCR\_EN\_Pos                   0U                                            }}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#define SCB\_AHBPCR\_EN\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_AHBPCR\_EN\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{958 \textcolor{comment}{/* L1 Cache Control Register Definitions */}}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define SCB\_CACR\_FORCEWT\_Pos                2U                                            }}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#define SCB\_CACR\_FORCEWT\_Msk               (1UL << SCB\_CACR\_FORCEWT\_Pos)                  }}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define SCB\_CACR\_ECCEN\_Pos                  1U                                            }}
\DoxyCodeLine{963 \textcolor{preprocessor}{\#define SCB\_CACR\_ECCEN\_Msk                 (1UL << SCB\_CACR\_ECCEN\_Pos)                    }}
\DoxyCodeLine{965 \textcolor{preprocessor}{\#define SCB\_CACR\_SIWT\_Pos                   0U                                            }}
\DoxyCodeLine{966 \textcolor{preprocessor}{\#define SCB\_CACR\_SIWT\_Msk                  (1UL }\textcolor{comment}{/*<< SCB\_CACR\_SIWT\_Pos*/}\textcolor{preprocessor}{)                 }}
\DoxyCodeLine{968 \textcolor{comment}{/* AHBS Control Register Definitions */}}
\DoxyCodeLine{969 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_INITCOUNT\_Pos           11U                                            }}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_INITCOUNT\_Msk           (0x1FUL << SCB\_AHBPCR\_INITCOUNT\_Pos)           }}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_TPRI\_Pos                 2U                                            }}
\DoxyCodeLine{973 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_TPRI\_Msk                (0x1FFUL << SCB\_AHBPCR\_TPRI\_Pos)               }}
\DoxyCodeLine{975 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_CTL\_Pos                  0U                                            }}
\DoxyCodeLine{976 \textcolor{preprocessor}{\#define SCB\_AHBSCR\_CTL\_Msk                 (3UL }\textcolor{comment}{/*<< SCB\_AHBPCR\_CTL\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{978 \textcolor{comment}{/* Auxiliary Bus Fault Status Register Definitions */}}
\DoxyCodeLine{979 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AXIMTYPE\_Pos              8U                                            }}
\DoxyCodeLine{980 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AXIMTYPE\_Msk             (3UL << SCB\_ABFSR\_AXIMTYPE\_Pos)                }}
\DoxyCodeLine{982 \textcolor{preprocessor}{\#define SCB\_ABFSR\_EPPB\_Pos                  4U                                            }}
\DoxyCodeLine{983 \textcolor{preprocessor}{\#define SCB\_ABFSR\_EPPB\_Msk                 (1UL << SCB\_ABFSR\_EPPB\_Pos)                    }}
\DoxyCodeLine{985 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AXIM\_Pos                  3U                                            }}
\DoxyCodeLine{986 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AXIM\_Msk                 (1UL << SCB\_ABFSR\_AXIM\_Pos)                    }}
\DoxyCodeLine{988 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AHBP\_Pos                  2U                                            }}
\DoxyCodeLine{989 \textcolor{preprocessor}{\#define SCB\_ABFSR\_AHBP\_Msk                 (1UL << SCB\_ABFSR\_AHBP\_Pos)                    }}
\DoxyCodeLine{991 \textcolor{preprocessor}{\#define SCB\_ABFSR\_DTCM\_Pos                  1U                                            }}
\DoxyCodeLine{992 \textcolor{preprocessor}{\#define SCB\_ABFSR\_DTCM\_Msk                 (1UL << SCB\_ABFSR\_DTCM\_Pos)                    }}
\DoxyCodeLine{994 \textcolor{preprocessor}{\#define SCB\_ABFSR\_ITCM\_Pos                  0U                                            }}
\DoxyCodeLine{995 \textcolor{preprocessor}{\#define SCB\_ABFSR\_ITCM\_Msk                 (1UL }\textcolor{comment}{/*<< SCB\_ABFSR\_ITCM\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{1010 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1011 \{}
\DoxyCodeLine{1012         uint32\_t RESERVED0[1U];}
\DoxyCodeLine{1013   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga34ec1d771245eb9bd0e3ec9336949762}{ICTR}};                   }
\DoxyCodeLine{1014   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga13af9b718dde7481f1c0344f00593c23}{ACTLR}};                  }
\DoxyCodeLine{1015   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga356efebfcbdaecaf1176e6cd86a60bf1}{CPPWR}};                  }
\DoxyCodeLine{1016 \} \mbox{\hyperlink{struct_s_cn_s_c_b___type}{SCnSCB\_Type}};}
\DoxyCodeLine{1017 }
\DoxyCodeLine{1018 \textcolor{comment}{/* Interrupt Controller Type Register Definitions */}}
\DoxyCodeLine{1019 \textcolor{preprocessor}{\#define SCnSCB\_ICTR\_INTLINESNUM\_Pos         0U                                         }}
\DoxyCodeLine{1020 \textcolor{preprocessor}{\#define SCnSCB\_ICTR\_INTLINESNUM\_Msk        (0xFUL }\textcolor{comment}{/*<< SCnSCB\_ICTR\_INTLINESNUM\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{1035 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1036 \{}
\DoxyCodeLine{1037   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga875e7afa5c4fd43997fb544a4ac6e37e}{CTRL}};                   }
\DoxyCodeLine{1038   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4780a489256bb9f54d0ba8ed4de191cd}{LOAD}};                   }
\DoxyCodeLine{1039   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9b5420d17e8e43104ddd4ae5a610af93}{VAL}};                    }
\DoxyCodeLine{1040   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafcadb0c6d35b21cdc0018658a13942de}{CALIB}};                  }
\DoxyCodeLine{1041 \} \mbox{\hyperlink{struct_sys_tick___type}{SysTick\_Type}};}
\DoxyCodeLine{1042 }
\DoxyCodeLine{1043 \textcolor{comment}{/* SysTick Control / Status Register Definitions */}}
\DoxyCodeLine{1044 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Pos         16U                                            }}
\DoxyCodeLine{1045 \textcolor{preprocessor}{\#define SysTick\_CTRL\_COUNTFLAG\_Msk         (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)            }}
\DoxyCodeLine{1047 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Pos          2U                                            }}
\DoxyCodeLine{1048 \textcolor{preprocessor}{\#define SysTick\_CTRL\_CLKSOURCE\_Msk         (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)            }}
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Pos            1U                                            }}
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#define SysTick\_CTRL\_TICKINT\_Msk           (1UL << SysTick\_CTRL\_TICKINT\_Pos)              }}
\DoxyCodeLine{1053 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Pos             0U                                            }}
\DoxyCodeLine{1054 \textcolor{preprocessor}{\#define SysTick\_CTRL\_ENABLE\_Msk            (1UL }\textcolor{comment}{/*<< SysTick\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{1056 \textcolor{comment}{/* SysTick Reload Register Definitions */}}
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Pos             0U                                            }}
\DoxyCodeLine{1058 \textcolor{preprocessor}{\#define SysTick\_LOAD\_RELOAD\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_LOAD\_RELOAD\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{1060 \textcolor{comment}{/* SysTick Current Register Definitions */}}
\DoxyCodeLine{1061 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Pos             0U                                            }}
\DoxyCodeLine{1062 \textcolor{preprocessor}{\#define SysTick\_VAL\_CURRENT\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_VAL\_CURRENT\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{1064 \textcolor{comment}{/* SysTick Calibration Register Definitions */}}
\DoxyCodeLine{1065 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Pos            31U                                            }}
\DoxyCodeLine{1066 \textcolor{preprocessor}{\#define SysTick\_CALIB\_NOREF\_Msk            (1UL << SysTick\_CALIB\_NOREF\_Pos)               }}
\DoxyCodeLine{1068 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Pos             30U                                            }}
\DoxyCodeLine{1069 \textcolor{preprocessor}{\#define SysTick\_CALIB\_SKEW\_Msk             (1UL << SysTick\_CALIB\_SKEW\_Pos)                }}
\DoxyCodeLine{1071 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Pos             0U                                            }}
\DoxyCodeLine{1072 \textcolor{preprocessor}{\#define SysTick\_CALIB\_TENMS\_Msk            (0xFFFFFFUL }\textcolor{comment}{/*<< SysTick\_CALIB\_TENMS\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{1087 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1088 \{}
\DoxyCodeLine{1089   \_\_OM  \textcolor{keyword}{union}}
\DoxyCodeLine{1090   \{}
\DoxyCodeLine{1091     \_\_OM  uint8\_t    \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae773bf9f9dac64e6c28b14aa39f74275}{u8}};                 }
\DoxyCodeLine{1092     \_\_OM  uint16\_t   \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga962a970dfd286cad7f8a8577e87d4ad3}{u16}};                }
\DoxyCodeLine{1093     \_\_OM  uint32\_t   \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5834885903a557674f078f3b71fa8bc8}{u32}};                }
\DoxyCodeLine{1094   \}  PORT [32U];                         }
\DoxyCodeLine{1095         uint32\_t RESERVED0[864U];}
\DoxyCodeLine{1096   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacd03c6858f7b678dab6a6121462e7807}{TER}};                    }
\DoxyCodeLine{1097         uint32\_t RESERVED1[15U];}
\DoxyCodeLine{1098   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae907229ba50538bf370fbdfd54c099a2}{TPR}};                    }
\DoxyCodeLine{1099         uint32\_t RESERVED2[15U];}
\DoxyCodeLine{1100   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga04b9fbc83759cb818dfa161d39628426}{TCR}};                    }
\DoxyCodeLine{1101         uint32\_t RESERVED3[29U];}
\DoxyCodeLine{1102   \_\_OM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa9da04891e48d1a2f054de186e9c4c94}{IWR}};                    }
\DoxyCodeLine{1103   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga66eb82a070953f09909f39b8e516fb91}{IRR}};                    }
\DoxyCodeLine{1104   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae2ce4d3a54df2fd11a197ccac4406cd0}{IMCR}};                   }
\DoxyCodeLine{1105         uint32\_t RESERVED4[43U];}
\DoxyCodeLine{1106   \_\_OM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7f9c2a2113a11c7f3e98915f95b669d5}{LAR}};                    }
\DoxyCodeLine{1107   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3861c67933a24dd6632288c4ed0b80c8}{LSR}};                    }
\DoxyCodeLine{1108         uint32\_t RESERVED5[1U];}
\DoxyCodeLine{1109   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2372a4ebb63e36d1eb3fcf83a74fd537}{DEVARCH}};                }
\DoxyCodeLine{1110         uint32\_t RESERVED6[4U];}
\DoxyCodeLine{1111   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaad5e11dd4baf6d941bd6c7450f60a158}{PID4}};                   }
\DoxyCodeLine{1112   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf9085648bf18f69b5f9d1136d45e1d37}{PID5}};                   }
\DoxyCodeLine{1113   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad34dbe6b1072c77d36281049c8b169f6}{PID6}};                   }
\DoxyCodeLine{1114   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2bcec6803f28f30d5baf5e20e3517d3d}{PID7}};                   }
\DoxyCodeLine{1115   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab4a4cc97ad658e9c46cf17490daffb8a}{PID0}};                   }
\DoxyCodeLine{1116   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga89ea1d805a668d6589b22d8e678eb6a4}{PID1}};                   }
\DoxyCodeLine{1117   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8471c4d77b7107cf580587509da69f38}{PID2}};                   }
\DoxyCodeLine{1118   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf317d5e2d946d70e6fb67c02b92cc8a3}{PID3}};                   }
\DoxyCodeLine{1119   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga30bb2b166b1723867da4a708935677ba}{CID0}};                   }
\DoxyCodeLine{1120   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac40df2c3a6cef02f90b4e82c8204756f}{CID1}};                   }
\DoxyCodeLine{1121   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8000b92e4e528ae7ac4cb8b8d9f6757d}{CID2}};                   }
\DoxyCodeLine{1122   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga43451f43f514108d9eaed5b017f8d921}{CID3}};                   }
\DoxyCodeLine{1123 \} \mbox{\hyperlink{struct_i_t_m___type}{ITM\_Type}};}
\DoxyCodeLine{1124 }
\DoxyCodeLine{1125 \textcolor{comment}{/* ITM Stimulus Port Register Definitions */}}
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#define ITM\_STIM\_DISABLED\_Pos               1U                                            }}
\DoxyCodeLine{1127 \textcolor{preprocessor}{\#define ITM\_STIM\_DISABLED\_Msk              (0x1UL << ITM\_STIM\_DISABLED\_Pos)               }}
\DoxyCodeLine{1129 \textcolor{preprocessor}{\#define ITM\_STIM\_FIFOREADY\_Pos              0U                                            }}
\DoxyCodeLine{1130 \textcolor{preprocessor}{\#define ITM\_STIM\_FIFOREADY\_Msk             (0x1UL }\textcolor{comment}{/*<< ITM\_STIM\_FIFOREADY\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1132 \textcolor{comment}{/* ITM Trace Privilege Register Definitions */}}
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define ITM\_TPR\_PRIVMASK\_Pos                0U                                            }}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#define ITM\_TPR\_PRIVMASK\_Msk               (0xFUL }\textcolor{comment}{/*<< ITM\_TPR\_PRIVMASK\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{1136 \textcolor{comment}{/* ITM Trace Control Register Definitions */}}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#define ITM\_TCR\_BUSY\_Pos                   23U                                            }}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define ITM\_TCR\_BUSY\_Msk                   (1UL << ITM\_TCR\_BUSY\_Pos)                      }}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#define ITM\_TCR\_TRACEBUSID\_Pos             16U                                            }}
\DoxyCodeLine{1141 \textcolor{preprocessor}{\#define ITM\_TCR\_TRACEBUSID\_Msk             (0x7FUL << ITM\_TCR\_TRACEBUSID\_Pos)             }}
\DoxyCodeLine{1143 \textcolor{preprocessor}{\#define ITM\_TCR\_GTSFREQ\_Pos                10U                                            }}
\DoxyCodeLine{1144 \textcolor{preprocessor}{\#define ITM\_TCR\_GTSFREQ\_Msk                (3UL << ITM\_TCR\_GTSFREQ\_Pos)                   }}
\DoxyCodeLine{1146 \textcolor{preprocessor}{\#define ITM\_TCR\_TSPRESCALE\_Pos              8U                                            }}
\DoxyCodeLine{1147 \textcolor{preprocessor}{\#define ITM\_TCR\_TSPRESCALE\_Msk             (3UL << ITM\_TCR\_TSPRESCALE\_Pos)                }}
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#define ITM\_TCR\_STALLENA\_Pos                5U                                            }}
\DoxyCodeLine{1150 \textcolor{preprocessor}{\#define ITM\_TCR\_STALLENA\_Msk               (1UL << ITM\_TCR\_STALLENA\_Pos)                  }}
\DoxyCodeLine{1152 \textcolor{preprocessor}{\#define ITM\_TCR\_SWOENA\_Pos                  4U                                            }}
\DoxyCodeLine{1153 \textcolor{preprocessor}{\#define ITM\_TCR\_SWOENA\_Msk                 (1UL << ITM\_TCR\_SWOENA\_Pos)                    }}
\DoxyCodeLine{1155 \textcolor{preprocessor}{\#define ITM\_TCR\_DWTENA\_Pos                  3U                                            }}
\DoxyCodeLine{1156 \textcolor{preprocessor}{\#define ITM\_TCR\_DWTENA\_Msk                 (1UL << ITM\_TCR\_DWTENA\_Pos)                    }}
\DoxyCodeLine{1158 \textcolor{preprocessor}{\#define ITM\_TCR\_SYNCENA\_Pos                 2U                                            }}
\DoxyCodeLine{1159 \textcolor{preprocessor}{\#define ITM\_TCR\_SYNCENA\_Msk                (1UL << ITM\_TCR\_SYNCENA\_Pos)                   }}
\DoxyCodeLine{1161 \textcolor{preprocessor}{\#define ITM\_TCR\_TSENA\_Pos                   1U                                            }}
\DoxyCodeLine{1162 \textcolor{preprocessor}{\#define ITM\_TCR\_TSENA\_Msk                  (1UL << ITM\_TCR\_TSENA\_Pos)                     }}
\DoxyCodeLine{1164 \textcolor{preprocessor}{\#define ITM\_TCR\_ITMENA\_Pos                  0U                                            }}
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#define ITM\_TCR\_ITMENA\_Msk                 (1UL }\textcolor{comment}{/*<< ITM\_TCR\_ITMENA\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{1167 \textcolor{comment}{/* ITM Integration Write Register Definitions */}}
\DoxyCodeLine{1168 \textcolor{preprocessor}{\#define ITM\_IWR\_ATVALIDM\_Pos                0U                                            }}
\DoxyCodeLine{1169 \textcolor{preprocessor}{\#define ITM\_IWR\_ATVALIDM\_Msk               (1UL }\textcolor{comment}{/*<< ITM\_IWR\_ATVALIDM\_Pos*/}\textcolor{preprocessor}{)              }}
\DoxyCodeLine{1171 \textcolor{comment}{/* ITM Integration Read Register Definitions */}}
\DoxyCodeLine{1172 \textcolor{preprocessor}{\#define ITM\_IRR\_ATREADYM\_Pos                0U                                            }}
\DoxyCodeLine{1173 \textcolor{preprocessor}{\#define ITM\_IRR\_ATREADYM\_Msk               (1UL }\textcolor{comment}{/*<< ITM\_IRR\_ATREADYM\_Pos*/}\textcolor{preprocessor}{)              }}
\DoxyCodeLine{1175 \textcolor{comment}{/* ITM Integration Mode Control Register Definitions */}}
\DoxyCodeLine{1176 \textcolor{preprocessor}{\#define ITM\_IMCR\_INTEGRATION\_Pos            0U                                            }}
\DoxyCodeLine{1177 \textcolor{preprocessor}{\#define ITM\_IMCR\_INTEGRATION\_Msk           (1UL }\textcolor{comment}{/*<< ITM\_IMCR\_INTEGRATION\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1179 \textcolor{comment}{/* ITM Lock Status Register Definitions */}}
\DoxyCodeLine{1180 \textcolor{preprocessor}{\#define ITM\_LSR\_ByteAcc\_Pos                 2U                                            }}
\DoxyCodeLine{1181 \textcolor{preprocessor}{\#define ITM\_LSR\_ByteAcc\_Msk                (1UL << ITM\_LSR\_ByteAcc\_Pos)                   }}
\DoxyCodeLine{1183 \textcolor{preprocessor}{\#define ITM\_LSR\_Access\_Pos                  1U                                            }}
\DoxyCodeLine{1184 \textcolor{preprocessor}{\#define ITM\_LSR\_Access\_Msk                 (1UL << ITM\_LSR\_Access\_Pos)                    }}
\DoxyCodeLine{1186 \textcolor{preprocessor}{\#define ITM\_LSR\_Present\_Pos                 0U                                            }}
\DoxyCodeLine{1187 \textcolor{preprocessor}{\#define ITM\_LSR\_Present\_Msk                (1UL }\textcolor{comment}{/*<< ITM\_LSR\_Present\_Pos*/}\textcolor{preprocessor}{)                }\textcolor{comment}{/* end of group CMSIS\_ITM */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1190 }
\DoxyCodeLine{1191 }
\DoxyCodeLine{1202 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1203 \{}
\DoxyCodeLine{1204   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadd790c53410023b3b581919bb681fe2a}{CTRL}};                   }
\DoxyCodeLine{1205   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga102eaa529d9098242851cb57c52b42d9}{CYCCNT}};                 }
\DoxyCodeLine{1206   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2c08096c82abe245c0fa97badc458154}{CPICNT}};                 }
\DoxyCodeLine{1207   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9fe20c16c5167ca61486caf6832686d1}{EXCCNT}};                 }
\DoxyCodeLine{1208   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga416a54e2084ce66e5ca74f152a5ecc70}{SLEEPCNT}};               }
\DoxyCodeLine{1209   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacc05d89bdb1b4fe2fa499920ec02d0b1}{LSUCNT}};                 }
\DoxyCodeLine{1210   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1cfc48384ebd8fd8fb7e5d955aae6c97}{FOLDCNT}};                }
\DoxyCodeLine{1211   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6353ca1d1ad9bc1be05d3b5632960113}{PCSR}};                   }
\DoxyCodeLine{1212   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga61c2965af5bc0643f9af65620b0e67c9}{COMP0}};                  }
\DoxyCodeLine{1213         uint32\_t RESERVED1[1U];}
\DoxyCodeLine{1214   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga579ae082f58a0317b7ef029b20f52889}{FUNCTION0}};              }
\DoxyCodeLine{1215         uint32\_t RESERVED2[1U];}
\DoxyCodeLine{1216   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga38714af6b7fa7c64d68f5e1efbe7a931}{COMP1}};                  }
\DoxyCodeLine{1217         uint32\_t RESERVED3[1U];}
\DoxyCodeLine{1218   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8dfcf25675f9606aa305c46e85182e4e}{FUNCTION1}};              }
\DoxyCodeLine{1219         uint32\_t RESERVED4[1U];}
\DoxyCodeLine{1220   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae6dde39989f27bae90afc2347deb46}{COMP2}};                  }
\DoxyCodeLine{1221         uint32\_t RESERVED5[1U];}
\DoxyCodeLine{1222   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab1b60d6600c38abae515bab8e86a188f}{FUNCTION2}};              }
\DoxyCodeLine{1223         uint32\_t RESERVED6[1U];}
\DoxyCodeLine{1224   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga85eb73d1848ac3f82d39d6c3e8910847}{COMP3}};                  }
\DoxyCodeLine{1225         uint32\_t RESERVED7[1U];}
\DoxyCodeLine{1226   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga52d4ff278fae6f9216c63b74ce328841}{FUNCTION3}};              }
\DoxyCodeLine{1227         uint32\_t RESERVED8[1U];}
\DoxyCodeLine{1228   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga86bc7f4ad425a05b29978a6f97563783}{COMP4}};                  }
\DoxyCodeLine{1229         uint32\_t RESERVED9[1U];}
\DoxyCodeLine{1230   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2fa7fd33c3fae711e0d0e683f29b5b6d}{FUNCTION4}};              }
\DoxyCodeLine{1231         uint32\_t RESERVED10[1U];}
\DoxyCodeLine{1232   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga07667ec9dd833ecab52bf2cf802d9acb}{COMP5}};                  }
\DoxyCodeLine{1233         uint32\_t RESERVED11[1U];}
\DoxyCodeLine{1234   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2f33ef0ce606e4850ecde8d044f7bb5b}{FUNCTION5}};              }
\DoxyCodeLine{1235         uint32\_t RESERVED12[1U];}
\DoxyCodeLine{1236   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1256ac92acb94add255ff31aca31070d}{COMP6}};                  }
\DoxyCodeLine{1237         uint32\_t RESERVED13[1U];}
\DoxyCodeLine{1238   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa8f49a707a5d85cf554b9bef54c19380}{FUNCTION6}};              }
\DoxyCodeLine{1239         uint32\_t RESERVED14[1U];}
\DoxyCodeLine{1240   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga46db6f5289d840f0b9886ae598352452}{COMP7}};                  }
\DoxyCodeLine{1241         uint32\_t RESERVED15[1U];}
\DoxyCodeLine{1242   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gababf5d870650c4a480302b65bdb66741}{FUNCTION7}};              }
\DoxyCodeLine{1243         uint32\_t RESERVED16[1U];}
\DoxyCodeLine{1244   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaee138bc70746585e4ccf62557954c07f}{COMP8}};                  }
\DoxyCodeLine{1245         uint32\_t RESERVED17[1U];}
\DoxyCodeLine{1246   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacdd6b87ea4bc95345687074c53098e75}{FUNCTION8}};              }
\DoxyCodeLine{1247         uint32\_t RESERVED18[1U];}
\DoxyCodeLine{1248   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabf79b853fc2d25de9c03bdb183e4aee0}{COMP9}};                  }
\DoxyCodeLine{1249         uint32\_t RESERVED19[1U];}
\DoxyCodeLine{1250   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga379b5b8f7d40003b7bdabd535e0378a1}{FUNCTION9}};              }
\DoxyCodeLine{1251         uint32\_t RESERVED20[1U];}
\DoxyCodeLine{1252   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacf26842434e5cd1487a49812ec842d03}{COMP10}};                 }
\DoxyCodeLine{1253         uint32\_t RESERVED21[1U];}
\DoxyCodeLine{1254   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga63c72c28fd46b22230894366a8d9cdda}{FUNCTION10}};             }
\DoxyCodeLine{1255         uint32\_t RESERVED22[1U];}
\DoxyCodeLine{1256   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa199b91c854edd21ded38b8922d1e2a7}{COMP11}};                 }
\DoxyCodeLine{1257         uint32\_t RESERVED23[1U];}
\DoxyCodeLine{1258   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga214f7478184150e43175c05aecad6c96}{FUNCTION11}};             }
\DoxyCodeLine{1259         uint32\_t RESERVED24[1U];}
\DoxyCodeLine{1260   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9115fd187d8cbcb9d6ec5eba938b81ea}{COMP12}};                 }
\DoxyCodeLine{1261         uint32\_t RESERVED25[1U];}
\DoxyCodeLine{1262   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga521771b3dfe2ea48463e1e91d01448b6}{FUNCTION12}};             }
\DoxyCodeLine{1263         uint32\_t RESERVED26[1U];}
\DoxyCodeLine{1264   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabc29ac14df61ec3f8f3d28ca92892d8a}{COMP13}};                 }
\DoxyCodeLine{1265         uint32\_t RESERVED27[1U];}
\DoxyCodeLine{1266   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf9ea0b56769614c5c5699003b3df39f0}{FUNCTION13}};             }
\DoxyCodeLine{1267         uint32\_t RESERVED28[1U];}
\DoxyCodeLine{1268   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga85368a4ec78f4074e5f9cbba92ae1eb9}{COMP14}};                 }
\DoxyCodeLine{1269         uint32\_t RESERVED29[1U];}
\DoxyCodeLine{1270   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga85138a411459f923ea8e05312d70af71}{FUNCTION14}};             }
\DoxyCodeLine{1271         uint32\_t RESERVED30[1U];}
\DoxyCodeLine{1272   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa46b44e5aacd3ca3937741f423ab480f}{COMP15}};                 }
\DoxyCodeLine{1273         uint32\_t RESERVED31[1U];}
\DoxyCodeLine{1274   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e5fda09de44dfcd3e177c16028ceb74}{FUNCTION15}};             }
\DoxyCodeLine{1275         uint32\_t RESERVED32[934U];}
\DoxyCodeLine{1276   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4281befcc19ee69afdd50801cb1c9bcf}{LSR}};                    }
\DoxyCodeLine{1277         uint32\_t RESERVED33[1U];}
\DoxyCodeLine{1278   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae60dbff3143d15cd04ac984084d8fbc7}{DEVARCH}};                }
\DoxyCodeLine{1279 \} \mbox{\hyperlink{struct_d_w_t___type}{DWT\_Type}};}
\DoxyCodeLine{1280 }
\DoxyCodeLine{1281 \textcolor{comment}{/* DWT Control Register Definitions */}}
\DoxyCodeLine{1282 \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Pos               28U                                         }}
\DoxyCodeLine{1283 \textcolor{preprocessor}{\#define DWT\_CTRL\_NUMCOMP\_Msk               (0xFUL << DWT\_CTRL\_NUMCOMP\_Pos)             }}
\DoxyCodeLine{1285 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Pos              27U                                         }}
\DoxyCodeLine{1286 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOTRCPKT\_Msk              (0x1UL << DWT\_CTRL\_NOTRCPKT\_Pos)            }}
\DoxyCodeLine{1288 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Pos             26U                                         }}
\DoxyCodeLine{1289 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOEXTTRIG\_Msk             (0x1UL << DWT\_CTRL\_NOEXTTRIG\_Pos)           }}
\DoxyCodeLine{1291 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Pos              25U                                         }}
\DoxyCodeLine{1292 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOCYCCNT\_Msk              (0x1UL << DWT\_CTRL\_NOCYCCNT\_Pos)            }}
\DoxyCodeLine{1294 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Pos              24U                                         }}
\DoxyCodeLine{1295 \textcolor{preprocessor}{\#define DWT\_CTRL\_NOPRFCNT\_Msk              (0x1UL << DWT\_CTRL\_NOPRFCNT\_Pos)            }}
\DoxyCodeLine{1297 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCDISS\_Pos               23U                                         }}
\DoxyCodeLine{1298 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCDISS\_Msk               (0x1UL << DWT\_CTRL\_CYCDISS\_Pos)             }}
\DoxyCodeLine{1300 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCEVTENA\_Pos             22U                                         }}
\DoxyCodeLine{1301 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCEVTENA\_Msk             (0x1UL << DWT\_CTRL\_CYCEVTENA\_Pos)           }}
\DoxyCodeLine{1303 \textcolor{preprocessor}{\#define DWT\_CTRL\_FOLDEVTENA\_Pos            21U                                         }}
\DoxyCodeLine{1304 \textcolor{preprocessor}{\#define DWT\_CTRL\_FOLDEVTENA\_Msk            (0x1UL << DWT\_CTRL\_FOLDEVTENA\_Pos)          }}
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define DWT\_CTRL\_LSUEVTENA\_Pos             20U                                         }}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#define DWT\_CTRL\_LSUEVTENA\_Msk             (0x1UL << DWT\_CTRL\_LSUEVTENA\_Pos)           }}
\DoxyCodeLine{1309 \textcolor{preprocessor}{\#define DWT\_CTRL\_SLEEPEVTENA\_Pos           19U                                         }}
\DoxyCodeLine{1310 \textcolor{preprocessor}{\#define DWT\_CTRL\_SLEEPEVTENA\_Msk           (0x1UL << DWT\_CTRL\_SLEEPEVTENA\_Pos)         }}
\DoxyCodeLine{1312 \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCEVTENA\_Pos             18U                                         }}
\DoxyCodeLine{1313 \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCEVTENA\_Msk             (0x1UL << DWT\_CTRL\_EXCEVTENA\_Pos)           }}
\DoxyCodeLine{1315 \textcolor{preprocessor}{\#define DWT\_CTRL\_CPIEVTENA\_Pos             17U                                         }}
\DoxyCodeLine{1316 \textcolor{preprocessor}{\#define DWT\_CTRL\_CPIEVTENA\_Msk             (0x1UL << DWT\_CTRL\_CPIEVTENA\_Pos)           }}
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCTRCENA\_Pos             16U                                         }}
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#define DWT\_CTRL\_EXCTRCENA\_Msk             (0x1UL << DWT\_CTRL\_EXCTRCENA\_Pos)           }}
\DoxyCodeLine{1321 \textcolor{preprocessor}{\#define DWT\_CTRL\_PCSAMPLENA\_Pos            12U                                         }}
\DoxyCodeLine{1322 \textcolor{preprocessor}{\#define DWT\_CTRL\_PCSAMPLENA\_Msk            (0x1UL << DWT\_CTRL\_PCSAMPLENA\_Pos)          }}
\DoxyCodeLine{1324 \textcolor{preprocessor}{\#define DWT\_CTRL\_SYNCTAP\_Pos               10U                                         }}
\DoxyCodeLine{1325 \textcolor{preprocessor}{\#define DWT\_CTRL\_SYNCTAP\_Msk               (0x3UL << DWT\_CTRL\_SYNCTAP\_Pos)             }}
\DoxyCodeLine{1327 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCTAP\_Pos                 9U                                         }}
\DoxyCodeLine{1328 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCTAP\_Msk                (0x1UL << DWT\_CTRL\_CYCTAP\_Pos)              }}
\DoxyCodeLine{1330 \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTINIT\_Pos               5U                                         }}
\DoxyCodeLine{1331 \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTINIT\_Msk              (0xFUL << DWT\_CTRL\_POSTINIT\_Pos)            }}
\DoxyCodeLine{1333 \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTPRESET\_Pos             1U                                         }}
\DoxyCodeLine{1334 \textcolor{preprocessor}{\#define DWT\_CTRL\_POSTPRESET\_Msk            (0xFUL << DWT\_CTRL\_POSTPRESET\_Pos)          }}
\DoxyCodeLine{1336 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCCNTENA\_Pos              0U                                         }}
\DoxyCodeLine{1337 \textcolor{preprocessor}{\#define DWT\_CTRL\_CYCCNTENA\_Msk             (0x1UL }\textcolor{comment}{/*<< DWT\_CTRL\_CYCCNTENA\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{1339 \textcolor{comment}{/* DWT CPI Count Register Definitions */}}
\DoxyCodeLine{1340 \textcolor{preprocessor}{\#define DWT\_CPICNT\_CPICNT\_Pos               0U                                         }}
\DoxyCodeLine{1341 \textcolor{preprocessor}{\#define DWT\_CPICNT\_CPICNT\_Msk              (0xFFUL }\textcolor{comment}{/*<< DWT\_CPICNT\_CPICNT\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{1343 \textcolor{comment}{/* DWT Exception Overhead Count Register Definitions */}}
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#define DWT\_EXCCNT\_EXCCNT\_Pos               0U                                         }}
\DoxyCodeLine{1345 \textcolor{preprocessor}{\#define DWT\_EXCCNT\_EXCCNT\_Msk              (0xFFUL }\textcolor{comment}{/*<< DWT\_EXCCNT\_EXCCNT\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{1347 \textcolor{comment}{/* DWT Sleep Count Register Definitions */}}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#define DWT\_SLEEPCNT\_SLEEPCNT\_Pos           0U                                         }}
\DoxyCodeLine{1349 \textcolor{preprocessor}{\#define DWT\_SLEEPCNT\_SLEEPCNT\_Msk          (0xFFUL }\textcolor{comment}{/*<< DWT\_SLEEPCNT\_SLEEPCNT\_Pos*/}\textcolor{preprocessor}{)   }}
\DoxyCodeLine{1351 \textcolor{comment}{/* DWT LSU Count Register Definitions */}}
\DoxyCodeLine{1352 \textcolor{preprocessor}{\#define DWT\_LSUCNT\_LSUCNT\_Pos               0U                                         }}
\DoxyCodeLine{1353 \textcolor{preprocessor}{\#define DWT\_LSUCNT\_LSUCNT\_Msk              (0xFFUL }\textcolor{comment}{/*<< DWT\_LSUCNT\_LSUCNT\_Pos*/}\textcolor{preprocessor}{)       }}
\DoxyCodeLine{1355 \textcolor{comment}{/* DWT Folded-\/instruction Count Register Definitions */}}
\DoxyCodeLine{1356 \textcolor{preprocessor}{\#define DWT\_FOLDCNT\_FOLDCNT\_Pos             0U                                         }}
\DoxyCodeLine{1357 \textcolor{preprocessor}{\#define DWT\_FOLDCNT\_FOLDCNT\_Msk            (0xFFUL }\textcolor{comment}{/*<< DWT\_FOLDCNT\_FOLDCNT\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{1359 \textcolor{comment}{/* DWT Comparator Function Register Definitions */}}
\DoxyCodeLine{1360 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ID\_Pos                27U                                         }}
\DoxyCodeLine{1361 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ID\_Msk                (0x1FUL << DWT\_FUNCTION\_ID\_Pos)             }}
\DoxyCodeLine{1363 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Pos           24U                                         }}
\DoxyCodeLine{1364 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCHED\_Msk           (0x1UL << DWT\_FUNCTION\_MATCHED\_Pos)         }}
\DoxyCodeLine{1366 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Pos         10U                                         }}
\DoxyCodeLine{1367 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_DATAVSIZE\_Msk         (0x3UL << DWT\_FUNCTION\_DATAVSIZE\_Pos)       }}
\DoxyCodeLine{1369 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ACTION\_Pos             4U                                         }}
\DoxyCodeLine{1370 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_ACTION\_Msk            (0x1UL << DWT\_FUNCTION\_ACTION\_Pos)          }}
\DoxyCodeLine{1372 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCH\_Pos              0U                                         }}
\DoxyCodeLine{1373 \textcolor{preprocessor}{\#define DWT\_FUNCTION\_MATCH\_Msk             (0xFUL }\textcolor{comment}{/*<< DWT\_FUNCTION\_MATCH\_Pos*/}\textcolor{preprocessor}{)        }\textcolor{comment}{/* end of group CMSIS\_DWT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1376 }
\DoxyCodeLine{1377 }
\DoxyCodeLine{1388 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1389 \{}
\DoxyCodeLine{1390   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga037901d7cb870199ac51d9ad0ef9fd1a}{SSPSR}};                  }
\DoxyCodeLine{1391   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8826aa84e5806053395a742d38d59d0f}{CSPSR}};                  }
\DoxyCodeLine{1392         uint32\_t RESERVED0[2U];}
\DoxyCodeLine{1393   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9e5e4421ef9c3d5b7ff8b24abd4e99b3}{ACPR}};                   }
\DoxyCodeLine{1394         uint32\_t RESERVED1[55U];}
\DoxyCodeLine{1395   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12f79d4e3ddc69893ba8bff890d04cc5}{SPPR}};                   }
\DoxyCodeLine{1396         uint32\_t RESERVED2[131U];}
\DoxyCodeLine{1397   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6c47a0b4c7ffc66093ef993d36bb441c}{FFSR}};                   }
\DoxyCodeLine{1398   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga3f68b6e73561b4849ebf953a894df8d2}{FFCR}};                   }
\DoxyCodeLine{1399   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad6901bfd8a0089ca7e8a20475cf494a8}{FSCR}};                   }
\DoxyCodeLine{1400         uint32\_t RESERVED3[759U];}
\DoxyCodeLine{1401   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4d4cd2357f72333a82a1313228287bbd}{TRIGGER}};                }
\DoxyCodeLine{1402   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa4d7b5cf39dff9f53bf7f69bc287a814}{FIFO0}};                  }
\DoxyCodeLine{1403   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab358319b969d3fed0f89bbe33e9f1652}{ITATBCTR2}};              }
\DoxyCodeLine{1404         uint32\_t RESERVED4[1U];}
\DoxyCodeLine{1405   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaaa573b2e073e76e93c51ecec79c616d0}{ITATBCTR0}};              }
\DoxyCodeLine{1406   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga061372fcd72f1eea871e2d9c1be849bc}{FIFO1}};                  }
\DoxyCodeLine{1407   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaaa4c823c10f115f7517c82ef86a5a68d}{ITCTRL}};                 }
\DoxyCodeLine{1408         uint32\_t RESERVED5[39U];}
\DoxyCodeLine{1409   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf8b7d15fa5252b733dd4b11fa1b5730a}{CLAIMSET}};               }
\DoxyCodeLine{1410   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0e10e292cb019a832b03ddd055b2f6ac}{CLAIMCLR}};               }
\DoxyCodeLine{1411         uint32\_t RESERVED7[8U];}
\DoxyCodeLine{1412   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabc0ecda8a5446bc754080276bad77514}{DEVID}};                  }
\DoxyCodeLine{1413   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad98855854a719bbea33061e71529a472}{DEVTYPE}};                }
\DoxyCodeLine{1414 \} \mbox{\hyperlink{struct_t_p_i___type}{TPI\_Type}};}
\DoxyCodeLine{1415 }
\DoxyCodeLine{1416 \textcolor{comment}{/* TPI Asynchronous Clock Prescaler Register Definitions */}}
\DoxyCodeLine{1417 \textcolor{preprocessor}{\#define TPI\_ACPR\_PRESCALER\_Pos              0U                                         }}
\DoxyCodeLine{1418 \textcolor{preprocessor}{\#define TPI\_ACPR\_PRESCALER\_Msk             (0x1FFFUL }\textcolor{comment}{/*<< TPI\_ACPR\_PRESCALER\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{1420 \textcolor{comment}{/* TPI Selected Pin Protocol Register Definitions */}}
\DoxyCodeLine{1421 \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Pos                 0U                                         }}
\DoxyCodeLine{1422 \textcolor{preprocessor}{\#define TPI\_SPPR\_TXMODE\_Msk                (0x3UL }\textcolor{comment}{/*<< TPI\_SPPR\_TXMODE\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1424 \textcolor{comment}{/* TPI Formatter and Flush Status Register Definitions */}}
\DoxyCodeLine{1425 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Pos              3U                                         }}
\DoxyCodeLine{1426 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtNonStop\_Msk             (0x1UL << TPI\_FFSR\_FtNonStop\_Pos)           }}
\DoxyCodeLine{1428 \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Pos              2U                                         }}
\DoxyCodeLine{1429 \textcolor{preprocessor}{\#define TPI\_FFSR\_TCPresent\_Msk             (0x1UL << TPI\_FFSR\_TCPresent\_Pos)           }}
\DoxyCodeLine{1431 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Pos              1U                                         }}
\DoxyCodeLine{1432 \textcolor{preprocessor}{\#define TPI\_FFSR\_FtStopped\_Msk             (0x1UL << TPI\_FFSR\_FtStopped\_Pos)           }}
\DoxyCodeLine{1434 \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Pos               0U                                         }}
\DoxyCodeLine{1435 \textcolor{preprocessor}{\#define TPI\_FFSR\_FlInProg\_Msk              (0x1UL }\textcolor{comment}{/*<< TPI\_FFSR\_FlInProg\_Pos*/}\textcolor{preprocessor}{)        }}
\DoxyCodeLine{1437 \textcolor{comment}{/* TPI Formatter and Flush Control Register Definitions */}}
\DoxyCodeLine{1438 \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Pos                 8U                                         }}
\DoxyCodeLine{1439 \textcolor{preprocessor}{\#define TPI\_FFCR\_TrigIn\_Msk                (0x1UL << TPI\_FFCR\_TrigIn\_Pos)              }}
\DoxyCodeLine{1441 \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Pos                1U                                         }}
\DoxyCodeLine{1442 \textcolor{preprocessor}{\#define TPI\_FFCR\_EnFCont\_Msk               (0x1UL << TPI\_FFCR\_EnFCont\_Pos)             }}
\DoxyCodeLine{1444 \textcolor{comment}{/* TPI TRIGGER Register Definitions */}}
\DoxyCodeLine{1445 \textcolor{preprocessor}{\#define TPI\_TRIGGER\_TRIGGER\_Pos             0U                                         }}
\DoxyCodeLine{1446 \textcolor{preprocessor}{\#define TPI\_TRIGGER\_TRIGGER\_Msk            (0x1UL }\textcolor{comment}{/*<< TPI\_TRIGGER\_TRIGGER\_Pos*/}\textcolor{preprocessor}{)      }}
\DoxyCodeLine{1448 \textcolor{comment}{/* TPI Integration ETM Data Register Definitions (FIFO0) */}}
\DoxyCodeLine{1449 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_ATVALID\_Pos          29U                                         }}
\DoxyCodeLine{1450 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO0\_ITM\_ATVALID\_Pos)        }}
\DoxyCodeLine{1452 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_bytecount\_Pos        27U                                         }}
\DoxyCodeLine{1453 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ITM\_bytecount\_Msk        (0x3UL << TPI\_FIFO0\_ITM\_bytecount\_Pos)      }}
\DoxyCodeLine{1455 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_ATVALID\_Pos          26U                                         }}
\DoxyCodeLine{1456 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO0\_ETM\_ATVALID\_Pos)        }}
\DoxyCodeLine{1458 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_bytecount\_Pos        24U                                         }}
\DoxyCodeLine{1459 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM\_bytecount\_Msk        (0x3UL << TPI\_FIFO0\_ETM\_bytecount\_Pos)      }}
\DoxyCodeLine{1461 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM2\_Pos                 16U                                         }}
\DoxyCodeLine{1462 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM2\_Msk                 (0xFFUL << TPI\_FIFO0\_ETM2\_Pos)              }}
\DoxyCodeLine{1464 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM1\_Pos                  8U                                         }}
\DoxyCodeLine{1465 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM1\_Msk                 (0xFFUL << TPI\_FIFO0\_ETM1\_Pos)              }}
\DoxyCodeLine{1467 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM0\_Pos                  0U                                         }}
\DoxyCodeLine{1468 \textcolor{preprocessor}{\#define TPI\_FIFO0\_ETM0\_Msk                 (0xFFUL }\textcolor{comment}{/*<< TPI\_FIFO0\_ETM0\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1470 \textcolor{comment}{/* TPI ITATBCTR2 Register Definitions */}}
\DoxyCodeLine{1471 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY\_Pos           0U                                         }}
\DoxyCodeLine{1472 \textcolor{preprocessor}{\#define TPI\_ITATBCTR2\_ATREADY\_Msk          (0x1UL }\textcolor{comment}{/*<< TPI\_ITATBCTR2\_ATREADY\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{1474 \textcolor{comment}{/* TPI Integration ITM Data Register Definitions (FIFO1) */}}
\DoxyCodeLine{1475 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_ATVALID\_Pos          29U                                         }}
\DoxyCodeLine{1476 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO1\_ITM\_ATVALID\_Pos)        }}
\DoxyCodeLine{1478 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_bytecount\_Pos        27U                                         }}
\DoxyCodeLine{1479 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM\_bytecount\_Msk        (0x3UL << TPI\_FIFO1\_ITM\_bytecount\_Pos)      }}
\DoxyCodeLine{1481 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_ATVALID\_Pos          26U                                         }}
\DoxyCodeLine{1482 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_ATVALID\_Msk          (0x3UL << TPI\_FIFO1\_ETM\_ATVALID\_Pos)        }}
\DoxyCodeLine{1484 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_bytecount\_Pos        24U                                         }}
\DoxyCodeLine{1485 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ETM\_bytecount\_Msk        (0x3UL << TPI\_FIFO1\_ETM\_bytecount\_Pos)      }}
\DoxyCodeLine{1487 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM2\_Pos                 16U                                         }}
\DoxyCodeLine{1488 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM2\_Msk                 (0xFFUL << TPI\_FIFO1\_ITM2\_Pos)              }}
\DoxyCodeLine{1490 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM1\_Pos                  8U                                         }}
\DoxyCodeLine{1491 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM1\_Msk                 (0xFFUL << TPI\_FIFO1\_ITM1\_Pos)              }}
\DoxyCodeLine{1493 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM0\_Pos                  0U                                         }}
\DoxyCodeLine{1494 \textcolor{preprocessor}{\#define TPI\_FIFO1\_ITM0\_Msk                 (0xFFUL }\textcolor{comment}{/*<< TPI\_FIFO1\_ITM0\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1496 \textcolor{comment}{/* TPI ITATBCTR0 Register Definitions */}}
\DoxyCodeLine{1497 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY\_Pos           0U                                         }}
\DoxyCodeLine{1498 \textcolor{preprocessor}{\#define TPI\_ITATBCTR0\_ATREADY\_Msk          (0x1UL }\textcolor{comment}{/*<< TPI\_ITATBCTR0\_ATREADY\_Pos*/}\textcolor{preprocessor}{)    }}
\DoxyCodeLine{1500 \textcolor{comment}{/* TPI Integration Mode Control Register Definitions */}}
\DoxyCodeLine{1501 \textcolor{preprocessor}{\#define TPI\_ITCTRL\_Mode\_Pos                 0U                                         }}
\DoxyCodeLine{1502 \textcolor{preprocessor}{\#define TPI\_ITCTRL\_Mode\_Msk                (0x1UL }\textcolor{comment}{/*<< TPI\_ITCTRL\_Mode\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1504 \textcolor{comment}{/* TPI DEVID Register Definitions */}}
\DoxyCodeLine{1505 \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Pos             11U                                         }}
\DoxyCodeLine{1506 \textcolor{preprocessor}{\#define TPI\_DEVID\_NRZVALID\_Msk             (0x1UL << TPI\_DEVID\_NRZVALID\_Pos)           }}
\DoxyCodeLine{1508 \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Pos            10U                                         }}
\DoxyCodeLine{1509 \textcolor{preprocessor}{\#define TPI\_DEVID\_MANCVALID\_Msk            (0x1UL << TPI\_DEVID\_MANCVALID\_Pos)          }}
\DoxyCodeLine{1511 \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Pos             9U                                         }}
\DoxyCodeLine{1512 \textcolor{preprocessor}{\#define TPI\_DEVID\_PTINVALID\_Msk            (0x1UL << TPI\_DEVID\_PTINVALID\_Pos)          }}
\DoxyCodeLine{1514 \textcolor{preprocessor}{\#define TPI\_DEVID\_MinBufSz\_Pos              6U                                         }}
\DoxyCodeLine{1515 \textcolor{preprocessor}{\#define TPI\_DEVID\_MinBufSz\_Msk             (0x7UL << TPI\_DEVID\_MinBufSz\_Pos)           }}
\DoxyCodeLine{1517 \textcolor{preprocessor}{\#define TPI\_DEVID\_AsynClkIn\_Pos             5U                                         }}
\DoxyCodeLine{1518 \textcolor{preprocessor}{\#define TPI\_DEVID\_AsynClkIn\_Msk            (0x1UL << TPI\_DEVID\_AsynClkIn\_Pos)          }}
\DoxyCodeLine{1520 \textcolor{preprocessor}{\#define TPI\_DEVID\_NrTraceInput\_Pos          0U                                         }}
\DoxyCodeLine{1521 \textcolor{preprocessor}{\#define TPI\_DEVID\_NrTraceInput\_Msk         (0x1FUL }\textcolor{comment}{/*<< TPI\_DEVID\_NrTraceInput\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{1523 \textcolor{comment}{/* TPI DEVTYPE Register Definitions */}}
\DoxyCodeLine{1524 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Pos           4U                                         }}
\DoxyCodeLine{1525 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_MajorType\_Msk          (0xFUL << TPI\_DEVTYPE\_MajorType\_Pos)        }}
\DoxyCodeLine{1527 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Pos             0U                                         }}
\DoxyCodeLine{1528 \textcolor{preprocessor}{\#define TPI\_DEVTYPE\_SubType\_Msk            (0xFUL }\textcolor{comment}{/*<< TPI\_DEVTYPE\_SubType\_Pos*/}\textcolor{preprocessor}{)       }\textcolor{comment}{/* end of group CMSIS\_TPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1531 }
\DoxyCodeLine{1532 }
\DoxyCodeLine{1533 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{1544 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1545 \{}
\DoxyCodeLine{1546   \_\_IM  uint32\_t TYPE;                   }
\DoxyCodeLine{1547   \_\_IOM uint32\_t CTRL;                   }
\DoxyCodeLine{1548   \_\_IOM uint32\_t RNR;                    }
\DoxyCodeLine{1549   \_\_IOM uint32\_t RBAR;                   }
\DoxyCodeLine{1550   \_\_IOM uint32\_t RLAR;                   }
\DoxyCodeLine{1551   \_\_IOM uint32\_t RBAR\_A1;                }
\DoxyCodeLine{1552   \_\_IOM uint32\_t RLAR\_A1;                }
\DoxyCodeLine{1553   \_\_IOM uint32\_t RBAR\_A2;                }
\DoxyCodeLine{1554   \_\_IOM uint32\_t RLAR\_A2;                }
\DoxyCodeLine{1555   \_\_IOM uint32\_t RBAR\_A3;                }
\DoxyCodeLine{1556   \_\_IOM uint32\_t RLAR\_A3;                }
\DoxyCodeLine{1557         uint32\_t RESERVED0[1];}
\DoxyCodeLine{1558   \textcolor{keyword}{union }\{}
\DoxyCodeLine{1559   \_\_IOM uint32\_t MAIR[2];}
\DoxyCodeLine{1560   \textcolor{keyword}{struct }\{}
\DoxyCodeLine{1561   \_\_IOM uint32\_t MAIR0;                  }
\DoxyCodeLine{1562   \_\_IOM uint32\_t MAIR1;                  }
\DoxyCodeLine{1563   \};}
\DoxyCodeLine{1564   \};}
\DoxyCodeLine{1565 \} MPU\_Type;}
\DoxyCodeLine{1566 }
\DoxyCodeLine{1567 \textcolor{preprocessor}{\#define MPU\_TYPE\_RALIASES                  4U}}
\DoxyCodeLine{1568 }
\DoxyCodeLine{1569 \textcolor{comment}{/* MPU Type Register Definitions */}}
\DoxyCodeLine{1570 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Pos               16U                                            }}
\DoxyCodeLine{1571 \textcolor{preprocessor}{\#define MPU\_TYPE\_IREGION\_Msk               (0xFFUL << MPU\_TYPE\_IREGION\_Pos)               }}
\DoxyCodeLine{1573 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Pos                8U                                            }}
\DoxyCodeLine{1574 \textcolor{preprocessor}{\#define MPU\_TYPE\_DREGION\_Msk               (0xFFUL << MPU\_TYPE\_DREGION\_Pos)               }}
\DoxyCodeLine{1576 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Pos               0U                                            }}
\DoxyCodeLine{1577 \textcolor{preprocessor}{\#define MPU\_TYPE\_SEPARATE\_Msk              (1UL }\textcolor{comment}{/*<< MPU\_TYPE\_SEPARATE\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{1579 \textcolor{comment}{/* MPU Control Register Definitions */}}
\DoxyCodeLine{1580 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Pos             2U                                            }}
\DoxyCodeLine{1581 \textcolor{preprocessor}{\#define MPU\_CTRL\_PRIVDEFENA\_Msk            (1UL << MPU\_CTRL\_PRIVDEFENA\_Pos)               }}
\DoxyCodeLine{1583 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Pos               1U                                            }}
\DoxyCodeLine{1584 \textcolor{preprocessor}{\#define MPU\_CTRL\_HFNMIENA\_Msk              (1UL << MPU\_CTRL\_HFNMIENA\_Pos)                 }}
\DoxyCodeLine{1586 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{1587 \textcolor{preprocessor}{\#define MPU\_CTRL\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< MPU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{1589 \textcolor{comment}{/* MPU Region Number Register Definitions */}}
\DoxyCodeLine{1590 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Pos                  0U                                            }}
\DoxyCodeLine{1591 \textcolor{preprocessor}{\#define MPU\_RNR\_REGION\_Msk                 (0xFFUL }\textcolor{comment}{/*<< MPU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{1593 \textcolor{comment}{/* MPU Region Base Address Register Definitions */}}
\DoxyCodeLine{1594 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Pos                   5U                                            }}
\DoxyCodeLine{1595 \textcolor{preprocessor}{\#define MPU\_RBAR\_ADDR\_Msk                  (0x7FFFFFFUL << MPU\_RBAR\_ADDR\_Pos)             }}
\DoxyCodeLine{1597 \textcolor{preprocessor}{\#define MPU\_RBAR\_SH\_Pos                     3U                                            }}
\DoxyCodeLine{1598 \textcolor{preprocessor}{\#define MPU\_RBAR\_SH\_Msk                    (0x3UL << MPU\_RBAR\_SH\_Pos)                     }}
\DoxyCodeLine{1600 \textcolor{preprocessor}{\#define MPU\_RBAR\_AP\_Pos                     1U                                            }}
\DoxyCodeLine{1601 \textcolor{preprocessor}{\#define MPU\_RBAR\_AP\_Msk                    (0x3UL << MPU\_RBAR\_AP\_Pos)                     }}
\DoxyCodeLine{1603 \textcolor{preprocessor}{\#define MPU\_RBAR\_XN\_Pos                     0U                                            }}
\DoxyCodeLine{1604 \textcolor{preprocessor}{\#define MPU\_RBAR\_XN\_Msk                    (01UL }\textcolor{comment}{/*<< MPU\_RBAR\_XN\_Pos*/}\textcolor{preprocessor}{)                  }}
\DoxyCodeLine{1606 \textcolor{comment}{/* MPU Region Limit Address Register Definitions */}}
\DoxyCodeLine{1607 \textcolor{preprocessor}{\#define MPU\_RLAR\_LIMIT\_Pos                  5U                                            }}
\DoxyCodeLine{1608 \textcolor{preprocessor}{\#define MPU\_RLAR\_LIMIT\_Msk                 (0x7FFFFFFUL << MPU\_RLAR\_LIMIT\_Pos)            }}
\DoxyCodeLine{1610 \textcolor{preprocessor}{\#define MPU\_RLAR\_PXN\_Pos                    4U                                            }}
\DoxyCodeLine{1611 \textcolor{preprocessor}{\#define MPU\_RLAR\_PXN\_Msk                   (0x1UL << MPU\_RLAR\_PXN\_Pos)                    }}
\DoxyCodeLine{1613 \textcolor{preprocessor}{\#define MPU\_RLAR\_AttrIndx\_Pos               1U                                            }}
\DoxyCodeLine{1614 \textcolor{preprocessor}{\#define MPU\_RLAR\_AttrIndx\_Msk              (0x7UL << MPU\_RLAR\_AttrIndx\_Pos)               }}
\DoxyCodeLine{1616 \textcolor{preprocessor}{\#define MPU\_RLAR\_EN\_Pos                     0U                                            }}
\DoxyCodeLine{1617 \textcolor{preprocessor}{\#define MPU\_RLAR\_EN\_Msk                    (1UL }\textcolor{comment}{/*<< MPU\_RLAR\_EN\_Pos*/}\textcolor{preprocessor}{)                   }}
\DoxyCodeLine{1619 \textcolor{comment}{/* MPU Memory Attribute Indirection Register 0 Definitions */}}
\DoxyCodeLine{1620 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr3\_Pos                24U                                            }}
\DoxyCodeLine{1621 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr3\_Msk                (0xFFUL << MPU\_MAIR0\_Attr3\_Pos)                }}
\DoxyCodeLine{1623 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr2\_Pos                16U                                            }}
\DoxyCodeLine{1624 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr2\_Msk                (0xFFUL << MPU\_MAIR0\_Attr2\_Pos)                }}
\DoxyCodeLine{1626 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr1\_Pos                 8U                                            }}
\DoxyCodeLine{1627 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr1\_Msk                (0xFFUL << MPU\_MAIR0\_Attr1\_Pos)                }}
\DoxyCodeLine{1629 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr0\_Pos                 0U                                            }}
\DoxyCodeLine{1630 \textcolor{preprocessor}{\#define MPU\_MAIR0\_Attr0\_Msk                (0xFFUL }\textcolor{comment}{/*<< MPU\_MAIR0\_Attr0\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{1632 \textcolor{comment}{/* MPU Memory Attribute Indirection Register 1 Definitions */}}
\DoxyCodeLine{1633 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr7\_Pos                24U                                            }}
\DoxyCodeLine{1634 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr7\_Msk                (0xFFUL << MPU\_MAIR1\_Attr7\_Pos)                }}
\DoxyCodeLine{1636 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr6\_Pos                16U                                            }}
\DoxyCodeLine{1637 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr6\_Msk                (0xFFUL << MPU\_MAIR1\_Attr6\_Pos)                }}
\DoxyCodeLine{1639 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr5\_Pos                 8U                                            }}
\DoxyCodeLine{1640 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr5\_Msk                (0xFFUL << MPU\_MAIR1\_Attr5\_Pos)                }}
\DoxyCodeLine{1642 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr4\_Pos                 0U                                            }}
\DoxyCodeLine{1643 \textcolor{preprocessor}{\#define MPU\_MAIR1\_Attr4\_Msk                (0xFFUL }\textcolor{comment}{/*<< MPU\_MAIR1\_Attr4\_Pos*/}\textcolor{preprocessor}{)            }}
\DoxyCodeLine{1646 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1647 }
\DoxyCodeLine{1648 }
\DoxyCodeLine{1649 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{1660 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1661 \{}
\DoxyCodeLine{1662   \_\_IOM uint32\_t CTRL;                   }
\DoxyCodeLine{1663   \_\_IM  uint32\_t TYPE;                   }
\DoxyCodeLine{1664 \textcolor{preprocessor}{\#if defined (\_\_SAUREGION\_PRESENT) \&\& (\_\_SAUREGION\_PRESENT == 1U)}}
\DoxyCodeLine{1665   \_\_IOM uint32\_t RNR;                    }
\DoxyCodeLine{1666   \_\_IOM uint32\_t RBAR;                   }
\DoxyCodeLine{1667   \_\_IOM uint32\_t RLAR;                   }
\DoxyCodeLine{1668 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1669         uint32\_t RESERVED0[3];}
\DoxyCodeLine{1670 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1671   \_\_IOM uint32\_t SFSR;                   }
\DoxyCodeLine{1672   \_\_IOM uint32\_t SFAR;                   }
\DoxyCodeLine{1673 \} SAU\_Type;}
\DoxyCodeLine{1674 }
\DoxyCodeLine{1675 \textcolor{comment}{/* SAU Control Register Definitions */}}
\DoxyCodeLine{1676 \textcolor{preprocessor}{\#define SAU\_CTRL\_ALLNS\_Pos                  1U                                            }}
\DoxyCodeLine{1677 \textcolor{preprocessor}{\#define SAU\_CTRL\_ALLNS\_Msk                 (1UL << SAU\_CTRL\_ALLNS\_Pos)                    }}
\DoxyCodeLine{1679 \textcolor{preprocessor}{\#define SAU\_CTRL\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{1680 \textcolor{preprocessor}{\#define SAU\_CTRL\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< SAU\_CTRL\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{1682 \textcolor{comment}{/* SAU Type Register Definitions */}}
\DoxyCodeLine{1683 \textcolor{preprocessor}{\#define SAU\_TYPE\_SREGION\_Pos                0U                                            }}
\DoxyCodeLine{1684 \textcolor{preprocessor}{\#define SAU\_TYPE\_SREGION\_Msk               (0xFFUL }\textcolor{comment}{/*<< SAU\_TYPE\_SREGION\_Pos*/}\textcolor{preprocessor}{)           }}
\DoxyCodeLine{1686 \textcolor{preprocessor}{\#if defined (\_\_SAUREGION\_PRESENT) \&\& (\_\_SAUREGION\_PRESENT == 1U)}}
\DoxyCodeLine{1687 \textcolor{comment}{/* SAU Region Number Register Definitions */}}
\DoxyCodeLine{1688 \textcolor{preprocessor}{\#define SAU\_RNR\_REGION\_Pos                  0U                                            }}
\DoxyCodeLine{1689 \textcolor{preprocessor}{\#define SAU\_RNR\_REGION\_Msk                 (0xFFUL }\textcolor{comment}{/*<< SAU\_RNR\_REGION\_Pos*/}\textcolor{preprocessor}{)             }}
\DoxyCodeLine{1691 \textcolor{comment}{/* SAU Region Base Address Register Definitions */}}
\DoxyCodeLine{1692 \textcolor{preprocessor}{\#define SAU\_RBAR\_BADDR\_Pos                  5U                                            }}
\DoxyCodeLine{1693 \textcolor{preprocessor}{\#define SAU\_RBAR\_BADDR\_Msk                 (0x7FFFFFFUL << SAU\_RBAR\_BADDR\_Pos)            }}
\DoxyCodeLine{1695 \textcolor{comment}{/* SAU Region Limit Address Register Definitions */}}
\DoxyCodeLine{1696 \textcolor{preprocessor}{\#define SAU\_RLAR\_LADDR\_Pos                  5U                                            }}
\DoxyCodeLine{1697 \textcolor{preprocessor}{\#define SAU\_RLAR\_LADDR\_Msk                 (0x7FFFFFFUL << SAU\_RLAR\_LADDR\_Pos)            }}
\DoxyCodeLine{1699 \textcolor{preprocessor}{\#define SAU\_RLAR\_NSC\_Pos                    1U                                            }}
\DoxyCodeLine{1700 \textcolor{preprocessor}{\#define SAU\_RLAR\_NSC\_Msk                   (1UL << SAU\_RLAR\_NSC\_Pos)                      }}
\DoxyCodeLine{1702 \textcolor{preprocessor}{\#define SAU\_RLAR\_ENABLE\_Pos                 0U                                            }}
\DoxyCodeLine{1703 \textcolor{preprocessor}{\#define SAU\_RLAR\_ENABLE\_Msk                (1UL }\textcolor{comment}{/*<< SAU\_RLAR\_ENABLE\_Pos*/}\textcolor{preprocessor}{)               }}
\DoxyCodeLine{1705 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_SAUREGION\_PRESENT) \&\& (\_\_SAUREGION\_PRESENT == 1U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1706 }
\DoxyCodeLine{1707 \textcolor{comment}{/* Secure Fault Status Register Definitions */}}
\DoxyCodeLine{1708 \textcolor{preprocessor}{\#define SAU\_SFSR\_LSERR\_Pos                  7U                                            }}
\DoxyCodeLine{1709 \textcolor{preprocessor}{\#define SAU\_SFSR\_LSERR\_Msk                 (1UL << SAU\_SFSR\_LSERR\_Pos)                    }}
\DoxyCodeLine{1711 \textcolor{preprocessor}{\#define SAU\_SFSR\_SFARVALID\_Pos              6U                                            }}
\DoxyCodeLine{1712 \textcolor{preprocessor}{\#define SAU\_SFSR\_SFARVALID\_Msk             (1UL << SAU\_SFSR\_SFARVALID\_Pos)                }}
\DoxyCodeLine{1714 \textcolor{preprocessor}{\#define SAU\_SFSR\_LSPERR\_Pos                 5U                                            }}
\DoxyCodeLine{1715 \textcolor{preprocessor}{\#define SAU\_SFSR\_LSPERR\_Msk                (1UL << SAU\_SFSR\_LSPERR\_Pos)                   }}
\DoxyCodeLine{1717 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVTRAN\_Pos                4U                                            }}
\DoxyCodeLine{1718 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVTRAN\_Msk               (1UL << SAU\_SFSR\_INVTRAN\_Pos)                  }}
\DoxyCodeLine{1720 \textcolor{preprocessor}{\#define SAU\_SFSR\_AUVIOL\_Pos                 3U                                            }}
\DoxyCodeLine{1721 \textcolor{preprocessor}{\#define SAU\_SFSR\_AUVIOL\_Msk                (1UL << SAU\_SFSR\_AUVIOL\_Pos)                   }}
\DoxyCodeLine{1723 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVER\_Pos                  2U                                            }}
\DoxyCodeLine{1724 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVER\_Msk                 (1UL << SAU\_SFSR\_INVER\_Pos)                    }}
\DoxyCodeLine{1726 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVIS\_Pos                  1U                                            }}
\DoxyCodeLine{1727 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVIS\_Msk                 (1UL << SAU\_SFSR\_INVIS\_Pos)                    }}
\DoxyCodeLine{1729 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVEP\_Pos                  0U                                            }}
\DoxyCodeLine{1730 \textcolor{preprocessor}{\#define SAU\_SFSR\_INVEP\_Msk                 (1UL }\textcolor{comment}{/*<< SAU\_SFSR\_INVEP\_Pos*/}\textcolor{preprocessor}{)                }}
\DoxyCodeLine{1733 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1734 }
\DoxyCodeLine{1735 }
\DoxyCodeLine{1746 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1747 \{}
\DoxyCodeLine{1748         uint32\_t RESERVED0[1U];}
\DoxyCodeLine{1749   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf1b708c5e413739150df3d16ca3b7061}{FPCCR}};                  }
\DoxyCodeLine{1750   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga55263b468d0f8e11ac77aec9ff87c820}{FPCAR}};                  }
\DoxyCodeLine{1751   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga58d1989664a06db6ec2e122eefa9f04a}{FPDSCR}};                 }
\DoxyCodeLine{1752   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4f19014defe6033d070b80af19ef627c}{MVFR0}};                  }
\DoxyCodeLine{1753   \_\_IM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga66f8cfa49a423b480001a4e101bf842d}{MVFR1}};                  }
\DoxyCodeLine{1754 \} \mbox{\hyperlink{struct_f_p_u___type}{FPU\_Type}};}
\DoxyCodeLine{1755 }
\DoxyCodeLine{1756 \textcolor{comment}{/* Floating-\/Point Context Control Register Definitions */}}
\DoxyCodeLine{1757 \textcolor{preprocessor}{\#define FPU\_FPCCR\_ASPEN\_Pos                31U                                            }}
\DoxyCodeLine{1758 \textcolor{preprocessor}{\#define FPU\_FPCCR\_ASPEN\_Msk                (1UL << FPU\_FPCCR\_ASPEN\_Pos)                   }}
\DoxyCodeLine{1760 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPEN\_Pos                30U                                            }}
\DoxyCodeLine{1761 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPEN\_Msk                (1UL << FPU\_FPCCR\_LSPEN\_Pos)                   }}
\DoxyCodeLine{1763 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPENS\_Pos               29U                                            }}
\DoxyCodeLine{1764 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPENS\_Msk               (1UL << FPU\_FPCCR\_LSPENS\_Pos)                  }}
\DoxyCodeLine{1766 \textcolor{preprocessor}{\#define FPU\_FPCCR\_CLRONRET\_Pos             28U                                            }}
\DoxyCodeLine{1767 \textcolor{preprocessor}{\#define FPU\_FPCCR\_CLRONRET\_Msk             (1UL << FPU\_FPCCR\_CLRONRET\_Pos)                }}
\DoxyCodeLine{1769 \textcolor{preprocessor}{\#define FPU\_FPCCR\_CLRONRETS\_Pos            27U                                            }}
\DoxyCodeLine{1770 \textcolor{preprocessor}{\#define FPU\_FPCCR\_CLRONRETS\_Msk            (1UL << FPU\_FPCCR\_CLRONRETS\_Pos)               }}
\DoxyCodeLine{1772 \textcolor{preprocessor}{\#define FPU\_FPCCR\_TS\_Pos                   26U                                            }}
\DoxyCodeLine{1773 \textcolor{preprocessor}{\#define FPU\_FPCCR\_TS\_Msk                   (1UL << FPU\_FPCCR\_TS\_Pos)                      }}
\DoxyCodeLine{1775 \textcolor{preprocessor}{\#define FPU\_FPCCR\_UFRDY\_Pos                10U                                            }}
\DoxyCodeLine{1776 \textcolor{preprocessor}{\#define FPU\_FPCCR\_UFRDY\_Msk                (1UL << FPU\_FPCCR\_UFRDY\_Pos)                   }}
\DoxyCodeLine{1778 \textcolor{preprocessor}{\#define FPU\_FPCCR\_SPLIMVIOL\_Pos             9U                                            }}
\DoxyCodeLine{1779 \textcolor{preprocessor}{\#define FPU\_FPCCR\_SPLIMVIOL\_Msk            (1UL << FPU\_FPCCR\_SPLIMVIOL\_Pos)               }}
\DoxyCodeLine{1781 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MONRDY\_Pos                8U                                            }}
\DoxyCodeLine{1782 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MONRDY\_Msk               (1UL << FPU\_FPCCR\_MONRDY\_Pos)                  }}
\DoxyCodeLine{1784 \textcolor{preprocessor}{\#define FPU\_FPCCR\_SFRDY\_Pos                 7U                                            }}
\DoxyCodeLine{1785 \textcolor{preprocessor}{\#define FPU\_FPCCR\_SFRDY\_Msk                (1UL << FPU\_FPCCR\_SFRDY\_Pos)                   }}
\DoxyCodeLine{1787 \textcolor{preprocessor}{\#define FPU\_FPCCR\_BFRDY\_Pos                 6U                                            }}
\DoxyCodeLine{1788 \textcolor{preprocessor}{\#define FPU\_FPCCR\_BFRDY\_Msk                (1UL << FPU\_FPCCR\_BFRDY\_Pos)                   }}
\DoxyCodeLine{1790 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MMRDY\_Pos                 5U                                            }}
\DoxyCodeLine{1791 \textcolor{preprocessor}{\#define FPU\_FPCCR\_MMRDY\_Msk                (1UL << FPU\_FPCCR\_MMRDY\_Pos)                   }}
\DoxyCodeLine{1793 \textcolor{preprocessor}{\#define FPU\_FPCCR\_HFRDY\_Pos                 4U                                            }}
\DoxyCodeLine{1794 \textcolor{preprocessor}{\#define FPU\_FPCCR\_HFRDY\_Msk                (1UL << FPU\_FPCCR\_HFRDY\_Pos)                   }}
\DoxyCodeLine{1796 \textcolor{preprocessor}{\#define FPU\_FPCCR\_THREAD\_Pos                3U                                            }}
\DoxyCodeLine{1797 \textcolor{preprocessor}{\#define FPU\_FPCCR\_THREAD\_Msk               (1UL << FPU\_FPCCR\_THREAD\_Pos)                  }}
\DoxyCodeLine{1799 \textcolor{preprocessor}{\#define FPU\_FPCCR\_S\_Pos                     2U                                            }}
\DoxyCodeLine{1800 \textcolor{preprocessor}{\#define FPU\_FPCCR\_S\_Msk                    (1UL << FPU\_FPCCR\_S\_Pos)                       }}
\DoxyCodeLine{1802 \textcolor{preprocessor}{\#define FPU\_FPCCR\_USER\_Pos                  1U                                            }}
\DoxyCodeLine{1803 \textcolor{preprocessor}{\#define FPU\_FPCCR\_USER\_Msk                 (1UL << FPU\_FPCCR\_USER\_Pos)                    }}
\DoxyCodeLine{1805 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPACT\_Pos                0U                                            }}
\DoxyCodeLine{1806 \textcolor{preprocessor}{\#define FPU\_FPCCR\_LSPACT\_Msk               (1UL }\textcolor{comment}{/*<< FPU\_FPCCR\_LSPACT\_Pos*/}\textcolor{preprocessor}{)              }}
\DoxyCodeLine{1808 \textcolor{comment}{/* Floating-\/Point Context Address Register Definitions */}}
\DoxyCodeLine{1809 \textcolor{preprocessor}{\#define FPU\_FPCAR\_ADDRESS\_Pos               3U                                            }}
\DoxyCodeLine{1810 \textcolor{preprocessor}{\#define FPU\_FPCAR\_ADDRESS\_Msk              (0x1FFFFFFFUL << FPU\_FPCAR\_ADDRESS\_Pos)        }}
\DoxyCodeLine{1812 \textcolor{comment}{/* Floating-\/Point Default Status Control Register Definitions */}}
\DoxyCodeLine{1813 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_AHP\_Pos                 26U                                            }}
\DoxyCodeLine{1814 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_AHP\_Msk                 (1UL << FPU\_FPDSCR\_AHP\_Pos)                    }}
\DoxyCodeLine{1816 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_DN\_Pos                  25U                                            }}
\DoxyCodeLine{1817 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_DN\_Msk                  (1UL << FPU\_FPDSCR\_DN\_Pos)                     }}
\DoxyCodeLine{1819 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_FZ\_Pos                  24U                                            }}
\DoxyCodeLine{1820 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_FZ\_Msk                  (1UL << FPU\_FPDSCR\_FZ\_Pos)                     }}
\DoxyCodeLine{1822 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_RMode\_Pos               22U                                            }}
\DoxyCodeLine{1823 \textcolor{preprocessor}{\#define FPU\_FPDSCR\_RMode\_Msk               (3UL << FPU\_FPDSCR\_RMode\_Pos)                  }}
\DoxyCodeLine{1825 \textcolor{comment}{/* Media and FP Feature Register 0 Definitions */}}
\DoxyCodeLine{1826 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_rounding\_modes\_Pos    28U                                            }}
\DoxyCodeLine{1827 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_rounding\_modes\_Msk    (0xFUL << FPU\_MVFR0\_FP\_rounding\_modes\_Pos)     }}
\DoxyCodeLine{1829 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Short\_vectors\_Pos        24U                                            }}
\DoxyCodeLine{1830 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Short\_vectors\_Msk        (0xFUL << FPU\_MVFR0\_Short\_vectors\_Pos)         }}
\DoxyCodeLine{1832 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Square\_root\_Pos          20U                                            }}
\DoxyCodeLine{1833 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Square\_root\_Msk          (0xFUL << FPU\_MVFR0\_Square\_root\_Pos)           }}
\DoxyCodeLine{1835 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Divide\_Pos               16U                                            }}
\DoxyCodeLine{1836 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Divide\_Msk               (0xFUL << FPU\_MVFR0\_Divide\_Pos)                }}
\DoxyCodeLine{1838 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_excep\_trapping\_Pos    12U                                            }}
\DoxyCodeLine{1839 \textcolor{preprocessor}{\#define FPU\_MVFR0\_FP\_excep\_trapping\_Msk    (0xFUL << FPU\_MVFR0\_FP\_excep\_trapping\_Pos)     }}
\DoxyCodeLine{1841 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Double\_precision\_Pos      8U                                            }}
\DoxyCodeLine{1842 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Double\_precision\_Msk     (0xFUL << FPU\_MVFR0\_Double\_precision\_Pos)      }}
\DoxyCodeLine{1844 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Single\_precision\_Pos      4U                                            }}
\DoxyCodeLine{1845 \textcolor{preprocessor}{\#define FPU\_MVFR0\_Single\_precision\_Msk     (0xFUL << FPU\_MVFR0\_Single\_precision\_Pos)      }}
\DoxyCodeLine{1847 \textcolor{preprocessor}{\#define FPU\_MVFR0\_A\_SIMD\_registers\_Pos      0U                                            }}
\DoxyCodeLine{1848 \textcolor{preprocessor}{\#define FPU\_MVFR0\_A\_SIMD\_registers\_Msk     (0xFUL }\textcolor{comment}{/*<< FPU\_MVFR0\_A\_SIMD\_registers\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{1850 \textcolor{comment}{/* Media and FP Feature Register 1 Definitions */}}
\DoxyCodeLine{1851 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_fused\_MAC\_Pos         28U                                            }}
\DoxyCodeLine{1852 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_fused\_MAC\_Msk         (0xFUL << FPU\_MVFR1\_FP\_fused\_MAC\_Pos)          }}
\DoxyCodeLine{1854 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_HPFP\_Pos              24U                                            }}
\DoxyCodeLine{1855 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FP\_HPFP\_Msk              (0xFUL << FPU\_MVFR1\_FP\_HPFP\_Pos)               }}
\DoxyCodeLine{1857 \textcolor{preprocessor}{\#define FPU\_MVFR1\_D\_NaN\_mode\_Pos            4U                                            }}
\DoxyCodeLine{1858 \textcolor{preprocessor}{\#define FPU\_MVFR1\_D\_NaN\_mode\_Msk           (0xFUL << FPU\_MVFR1\_D\_NaN\_mode\_Pos)            }}
\DoxyCodeLine{1860 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FtZ\_mode\_Pos              0U                                            }}
\DoxyCodeLine{1861 \textcolor{preprocessor}{\#define FPU\_MVFR1\_FtZ\_mode\_Msk             (0xFUL }\textcolor{comment}{/*<< FPU\_MVFR1\_FtZ\_mode\_Pos*/}\textcolor{preprocessor}{)          }}
\DoxyCodeLine{1876 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{1877 \{}
\DoxyCodeLine{1878   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad63554e4650da91a8e79929cbb63db66}{DHCSR}};                  }
\DoxyCodeLine{1879   \_\_OM  uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf907cf64577eaf927dac6787df6dd98b}{DCRSR}};                  }
\DoxyCodeLine{1880   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaab3cc92ef07bc1f04b3a3aa6db2c2d55}{DCRDR}};                  }
\DoxyCodeLine{1881   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaeb3126abc4c258a858f21f356c0df6ee}{DEMCR}};                  }
\DoxyCodeLine{1882         uint32\_t RESERVED4[1U];}
\DoxyCodeLine{1883   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1b319a8279b9ff2572ab5391dba5bb88}{DAUTHCTRL}};              }
\DoxyCodeLine{1884   \_\_IOM uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad9fa5e915e038e20b9be88d54d432fb8}{DSCSR}};                  }
\DoxyCodeLine{1885 \} \mbox{\hyperlink{struct_core_debug___type}{CoreDebug\_Type}};}
\DoxyCodeLine{1886 }
\DoxyCodeLine{1887 \textcolor{comment}{/* Debug Halting Control and Status Register Definitions */}}
\DoxyCodeLine{1888 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Pos         16U                                            }}
\DoxyCodeLine{1889 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_DBGKEY\_Msk         (0xFFFFUL << CoreDebug\_DHCSR\_DBGKEY\_Pos)       }}
\DoxyCodeLine{1891 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos   26U                                            }}
\DoxyCodeLine{1892 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESTART\_ST\_Msk   (1UL << CoreDebug\_DHCSR\_S\_RESTART\_ST\_Pos)      }}
\DoxyCodeLine{1894 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos     25U                                            }}
\DoxyCodeLine{1895 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk     (1UL << CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos)        }}
\DoxyCodeLine{1897 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos    24U                                            }}
\DoxyCodeLine{1898 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk    (1UL << CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos)       }}
\DoxyCodeLine{1900 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Pos       19U                                            }}
\DoxyCodeLine{1901 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_LOCKUP\_Msk       (1UL << CoreDebug\_DHCSR\_S\_LOCKUP\_Pos)          }}
\DoxyCodeLine{1903 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Pos        18U                                            }}
\DoxyCodeLine{1904 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Msk        (1UL << CoreDebug\_DHCSR\_S\_SLEEP\_Pos)           }}
\DoxyCodeLine{1906 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Pos         17U                                            }}
\DoxyCodeLine{1907 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_S\_HALT\_Pos)            }}
\DoxyCodeLine{1909 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Pos       16U                                            }}
\DoxyCodeLine{1910 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_S\_REGRDY\_Msk       (1UL << CoreDebug\_DHCSR\_S\_REGRDY\_Pos)          }}
\DoxyCodeLine{1912 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos     5U                                            }}
\DoxyCodeLine{1913 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk    (1UL << CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos)       }}
\DoxyCodeLine{1915 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Pos      3U                                            }}
\DoxyCodeLine{1916 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_MASKINTS\_Msk     (1UL << CoreDebug\_DHCSR\_C\_MASKINTS\_Pos)        }}
\DoxyCodeLine{1918 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Pos          2U                                            }}
\DoxyCodeLine{1919 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_STEP\_Msk         (1UL << CoreDebug\_DHCSR\_C\_STEP\_Pos)            }}
\DoxyCodeLine{1921 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Pos          1U                                            }}
\DoxyCodeLine{1922 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_HALT\_Msk         (1UL << CoreDebug\_DHCSR\_C\_HALT\_Pos)            }}
\DoxyCodeLine{1924 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos       0U                                            }}
\DoxyCodeLine{1925 \textcolor{preprocessor}{\#define CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk      (1UL }\textcolor{comment}{/*<< CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{1927 \textcolor{comment}{/* Debug Core Register Selector Register Definitions */}}
\DoxyCodeLine{1928 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Pos         16U                                            }}
\DoxyCodeLine{1929 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGWnR\_Msk         (1UL << CoreDebug\_DCRSR\_REGWnR\_Pos)            }}
\DoxyCodeLine{1931 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Pos          0U                                            }}
\DoxyCodeLine{1932 \textcolor{preprocessor}{\#define CoreDebug\_DCRSR\_REGSEL\_Msk         (0x1FUL }\textcolor{comment}{/*<< CoreDebug\_DCRSR\_REGSEL\_Pos*/}\textcolor{preprocessor}{)     }}
\DoxyCodeLine{1934 \textcolor{comment}{/* Debug Exception and Monitor Control Register Definitions */}}
\DoxyCodeLine{1935 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_TRCENA\_Pos         24U                                            }}
\DoxyCodeLine{1936 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_TRCENA\_Msk         (1UL << CoreDebug\_DEMCR\_TRCENA\_Pos)            }}
\DoxyCodeLine{1938 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_REQ\_Pos        19U                                            }}
\DoxyCodeLine{1939 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_REQ\_Msk        (1UL << CoreDebug\_DEMCR\_MON\_REQ\_Pos)           }}
\DoxyCodeLine{1941 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_STEP\_Pos       18U                                            }}
\DoxyCodeLine{1942 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_STEP\_Msk       (1UL << CoreDebug\_DEMCR\_MON\_STEP\_Pos)          }}
\DoxyCodeLine{1944 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_PEND\_Pos       17U                                            }}
\DoxyCodeLine{1945 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_PEND\_Msk       (1UL << CoreDebug\_DEMCR\_MON\_PEND\_Pos)          }}
\DoxyCodeLine{1947 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_EN\_Pos         16U                                            }}
\DoxyCodeLine{1948 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_MON\_EN\_Msk         (1UL << CoreDebug\_DEMCR\_MON\_EN\_Pos)            }}
\DoxyCodeLine{1950 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Pos     10U                                            }}
\DoxyCodeLine{1951 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_HARDERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_HARDERR\_Pos)        }}
\DoxyCodeLine{1953 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_INTERR\_Pos       9U                                            }}
\DoxyCodeLine{1954 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_INTERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_INTERR\_Pos)         }}
\DoxyCodeLine{1956 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_BUSERR\_Pos       8U                                            }}
\DoxyCodeLine{1957 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_BUSERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_BUSERR\_Pos)         }}
\DoxyCodeLine{1959 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_STATERR\_Pos      7U                                            }}
\DoxyCodeLine{1960 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_STATERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_STATERR\_Pos)        }}
\DoxyCodeLine{1962 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CHKERR\_Pos       6U                                            }}
\DoxyCodeLine{1963 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CHKERR\_Msk      (1UL << CoreDebug\_DEMCR\_VC\_CHKERR\_Pos)         }}
\DoxyCodeLine{1965 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos      5U                                            }}
\DoxyCodeLine{1966 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk     (1UL << CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos)        }}
\DoxyCodeLine{1968 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_MMERR\_Pos        4U                                            }}
\DoxyCodeLine{1969 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_MMERR\_Msk       (1UL << CoreDebug\_DEMCR\_VC\_MMERR\_Pos)          }}
\DoxyCodeLine{1971 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Pos    0U                                            }}
\DoxyCodeLine{1972 \textcolor{preprocessor}{\#define CoreDebug\_DEMCR\_VC\_CORERESET\_Msk   (1UL }\textcolor{comment}{/*<< CoreDebug\_DEMCR\_VC\_CORERESET\_Pos*/}\textcolor{preprocessor}{)  }}
\DoxyCodeLine{1974 \textcolor{comment}{/* Debug Authentication Control Register Definitions */}}
\DoxyCodeLine{1975 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos  3U                                            }}
\DoxyCodeLine{1976 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Msk (1UL << CoreDebug\_DAUTHCTRL\_INTSPNIDEN\_Pos)    }}
\DoxyCodeLine{1978 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos  2U                                            }}
\DoxyCodeLine{1979 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Msk (1UL << CoreDebug\_DAUTHCTRL\_SPNIDENSEL\_Pos)    }}
\DoxyCodeLine{1981 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos   1U                                            }}
\DoxyCodeLine{1982 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Msk  (1UL << CoreDebug\_DAUTHCTRL\_INTSPIDEN\_Pos)     }}
\DoxyCodeLine{1984 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos   0U                                            }}
\DoxyCodeLine{1985 \textcolor{preprocessor}{\#define CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Msk  (1UL }\textcolor{comment}{/*<< CoreDebug\_DAUTHCTRL\_SPIDENSEL\_Pos*/}\textcolor{preprocessor}{) }}
\DoxyCodeLine{1987 \textcolor{comment}{/* Debug Security Control and Status Register Definitions */}}
\DoxyCodeLine{1988 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_CDS\_Pos            16U                                            }}
\DoxyCodeLine{1989 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_CDS\_Msk            (1UL << CoreDebug\_DSCSR\_CDS\_Pos)               }}
\DoxyCodeLine{1991 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSEL\_Pos          1U                                            }}
\DoxyCodeLine{1992 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSEL\_Msk         (1UL << CoreDebug\_DSCSR\_SBRSEL\_Pos)            }}
\DoxyCodeLine{1994 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSELEN\_Pos        0U                                            }}
\DoxyCodeLine{1995 \textcolor{preprocessor}{\#define CoreDebug\_DSCSR\_SBRSELEN\_Msk       (1UL }\textcolor{comment}{/*<< CoreDebug\_DSCSR\_SBRSELEN\_Pos*/}\textcolor{preprocessor}{)      }}
\DoxyCodeLine{2013 \textcolor{preprocessor}{\#define \_VAL2FLD(field, value)    (((uint32\_t)(value) << field \#\# \_Pos) \& field \#\# \_Msk)}}
\DoxyCodeLine{2014 }
\DoxyCodeLine{2021 \textcolor{preprocessor}{\#define \_FLD2VAL(field, value)    (((uint32\_t)(value) \& field \#\# \_Msk) >> field \#\# \_Pos)}}
\DoxyCodeLine{2022 }
\DoxyCodeLine{2033 \textcolor{comment}{/* Memory mapping of Core Hardware */}}
\DoxyCodeLine{2034 \textcolor{preprocessor}{  \#define SCS\_BASE            (0xE000E000UL)                             }}
\DoxyCodeLine{2035 \textcolor{preprocessor}{  \#define ITM\_BASE            (0xE0000000UL)                             }}
\DoxyCodeLine{2036 \textcolor{preprocessor}{  \#define DWT\_BASE            (0xE0001000UL)                             }}
\DoxyCodeLine{2037 \textcolor{preprocessor}{  \#define TPI\_BASE            (0xE0040000UL)                             }}
\DoxyCodeLine{2038 \textcolor{preprocessor}{  \#define CoreDebug\_BASE      (0xE000EDF0UL)                             }}
\DoxyCodeLine{2039 \textcolor{preprocessor}{  \#define SysTick\_BASE        (SCS\_BASE +  0x0010UL)                     }}
\DoxyCodeLine{2040 \textcolor{preprocessor}{  \#define NVIC\_BASE           (SCS\_BASE +  0x0100UL)                     }}
\DoxyCodeLine{2041 \textcolor{preprocessor}{  \#define SCB\_BASE            (SCS\_BASE +  0x0D00UL)                     }}
\DoxyCodeLine{2043 \textcolor{preprocessor}{  \#define SCnSCB              ((SCnSCB\_Type    *)     SCS\_BASE         ) }}
\DoxyCodeLine{2044 \textcolor{preprocessor}{  \#define SCB                 ((SCB\_Type       *)     SCB\_BASE         ) }}
\DoxyCodeLine{2045 \textcolor{preprocessor}{  \#define SysTick             ((SysTick\_Type   *)     SysTick\_BASE     ) }}
\DoxyCodeLine{2046 \textcolor{preprocessor}{  \#define NVIC                ((NVIC\_Type      *)     NVIC\_BASE        ) }}
\DoxyCodeLine{2047 \textcolor{preprocessor}{  \#define ITM                 ((ITM\_Type       *)     ITM\_BASE         ) }}
\DoxyCodeLine{2048 \textcolor{preprocessor}{  \#define DWT                 ((DWT\_Type       *)     DWT\_BASE         ) }}
\DoxyCodeLine{2049 \textcolor{preprocessor}{  \#define TPI                 ((TPI\_Type       *)     TPI\_BASE         ) }}
\DoxyCodeLine{2050 \textcolor{preprocessor}{  \#define CoreDebug           ((CoreDebug\_Type *)     CoreDebug\_BASE   ) }}
\DoxyCodeLine{2052 \textcolor{preprocessor}{  \#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{2053 \textcolor{preprocessor}{    \#define MPU\_BASE          (SCS\_BASE +  0x0D90UL)                     }}
\DoxyCodeLine{2054 \textcolor{preprocessor}{    \#define MPU               ((MPU\_Type       *)     MPU\_BASE         ) }}
\DoxyCodeLine{2055 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2056 }
\DoxyCodeLine{2057 \textcolor{preprocessor}{  \#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{2058 \textcolor{preprocessor}{    \#define SAU\_BASE          (SCS\_BASE +  0x0DD0UL)                     }}
\DoxyCodeLine{2059 \textcolor{preprocessor}{    \#define SAU               ((SAU\_Type       *)     SAU\_BASE         ) }}
\DoxyCodeLine{2060 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2061 }
\DoxyCodeLine{2062 \textcolor{preprocessor}{  \#define FPU\_BASE            (SCS\_BASE +  0x0F30UL)                     }}
\DoxyCodeLine{2063 \textcolor{preprocessor}{  \#define FPU                 ((FPU\_Type       *)     FPU\_BASE         ) }}
\DoxyCodeLine{2065 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{2066 \textcolor{preprocessor}{  \#define SCS\_BASE\_NS         (0xE002E000UL)                             }}
\DoxyCodeLine{2067 \textcolor{preprocessor}{  \#define CoreDebug\_BASE\_NS   (0xE002EDF0UL)                             }}
\DoxyCodeLine{2068 \textcolor{preprocessor}{  \#define SysTick\_BASE\_NS     (SCS\_BASE\_NS +  0x0010UL)                  }}
\DoxyCodeLine{2069 \textcolor{preprocessor}{  \#define NVIC\_BASE\_NS        (SCS\_BASE\_NS +  0x0100UL)                  }}
\DoxyCodeLine{2070 \textcolor{preprocessor}{  \#define SCB\_BASE\_NS         (SCS\_BASE\_NS +  0x0D00UL)                  }}
\DoxyCodeLine{2072 \textcolor{preprocessor}{  \#define SCnSCB\_NS           ((SCnSCB\_Type    *)     SCS\_BASE\_NS      ) }}
\DoxyCodeLine{2073 \textcolor{preprocessor}{  \#define SCB\_NS              ((SCB\_Type       *)     SCB\_BASE\_NS      ) }}
\DoxyCodeLine{2074 \textcolor{preprocessor}{  \#define SysTick\_NS          ((SysTick\_Type   *)     SysTick\_BASE\_NS  ) }}
\DoxyCodeLine{2075 \textcolor{preprocessor}{  \#define NVIC\_NS             ((NVIC\_Type      *)     NVIC\_BASE\_NS     ) }}
\DoxyCodeLine{2076 \textcolor{preprocessor}{  \#define CoreDebug\_NS        ((CoreDebug\_Type *)     CoreDebug\_BASE\_NS) }}
\DoxyCodeLine{2078 \textcolor{preprocessor}{  \#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{2079 \textcolor{preprocessor}{    \#define MPU\_BASE\_NS       (SCS\_BASE\_NS +  0x0D90UL)                  }}
\DoxyCodeLine{2080 \textcolor{preprocessor}{    \#define MPU\_NS            ((MPU\_Type       *)     MPU\_BASE\_NS      ) }}
\DoxyCodeLine{2081 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2082 }
\DoxyCodeLine{2083 \textcolor{preprocessor}{  \#define FPU\_BASE\_NS         (SCS\_BASE\_NS +  0x0F30UL)                  }}
\DoxyCodeLine{2084 \textcolor{preprocessor}{  \#define FPU\_NS              ((FPU\_Type       *)     FPU\_BASE\_NS      ) }}
\DoxyCodeLine{2086 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2091 \textcolor{comment}{/*******************************************************************************}}
\DoxyCodeLine{2092 \textcolor{comment}{ *                Hardware Abstraction Layer}}
\DoxyCodeLine{2093 \textcolor{comment}{  Core Function Interface contains:}}
\DoxyCodeLine{2094 \textcolor{comment}{  -\/ Core NVIC Functions}}
\DoxyCodeLine{2095 \textcolor{comment}{  -\/ Core SysTick Functions}}
\DoxyCodeLine{2096 \textcolor{comment}{  -\/ Core Debug Functions}}
\DoxyCodeLine{2097 \textcolor{comment}{  -\/ Core Register Access Functions}}
\DoxyCodeLine{2098 \textcolor{comment}{ ******************************************************************************/}}
\DoxyCodeLine{2105 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   NVIC functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{2113 \textcolor{preprocessor}{\#ifdef CMSIS\_NVIC\_VIRTUAL}}
\DoxyCodeLine{2114 \textcolor{preprocessor}{  \#ifndef CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{2115 \textcolor{preprocessor}{    \#define CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE "{}cmsis\_nvic\_virtual.h"{}}}
\DoxyCodeLine{2116 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2117 \textcolor{preprocessor}{  \#include CMSIS\_NVIC\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{2118 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2119 \textcolor{preprocessor}{  \#define NVIC\_SetPriorityGrouping    \_\_NVIC\_SetPriorityGrouping}}
\DoxyCodeLine{2120 \textcolor{preprocessor}{  \#define NVIC\_GetPriorityGrouping    \_\_NVIC\_GetPriorityGrouping}}
\DoxyCodeLine{2121 \textcolor{preprocessor}{  \#define NVIC\_EnableIRQ              \_\_NVIC\_EnableIRQ}}
\DoxyCodeLine{2122 \textcolor{preprocessor}{  \#define NVIC\_GetEnableIRQ           \_\_NVIC\_GetEnableIRQ}}
\DoxyCodeLine{2123 \textcolor{preprocessor}{  \#define NVIC\_DisableIRQ             \_\_NVIC\_DisableIRQ}}
\DoxyCodeLine{2124 \textcolor{preprocessor}{  \#define NVIC\_GetPendingIRQ          \_\_NVIC\_GetPendingIRQ}}
\DoxyCodeLine{2125 \textcolor{preprocessor}{  \#define NVIC\_SetPendingIRQ          \_\_NVIC\_SetPendingIRQ}}
\DoxyCodeLine{2126 \textcolor{preprocessor}{  \#define NVIC\_ClearPendingIRQ        \_\_NVIC\_ClearPendingIRQ}}
\DoxyCodeLine{2127 \textcolor{preprocessor}{  \#define NVIC\_GetActive              \_\_NVIC\_GetActive}}
\DoxyCodeLine{2128 \textcolor{preprocessor}{  \#define NVIC\_SetPriority            \_\_NVIC\_SetPriority}}
\DoxyCodeLine{2129 \textcolor{preprocessor}{  \#define NVIC\_GetPriority            \_\_NVIC\_GetPriority}}
\DoxyCodeLine{2130 \textcolor{preprocessor}{  \#define NVIC\_SystemReset            \_\_NVIC\_SystemReset}}
\DoxyCodeLine{2131 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CMSIS\_NVIC\_VIRTUAL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2132 }
\DoxyCodeLine{2133 \textcolor{preprocessor}{\#ifdef CMSIS\_VECTAB\_VIRTUAL}}
\DoxyCodeLine{2134 \textcolor{preprocessor}{  \#ifndef CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{2135 \textcolor{preprocessor}{    \#define CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE "{}cmsis\_vectab\_virtual.h"{}}}
\DoxyCodeLine{2136 \textcolor{preprocessor}{  \#endif}}
\DoxyCodeLine{2137 \textcolor{preprocessor}{  \#include CMSIS\_VECTAB\_VIRTUAL\_HEADER\_FILE}}
\DoxyCodeLine{2138 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2139 \textcolor{preprocessor}{  \#define NVIC\_SetVector              \_\_NVIC\_SetVector}}
\DoxyCodeLine{2140 \textcolor{preprocessor}{  \#define NVIC\_GetVector              \_\_NVIC\_GetVector}}
\DoxyCodeLine{2141 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* (CMSIS\_VECTAB\_VIRTUAL) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2142 }
\DoxyCodeLine{2143 \textcolor{preprocessor}{\#define NVIC\_USER\_IRQ\_OFFSET          16}}
\DoxyCodeLine{2144 }
\DoxyCodeLine{2145 }
\DoxyCodeLine{2146 }
\DoxyCodeLine{2156 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \_\_NVIC\_SetPriorityGrouping(uint32\_t PriorityGroup)}
\DoxyCodeLine{2157 \{}
\DoxyCodeLine{2158   uint32\_t reg\_value;}
\DoxyCodeLine{2159   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);             \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{2160 }
\DoxyCodeLine{2161   reg\_value  =  \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR;                                                   \textcolor{comment}{/* read old register configuration    */}}
\DoxyCodeLine{2162   reg\_value \&= \string~((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{SCB\_AIRCR\_VECTKEY\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}})); \textcolor{comment}{/* clear bits to change               */}}
\DoxyCodeLine{2163   reg\_value  =  (reg\_value                                   |}
\DoxyCodeLine{2164                 ((uint32\_t)0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}}) |}
\DoxyCodeLine{2165                 (PriorityGroupTmp << 8U)                      );              \textcolor{comment}{/* Insert write key and priorty group */}}
\DoxyCodeLine{2166   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR =  reg\_value;}
\DoxyCodeLine{2167 \}}
\DoxyCodeLine{2168 }
\DoxyCodeLine{2169 }
\DoxyCodeLine{2175 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga9b894af672df4373eb637f8288845c05}{\_\_NVIC\_GetPriorityGrouping}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2176 \{}
\DoxyCodeLine{2177   \textcolor{keywordflow}{return} ((uint32\_t)((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) >> \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{SCB\_AIRCR\_PRIGROUP\_Pos}}));}
\DoxyCodeLine{2178 \}}
\DoxyCodeLine{2179 }
\DoxyCodeLine{2180 }
\DoxyCodeLine{2187 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga71227e1376cde11eda03fcb62f1b33ea}{\_\_NVIC\_EnableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2188 \{}
\DoxyCodeLine{2189   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2190   \{}
\DoxyCodeLine{2191     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{2192   \}}
\DoxyCodeLine{2193 \}}
\DoxyCodeLine{2194 }
\DoxyCodeLine{2195 }
\DoxyCodeLine{2204 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaaeb5e7cc0eaad4e2817272e7bf742083}{\_\_NVIC\_GetEnableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2205 \{}
\DoxyCodeLine{2206   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2207   \{}
\DoxyCodeLine{2208     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2209   \}}
\DoxyCodeLine{2210   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2211   \{}
\DoxyCodeLine{2212     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2213   \}}
\DoxyCodeLine{2214 \}}
\DoxyCodeLine{2215 }
\DoxyCodeLine{2216 }
\DoxyCodeLine{2223 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gae016e4c1986312044ee768806537d52f}{\_\_NVIC\_DisableIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2224 \{}
\DoxyCodeLine{2225   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2226   \{}
\DoxyCodeLine{2227     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{2228     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2229     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaad233022e850a009fc6f7602be1182f6}{\_\_ISB}}();}
\DoxyCodeLine{2230   \}}
\DoxyCodeLine{2231 \}}
\DoxyCodeLine{2232 }
\DoxyCodeLine{2233 }
\DoxyCodeLine{2242 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga5a92ca5fa801ad7adb92be7257ab9694}{\_\_NVIC\_GetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2243 \{}
\DoxyCodeLine{2244   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2245   \{}
\DoxyCodeLine{2246     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2247   \}}
\DoxyCodeLine{2248   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2249   \{}
\DoxyCodeLine{2250     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2251   \}}
\DoxyCodeLine{2252 \}}
\DoxyCodeLine{2253 }
\DoxyCodeLine{2254 }
\DoxyCodeLine{2261 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaabefdd4b790b9a7308929938c0c1e1ad}{\_\_NVIC\_SetPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2262 \{}
\DoxyCodeLine{2263   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2264   \{}
\DoxyCodeLine{2265     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{2266   \}}
\DoxyCodeLine{2267 \}}
\DoxyCodeLine{2268 }
\DoxyCodeLine{2269 }
\DoxyCodeLine{2276 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga562a86dbdf14827d0fee8fdafb04d191}{\_\_NVIC\_ClearPendingIRQ}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2277 \{}
\DoxyCodeLine{2278   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2279   \{}
\DoxyCodeLine{2280     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ICPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{2281   \}}
\DoxyCodeLine{2282 \}}
\DoxyCodeLine{2283 }
\DoxyCodeLine{2284 }
\DoxyCodeLine{2293 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaa2837003c28c45abf193fe5e8d27f593}{\_\_NVIC\_GetActive}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2294 \{}
\DoxyCodeLine{2295   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2296   \{}
\DoxyCodeLine{2297     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IABR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2298   \}}
\DoxyCodeLine{2299   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2300   \{}
\DoxyCodeLine{2301     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2302   \}}
\DoxyCodeLine{2303 \}}
\DoxyCodeLine{2304 }
\DoxyCodeLine{2305 }
\DoxyCodeLine{2306 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{2315 \_\_STATIC\_INLINE uint32\_t NVIC\_GetTargetState(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2316 \{}
\DoxyCodeLine{2317   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2318   \{}
\DoxyCodeLine{2319     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2320   \}}
\DoxyCodeLine{2321   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2322   \{}
\DoxyCodeLine{2323     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2324   \}}
\DoxyCodeLine{2325 \}}
\DoxyCodeLine{2326 }
\DoxyCodeLine{2327 }
\DoxyCodeLine{2336 \_\_STATIC\_INLINE uint32\_t NVIC\_SetTargetState(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2337 \{}
\DoxyCodeLine{2338   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2339   \{}
\DoxyCodeLine{2340     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] |=  ((uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL)));}
\DoxyCodeLine{2341     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2342   \}}
\DoxyCodeLine{2343   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2344   \{}
\DoxyCodeLine{2345     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2346   \}}
\DoxyCodeLine{2347 \}}
\DoxyCodeLine{2348 }
\DoxyCodeLine{2349 }
\DoxyCodeLine{2358 \_\_STATIC\_INLINE uint32\_t NVIC\_ClearTargetState(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2359 \{}
\DoxyCodeLine{2360   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2361   \{}
\DoxyCodeLine{2362     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] \&= \string~((uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL)));}
\DoxyCodeLine{2363     \textcolor{keywordflow}{return}((uint32\_t)(((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>ITNS[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2364   \}}
\DoxyCodeLine{2365   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2366   \{}
\DoxyCodeLine{2367     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2368   \}}
\DoxyCodeLine{2369 \}}
\DoxyCodeLine{2370 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2371 }
\DoxyCodeLine{2372 }
\DoxyCodeLine{2382 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga505338e23563a9c074910fb14e7d45fd}{\_\_NVIC\_SetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t priority)}
\DoxyCodeLine{2383 \{}
\DoxyCodeLine{2384   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2385   \{}
\DoxyCodeLine{2386     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IPR[((uint32\_t)IRQn)]               = (uint8\_t)((priority << (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL);}
\DoxyCodeLine{2387   \}}
\DoxyCodeLine{2388   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2389   \{}
\DoxyCodeLine{2390     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHPR[(((uint32\_t)IRQn) \& 0xFUL)-\/4UL] = (uint8\_t)((priority << (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL);}
\DoxyCodeLine{2391   \}}
\DoxyCodeLine{2392 \}}
\DoxyCodeLine{2393 }
\DoxyCodeLine{2394 }
\DoxyCodeLine{2404 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gaeb9dc99c8e7700668813144261b0bc73}{\_\_NVIC\_GetPriority}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2405 \{}
\DoxyCodeLine{2406 }
\DoxyCodeLine{2407   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2408   \{}
\DoxyCodeLine{2409     \textcolor{keywordflow}{return}(((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gac8e97e8ce56ae9f57da1363a937f8a17}{NVIC}}-\/>IPR[((uint32\_t)IRQn)]               >> (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{2410   \}}
\DoxyCodeLine{2411   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2412   \{}
\DoxyCodeLine{2413     \textcolor{keywordflow}{return}(((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SHPR[(((uint32\_t)IRQn) \& 0xFUL)-\/4UL] >> (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{2414   \}}
\DoxyCodeLine{2415 \}}
\DoxyCodeLine{2416 }
\DoxyCodeLine{2417 }
\DoxyCodeLine{2429 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_gadb94ac5d892b376e4f3555ae0418ebac}{NVIC\_EncodePriority}} (uint32\_t PriorityGroup, uint32\_t PreemptPriority, uint32\_t SubPriority)}
\DoxyCodeLine{2430 \{}
\DoxyCodeLine{2431   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{2432   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{2433   uint32\_t SubPriorityBits;}
\DoxyCodeLine{2434 }
\DoxyCodeLine{2435   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{2436   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{2437 }
\DoxyCodeLine{2438   \textcolor{keywordflow}{return} (}
\DoxyCodeLine{2439            ((PreemptPriority \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL)) << SubPriorityBits) |}
\DoxyCodeLine{2440            ((SubPriority     \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL)))}
\DoxyCodeLine{2441          );}
\DoxyCodeLine{2442 \}}
\DoxyCodeLine{2443 }
\DoxyCodeLine{2444 }
\DoxyCodeLine{2456 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga3387607fd8a1a32cccd77d2ac672dd96}{NVIC\_DecodePriority}} (uint32\_t Priority, uint32\_t PriorityGroup, uint32\_t* \textcolor{keyword}{const} pPreemptPriority, uint32\_t* \textcolor{keyword}{const} pSubPriority)}
\DoxyCodeLine{2457 \{}
\DoxyCodeLine{2458   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);   \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{2459   uint32\_t PreemptPriorityBits;}
\DoxyCodeLine{2460   uint32\_t SubPriorityBits;}
\DoxyCodeLine{2461 }
\DoxyCodeLine{2462   PreemptPriorityBits = ((7UL -\/ PriorityGroupTmp) > (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) ? (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) : (uint32\_t)(7UL -\/ PriorityGroupTmp);}
\DoxyCodeLine{2463   SubPriorityBits     = ((PriorityGroupTmp + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) < (uint32\_t)7UL) ? (uint32\_t)0UL : (uint32\_t)((PriorityGroupTmp -\/ 7UL) + (uint32\_t)(\mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}));}
\DoxyCodeLine{2464 }
\DoxyCodeLine{2465   *pPreemptPriority = (Priority >> SubPriorityBits) \& (uint32\_t)((1UL << (PreemptPriorityBits)) -\/ 1UL);}
\DoxyCodeLine{2466   *pSubPriority     = (Priority                   ) \& (uint32\_t)((1UL << (SubPriorityBits    )) -\/ 1UL);}
\DoxyCodeLine{2467 \}}
\DoxyCodeLine{2468 }
\DoxyCodeLine{2469 }
\DoxyCodeLine{2479 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0df355460bc1783d58f9d72ee4884208}{\_\_NVIC\_SetVector}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t vector)}
\DoxyCodeLine{2480 \{}
\DoxyCodeLine{2481   uint32\_t *vectors = (uint32\_t *)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{2482   vectors[(int32\_t)IRQn + NVIC\_USER\_IRQ\_OFFSET] = vector;}
\DoxyCodeLine{2483   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();}
\DoxyCodeLine{2484 \}}
\DoxyCodeLine{2485 }
\DoxyCodeLine{2486 }
\DoxyCodeLine{2495 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga44b665d2afb708121d9b10c76ff00ee5}{\_\_NVIC\_GetVector}}(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2496 \{}
\DoxyCodeLine{2497   uint32\_t *vectors = (uint32\_t *)\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>VTOR;}
\DoxyCodeLine{2498   \textcolor{keywordflow}{return} vectors[(int32\_t)IRQn + NVIC\_USER\_IRQ\_OFFSET];}
\DoxyCodeLine{2499 \}}
\DoxyCodeLine{2500 }
\DoxyCodeLine{2501 }
\DoxyCodeLine{2506 \_\_NO\_RETURN \_\_STATIC\_INLINE \textcolor{keywordtype}{void} \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga0d9aa2d30fa54b41eb780c16e35b676c}{\_\_NVIC\_SystemReset}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2507 \{}
\DoxyCodeLine{2508   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure all outstanding memory accesses included}}
\DoxyCodeLine{2509 \textcolor{comment}{                                                                       buffered write are completed before reset */}}
\DoxyCodeLine{2510   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR  = (uint32\_t)((0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}})    |}
\DoxyCodeLine{2511                            (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) |}
\DoxyCodeLine{2512                             \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaae1181119559a5bd36e62afa373fa720}{SCB\_AIRCR\_SYSRESETREQ\_Msk}}    );         \textcolor{comment}{/* Keep priority group unchanged */}}
\DoxyCodeLine{2513   \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_ga067d257a2b34565410acefb5afef2203}{\_\_DSB}}();                                                          \textcolor{comment}{/* Ensure completion of memory access */}}
\DoxyCodeLine{2514 }
\DoxyCodeLine{2515   \textcolor{keywordflow}{for}(;;)                                                           \textcolor{comment}{/* wait until reset */}}
\DoxyCodeLine{2516   \{}
\DoxyCodeLine{2517     \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{2518   \}}
\DoxyCodeLine{2519 \}}
\DoxyCodeLine{2520 }
\DoxyCodeLine{2521 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{2531 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} TZ\_NVIC\_SetPriorityGrouping\_NS(uint32\_t PriorityGroup)}
\DoxyCodeLine{2532 \{}
\DoxyCodeLine{2533   uint32\_t reg\_value;}
\DoxyCodeLine{2534   uint32\_t PriorityGroupTmp = (PriorityGroup \& (uint32\_t)0x07UL);             \textcolor{comment}{/* only values 0..7 are used          */}}
\DoxyCodeLine{2535 }
\DoxyCodeLine{2536   reg\_value  =  SCB\_NS-\/>AIRCR;                                                   \textcolor{comment}{/* read old register configuration    */}}
\DoxyCodeLine{2537   reg\_value \&= \string~((uint32\_t)(\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga90c7cf0c490e7ae55f9503a7fda1dd22}{SCB\_AIRCR\_VECTKEY\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}));             \textcolor{comment}{/* clear bits to change               */}}
\DoxyCodeLine{2538   reg\_value  =  (reg\_value                                   |}
\DoxyCodeLine{2539                 ((uint32\_t)0x5FAUL << \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaaa27c0ba600bf82c3da08c748845b640}{SCB\_AIRCR\_VECTKEY\_Pos}}) |}
\DoxyCodeLine{2540                 (PriorityGroupTmp << 8U)                      );              \textcolor{comment}{/* Insert write key and priorty group */}}
\DoxyCodeLine{2541   SCB\_NS-\/>AIRCR =  reg\_value;}
\DoxyCodeLine{2542 \}}
\DoxyCodeLine{2543 }
\DoxyCodeLine{2544 }
\DoxyCodeLine{2550 \_\_STATIC\_INLINE uint32\_t TZ\_NVIC\_GetPriorityGrouping\_NS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2551 \{}
\DoxyCodeLine{2552   \textcolor{keywordflow}{return} ((uint32\_t)((SCB\_NS-\/>AIRCR \& \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga8be60fff03f48d0d345868060dc6dae7}{SCB\_AIRCR\_PRIGROUP\_Msk}}) >> \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gaca155deccdeca0f2c76b8100d24196c8}{SCB\_AIRCR\_PRIGROUP\_Pos}}));}
\DoxyCodeLine{2553 \}}
\DoxyCodeLine{2554 }
\DoxyCodeLine{2555 }
\DoxyCodeLine{2562 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} TZ\_NVIC\_EnableIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2563 \{}
\DoxyCodeLine{2564   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2565   \{}
\DoxyCodeLine{2566     NVIC\_NS-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{2567   \}}
\DoxyCodeLine{2568 \}}
\DoxyCodeLine{2569 }
\DoxyCodeLine{2570 }
\DoxyCodeLine{2579 \_\_STATIC\_INLINE uint32\_t TZ\_NVIC\_GetEnableIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2580 \{}
\DoxyCodeLine{2581   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2582   \{}
\DoxyCodeLine{2583     \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>ISER[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2584   \}}
\DoxyCodeLine{2585   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2586   \{}
\DoxyCodeLine{2587     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2588   \}}
\DoxyCodeLine{2589 \}}
\DoxyCodeLine{2590 }
\DoxyCodeLine{2591 }
\DoxyCodeLine{2598 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} TZ\_NVIC\_DisableIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2599 \{}
\DoxyCodeLine{2600   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2601   \{}
\DoxyCodeLine{2602     NVIC\_NS-\/>ICER[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{2603   \}}
\DoxyCodeLine{2604 \}}
\DoxyCodeLine{2605 }
\DoxyCodeLine{2606 }
\DoxyCodeLine{2615 \_\_STATIC\_INLINE uint32\_t TZ\_NVIC\_GetPendingIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2616 \{}
\DoxyCodeLine{2617   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2618   \{}
\DoxyCodeLine{2619     \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2620   \}}
\DoxyCodeLine{2621   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2622   \{}
\DoxyCodeLine{2623     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2624   \}}
\DoxyCodeLine{2625 \}}
\DoxyCodeLine{2626 }
\DoxyCodeLine{2627 }
\DoxyCodeLine{2634 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} TZ\_NVIC\_SetPendingIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2635 \{}
\DoxyCodeLine{2636   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2637   \{}
\DoxyCodeLine{2638     NVIC\_NS-\/>ISPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{2639   \}}
\DoxyCodeLine{2640 \}}
\DoxyCodeLine{2641 }
\DoxyCodeLine{2642 }
\DoxyCodeLine{2649 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} TZ\_NVIC\_ClearPendingIRQ\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2650 \{}
\DoxyCodeLine{2651   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2652   \{}
\DoxyCodeLine{2653     NVIC\_NS-\/>ICPR[(((uint32\_t)IRQn) >> 5UL)] = (uint32\_t)(1UL << (((uint32\_t)IRQn) \& 0x1FUL));}
\DoxyCodeLine{2654   \}}
\DoxyCodeLine{2655 \}}
\DoxyCodeLine{2656 }
\DoxyCodeLine{2657 }
\DoxyCodeLine{2666 \_\_STATIC\_INLINE uint32\_t TZ\_NVIC\_GetActive\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2667 \{}
\DoxyCodeLine{2668   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2669   \{}
\DoxyCodeLine{2670     \textcolor{keywordflow}{return}((uint32\_t)(((NVIC\_NS-\/>IABR[(((uint32\_t)IRQn) >> 5UL)] \& (1UL << (((uint32\_t)IRQn) \& 0x1FUL))) != 0UL) ? 1UL : 0UL));}
\DoxyCodeLine{2671   \}}
\DoxyCodeLine{2672   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2673   \{}
\DoxyCodeLine{2674     \textcolor{keywordflow}{return}(0U);}
\DoxyCodeLine{2675   \}}
\DoxyCodeLine{2676 \}}
\DoxyCodeLine{2677 }
\DoxyCodeLine{2678 }
\DoxyCodeLine{2688 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} TZ\_NVIC\_SetPriority\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn, uint32\_t priority)}
\DoxyCodeLine{2689 \{}
\DoxyCodeLine{2690   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2691   \{}
\DoxyCodeLine{2692     NVIC\_NS-\/>IPR[((uint32\_t)IRQn)]               = (uint8\_t)((priority << (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL);}
\DoxyCodeLine{2693   \}}
\DoxyCodeLine{2694   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2695   \{}
\DoxyCodeLine{2696     SCB\_NS-\/>SHPR[(((uint32\_t)IRQn) \& 0xFUL)-\/4UL] = (uint8\_t)((priority << (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})) \& (uint32\_t)0xFFUL);}
\DoxyCodeLine{2697   \}}
\DoxyCodeLine{2698 \}}
\DoxyCodeLine{2699 }
\DoxyCodeLine{2700 }
\DoxyCodeLine{2709 \_\_STATIC\_INLINE uint32\_t TZ\_NVIC\_GetPriority\_NS(\mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\_Type}} IRQn)}
\DoxyCodeLine{2710 \{}
\DoxyCodeLine{2711 }
\DoxyCodeLine{2712   \textcolor{keywordflow}{if} ((int32\_t)(IRQn) >= 0)}
\DoxyCodeLine{2713   \{}
\DoxyCodeLine{2714     \textcolor{keywordflow}{return}(((uint32\_t)NVIC\_NS-\/>IPR[((uint32\_t)IRQn)]               >> (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{2715   \}}
\DoxyCodeLine{2716   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2717   \{}
\DoxyCodeLine{2718     \textcolor{keywordflow}{return}(((uint32\_t)SCB\_NS-\/>SHPR[(((uint32\_t)IRQn) \& 0xFUL)-\/4UL] >> (8U -\/ \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}})));}
\DoxyCodeLine{2719   \}}
\DoxyCodeLine{2720 \}}
\DoxyCodeLine{2721 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*  defined (\_\_ARM\_FEATURE\_CMSE) \&\&(\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2722 }
\DoxyCodeLine{2725 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  MPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{2726 }
\DoxyCodeLine{2727 \textcolor{preprocessor}{\#if defined (\_\_MPU\_PRESENT) \&\& (\_\_MPU\_PRESENT == 1U)}}
\DoxyCodeLine{2728 }
\DoxyCodeLine{2729 \textcolor{preprocessor}{\#include "{}mpu\_armv8.h"{}}}
\DoxyCodeLine{2730 }
\DoxyCodeLine{2731 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2732 }
\DoxyCodeLine{2733 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#  FPU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{2749 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s___core___n_v_i_c_functions_ga6bcad99ce80a0e7e4ddc6f2379081756}{SCB\_GetFPUType}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2750 \{}
\DoxyCodeLine{2751   uint32\_t mvfr0;}
\DoxyCodeLine{2752 }
\DoxyCodeLine{2753   mvfr0 = \mbox{\hyperlink{group___c_m_s_i_s__core__base_gabc7c93f2594e85ece1e1a24f10591428}{FPU}}-\/>MVFR0;}
\DoxyCodeLine{2754   \textcolor{keywordflow}{if}      ((mvfr0 \& (\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga95008f205c9d25e4ffebdbdc50d5ae44}{FPU\_MVFR0\_Single\_precision\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga3f2c8c6c759ffe70f548a165602ea901}{FPU\_MVFR0\_Double\_precision\_Msk}})) == 0x220U)}
\DoxyCodeLine{2755   \{}
\DoxyCodeLine{2756     \textcolor{keywordflow}{return} 2U;           \textcolor{comment}{/* Double + Single precision FPU */}}
\DoxyCodeLine{2757   \}}
\DoxyCodeLine{2758   \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} ((mvfr0 \& (\mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga95008f205c9d25e4ffebdbdc50d5ae44}{FPU\_MVFR0\_Single\_precision\_Msk}} | \mbox{\hyperlink{group___c_m_s_i_s___f_p_u_ga3f2c8c6c759ffe70f548a165602ea901}{FPU\_MVFR0\_Double\_precision\_Msk}})) == 0x020U)}
\DoxyCodeLine{2759   \{}
\DoxyCodeLine{2760     \textcolor{keywordflow}{return} 1U;           \textcolor{comment}{/* Single precision FPU */}}
\DoxyCodeLine{2761   \}}
\DoxyCodeLine{2762   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2763   \{}
\DoxyCodeLine{2764     \textcolor{keywordflow}{return} 0U;           \textcolor{comment}{/* No FPU */}}
\DoxyCodeLine{2765   \}}
\DoxyCodeLine{2766 \}}
\DoxyCodeLine{2767 }
\DoxyCodeLine{2768 }
\DoxyCodeLine{2773 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#   SAU functions  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{2781 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{2782 }
\DoxyCodeLine{2787 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} TZ\_SAU\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2788 \{}
\DoxyCodeLine{2789     SAU-\/>CTRL |=  (SAU\_CTRL\_ENABLE\_Msk);}
\DoxyCodeLine{2790 \}}
\DoxyCodeLine{2791 }
\DoxyCodeLine{2792 }
\DoxyCodeLine{2793 }
\DoxyCodeLine{2798 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} TZ\_SAU\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2799 \{}
\DoxyCodeLine{2800     SAU-\/>CTRL \&= \string~(SAU\_CTRL\_ENABLE\_Msk);}
\DoxyCodeLine{2801 \}}
\DoxyCodeLine{2802 }
\DoxyCodeLine{2803 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2804 }
\DoxyCodeLine{2810 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#    SysTick function  \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{2818 \textcolor{preprocessor}{\#if defined (\_\_Vendor\_SysTickConfig) \&\& (\_\_Vendor\_SysTickConfig == 0U)}}
\DoxyCodeLine{2819 }
\DoxyCodeLine{2831 \_\_STATIC\_INLINE uint32\_t SysTick\_Config(uint32\_t ticks)}
\DoxyCodeLine{2832 \{}
\DoxyCodeLine{2833   \textcolor{keywordflow}{if} ((ticks -\/ 1UL) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{2834   \{}
\DoxyCodeLine{2835     \textcolor{keywordflow}{return} (1UL);                                                   \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{2836   \}}
\DoxyCodeLine{2837 }
\DoxyCodeLine{2838   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>LOAD  = (uint32\_t)(ticks -\/ 1UL);                         \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{2839   NVIC\_SetPriority (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1UL << \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1UL); \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{2840   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>VAL   = 0UL;                                             \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{2841   \mbox{\hyperlink{group___c_m_s_i_s__core__base_gacd96c53beeaff8f603fcda425eb295de}{SysTick}}-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{2842                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{2843                    \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                         \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{2844   \textcolor{keywordflow}{return} (0UL);                                                     \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{2845 \}}
\DoxyCodeLine{2846 }
\DoxyCodeLine{2847 \textcolor{preprocessor}{\#if defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U)}}
\DoxyCodeLine{2860 \_\_STATIC\_INLINE uint32\_t TZ\_SysTick\_Config\_NS(uint32\_t ticks)}
\DoxyCodeLine{2861 \{}
\DoxyCodeLine{2862   \textcolor{keywordflow}{if} ((ticks -\/ 1UL) > \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga265912a7962f0e1abd170336e579b1b1}{SysTick\_LOAD\_RELOAD\_Msk}})}
\DoxyCodeLine{2863   \{}
\DoxyCodeLine{2864     \textcolor{keywordflow}{return} (1UL);                                                         \textcolor{comment}{/* Reload value impossible */}}
\DoxyCodeLine{2865   \}}
\DoxyCodeLine{2866 }
\DoxyCodeLine{2867   SysTick\_NS-\/>LOAD  = (uint32\_t)(ticks -\/ 1UL);                            \textcolor{comment}{/* set reload register */}}
\DoxyCodeLine{2868   TZ\_NVIC\_SetPriority\_NS (\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{SysTick\_IRQn}}, (1UL << \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\_\_NVIC\_PRIO\_BITS}}) -\/ 1UL); \textcolor{comment}{/* set Priority for Systick Interrupt */}}
\DoxyCodeLine{2869   SysTick\_NS-\/>VAL   = 0UL;                                                \textcolor{comment}{/* Load the SysTick Counter Value */}}
\DoxyCodeLine{2870   SysTick\_NS-\/>CTRL  = \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_gaa41d06039797423a46596bd313d57373}{SysTick\_CTRL\_CLKSOURCE\_Msk}} |}
\DoxyCodeLine{2871                       \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga95bb984266ca764024836a870238a027}{SysTick\_CTRL\_TICKINT\_Msk}}   |}
\DoxyCodeLine{2872                       \mbox{\hyperlink{group___c_m_s_i_s___sys_tick_ga16c9fee0ed0235524bdeb38af328fd1f}{SysTick\_CTRL\_ENABLE\_Msk}};                            \textcolor{comment}{/* Enable SysTick IRQ and SysTick Timer */}}
\DoxyCodeLine{2873   \textcolor{keywordflow}{return} (0UL);                                                           \textcolor{comment}{/* Function successful */}}
\DoxyCodeLine{2874 \}}
\DoxyCodeLine{2875 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined (\_\_ARM\_FEATURE\_CMSE) \&\& (\_\_ARM\_FEATURE\_CMSE == 3U) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2876 }
\DoxyCodeLine{2877 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2878 }
\DoxyCodeLine{2883 \textcolor{comment}{/* \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# Debug In/Output function \#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\#\# */}}
\DoxyCodeLine{2891 \textcolor{keyword}{extern} \textcolor{keyword}{volatile} int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};                              }
\DoxyCodeLine{2892 \textcolor{preprocessor}{\#define                 ITM\_RXBUFFER\_EMPTY  ((int32\_t)0x5AA55AA5U) }}
\DoxyCodeLine{2903 \_\_STATIC\_INLINE uint32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac90a497bd64286b84552c2c553d3419e}{ITM\_SendChar}} (uint32\_t ch)}
\DoxyCodeLine{2904 \{}
\DoxyCodeLine{2905   \textcolor{keywordflow}{if} (((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TCR \& \mbox{\hyperlink{group___c_m_s_i_s___i_t_m_ga7dd53e3bff24ac09d94e61cb595cb2d9}{ITM\_TCR\_ITMENA\_Msk}}) != 0UL) \&\&      \textcolor{comment}{/* ITM enabled */}}
\DoxyCodeLine{2906       ((\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>TER \& 1UL               ) != 0UL)   )     \textcolor{comment}{/* ITM Port \#0 enabled */}}
\DoxyCodeLine{2907   \{}
\DoxyCodeLine{2908     \textcolor{keywordflow}{while} (\mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0U].u32 == 0UL)}
\DoxyCodeLine{2909     \{}
\DoxyCodeLine{2910       \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gabd585ddc865fb9b7f2493af1eee1a572}{\_\_NOP}}();}
\DoxyCodeLine{2911     \}}
\DoxyCodeLine{2912     \mbox{\hyperlink{group___c_m_s_i_s__core__base_gabae7cdf882def602cb787bb039ff6a43}{ITM}}-\/>PORT[0U].u8 = (uint8\_t)ch;}
\DoxyCodeLine{2913   \}}
\DoxyCodeLine{2914   \textcolor{keywordflow}{return} (ch);}
\DoxyCodeLine{2915 \}}
\DoxyCodeLine{2916 }
\DoxyCodeLine{2917 }
\DoxyCodeLine{2924 \_\_STATIC\_INLINE int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gac3ee2c30a1ac4ed34c8a866a17decd53}{ITM\_ReceiveChar}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{2925 \{}
\DoxyCodeLine{2926   int32\_t ch = -\/1;                           \textcolor{comment}{/* no character available */}}
\DoxyCodeLine{2927 }
\DoxyCodeLine{2928   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} != \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}})}
\DoxyCodeLine{2929   \{}
\DoxyCodeLine{2930     ch = \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}};}
\DoxyCodeLine{2931     \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} = \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}};       \textcolor{comment}{/* ready for next character */}}
\DoxyCodeLine{2932   \}}
\DoxyCodeLine{2933 }
\DoxyCodeLine{2934   \textcolor{keywordflow}{return} (ch);}
\DoxyCodeLine{2935 \}}
\DoxyCodeLine{2936 }
\DoxyCodeLine{2937 }
\DoxyCodeLine{2944 \_\_STATIC\_INLINE int32\_t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae61ce9ca5917735325cd93b0fb21dd29}{ITM\_CheckChar}} (\textcolor{keywordtype}{void})}
\DoxyCodeLine{2945 \{}
\DoxyCodeLine{2946 }
\DoxyCodeLine{2947   \textcolor{keywordflow}{if} (\mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga12e68e55a7badc271b948d6c7230b2a8}{ITM\_RxBuffer}} == \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa822cb398ee022b59e9e6c5d7bbb228a}{ITM\_RXBUFFER\_EMPTY}})}
\DoxyCodeLine{2948   \{}
\DoxyCodeLine{2949     \textcolor{keywordflow}{return} (0);                              \textcolor{comment}{/* no character available */}}
\DoxyCodeLine{2950   \}}
\DoxyCodeLine{2951   \textcolor{keywordflow}{else}}
\DoxyCodeLine{2952   \{}
\DoxyCodeLine{2953     \textcolor{keywordflow}{return} (1);                              \textcolor{comment}{/*    character available */}}
\DoxyCodeLine{2954   \}}
\DoxyCodeLine{2955 \}}
\DoxyCodeLine{2956 }
\DoxyCodeLine{2962 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{2963 \}}
\DoxyCodeLine{2964 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{2965 }
\DoxyCodeLine{2966 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CORE\_ARMV81MML\_H\_DEPENDANT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2967 }
\DoxyCodeLine{2968 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* \_\_CMSIS\_GENERIC */}\textcolor{preprocessor}{}}

\end{DoxyCode}
