-- generated by newgenasym Wed Apr 15 17:16:28 2009

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity lmk04031bisq is
    port (    
	BIAS:      IN     STD_LOGIC;    
	CLKIN0:    IN     STD_LOGIC;    
	\clkin0#\: IN     STD_LOGIC;    
	CLKIN0_LOS: OUT    STD_LOGIC;    
	CLKIN1:    IN     STD_LOGIC;    
	\clkin1#\: IN     STD_LOGIC;    
	CLKIN1_LOS: OUT    STD_LOGIC;    
	CLKOUT0:   OUT    STD_LOGIC;    
	\clkout0#\: OUT    STD_LOGIC;    
	CLKOUT1:   OUT    STD_LOGIC;    
	\clkout1#\: OUT    STD_LOGIC;    
	CLKOUT2:   OUT    STD_LOGIC;    
	\clkout2#\: OUT    STD_LOGIC;    
	CLKOUT3:   OUT    STD_LOGIC;    
	\clkout3#\: OUT    STD_LOGIC;    
	CLKOUT4:   OUT    STD_LOGIC;    
	\clkout4#\: OUT    STD_LOGIC;    
	CLKUWIRE:  IN     STD_LOGIC;    
	CPOUT1:    OUT    STD_LOGIC;    
	CPOUT2:    OUT    STD_LOGIC;    
	DAP:       IN     STD_LOGIC;    
	DATAUWIRE: IN     STD_LOGIC;    
	DLD_BYP:   INOUT  STD_LOGIC;    
	FOUT:      OUT    STD_LOGIC;    
	GND1:      IN     STD_LOGIC;    
	GND2:      IN     STD_LOGIC;    
	GOE:       IN     STD_LOGIC;    
	LD:        OUT    STD_LOGIC;    
	LDOBYP1:   INOUT  STD_LOGIC;    
	LDOBYP2:   INOUT  STD_LOGIC;    
	LEUWIRE:   IN     STD_LOGIC;    
	NC:        INOUT  STD_LOGIC;    
	OSCIN:     IN     STD_LOGIC;    
	\oscin#\:  IN     STD_LOGIC;    
	\sync#\:   IN     STD_LOGIC;    
	VCC1:      IN     STD_LOGIC;    
	VCC10:     IN     STD_LOGIC;    
	VCC11:     IN     STD_LOGIC;    
	VCC12:     IN     STD_LOGIC;    
	VCC13:     IN     STD_LOGIC;    
	VCC14:     IN     STD_LOGIC;    
	VCC2:      IN     STD_LOGIC;    
	VCC3:      IN     STD_LOGIC;    
	VCC4:      IN     STD_LOGIC;    
	VCC5:      IN     STD_LOGIC;    
	VCC6:      IN     STD_LOGIC;    
	VCC7:      IN     STD_LOGIC;    
	VCC8:      IN     STD_LOGIC;    
	VCC9:      IN     STD_LOGIC);
end lmk04031bisq;
