{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 15 20:45:23 2010 " "Info: Processing started: Mon Nov 15 20:45:23 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AMVE_TopLevel -c AMVE_TopLevel --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AMVE_TopLevel -c AMVE_TopLevel --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst17\|altpll:altpll_component\|_clk0 register CPU_System:inst\|cpu_0:the_cpu_0\|M_mem_byte_en\[2\] register CPU_System:inst\|WaveformGenerator_0:the_WaveformGenerator_0\|WaveformGenerator:waveformgenerator_0\|avs_s1_write1 -1.901 ns " "Info: Slack time is -1.901 ns for clock \"altpll0:inst17\|altpll:altpll_component\|_clk0\" between source register \"CPU_System:inst\|cpu_0:the_cpu_0\|M_mem_byte_en\[2\]\" and destination register \"CPU_System:inst\|WaveformGenerator_0:the_WaveformGenerator_0\|WaveformGenerator:waveformgenerator_0\|avs_s1_write1\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.735 ns + Largest register register " "Info: + Largest register to register requirement is 0.735 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "0.975 ns + " "Info: + Setup relationship between source and destination is 0.975 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.975 ns " "Info: + Latch edge is 0.975 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst17\|altpll:altpll_component\|_clk0 83.333 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst17\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCL_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCL_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.026 ns + Largest " "Info: + Largest clock skew is -0.026 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst17\|altpll:altpll_component\|_clk0 destination 2.660 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst17\|altpll:altpll_component\|_clk0\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst17\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 94; COMB Node = 'altpll0:inst17\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst17|altpll:altpll_component|_clk0 altpll0:inst17|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.660 ns CPU_System:inst\|WaveformGenerator_0:the_WaveformGenerator_0\|WaveformGenerator:waveformgenerator_0\|avs_s1_write1 3 REG LCFF_X30_Y23_N11 1 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X30_Y23_N11; Fanout = 1; REG Node = 'CPU_System:inst\|WaveformGenerator_0:the_WaveformGenerator_0\|WaveformGenerator:waveformgenerator_0\|avs_s1_write1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { altpll0:inst17|altpll:altpll_component|_clk0~clkctrl CPU_System:inst|WaveformGenerator_0:the_WaveformGenerator_0|WaveformGenerator:waveformgenerator_0|avs_s1_write1 } "NODE_NAME" } } { "Waveform/WaveformGenerator.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/Waveform/WaveformGenerator.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.19 % ) " "Info: Total cell delay = 0.537 ns ( 20.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.123 ns ( 79.81 % ) " "Info: Total interconnect delay = 2.123 ns ( 79.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { altpll0:inst17|altpll:altpll_component|_clk0 altpll0:inst17|altpll:altpll_component|_clk0~clkctrl CPU_System:inst|WaveformGenerator_0:the_WaveformGenerator_0|WaveformGenerator:waveformgenerator_0|avs_s1_write1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { altpll0:inst17|altpll:altpll_component|_clk0 {} altpll0:inst17|altpll:altpll_component|_clk0~clkctrl {} CPU_System:inst|WaveformGenerator_0:the_WaveformGenerator_0|WaveformGenerator:waveformgenerator_0|avs_s1_write1 {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCL_50 source 2.686 ns - Longest register " "Info: - Longest clock path from clock \"CLOCL_50\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCL_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCL_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCL_50 } "NODE_NAME" } } { "AMVE_TopLevel.bdf" "" { Schematic "C:/altera/91/quartus/AMVE_TopLevelNew/AMVE_TopLevel.bdf" { { 208 0 168 224 "CLOCL_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCL_50~clkctrl 2 COMB CLKCTRL_G2 2361 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2361; COMB Node = 'CLOCL_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCL_50 CLOCL_50~clkctrl } "NODE_NAME" } } { "AMVE_TopLevel.bdf" "" { Schematic "C:/altera/91/quartus/AMVE_TopLevelNew/AMVE_TopLevel.bdf" { { 208 0 168 224 "CLOCL_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns CPU_System:inst\|cpu_0:the_cpu_0\|M_mem_byte_en\[2\] 3 REG LCFF_X29_Y23_N29 4 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X29_Y23_N29; Fanout = 4; REG Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|M_mem_byte_en\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_mem_byte_en[2] } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 6986 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_mem_byte_en[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|cpu_0:the_cpu_0|M_mem_byte_en[2] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { altpll0:inst17|altpll:altpll_component|_clk0 altpll0:inst17|altpll:altpll_component|_clk0~clkctrl CPU_System:inst|WaveformGenerator_0:the_WaveformGenerator_0|WaveformGenerator:waveformgenerator_0|avs_s1_write1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { altpll0:inst17|altpll:altpll_component|_clk0 {} altpll0:inst17|altpll:altpll_component|_clk0~clkctrl {} CPU_System:inst|WaveformGenerator_0:the_WaveformGenerator_0|WaveformGenerator:waveformgenerator_0|avs_s1_write1 {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_mem_byte_en[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|cpu_0:the_cpu_0|M_mem_byte_en[2] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 6986 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "Waveform/WaveformGenerator.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/Waveform/WaveformGenerator.vhd" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { altpll0:inst17|altpll:altpll_component|_clk0 altpll0:inst17|altpll:altpll_component|_clk0~clkctrl CPU_System:inst|WaveformGenerator_0:the_WaveformGenerator_0|WaveformGenerator:waveformgenerator_0|avs_s1_write1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { altpll0:inst17|altpll:altpll_component|_clk0 {} altpll0:inst17|altpll:altpll_component|_clk0~clkctrl {} CPU_System:inst|WaveformGenerator_0:the_WaveformGenerator_0|WaveformGenerator:waveformgenerator_0|avs_s1_write1 {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_mem_byte_en[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|cpu_0:the_cpu_0|M_mem_byte_en[2] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.636 ns - Longest register register " "Info: - Longest register to register delay is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_System:inst\|cpu_0:the_cpu_0\|M_mem_byte_en\[2\] 1 REG LCFF_X29_Y23_N29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y23_N29; Fanout = 4; REG Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|M_mem_byte_en\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_System:inst|cpu_0:the_cpu_0|M_mem_byte_en[2] } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 6986 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.515 ns) + CELL(0.419 ns) 0.934 ns CPU_System:inst\|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave\|cpu_0_data_master_byteenable_sram_0_avalon_sram_slave\[1\]~1 2 COMB LCCOMB_X30_Y23_N14 3 " "Info: 2: + IC(0.515 ns) + CELL(0.419 ns) = 0.934 ns; Loc. = LCCOMB_X30_Y23_N14; Fanout = 3; COMB Node = 'CPU_System:inst\|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave\|cpu_0_data_master_byteenable_sram_0_avalon_sram_slave\[1\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.934 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_mem_byte_en[2] CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[1]~1 } "NODE_NAME" } } { "cpu_system.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_system.vhd" 2901 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.416 ns) 1.610 ns CPU_System:inst\|CodecInterface_0_s1_arbitrator:the_CodecInterface_0_s1\|cpu_0_data_master_byteenable_CodecInterface_0_s1~0 3 COMB LCCOMB_X30_Y23_N22 2 " "Info: 3: + IC(0.260 ns) + CELL(0.416 ns) = 1.610 ns; Loc. = LCCOMB_X30_Y23_N22; Fanout = 2; COMB Node = 'CPU_System:inst\|CodecInterface_0_s1_arbitrator:the_CodecInterface_0_s1\|cpu_0_data_master_byteenable_CodecInterface_0_s1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[1]~1 CPU_System:inst|CodecInterface_0_s1_arbitrator:the_CodecInterface_0_s1|cpu_0_data_master_byteenable_CodecInterface_0_s1~0 } "NODE_NAME" } } { "cpu_system.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_system.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.150 ns) 2.013 ns CPU_System:inst\|CodecInterface_0_s1_arbitrator:the_CodecInterface_0_s1\|internal_cpu_0_data_master_qualified_request_CodecInterface_0_s1~0 4 COMB LCCOMB_X30_Y23_N24 9 " "Info: 4: + IC(0.253 ns) + CELL(0.150 ns) = 2.013 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 9; COMB Node = 'CPU_System:inst\|CodecInterface_0_s1_arbitrator:the_CodecInterface_0_s1\|internal_cpu_0_data_master_qualified_request_CodecInterface_0_s1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { CPU_System:inst|CodecInterface_0_s1_arbitrator:the_CodecInterface_0_s1|cpu_0_data_master_byteenable_CodecInterface_0_s1~0 CPU_System:inst|CodecInterface_0_s1_arbitrator:the_CodecInterface_0_s1|internal_cpu_0_data_master_qualified_request_CodecInterface_0_s1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.275 ns) 2.552 ns CPU_System:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|pre_dbs_count_enable~0 5 COMB LCCOMB_X30_Y23_N10 3 " "Info: 5: + IC(0.264 ns) + CELL(0.275 ns) = 2.552 ns; Loc. = LCCOMB_X30_Y23_N10; Fanout = 3; COMB Node = 'CPU_System:inst\|cpu_0_data_master_arbitrator:the_cpu_0_data_master\|pre_dbs_count_enable~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { CPU_System:inst|CodecInterface_0_s1_arbitrator:the_CodecInterface_0_s1|internal_cpu_0_data_master_qualified_request_CodecInterface_0_s1~0 CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|pre_dbs_count_enable~0 } "NODE_NAME" } } { "cpu_system.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_system.vhd" 1183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.636 ns CPU_System:inst\|WaveformGenerator_0:the_WaveformGenerator_0\|WaveformGenerator:waveformgenerator_0\|avs_s1_write1 6 REG LCFF_X30_Y23_N11 1 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 2.636 ns; Loc. = LCFF_X30_Y23_N11; Fanout = 1; REG Node = 'CPU_System:inst\|WaveformGenerator_0:the_WaveformGenerator_0\|WaveformGenerator:waveformgenerator_0\|avs_s1_write1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|pre_dbs_count_enable~0 CPU_System:inst|WaveformGenerator_0:the_WaveformGenerator_0|WaveformGenerator:waveformgenerator_0|avs_s1_write1 } "NODE_NAME" } } { "Waveform/WaveformGenerator.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/Waveform/WaveformGenerator.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.344 ns ( 50.99 % ) " "Info: Total cell delay = 1.344 ns ( 50.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.292 ns ( 49.01 % ) " "Info: Total interconnect delay = 1.292 ns ( 49.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_mem_byte_en[2] CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[1]~1 CPU_System:inst|CodecInterface_0_s1_arbitrator:the_CodecInterface_0_s1|cpu_0_data_master_byteenable_CodecInterface_0_s1~0 CPU_System:inst|CodecInterface_0_s1_arbitrator:the_CodecInterface_0_s1|internal_cpu_0_data_master_qualified_request_CodecInterface_0_s1~0 CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|pre_dbs_count_enable~0 CPU_System:inst|WaveformGenerator_0:the_WaveformGenerator_0|WaveformGenerator:waveformgenerator_0|avs_s1_write1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_mem_byte_en[2] {} CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[1]~1 {} CPU_System:inst|CodecInterface_0_s1_arbitrator:the_CodecInterface_0_s1|cpu_0_data_master_byteenable_CodecInterface_0_s1~0 {} CPU_System:inst|CodecInterface_0_s1_arbitrator:the_CodecInterface_0_s1|internal_cpu_0_data_master_qualified_request_CodecInterface_0_s1~0 {} CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|pre_dbs_count_enable~0 {} CPU_System:inst|WaveformGenerator_0:the_WaveformGenerator_0|WaveformGenerator:waveformgenerator_0|avs_s1_write1 {} } { 0.000ns 0.515ns 0.260ns 0.253ns 0.264ns 0.000ns } { 0.000ns 0.419ns 0.416ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { altpll0:inst17|altpll:altpll_component|_clk0 altpll0:inst17|altpll:altpll_component|_clk0~clkctrl CPU_System:inst|WaveformGenerator_0:the_WaveformGenerator_0|WaveformGenerator:waveformgenerator_0|avs_s1_write1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { altpll0:inst17|altpll:altpll_component|_clk0 {} altpll0:inst17|altpll:altpll_component|_clk0~clkctrl {} CPU_System:inst|WaveformGenerator_0:the_WaveformGenerator_0|WaveformGenerator:waveformgenerator_0|avs_s1_write1 {} } { 0.000ns 1.091ns 1.032ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_mem_byte_en[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|cpu_0:the_cpu_0|M_mem_byte_en[2] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_mem_byte_en[2] CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[1]~1 CPU_System:inst|CodecInterface_0_s1_arbitrator:the_CodecInterface_0_s1|cpu_0_data_master_byteenable_CodecInterface_0_s1~0 CPU_System:inst|CodecInterface_0_s1_arbitrator:the_CodecInterface_0_s1|internal_cpu_0_data_master_qualified_request_CodecInterface_0_s1~0 CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|pre_dbs_count_enable~0 CPU_System:inst|WaveformGenerator_0:the_WaveformGenerator_0|WaveformGenerator:waveformgenerator_0|avs_s1_write1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_mem_byte_en[2] {} CPU_System:inst|sram_0_avalon_sram_slave_arbitrator:the_sram_0_avalon_sram_slave|cpu_0_data_master_byteenable_sram_0_avalon_sram_slave[1]~1 {} CPU_System:inst|CodecInterface_0_s1_arbitrator:the_CodecInterface_0_s1|cpu_0_data_master_byteenable_CodecInterface_0_s1~0 {} CPU_System:inst|CodecInterface_0_s1_arbitrator:the_CodecInterface_0_s1|internal_cpu_0_data_master_qualified_request_CodecInterface_0_s1~0 {} CPU_System:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|pre_dbs_count_enable~0 {} CPU_System:inst|WaveformGenerator_0:the_WaveformGenerator_0|WaveformGenerator:waveformgenerator_0|avs_s1_write1 {} } { 0.000ns 0.515ns 0.260ns 0.253ns 0.264ns 0.000ns } { 0.000ns 0.419ns 0.416ns 0.150ns 0.275ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'altpll0:inst17\|altpll:altpll_component\|_clk0' 41 " "Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst17\|altpll:altpll_component\|_clk0' along 41 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCL_50 register CPU_System:inst\|cpu_0:the_cpu_0\|M_ctrl_shift_rot register CPU_System:inst\|cpu_0:the_cpu_0\|M_alu_result\[5\] 6.266 ns " "Info: Slack time is 6.266 ns for clock \"CLOCL_50\" between source register \"CPU_System:inst\|cpu_0:the_cpu_0\|M_ctrl_shift_rot\" and destination register \"CPU_System:inst\|cpu_0:the_cpu_0\|M_alu_result\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "72.81 MHz 13.734 ns " "Info: Fmax is 72.81 MHz (period= 13.734 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.794 ns + Largest register register " "Info: + Largest register to register requirement is 19.794 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCL_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCL_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCL_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCL_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns + Largest " "Info: + Largest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCL_50 destination 2.654 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCL_50\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCL_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCL_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCL_50 } "NODE_NAME" } } { "AMVE_TopLevel.bdf" "" { Schematic "C:/altera/91/quartus/AMVE_TopLevelNew/AMVE_TopLevel.bdf" { { 208 0 168 224 "CLOCL_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCL_50~clkctrl 2 COMB CLKCTRL_G2 2361 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2361; COMB Node = 'CLOCL_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCL_50 CLOCL_50~clkctrl } "NODE_NAME" } } { "AMVE_TopLevel.bdf" "" { Schematic "C:/altera/91/quartus/AMVE_TopLevelNew/AMVE_TopLevel.bdf" { { 208 0 168 224 "CLOCL_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.654 ns CPU_System:inst\|cpu_0:the_cpu_0\|M_alu_result\[5\] 3 REG LCFF_X35_Y24_N7 18 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X35_Y24_N7; Fanout = 18; REG Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|M_alu_result\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[5] } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 6998 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.87 % ) " "Info: Total cell delay = 1.536 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 42.13 % ) " "Info: Total interconnect delay = 1.118 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[5] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCL_50 source 2.646 ns - Longest register " "Info: - Longest clock path from clock \"CLOCL_50\" to source register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCL_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCL_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCL_50 } "NODE_NAME" } } { "AMVE_TopLevel.bdf" "" { Schematic "C:/altera/91/quartus/AMVE_TopLevelNew/AMVE_TopLevel.bdf" { { 208 0 168 224 "CLOCL_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCL_50~clkctrl 2 COMB CLKCTRL_G2 2361 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2361; COMB Node = 'CLOCL_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCL_50 CLOCL_50~clkctrl } "NODE_NAME" } } { "AMVE_TopLevel.bdf" "" { Schematic "C:/altera/91/quartus/AMVE_TopLevelNew/AMVE_TopLevel.bdf" { { 208 0 168 224 "CLOCL_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.646 ns CPU_System:inst\|cpu_0:the_cpu_0\|M_ctrl_shift_rot 3 REG LCFF_X34_Y25_N5 2 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X34_Y25_N5; Fanout = 2; REG Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|M_ctrl_shift_rot'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 5001 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 58.05 % ) " "Info: Total cell delay = 1.536 ns ( 58.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.110 ns ( 41.95 % ) " "Info: Total interconnect delay = 1.110 ns ( 41.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[5] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 5001 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 6998 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[5] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.528 ns - Longest register register " "Info: - Longest register to register delay is 13.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_System:inst\|cpu_0:the_cpu_0\|M_ctrl_shift_rot 1 REG LCFF_X34_Y25_N5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y25_N5; Fanout = 2; REG Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|M_ctrl_shift_rot'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_System:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 5001 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.242 ns) 0.577 ns CPU_System:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[30\]~1 2 COMB LCCOMB_X34_Y25_N14 48 " "Info: 2: + IC(0.335 ns) + CELL(0.242 ns) = 0.577 ns; Loc. = LCCOMB_X34_Y25_N14; Fanout = 48; COMB Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[30\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[30]~1 } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 5253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.438 ns) 2.428 ns CPU_System:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[18\]~18 3 COMB LCCOMB_X31_Y23_N0 1 " "Info: 3: + IC(1.413 ns) + CELL(0.438 ns) = 2.428 ns; Loc. = LCCOMB_X31_Y23_N0; Fanout = 1; COMB Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[18\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.851 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[30]~1 CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~18 } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 5253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.438 ns) 3.323 ns CPU_System:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[18\]~19 4 COMB LCCOMB_X32_Y23_N12 8 " "Info: 4: + IC(0.457 ns) + CELL(0.438 ns) = 3.323 ns; Loc. = LCCOMB_X32_Y23_N12; Fanout = 8; COMB Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|M_wr_data_unfiltered\[18\]~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.895 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~18 CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~19 } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 5253 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.438 ns) 4.047 ns CPU_System:inst\|cpu_0:the_cpu_0\|E_src2\[18\]~5 5 COMB LCCOMB_X32_Y23_N18 20 " "Info: 5: + IC(0.286 ns) + CELL(0.438 ns) = 4.047 ns; Loc. = LCCOMB_X32_Y23_N18; Fanout = 20; COMB Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|E_src2\[18\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.724 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~19 CPU_System:inst|cpu_0:the_cpu_0|E_src2[18]~5 } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 4687 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.579 ns) + CELL(2.358 ns) 7.984 ns CPU_System:inst\|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst\|multiplieradd:cpu_0_multiplieradd_inst\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_mult1~DATAOUT3 6 COMB DSPMULT_X39_Y24_N1 1 " "Info: 6: + IC(1.579 ns) + CELL(2.358 ns) = 7.984 ns; Loc. = DSPMULT_X39_Y24_N1; Fanout = 1; COMB Node = 'CPU_System:inst\|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst\|multiplieradd:cpu_0_multiplieradd_inst\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_mult1~DATAOUT3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.937 ns" { CPU_System:inst|cpu_0:the_cpu_0|E_src2[18]~5 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|lpm_mult:Mult1|mult_o5t:auto_generated|mac_mult1~DATAOUT3 } "NODE_NAME" } } { "db/mult_o5t.tdf" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/db/mult_o5t.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 8.208 ns CPU_System:inst\|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst\|multiplieradd:cpu_0_multiplieradd_inst\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2~DATAOUT3 7 COMB DSPOUT_X39_Y24_N3 2 " "Info: 7: + IC(0.000 ns) + CELL(0.224 ns) = 8.208 ns; Loc. = DSPOUT_X39_Y24_N3; Fanout = 2; COMB Node = 'CPU_System:inst\|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst\|multiplieradd:cpu_0_multiplieradd_inst\|lpm_mult:Mult1\|mult_o5t:auto_generated\|mac_out2~DATAOUT3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|lpm_mult:Mult1|mult_o5t:auto_generated|mac_mult1~DATAOUT3 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|lpm_mult:Mult1|mult_o5t:auto_generated|mac_out2~DATAOUT3 } "NODE_NAME" } } { "db/mult_o5t.tdf" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/db/mult_o5t.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.393 ns) 9.209 ns CPU_System:inst\|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst\|multiplieradd:cpu_0_multiplieradd_inst\|Add0~7 8 COMB LCCOMB_X40_Y24_N10 2 " "Info: 8: + IC(0.608 ns) + CELL(0.393 ns) = 9.209 ns; Loc. = LCCOMB_X40_Y24_N10; Fanout = 2; COMB Node = 'CPU_System:inst\|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst\|multiplieradd:cpu_0_multiplieradd_inst\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.001 ns" { CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|lpm_mult:Mult1|mult_o5t:auto_generated|mac_out2~DATAOUT3 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|Add0~7 } "NODE_NAME" } } { "multiplierAdd.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/multiplierAdd.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.619 ns CPU_System:inst\|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst\|multiplieradd:cpu_0_multiplieradd_inst\|Add0~8 9 COMB LCCOMB_X40_Y24_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 9.619 ns; Loc. = LCCOMB_X40_Y24_N12; Fanout = 2; COMB Node = 'CPU_System:inst\|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst\|multiplieradd:cpu_0_multiplieradd_inst\|Add0~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|Add0~7 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|Add0~8 } "NODE_NAME" } } { "multiplierAdd.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/multiplierAdd.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.414 ns) 10.485 ns CPU_System:inst\|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst\|multiplieradd:cpu_0_multiplieradd_inst\|result\[4\]~9 10 COMB LCCOMB_X41_Y24_N16 2 " "Info: 10: + IC(0.452 ns) + CELL(0.414 ns) = 10.485 ns; Loc. = LCCOMB_X41_Y24_N16; Fanout = 2; COMB Node = 'CPU_System:inst\|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst\|multiplieradd:cpu_0_multiplieradd_inst\|result\[4\]~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.866 ns" { CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|Add0~8 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|result[4]~9 } "NODE_NAME" } } { "multiplierAdd.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/multiplierAdd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.895 ns CPU_System:inst\|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst\|multiplieradd:cpu_0_multiplieradd_inst\|result\[5\]~10 11 COMB LCCOMB_X41_Y24_N18 1 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 10.895 ns; Loc. = LCCOMB_X41_Y24_N18; Fanout = 1; COMB Node = 'CPU_System:inst\|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst\|multiplieradd:cpu_0_multiplieradd_inst\|result\[5\]~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|result[4]~9 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|result[5]~10 } "NODE_NAME" } } { "multiplierAdd.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/multiplierAdd.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.275 ns) 12.066 ns CPU_System:inst\|cpu_0:the_cpu_0\|E_alu_result\[5\]~2 12 COMB LCCOMB_X36_Y24_N4 1 " "Info: 12: + IC(0.896 ns) + CELL(0.275 ns) = 12.066 ns; Loc. = LCCOMB_X36_Y24_N4; Fanout = 1; COMB Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|E_alu_result\[5\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|result[5]~10 CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~2 } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 4410 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.271 ns) 12.581 ns CPU_System:inst\|cpu_0:the_cpu_0\|E_alu_result\[5\]~3 13 COMB LCCOMB_X36_Y24_N6 1 " "Info: 13: + IC(0.244 ns) + CELL(0.271 ns) = 12.581 ns; Loc. = LCCOMB_X36_Y24_N6; Fanout = 1; COMB Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|E_alu_result\[5\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.515 ns" { CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~2 CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~3 } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 4410 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.410 ns) 13.444 ns CPU_System:inst\|cpu_0:the_cpu_0\|E_alu_result\[5\]~4 14 COMB LCCOMB_X35_Y24_N6 1 " "Info: 14: + IC(0.453 ns) + CELL(0.410 ns) = 13.444 ns; Loc. = LCCOMB_X35_Y24_N6; Fanout = 1; COMB Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|E_alu_result\[5\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.863 ns" { CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~3 CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~4 } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 4410 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 13.528 ns CPU_System:inst\|cpu_0:the_cpu_0\|M_alu_result\[5\] 15 REG LCFF_X35_Y24_N7 18 " "Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 13.528 ns; Loc. = LCFF_X35_Y24_N7; Fanout = 18; REG Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|M_alu_result\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~4 CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[5] } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 6998 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.805 ns ( 50.30 % ) " "Info: Total cell delay = 6.805 ns ( 50.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.723 ns ( 49.70 % ) " "Info: Total interconnect delay = 6.723 ns ( 49.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.528 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[30]~1 CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~18 CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~19 CPU_System:inst|cpu_0:the_cpu_0|E_src2[18]~5 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|lpm_mult:Mult1|mult_o5t:auto_generated|mac_mult1~DATAOUT3 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|lpm_mult:Mult1|mult_o5t:auto_generated|mac_out2~DATAOUT3 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|Add0~7 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|Add0~8 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|result[4]~9 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|result[5]~10 CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~2 CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~3 CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~4 CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.528 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot {} CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[30]~1 {} CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~18 {} CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~19 {} CPU_System:inst|cpu_0:the_cpu_0|E_src2[18]~5 {} CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|lpm_mult:Mult1|mult_o5t:auto_generated|mac_mult1~DATAOUT3 {} CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|lpm_mult:Mult1|mult_o5t:auto_generated|mac_out2~DATAOUT3 {} CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|Add0~7 {} CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|Add0~8 {} CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|result[4]~9 {} CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|result[5]~10 {} CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~2 {} CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~3 {} CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~4 {} CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[5] {} } { 0.000ns 0.335ns 1.413ns 0.457ns 0.286ns 1.579ns 0.000ns 0.608ns 0.000ns 0.452ns 0.000ns 0.896ns 0.244ns 0.453ns 0.000ns } { 0.000ns 0.242ns 0.438ns 0.438ns 0.438ns 2.358ns 0.224ns 0.393ns 0.410ns 0.414ns 0.410ns 0.275ns 0.271ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[5] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot {} } { 0.000ns 0.000ns 0.118ns 0.992ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.528 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[30]~1 CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~18 CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~19 CPU_System:inst|cpu_0:the_cpu_0|E_src2[18]~5 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|lpm_mult:Mult1|mult_o5t:auto_generated|mac_mult1~DATAOUT3 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|lpm_mult:Mult1|mult_o5t:auto_generated|mac_out2~DATAOUT3 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|Add0~7 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|Add0~8 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|result[4]~9 CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|result[5]~10 CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~2 CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~3 CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~4 CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.528 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_ctrl_shift_rot {} CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[30]~1 {} CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~18 {} CPU_System:inst|cpu_0:the_cpu_0|M_wr_data_unfiltered[18]~19 {} CPU_System:inst|cpu_0:the_cpu_0|E_src2[18]~5 {} CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|lpm_mult:Mult1|mult_o5t:auto_generated|mac_mult1~DATAOUT3 {} CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|lpm_mult:Mult1|mult_o5t:auto_generated|mac_out2~DATAOUT3 {} CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|Add0~7 {} CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|Add0~8 {} CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|result[4]~9 {} CPU_System:inst|cpu_0_multiplierAdd_inst:the_cpu_0_multiplierAdd_inst|multiplieradd:cpu_0_multiplieradd_inst|result[5]~10 {} CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~2 {} CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~3 {} CPU_System:inst|cpu_0:the_cpu_0|E_alu_result[5]~4 {} CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[5] {} } { 0.000ns 0.335ns 1.413ns 0.457ns 0.286ns 1.579ns 0.000ns 0.608ns 0.000ns 0.452ns 0.000ns 0.896ns 0.244ns 0.453ns 0.000ns } { 0.000ns 0.242ns 0.438ns 0.438ns 0.438ns 2.358ns 0.224ns 0.393ns 0.410ns 0.414ns 0.410ns 0.275ns 0.271ns 0.410ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register CPU_System:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[0\] register sld_hub:auto_hub\|tdo 135.65 MHz 7.372 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 135.65 MHz between source register \"CPU_System:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[0\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 7.372 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.479 ns + Longest register register " "Info: + Longest register to register delay is 3.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_System:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[0\] 1 REG LCFF_X23_Y18_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y18_N5; Fanout = 3; REG Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[0] } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0_jtag_debug_module_tck.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.548 ns) + CELL(0.275 ns) 1.823 ns sld_hub:auto_hub\|tdo~1 2 COMB LCCOMB_X32_Y19_N10 1 " "Info: 2: + IC(1.548 ns) + CELL(0.275 ns) = 1.823 ns; Loc. = LCCOMB_X32_Y19_N10; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.823 ns" { CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[0] sld_hub:auto_hub|tdo~1 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 2.227 ns sld_hub:auto_hub\|tdo~2 3 COMB LCCOMB_X32_Y19_N4 1 " "Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 2.227 ns; Loc. = LCCOMB_X32_Y19_N4; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.245 ns) 2.728 ns sld_hub:auto_hub\|tdo~3 4 COMB LCCOMB_X32_Y19_N14 1 " "Info: 4: + IC(0.256 ns) + CELL(0.245 ns) = 2.728 ns; Loc. = LCCOMB_X32_Y19_N14; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.415 ns) 3.395 ns sld_hub:auto_hub\|tdo~4 5 COMB LCCOMB_X32_Y19_N6 1 " "Info: 5: + IC(0.252 ns) + CELL(0.415 ns) = 3.395 ns; Loc. = LCCOMB_X32_Y19_N6; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.479 ns sld_hub:auto_hub\|tdo 6 REG LCFF_X32_Y19_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.479 ns; Loc. = LCFF_X32_Y19_N7; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.169 ns ( 33.60 % ) " "Info: Total cell delay = 1.169 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.310 ns ( 66.40 % ) " "Info: Total interconnect delay = 2.310 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.479 ns" { CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[0] sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.479 ns" { CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[0] {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.548ns 0.254ns 0.256ns 0.252ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.245ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.007 ns - Smallest " "Info: - Smallest clock skew is 0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.456 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.456 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 158 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 158; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 4.456 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X32_Y19_N7 2 " "Info: 3: + IC(1.045 ns) + CELL(0.537 ns) = 4.456 ns; Loc. = LCFF_X32_Y19_N7; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.05 % ) " "Info: Total cell delay = 0.537 ns ( 12.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.919 ns ( 87.95 % ) " "Info: Total interconnect delay = 3.919 ns ( 87.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.456 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.456 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.045ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.449 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 158 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 158; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 4.449 ns CPU_System:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[0\] 3 REG LCFF_X23_Y18_N5 3 " "Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 4.449 ns; Loc. = LCFF_X23_Y18_N5; Fanout = 3; REG Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { altera_internal_jtag~TCKUTAPclkctrl CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[0] } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0_jtag_debug_module_tck.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.07 % ) " "Info: Total cell delay = 0.537 ns ( 12.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.912 ns ( 87.93 % ) " "Info: Total interconnect delay = 3.912 ns ( 87.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.449 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.449 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[0] {} } { 0.000ns 2.874ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.456 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.456 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.045ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.449 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.449 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[0] {} } { 0.000ns 2.874ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0_jtag_debug_module_tck.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0_jtag_debug_module_tck.vhd" 93 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.479 ns" { CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[0] sld_hub:auto_hub|tdo~1 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.479 ns" { CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[0] {} sld_hub:auto_hub|tdo~1 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.548ns 0.254ns 0.256ns 0.252ns 0.000ns } { 0.000ns 0.275ns 0.150ns 0.245ns 0.415ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.456 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.456 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.045ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.449 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.449 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[0] {} } { 0.000ns 2.874ns 1.038ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst17\|altpll:altpll_component\|_clk0 register CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[7\] register CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[7\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll0:inst17\|altpll:altpll_component\|_clk0\" between source register \"CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[7\]\" and destination register \"CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[7\] 1 REG LCFF_X14_Y20_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y20_N29; Fanout = 2; REG Node = 'CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] } "NODE_NAME" } } { "CodecInterface/CodecInterface.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/CodecInterface.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[7\]~28 2 COMB LCCOMB_X14_Y20_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X14_Y20_N28; Fanout = 1; COMB Node = 'CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[7\]~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7]~28 } "NODE_NAME" } } { "CodecInterface/CodecInterface.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/CodecInterface.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[7\] 3 REG LCFF_X14_Y20_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X14_Y20_N29; Fanout = 2; REG Node = 'CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7]~28 CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] } "NODE_NAME" } } { "CodecInterface/CodecInterface.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/CodecInterface.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7]~28 CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7]~28 {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst17\|altpll:altpll_component\|_clk0 83.333 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst17\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst17\|altpll:altpll_component\|_clk0 83.333 ns -2.358 ns  50 " "Info: Clock period of Source clock \"altpll0:inst17\|altpll:altpll_component\|_clk0\" is 83.333 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst17\|altpll:altpll_component\|_clk0 destination 2.658 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst17\|altpll:altpll_component\|_clk0\" to destination register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst17\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 94; COMB Node = 'altpll0:inst17\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst17|altpll:altpll_component|_clk0 altpll0:inst17|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.658 ns CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[7\] 3 REG LCFF_X14_Y20_N29 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X14_Y20_N29; Fanout = 2; REG Node = 'CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { altpll0:inst17|altpll:altpll_component|_clk0~clkctrl CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] } "NODE_NAME" } } { "CodecInterface/CodecInterface.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/CodecInterface.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.121 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.121 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst17|altpll:altpll_component|_clk0 altpll0:inst17|altpll:altpll_component|_clk0~clkctrl CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst17|altpll:altpll_component|_clk0 {} altpll0:inst17|altpll:altpll_component|_clk0~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst17\|altpll:altpll_component\|_clk0 source 2.658 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst17\|altpll:altpll_component\|_clk0\" to source register is 2.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst17\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 94; COMB Node = 'altpll0:inst17\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst17|altpll:altpll_component|_clk0 altpll0:inst17|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.658 ns CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[7\] 3 REG LCFF_X14_Y20_N29 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.658 ns; Loc. = LCFF_X14_Y20_N29; Fanout = 2; REG Node = 'CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { altpll0:inst17|altpll:altpll_component|_clk0~clkctrl CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] } "NODE_NAME" } } { "CodecInterface/CodecInterface.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/CodecInterface.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.20 % ) " "Info: Total cell delay = 0.537 ns ( 20.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.121 ns ( 79.80 % ) " "Info: Total interconnect delay = 2.121 ns ( 79.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst17|altpll:altpll_component|_clk0 altpll0:inst17|altpll:altpll_component|_clk0~clkctrl CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst17|altpll:altpll_component|_clk0 {} altpll0:inst17|altpll:altpll_component|_clk0~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst17|altpll:altpll_component|_clk0 altpll0:inst17|altpll:altpll_component|_clk0~clkctrl CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst17|altpll:altpll_component|_clk0 {} altpll0:inst17|altpll:altpll_component|_clk0~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst17|altpll:altpll_component|_clk0 {} altpll0:inst17|altpll:altpll_component|_clk0~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "CodecInterface/CodecInterface.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/CodecInterface.vhd" 100 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "CodecInterface/CodecInterface.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/CodecInterface.vhd" 100 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst17|altpll:altpll_component|_clk0 altpll0:inst17|altpll:altpll_component|_clk0~clkctrl CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst17|altpll:altpll_component|_clk0 {} altpll0:inst17|altpll:altpll_component|_clk0~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst17|altpll:altpll_component|_clk0 {} altpll0:inst17|altpll:altpll_component|_clk0~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7]~28 CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7]~28 {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.658 ns" { altpll0:inst17|altpll:altpll_component|_clk0 altpll0:inst17|altpll:altpll_component|_clk0~clkctrl CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst17|altpll:altpll_component|_clk0 {} altpll0:inst17|altpll:altpll_component|_clk0~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.658 ns" { altpll0:inst17|altpll:altpll_component|_clk0 {} altpll0:inst17|altpll:altpll_component|_clk0~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[7] {} } { 0.000ns 1.091ns 1.030ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCL_50 register CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|InitWF8731:InitWF8731_1\|I2CCtrl:I2CCtrl_1\|SCL register CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|InitWF8731:InitWF8731_1\|I2CCtrl:I2CCtrl_1\|SCL 391 ps " "Info: Minimum slack time is 391 ps for clock \"CLOCL_50\" between source register \"CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|InitWF8731:InitWF8731_1\|I2CCtrl:I2CCtrl_1\|SCL\" and destination register \"CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|InitWF8731:InitWF8731_1\|I2CCtrl:I2CCtrl_1\|SCL\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|InitWF8731:InitWF8731_1\|I2CCtrl:I2CCtrl_1\|SCL 1 REG LCFF_X21_Y16_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 3; REG Node = 'CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|InitWF8731:InitWF8731_1\|I2CCtrl:I2CCtrl_1\|SCL'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL } "NODE_NAME" } } { "CodecInterface/I2CCtrl.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/I2CCtrl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|InitWF8731:InitWF8731_1\|I2CCtrl:I2CCtrl_1\|SCL~2 2 COMB LCCOMB_X21_Y16_N28 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X21_Y16_N28; Fanout = 1; COMB Node = 'CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|InitWF8731:InitWF8731_1\|I2CCtrl:I2CCtrl_1\|SCL~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL~2 } "NODE_NAME" } } { "CodecInterface/I2CCtrl.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/I2CCtrl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|InitWF8731:InitWF8731_1\|I2CCtrl:I2CCtrl_1\|SCL 3 REG LCFF_X21_Y16_N29 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 3; REG Node = 'CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|InitWF8731:InitWF8731_1\|I2CCtrl:I2CCtrl_1\|SCL'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL~2 CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL } "NODE_NAME" } } { "CodecInterface/I2CCtrl.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/I2CCtrl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL~2 CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL~2 {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCL_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCL_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCL_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCL_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCL_50 destination 2.685 ns + Longest register " "Info: + Longest clock path from clock \"CLOCL_50\" to destination register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCL_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCL_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCL_50 } "NODE_NAME" } } { "AMVE_TopLevel.bdf" "" { Schematic "C:/altera/91/quartus/AMVE_TopLevelNew/AMVE_TopLevel.bdf" { { 208 0 168 224 "CLOCL_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCL_50~clkctrl 2 COMB CLKCTRL_G2 2361 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2361; COMB Node = 'CLOCL_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCL_50 CLOCL_50~clkctrl } "NODE_NAME" } } { "AMVE_TopLevel.bdf" "" { Schematic "C:/altera/91/quartus/AMVE_TopLevelNew/AMVE_TopLevel.bdf" { { 208 0 168 224 "CLOCL_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|InitWF8731:InitWF8731_1\|I2CCtrl:I2CCtrl_1\|SCL 3 REG LCFF_X21_Y16_N29 3 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 3; REG Node = 'CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|InitWF8731:InitWF8731_1\|I2CCtrl:I2CCtrl_1\|SCL'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLOCL_50~clkctrl CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL } "NODE_NAME" } } { "CodecInterface/I2CCtrl.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/I2CCtrl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCL_50 source 2.685 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCL_50\" to source register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCL_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCL_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCL_50 } "NODE_NAME" } } { "AMVE_TopLevel.bdf" "" { Schematic "C:/altera/91/quartus/AMVE_TopLevelNew/AMVE_TopLevel.bdf" { { 208 0 168 224 "CLOCL_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCL_50~clkctrl 2 COMB CLKCTRL_G2 2361 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2361; COMB Node = 'CLOCL_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCL_50 CLOCL_50~clkctrl } "NODE_NAME" } } { "AMVE_TopLevel.bdf" "" { Schematic "C:/altera/91/quartus/AMVE_TopLevelNew/AMVE_TopLevel.bdf" { { 208 0 168 224 "CLOCL_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|InitWF8731:InitWF8731_1\|I2CCtrl:I2CCtrl_1\|SCL 3 REG LCFF_X21_Y16_N29 3 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 3; REG Node = 'CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|InitWF8731:InitWF8731_1\|I2CCtrl:I2CCtrl_1\|SCL'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLOCL_50~clkctrl CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL } "NODE_NAME" } } { "CodecInterface/I2CCtrl.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/I2CCtrl.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "CodecInterface/I2CCtrl.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/I2CCtrl.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "CodecInterface/I2CCtrl.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/I2CCtrl.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL~2 CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL~2 {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|InitWF8731:InitWF8731_1|I2CCtrl:I2CCtrl_1|SCL {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[12\] AUD_DACLRCK CLOCL_50 9.289 ns register " "Info: tsu for register \"CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[12\]\" (data pin = \"AUD_DACLRCK\", clock pin = \"CLOCL_50\") is 9.289 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.614 ns + Longest pin register " "Info: + Longest pin to register delay is 9.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLRCK 1 PIN PIN_C6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 4; PIN Node = 'AUD_DACLRCK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "AMVE_TopLevel.bdf" "" { Schematic "C:/altera/91/quartus/AMVE_TopLevelNew/AMVE_TopLevel.bdf" { { 320 96 264 336 "AUD_DACLRCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.760 ns) + CELL(0.275 ns) 6.895 ns CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[16\]~14 2 COMB LCCOMB_X14_Y20_N6 2 " "Info: 2: + IC(5.760 ns) + CELL(0.275 ns) = 6.895 ns; Loc. = LCCOMB_X14_Y20_N6; Fanout = 2; COMB Node = 'CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[16\]~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.035 ns" { AUD_DACLRCK CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[16]~14 } "NODE_NAME" } } { "CodecInterface/CodecInterface.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/CodecInterface.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.150 ns) 7.742 ns CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[22\]~15 3 COMB LCCOMB_X11_Y20_N0 21 " "Info: 3: + IC(0.697 ns) + CELL(0.150 ns) = 7.742 ns; Loc. = LCCOMB_X11_Y20_N0; Fanout = 21; COMB Node = 'CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[22\]~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[16]~14 CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[22]~15 } "NODE_NAME" } } { "CodecInterface/CodecInterface.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/CodecInterface.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.212 ns) + CELL(0.660 ns) 9.614 ns CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[12\] 4 REG LCFF_X16_Y22_N25 1 " "Info: 4: + IC(1.212 ns) + CELL(0.660 ns) = 9.614 ns; Loc. = LCFF_X16_Y22_N25; Fanout = 1; REG Node = 'CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.872 ns" { CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[22]~15 CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[12] } "NODE_NAME" } } { "CodecInterface/CodecInterface.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/CodecInterface.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.945 ns ( 20.23 % ) " "Info: Total cell delay = 1.945 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.669 ns ( 79.77 % ) " "Info: Total interconnect delay = 7.669 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.614 ns" { AUD_DACLRCK CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[16]~14 CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[22]~15 CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.614 ns" { AUD_DACLRCK {} AUD_DACLRCK~combout {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[16]~14 {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[22]~15 {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[12] {} } { 0.000ns 0.000ns 5.760ns 0.697ns 1.212ns } { 0.000ns 0.860ns 0.275ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "CodecInterface/CodecInterface.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/CodecInterface.vhd" 100 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCL_50 altpll0:inst17\|altpll:altpll_component\|_clk0 -2.358 ns - " "Info: - Offset between input clock \"CLOCL_50\" and output clock \"altpll0:inst17\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "AMVE_TopLevel.bdf" "" { Schematic "C:/altera/91/quartus/AMVE_TopLevelNew/AMVE_TopLevel.bdf" { { 208 0 168 224 "CLOCL_50" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst17\|altpll:altpll_component\|_clk0 destination 2.647 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst17\|altpll:altpll_component\|_clk0\" to destination register is 2.647 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst17\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst17\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altpll0:inst17|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst17\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 94; COMB Node = 'altpll0:inst17\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst17|altpll:altpll_component|_clk0 altpll0:inst17|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.647 ns CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[12\] 3 REG LCFF_X16_Y22_N25 1 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X16_Y22_N25; Fanout = 1; REG Node = 'CPU_System:inst\|CodecInterface_0:the_CodecInterface_0\|CodecInterface:codecinterface_0\|DacSrIn\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { altpll0:inst17|altpll:altpll_component|_clk0~clkctrl CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[12] } "NODE_NAME" } } { "CodecInterface/CodecInterface.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/CodecInterface/CodecInterface.vhd" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.110 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.110 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { altpll0:inst17|altpll:altpll_component|_clk0 altpll0:inst17|altpll:altpll_component|_clk0~clkctrl CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { altpll0:inst17|altpll:altpll_component|_clk0 {} altpll0:inst17|altpll:altpll_component|_clk0~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[12] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.614 ns" { AUD_DACLRCK CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[16]~14 CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[22]~15 CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.614 ns" { AUD_DACLRCK {} AUD_DACLRCK~combout {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[16]~14 {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[22]~15 {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[12] {} } { 0.000ns 0.000ns 5.760ns 0.697ns 1.212ns } { 0.000ns 0.860ns 0.275ns 0.150ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.647 ns" { altpll0:inst17|altpll:altpll_component|_clk0 altpll0:inst17|altpll:altpll_component|_clk0~clkctrl CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.647 ns" { altpll0:inst17|altpll:altpll_component|_clk0 {} altpll0:inst17|altpll:altpll_component|_clk0~clkctrl {} CPU_System:inst|CodecInterface_0:the_CodecInterface_0|CodecInterface:codecinterface_0|DacSrIn[12] {} } { 0.000ns 1.091ns 1.019ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCL_50 LCD_EN CPU_System:inst\|cpu_0:the_cpu_0\|M_alu_result\[10\] 13.151 ns register " "Info: tco from clock \"CLOCL_50\" to destination pin \"LCD_EN\" through register \"CPU_System:inst\|cpu_0:the_cpu_0\|M_alu_result\[10\]\" is 13.151 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCL_50 source 2.687 ns + Longest register " "Info: + Longest clock path from clock \"CLOCL_50\" to source register is 2.687 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCL_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLOCL_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCL_50 } "NODE_NAME" } } { "AMVE_TopLevel.bdf" "" { Schematic "C:/altera/91/quartus/AMVE_TopLevelNew/AMVE_TopLevel.bdf" { { 208 0 168 224 "CLOCL_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCL_50~clkctrl 2 COMB CLKCTRL_G2 2361 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 2361; COMB Node = 'CLOCL_50~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCL_50 CLOCL_50~clkctrl } "NODE_NAME" } } { "AMVE_TopLevel.bdf" "" { Schematic "C:/altera/91/quartus/AMVE_TopLevelNew/AMVE_TopLevel.bdf" { { 208 0 168 224 "CLOCL_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.687 ns CPU_System:inst\|cpu_0:the_cpu_0\|M_alu_result\[10\] 3 REG LCFF_X30_Y23_N23 34 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.687 ns; Loc. = LCFF_X30_Y23_N23; Fanout = 34; REG Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|M_alu_result\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[10] } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 6998 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.16 % ) " "Info: Total cell delay = 1.536 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.151 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.151 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[10] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 6998 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.214 ns + Longest register pin " "Info: + Longest register to pin delay is 10.214 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CPU_System:inst\|cpu_0:the_cpu_0\|M_alu_result\[10\] 1 REG LCFF_X30_Y23_N23 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y23_N23; Fanout = 34; REG Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|M_alu_result\[10\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[10] } "NODE_NAME" } } { "cpu_0.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0.vhd" 6998 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.507 ns) + CELL(0.275 ns) 0.782 ns CPU_System:inst\|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1\|cpu_0_data_master_requests_timer_timestamp_s1~0 2 COMB LCCOMB_X30_Y23_N6 1 " "Info: 2: + IC(0.507 ns) + CELL(0.275 ns) = 0.782 ns; Loc. = LCCOMB_X30_Y23_N6; Fanout = 1; COMB Node = 'CPU_System:inst\|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1\|cpu_0_data_master_requests_timer_timestamp_s1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[10] CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~0 } "NODE_NAME" } } { "cpu_system.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_system.vhd" 3844 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.406 ns) 1.451 ns CPU_System:inst\|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1\|cpu_0_data_master_requests_timer_timestamp_s1~1 3 COMB LCCOMB_X30_Y23_N4 11 " "Info: 3: + IC(0.263 ns) + CELL(0.406 ns) = 1.451 ns; Loc. = LCCOMB_X30_Y23_N4; Fanout = 11; COMB Node = 'CPU_System:inst\|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1\|cpu_0_data_master_requests_timer_timestamp_s1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~0 CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~1 } "NODE_NAME" } } { "cpu_system.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_system.vhd" 3844 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.150 ns) 2.920 ns CPU_System:inst\|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1\|cpu_0_data_master_requests_timer_timestamp_s1~2 4 COMB LCCOMB_X25_Y24_N24 10 " "Info: 4: + IC(1.319 ns) + CELL(0.150 ns) = 2.920 ns; Loc. = LCCOMB_X25_Y24_N24; Fanout = 10; COMB Node = 'CPU_System:inst\|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1\|cpu_0_data_master_requests_timer_timestamp_s1~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.469 ns" { CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~1 CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~2 } "NODE_NAME" } } { "cpu_system.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_system.vhd" 3844 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.393 ns) 3.850 ns CPU_System:inst\|lcd_control_slave_arbitrator:the_lcd_control_slave\|cpu_0_data_master_granted_lcd_control_slave~0 5 COMB LCCOMB_X24_Y24_N16 14 " "Info: 5: + IC(0.537 ns) + CELL(0.393 ns) = 3.850 ns; Loc. = LCCOMB_X24_Y24_N16; Fanout = 14; COMB Node = 'CPU_System:inst\|lcd_control_slave_arbitrator:the_lcd_control_slave\|cpu_0_data_master_granted_lcd_control_slave~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~2 CPU_System:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_0_data_master_granted_lcd_control_slave~0 } "NODE_NAME" } } { "cpu_system.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_system.vhd" 1929 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.275 ns) 5.208 ns CPU_System:inst\|lcd:the_lcd\|LCD_E~2 6 COMB LCCOMB_X27_Y27_N16 1 " "Info: 6: + IC(1.083 ns) + CELL(0.275 ns) = 5.208 ns; Loc. = LCCOMB_X27_Y27_N16; Fanout = 1; COMB Node = 'CPU_System:inst\|lcd:the_lcd\|LCD_E~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { CPU_System:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_0_data_master_granted_lcd_control_slave~0 CPU_System:inst|lcd:the_lcd|LCD_E~2 } "NODE_NAME" } } { "lcd.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/lcd.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.374 ns) + CELL(2.632 ns) 10.214 ns LCD_EN 7 PIN PIN_K3 0 " "Info: 7: + IC(2.374 ns) + CELL(2.632 ns) = 10.214 ns; Loc. = PIN_K3; Fanout = 0; PIN Node = 'LCD_EN'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.006 ns" { CPU_System:inst|lcd:the_lcd|LCD_E~2 LCD_EN } "NODE_NAME" } } { "AMVE_TopLevel.bdf" "" { Schematic "C:/altera/91/quartus/AMVE_TopLevelNew/AMVE_TopLevel.bdf" { { 400 896 1072 416 "LCD_EN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.131 ns ( 40.44 % ) " "Info: Total cell delay = 4.131 ns ( 40.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.083 ns ( 59.56 % ) " "Info: Total interconnect delay = 6.083 ns ( 59.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.214 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[10] CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~0 CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~1 CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~2 CPU_System:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_0_data_master_granted_lcd_control_slave~0 CPU_System:inst|lcd:the_lcd|LCD_E~2 LCD_EN } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.214 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[10] {} CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~0 {} CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~1 {} CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~2 {} CPU_System:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_0_data_master_granted_lcd_control_slave~0 {} CPU_System:inst|lcd:the_lcd|LCD_E~2 {} LCD_EN {} } { 0.000ns 0.507ns 0.263ns 1.319ns 0.537ns 1.083ns 2.374ns } { 0.000ns 0.275ns 0.406ns 0.150ns 0.393ns 0.275ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.687 ns" { CLOCL_50 CLOCL_50~clkctrl CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[10] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.687 ns" { CLOCL_50 {} CLOCL_50~combout {} CLOCL_50~clkctrl {} CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[10] {} } { 0.000ns 0.000ns 0.118ns 1.033ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "10.214 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[10] CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~0 CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~1 CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~2 CPU_System:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_0_data_master_granted_lcd_control_slave~0 CPU_System:inst|lcd:the_lcd|LCD_E~2 LCD_EN } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "10.214 ns" { CPU_System:inst|cpu_0:the_cpu_0|M_alu_result[10] {} CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~0 {} CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~1 {} CPU_System:inst|timer_timestamp_s1_arbitrator:the_timer_timestamp_s1|cpu_0_data_master_requests_timer_timestamp_s1~2 {} CPU_System:inst|lcd_control_slave_arbitrator:the_lcd_control_slave|cpu_0_data_master_granted_lcd_control_slave~0 {} CPU_System:inst|lcd:the_lcd|LCD_E~2 {} LCD_EN {} } { 0.000ns 0.507ns 0.263ns 1.319ns 0.537ns 1.083ns 2.374ns } { 0.000ns 0.275ns 0.406ns 0.150ns 0.393ns 0.275ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CPU_System:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[31\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 2.270 ns register " "Info: th for register \"CPU_System:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[31\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 2.270 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.446 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.446 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G0 158 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G0; Fanout = 158; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 4.446 ns CPU_System:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[31\] 3 REG LCFF_X22_Y20_N31 3 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 4.446 ns; Loc. = LCFF_X22_Y20_N31; Fanout = 3; REG Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { altera_internal_jtag~TCKUTAPclkctrl CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[31] } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0_jtag_debug_module_tck.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.08 % ) " "Info: Total cell delay = 0.537 ns ( 12.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.909 ns ( 87.92 % ) " "Info: Total interconnect delay = 3.909 ns ( 87.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.446 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.446 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[31] {} } { 0.000ns 2.874ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0_jtag_debug_module_tck.vhd" 93 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.442 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y19_N0 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 16; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.208 ns) + CELL(0.150 ns) 2.358 ns CPU_System:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[31\]~2 2 COMB LCCOMB_X22_Y20_N30 1 " "Info: 2: + IC(2.208 ns) + CELL(0.150 ns) = 2.358 ns; Loc. = LCCOMB_X22_Y20_N30; Fanout = 1; COMB Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[31\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.358 ns" { altera_internal_jtag~TDIUTAP CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[31]~2 } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0_jtag_debug_module_tck.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.442 ns CPU_System:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[31\] 3 REG LCFF_X22_Y20_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.442 ns; Loc. = LCFF_X22_Y20_N31; Fanout = 3; REG Node = 'CPU_System:inst\|cpu_0:the_cpu_0\|cpu_0_nios2_oci:the_cpu_0_nios2_oci\|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper\|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck\|internal_sr\[31\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[31]~2 CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[31] } "NODE_NAME" } } { "cpu_0_jtag_debug_module_tck.vhd" "" { Text "C:/altera/91/quartus/AMVE_TopLevelNew/cpu_0_jtag_debug_module_tck.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 9.58 % ) " "Info: Total cell delay = 0.234 ns ( 9.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.208 ns ( 90.42 % ) " "Info: Total interconnect delay = 2.208 ns ( 90.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.442 ns" { altera_internal_jtag~TDIUTAP CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[31]~2 CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.442 ns" { altera_internal_jtag~TDIUTAP {} CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[31]~2 {} CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[31] {} } { 0.000ns 2.208ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.446 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.446 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[31] {} } { 0.000ns 2.874ns 1.035ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.442 ns" { altera_internal_jtag~TDIUTAP CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[31]~2 CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[31] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.442 ns" { altera_internal_jtag~TDIUTAP {} CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[31]~2 {} CPU_System:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[31] {} } { 0.000ns 2.208ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_INVALID_ASSIGNMENTS_FOUND" "" "Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details" {  } {  } 0 0 "Found invalid timing assignments -- see Ignored Timing Assignments report for details" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 15 20:45:28 2010 " "Info: Processing ended: Mon Nov 15 20:45:28 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
