module mux_4pri(
    input a,b,c,d,sel_a,sel_b,sel_c,
    output reg y
    );
always@(a or b or c or d or sel_a or sel_b or sel_c)
begin
    if (sel_a==1) y=a;
    else if (sel_b==0) y=b;
    else if (sel_c==1) y=c;
    else y=d;
end
endmodule
