INFO: [VRFC 10-163] Analyzing VHDL file "/home/anto/Scrivania/P-ASDi/Esercizio1/Esercizio1.srcs/sim_1/new/rete_16_4_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rete_16_4_tb'
