{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 24 15:50:06 2018 " "Info: Processing started: Wed Jan 24 15:50:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vhdl -c vhdl " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vhdl -c vhdl" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_flipflop-a_rs_flipflop " "Info: Found design unit 1: rs_flipflop-a_rs_flipflop" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_counter-ar_my_counter " "Info: Found design unit 2: my_counter-ar_my_counter" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 my_counter " "Info: Found entity 1: my_counter" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 rs_flipflop " "Info: Found entity 2: rs_flipflop" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 17 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "my_counter " "Info: Elaborating entity \"my_counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segm_o1 vhdl.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at vhdl.vhd(12): used implicit default value for signal \"segm_o1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segm_o2 vhdl.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at vhdl.vhd(13): used implicit default value for signal \"segm_o2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "segm1 vhdl.vhd(64) " "Warning (10036): Verilog HDL or VHDL warning at vhdl.vhd(64): object \"segm1\" assigned a value but never read" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "segm2 vhdl.vhd(65) " "Warning (10036): Verilog HDL or VHDL warning at vhdl.vhd(65): object \"segm2\" assigned a value but never read" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_flipflop rs_flipflop:rs1 " "Info: Elaborating entity \"rs_flipflop\" for hierarchy \"rs_flipflop:rs1\"" {  } { { "vhdl.vhd" "rs1" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q vhdl.vhd(26) " "Warning (10492): VHDL Process Statement warning at vhdl.vhd(26): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q vhdl.vhd(27) " "Warning (10492): VHDL Process Statement warning at vhdl.vhd(27): signal \"q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o1\[0\] GND " "Warning (13410): Pin \"segm_o1\[0\]\" is stuck at GND" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o1\[1\] GND " "Warning (13410): Pin \"segm_o1\[1\]\" is stuck at GND" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o1\[2\] GND " "Warning (13410): Pin \"segm_o1\[2\]\" is stuck at GND" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o1\[3\] GND " "Warning (13410): Pin \"segm_o1\[3\]\" is stuck at GND" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o1\[4\] GND " "Warning (13410): Pin \"segm_o1\[4\]\" is stuck at GND" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o1\[5\] GND " "Warning (13410): Pin \"segm_o1\[5\]\" is stuck at GND" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o1\[6\] GND " "Warning (13410): Pin \"segm_o1\[6\]\" is stuck at GND" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o1\[7\] GND " "Warning (13410): Pin \"segm_o1\[7\]\" is stuck at GND" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o2\[0\] GND " "Warning (13410): Pin \"segm_o2\[0\]\" is stuck at GND" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o2\[1\] GND " "Warning (13410): Pin \"segm_o2\[1\]\" is stuck at GND" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o2\[2\] GND " "Warning (13410): Pin \"segm_o2\[2\]\" is stuck at GND" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o2\[3\] GND " "Warning (13410): Pin \"segm_o2\[3\]\" is stuck at GND" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o2\[4\] GND " "Warning (13410): Pin \"segm_o2\[4\]\" is stuck at GND" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o2\[5\] GND " "Warning (13410): Pin \"segm_o2\[5\]\" is stuck at GND" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o2\[6\] GND " "Warning (13410): Pin \"segm_o2\[6\]\" is stuck at GND" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "segm_o2\[7\] GND " "Warning (13410): Pin \"segm_o2\[7\]\" is stuck at GND" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "count_up " "Warning (15610): No output dependent on input pin \"count_up\"" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "count_down " "Warning (15610): No output dependent on input pin \"count_down\"" {  } { { "vhdl.vhd" "" { Text "C:/Users/User/Desktop/vhdl/vhdl.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Info: Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 24 15:50:08 2018 " "Info: Processing ended: Wed Jan 24 15:50:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
