// Seed: 1830455551
module module_0 (
    input wire id_0,
    input wor id_1,
    output wand id_2,
    output uwire id_3,
    input tri0 id_4,
    input wor id_5,
    output tri1 id_6,
    output tri1 id_7,
    input wor id_8,
    input tri0 id_9,
    output supply1 id_10,
    output tri0 id_11,
    output supply0 id_12,
    input uwire id_13
);
  wire id_15;
  supply1 id_16;
  supply0 id_17 = 1 < id_9;
  assign id_16 = id_0;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    output tri id_2,
    output wand id_3,
    input tri id_4,
    output tri0 id_5,
    output supply0 id_6,
    output tri id_7,
    input wire id_8,
    output supply1 id_9,
    input supply1 id_10,
    output wor id_11,
    output wor id_12
    , id_20,
    input uwire id_13,
    output wor id_14,
    input tri1 id_15,
    input supply1 id_16,
    output tri0 id_17,
    output uwire id_18
);
  wire id_21;
  module_0(
      id_16, id_15, id_7, id_5, id_4, id_8, id_14, id_18, id_15, id_16, id_12, id_12, id_9, id_4
  );
endmodule
