Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot OTTER_tb_behav xil_defaultlib.OTTER_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'alu_srcA' [C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/OTTER_MCU.sv:294]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'alu_srcB' [C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/OTTER_MCU.sv:295]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'pcSource' [C:/Users/Ray/CalPoly/2023/CPE333/Lab2/src/OTTER_MCU.sv:320]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.mux_2bit_sel
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.CU_DCDR
Compiling module xil_defaultlib.IMMED_GEN
Compiling module xil_defaultlib.BRANCH_COND_GEN
Compiling module xil_defaultlib.BRANCH_ADDR_GEN
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.OTTER_MCU
Compiling module xil_defaultlib.BCD
Compiling module xil_defaultlib.CathodeDriver
Compiling module xil_defaultlib.SevSegDisp
Compiling module xil_defaultlib.debounce_one_shot
Compiling module xil_defaultlib.OTTER_Wrapper
Compiling module xil_defaultlib.OTTER_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot OTTER_tb_behav
