#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Nov 27 23:06:08 2016
# Process ID: 7544
# Log file: C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.xdc] for cell 'design_1_i/hier_bram_0/axi_cdma_0/U0'
Finished Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_0/design_1_axi_cdma_0_0.xdc] for cell 'design_1_i/hier_bram_0/axi_cdma_0/U0'
Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0_board.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Finished Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_processing_system7_0_100M_0/design_1_rst_processing_system7_0_100M_0.xdc] for cell 'design_1_i/rst_processing_system7_0_100M'
Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_2/design_1_axi_cdma_0_2.xdc] for cell 'design_1_i/hier_bram_1/axi_cdma_0/U0'
Finished Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_2/design_1_axi_cdma_0_2.xdc] for cell 'design_1_i/hier_bram_1/axi_cdma_0/U0'
Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_3/design_1_axi_cdma_0_3.xdc] for cell 'design_1_i/hier_bram_2/axi_cdma_0/U0'
Finished Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_cdma_0_3/design_1_axi_cdma_0_3.xdc] for cell 'design_1_i/hier_bram_2/axi_cdma_0/U0'
Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/hier_bram_0/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/hier_bram_0/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/hier_bram_0/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0_1/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/hier_bram_0/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/hier_bram_1/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/hier_bram_1/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/hier_bram_1/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/hier_bram_1/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2_1/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/hier_bram_2/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_2_1/design_1_auto_ds_2_clocks.xdc] for cell 'design_1_i/hier_bram_2/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/hier_bram_2/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_us_2/design_1_auto_us_2_clocks.xdc] for cell 'design_1_i/hier_bram_2/axi_mem_intercon/s00_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 42 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 3 instances

link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 578.250 ; gain = 362.090
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -120 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.653 . Memory (MB): peak = 583.012 ; gain = 1.766
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 101e697d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1048.809 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 212 cells.
Phase 2 Constant Propagation | Checksum: 230cdef26

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1048.809 ; gain = 0.000

Phase 3 Sweep
WARNING: [Opt 31-6] Deleting driverless net: design_1_i/obj_detector_0/inst/grp_obj_detector_convolve_fu_26/obj_detector_fadd_32ns_32ns_32_5_full_dsp_U0/obj_detector_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/ZERO_14_DET.ZERO_DET/CARRY_OUT.
INFO: [Opt 31-12] Eliminated 1993 unconnected nets.
INFO: [Opt 31-11] Eliminated 1315 unconnected cells.
Phase 3 Sweep | Checksum: 1963d806d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1048.809 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1048.809 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1963d806d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1048.809 ; gain = 0.000
Implement Debug Cores | Checksum: 1cb070f06
Logic Optimization | Checksum: 1cb070f06

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 1963d806d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.148 . Memory (MB): peak = 1107.344 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1963d806d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1107.344 ; gain = 58.535
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:57 . Memory (MB): peak = 1107.344 ; gain = 529.094
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.989 . Memory (MB): peak = 1107.344 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1107.344 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1107.344 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -120 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1159957bc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.520 . Memory (MB): peak = 1107.344 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 1107.344 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1107.344 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 4589089f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1107.344 ; gain = 0.000
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 4589089f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1107.344 ; gain = 0.000

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 4589089f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1107.344 ; gain = 0.000

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: da62e959

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1107.344 ; gain = 0.000
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e5bf5289

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1107.344 ; gain = 0.000

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 11fee4c9c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1107.344 ; gain = 0.000
Phase 2.2.1 Place Init Design | Checksum: 1be547b21

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1162.945 ; gain = 55.602
Phase 2.2 Build Placer Netlist Model | Checksum: 1be547b21

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1162.945 ; gain = 55.602

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 1be547b21

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1162.945 ; gain = 55.602
Phase 2.3 Constrain Clocks/Macros | Checksum: 1be547b21

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1162.945 ; gain = 55.602
Phase 2 Placer Initialization | Checksum: 1be547b21

Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1162.945 ; gain = 55.602

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 169be1731

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1188.297 ; gain = 80.953

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 169be1731

Time (s): cpu = 00:01:02 ; elapsed = 00:00:45 . Memory (MB): peak = 1188.297 ; gain = 80.953

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 12a96acdd

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1188.297 ; gain = 80.953

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 189670928

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1188.297 ; gain = 80.953

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 189670928

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1188.297 ; gain = 80.953

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1436cdcce

Time (s): cpu = 00:01:16 ; elapsed = 00:00:54 . Memory (MB): peak = 1188.297 ; gain = 80.953

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 17563eab1

Time (s): cpu = 00:01:16 ; elapsed = 00:00:54 . Memory (MB): peak = 1188.297 ; gain = 80.953

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 13f65dd69

Time (s): cpu = 00:01:24 ; elapsed = 00:01:02 . Memory (MB): peak = 1188.297 ; gain = 80.953
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 13f65dd69

Time (s): cpu = 00:01:24 ; elapsed = 00:01:02 . Memory (MB): peak = 1188.297 ; gain = 80.953

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 13f65dd69

Time (s): cpu = 00:01:24 ; elapsed = 00:01:02 . Memory (MB): peak = 1188.297 ; gain = 80.953

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 13f65dd69

Time (s): cpu = 00:01:25 ; elapsed = 00:01:02 . Memory (MB): peak = 1188.297 ; gain = 80.953
Phase 4.6 Small Shape Detail Placement | Checksum: 13f65dd69

Time (s): cpu = 00:01:25 ; elapsed = 00:01:03 . Memory (MB): peak = 1188.297 ; gain = 80.953

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 13f65dd69

Time (s): cpu = 00:01:26 ; elapsed = 00:01:04 . Memory (MB): peak = 1188.297 ; gain = 80.953
Phase 4 Detail Placement | Checksum: 13f65dd69

Time (s): cpu = 00:01:26 ; elapsed = 00:01:04 . Memory (MB): peak = 1188.297 ; gain = 80.953

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1925626a4

Time (s): cpu = 00:01:26 ; elapsed = 00:01:04 . Memory (MB): peak = 1188.297 ; gain = 80.953

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 1925626a4

Time (s): cpu = 00:01:26 ; elapsed = 00:01:04 . Memory (MB): peak = 1188.297 ; gain = 80.953

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 179377406

Time (s): cpu = 00:01:35 ; elapsed = 00:01:10 . Memory (MB): peak = 1188.297 ; gain = 80.953
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.532. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 179377406

Time (s): cpu = 00:01:35 ; elapsed = 00:01:10 . Memory (MB): peak = 1188.297 ; gain = 80.953
Phase 5.2.2 Post Placement Optimization | Checksum: 179377406

Time (s): cpu = 00:01:35 ; elapsed = 00:01:10 . Memory (MB): peak = 1188.297 ; gain = 80.953
Phase 5.2 Post Commit Optimization | Checksum: 179377406

Time (s): cpu = 00:01:35 ; elapsed = 00:01:10 . Memory (MB): peak = 1188.297 ; gain = 80.953

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 179377406

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 1188.297 ; gain = 80.953

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 179377406

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 1188.297 ; gain = 80.953

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 179377406

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 1188.297 ; gain = 80.953
Phase 5.5 Placer Reporting | Checksum: 179377406

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 1188.297 ; gain = 80.953

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 1339fedb1

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 1188.297 ; gain = 80.953
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 1339fedb1

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 1188.297 ; gain = 80.953
Ending Placer Task | Checksum: 130d68d60

Time (s): cpu = 00:01:36 ; elapsed = 00:01:10 . Memory (MB): peak = 1188.297 ; gain = 80.953
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:21 . Memory (MB): peak = 1188.297 ; gain = 80.953
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1188.297 ; gain = 0.000
WARNING: [Runs 36-115] Could not delete directory 'C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.runs/impl_1/.Xil/Vivado-7544-DESKTOP-GKODPFB/dcp'.
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 1188.297 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1188.297 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.660 . Memory (MB): peak = 1188.297 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1188.297 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2016.07' and will expire in -120 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are:  FIXED_IO_mio[53] of IOStandard LVCMOS18; FIXED_IO_mio[52] of IOStandard LVCMOS18; FIXED_IO_mio[51] of IOStandard LVCMOS18; FIXED_IO_mio[50] of IOStandard LVCMOS18; FIXED_IO_mio[49] of IOStandard LVCMOS18; FIXED_IO_mio[48] of IOStandard LVCMOS18; FIXED_IO_mio[47] of IOStandard LVCMOS18; FIXED_IO_mio[46] of IOStandard LVCMOS18; FIXED_IO_mio[45] of IOStandard LVCMOS18; FIXED_IO_mio[44] of IOStandard LVCMOS18; FIXED_IO_mio[43] of IOStandard LVCMOS18; FIXED_IO_mio[42] of IOStandard LVCMOS18; FIXED_IO_mio[41] of IOStandard LVCMOS18; FIXED_IO_mio[40] of IOStandard LVCMOS18; FIXED_IO_mio[39] of IOStandard LVCMOS18; FIXED_IO_mio[38] of IOStandard LVCMOS18; FIXED_IO_mio[37] of IOStandard LVCMOS18; FIXED_IO_mio[36] of IOStandard LVCMOS18; FIXED_IO_mio[35] of IOStandard LVCMOS18; FIXED_IO_mio[34] of IOStandard LVCMOS18; FIXED_IO_mio[33] of IOStandard LVCMOS18; FIXED_IO_mio[32] of IOStandard LVCMOS18; FIXED_IO_mio[31] of IOStandard LVCMOS18; FIXED_IO_mio[30] of IOStandard LVCMOS18; FIXED_IO_mio[29] of IOStandard LVCMOS18; FIXED_IO_mio[28] of IOStandard LVCMOS18; FIXED_IO_mio[27] of IOStandard LVCMOS18; FIXED_IO_mio[26] of IOStandard LVCMOS18; FIXED_IO_mio[25] of IOStandard LVCMOS18; FIXED_IO_mio[24] of IOStandard LVCMOS18; FIXED_IO_mio[23] of IOStandard LVCMOS18; FIXED_IO_mio[22] of IOStandard LVCMOS18; FIXED_IO_mio[21] of IOStandard LVCMOS18; FIXED_IO_mio[20] of IOStandard LVCMOS18; FIXED_IO_mio[19] of IOStandard LVCMOS18; FIXED_IO_mio[18] of IOStandard LVCMOS18; FIXED_IO_mio[17] of IOStandard LVCMOS18; FIXED_IO_mio[16] of IOStandard LVCMOS18; FIXED_IO_mio[15] of IOStandard LVCMOS33; FIXED_IO_mio[14] of IOStandard LVCMOS33; FIXED_IO_mio[13] of IOStandard LVCMOS33; FIXED_IO_mio[12] of IOStandard LVCMOS33; FIXED_IO_mio[11] of IOStandard LVCMOS33; FIXED_IO_mio[10] of IOStandard LVCMOS33; FIXED_IO_mio[9] of IOStandard LVCMOS33; FIXED_IO_mio[8] of IOStandard LVCMOS33; FIXED_IO_mio[7] of IOStandard LVCMOS33; FIXED_IO_mio[6] of IOStandard LVCMOS33; FIXED_IO_mio[5] of IOStandard LVCMOS33; FIXED_IO_mio[4] of IOStandard LVCMOS33; FIXED_IO_mio[3] of IOStandard LVCMOS33; FIXED_IO_mio[2] of IOStandard LVCMOS33; FIXED_IO_mio[1] of IOStandard LVCMOS33; FIXED_IO_mio[0] of IOStandard LVCMOS33;
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f7dda38e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 1232.871 ; gain = 44.574

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f7dda38e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1235.484 ; gain = 47.188

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f7dda38e

Time (s): cpu = 00:00:53 ; elapsed = 00:00:45 . Memory (MB): peak = 1243.699 ; gain = 55.402
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b09bc4d7

Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 1280.777 ; gain = 92.480
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.534  | TNS=0.000  | WHS=-0.223 | THS=-308.317|

Phase 2 Router Initialization | Checksum: 16fbcd843

Time (s): cpu = 00:01:15 ; elapsed = 00:00:58 . Memory (MB): peak = 1292.602 ; gain = 104.305

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 125f6088a

Time (s): cpu = 00:01:20 ; elapsed = 00:01:01 . Memory (MB): peak = 1292.602 ; gain = 104.305

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2369
 Number of Nodes with overlaps = 283
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 27e496918

Time (s): cpu = 00:01:43 ; elapsed = 00:01:14 . Memory (MB): peak = 1292.602 ; gain = 104.305
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.199  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 217a8cb14

Time (s): cpu = 00:01:44 ; elapsed = 00:01:14 . Memory (MB): peak = 1292.602 ; gain = 104.305

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 14dc6bb23

Time (s): cpu = 00:01:47 ; elapsed = 00:01:17 . Memory (MB): peak = 1292.602 ; gain = 104.305
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.395  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b9cca912

Time (s): cpu = 00:01:47 ; elapsed = 00:01:18 . Memory (MB): peak = 1292.602 ; gain = 104.305
Phase 4 Rip-up And Reroute | Checksum: 1b9cca912

Time (s): cpu = 00:01:47 ; elapsed = 00:01:18 . Memory (MB): peak = 1292.602 ; gain = 104.305

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: ef6bb88e

Time (s): cpu = 00:01:49 ; elapsed = 00:01:19 . Memory (MB): peak = 1292.602 ; gain = 104.305
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.510  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: ef6bb88e

Time (s): cpu = 00:01:49 ; elapsed = 00:01:19 . Memory (MB): peak = 1292.602 ; gain = 104.305

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ef6bb88e

Time (s): cpu = 00:01:49 ; elapsed = 00:01:19 . Memory (MB): peak = 1292.602 ; gain = 104.305
Phase 5 Delay and Skew Optimization | Checksum: ef6bb88e

Time (s): cpu = 00:01:49 ; elapsed = 00:01:19 . Memory (MB): peak = 1292.602 ; gain = 104.305

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 1d1f2e63d

Time (s): cpu = 00:01:53 ; elapsed = 00:01:21 . Memory (MB): peak = 1292.602 ; gain = 104.305
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.510  | TNS=0.000  | WHS=0.023  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 185dbf222

Time (s): cpu = 00:01:53 ; elapsed = 00:01:21 . Memory (MB): peak = 1292.602 ; gain = 104.305

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.63048 %
  Global Horizontal Routing Utilization  = 4.67301 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 193ba327d

Time (s): cpu = 00:01:53 ; elapsed = 00:01:21 . Memory (MB): peak = 1292.602 ; gain = 104.305

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 193ba327d

Time (s): cpu = 00:01:53 ; elapsed = 00:01:21 . Memory (MB): peak = 1292.602 ; gain = 104.305

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2392b1104

Time (s): cpu = 00:01:55 ; elapsed = 00:01:23 . Memory (MB): peak = 1292.602 ; gain = 104.305

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.510  | TNS=0.000  | WHS=0.023  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2392b1104

Time (s): cpu = 00:01:55 ; elapsed = 00:01:23 . Memory (MB): peak = 1292.602 ; gain = 104.305
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:55 ; elapsed = 00:01:23 . Memory (MB): peak = 1292.602 ; gain = 104.305

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:59 ; elapsed = 00:01:29 . Memory (MB): peak = 1292.602 ; gain = 104.305
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.602 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.602 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/sunny/Google_Drive/CMU/Courses/CMU/18643/vivado_projects/H05-lab3/project_1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1293.664 ; gain = 1.063
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1293.664 ; gain = 0.000
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1312.035 ; gain = 18.371
INFO: [Common 17-206] Exiting Vivado at Sun Nov 27 23:11:42 2016...
