#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001683a9e0750 .scope module, "test_bench" "test_bench" 2 1;
 .timescale 0 0;
v000001683aa47200_0 .var "clock", 0 0;
S_000001683a9c8840 .scope module, "boot" "start" 2 4, 3 1 0, S_000001683a9e0750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
P_000001683a9eade0 .param/l "A_in" 0 3 8, +C4<00000000000000000000000000001010>;
P_000001683a9eae18 .param/l "A_out" 0 3 9, +C4<00000000000000000000000000001110>;
P_000001683a9eae50 .param/l "B_in" 0 3 8, +C4<00000000000000000000000000001011>;
P_000001683a9eae88 .param/l "B_out" 0 3 9, +C4<00000000000000000000000000001111>;
P_000001683a9eaec0 .param/l "C_in" 0 3 8, +C4<00000000000000000000000000001100>;
P_000001683a9eaef8 .param/l "C_out" 0 3 9, +C4<00000000000000000000000000010000>;
P_000001683a9eaf30 .param/l "D_in" 0 3 8, +C4<00000000000000000000000000001101>;
P_000001683a9eaf68 .param/l "D_out" 0 3 9, +C4<00000000000000000000000000010001>;
P_000001683a9eafa0 .param/l "IR_in" 0 3 9, +C4<00000000000000000000000000010100>;
P_000001683a9eafd8 .param/l "IR_out" 0 3 9, +C4<00000000000000000000000000010101>;
P_000001683a9eb010 .param/l "MAR_in" 0 3 9, +C4<00000000000000000000000000010010>;
P_000001683a9eb048 .param/l "MBR_out" 0 3 9, +C4<00000000000000000000000000010011>;
P_000001683a9eb080 .param/l "N" 0 3 4, +C4<00000000000000000000000000000111>;
P_000001683a9eb0b8 .param/l "SZ" 0 3 4, +C4<00000000000000000000000000011000>;
P_000001683a9eb0f0 .param/l "WMFC" 0 3 7, +C4<00000000000000000000000000001000>;
P_000001683a9eb128 .param/l "add" 0 3 6, +C4<00000000000000000000000000000000>;
P_000001683a9eb160 .param/l "andd" 0 3 6, +C4<00000000000000000000000000000100>;
P_000001683a9eb198 .param/l "comp" 0 3 6, +C4<00000000000000000000000000000001>;
P_000001683a9eb1d0 .param/l "endd" 0 3 9, +C4<000000000000000000000000000010111>;
P_000001683a9eb208 .param/l "increment" 0 3 7, +C4<00000000000000000000000000000111>;
P_000001683a9eb240 .param/l "orr" 0 3 6, +C4<00000000000000000000000000000101>;
P_000001683a9eb278 .param/l "pN" 0 3 4, +C4<00000000000000000000000010000000>;
P_000001683a9eb2b0 .param/l "pc_out" 0 3 7, +C4<00000000000000000000000000000110>;
P_000001683a9eb2e8 .param/l "rnw" 0 3 7, +C4<00000000000000000000000000001001>;
P_000001683a9eb320 .param/l "select_decoder" 0 3 9, +C4<00000000000000000000000000010110>;
P_000001683a9eb358 .param/l "sub" 0 3 6, +C4<00000000000000000000000000000010>;
P_000001683a9eb390 .param/l "xorr" 0 3 6, +C4<00000000000000000000000000000011>;
v000001683aa40f80_0 .net "CS_bus", 23 0, v000001683aa41660_0;  1 drivers
v000001683aa41020_0 .net "MFC", 0 0, L_000001683a9dda90;  1 drivers
RS_000001683a9eb438 .resolv tri, L_000001683aa48740, L_000001683aa47c00, L_000001683aa478e0, L_000001683aa47f20, L_000001683a9dd9b0;
v000001683aa410c0_0 .net8 "bus", 7 0, RS_000001683a9eb438;  5 drivers
v000001683aa41160_0 .net "clk", 0 0, v000001683aa47200_0;  1 drivers
o000001683a9ec128 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001683aa41340_0 .net "ins", 7 0, o000001683a9ec128;  0 drivers
v000001683aa482e0_0 .net "out_A", 7 0, L_000001683a9dd940;  1 drivers
v000001683aa47840_0 .net "out_CAR", 6 0, v000001683aa404e0_0;  1 drivers
v000001683aa47b60_0 .net "out_IR", 7 0, L_000001683a9dd780;  1 drivers
v000001683aa470c0_0 .net "out_MAR", 7 0, L_000001683a9dd2b0;  1 drivers
v000001683aa46da0_0 .net "out_MBR", 7 0, L_000001683a9dd8d0;  1 drivers
v000001683aa47980_0 .net "out_NAG", 6 0, L_000001683aa48880;  1 drivers
v000001683aa48420_0 .net "out_dec", 6 0, L_000001683aa47ca0;  1 drivers
v000001683aa48100_0 .net "out_ram", 7 0, L_000001683a9dd400;  1 drivers
v000001683aa47e80_0 .net "out_store", 23 0, L_000001683aa489c0;  1 drivers
L_000001683aa46e40 .part v000001683aa41660_0, 7, 1;
L_000001683aa487e0 .part v000001683aa41660_0, 6, 1;
L_000001683aa47d40 .part v000001683aa41660_0, 18, 1;
L_000001683aa47160 .part v000001683aa41660_0, 19, 1;
L_000001683aa47a20 .part v000001683aa41660_0, 20, 1;
L_000001683aa47020 .part v000001683aa41660_0, 21, 1;
L_000001683aa47ac0 .part v000001683aa41660_0, 8, 1;
L_000001683aa46ee0 .part v000001683aa41660_0, 9, 1;
L_000001683aa46f80 .part v000001683aa41660_0, 23, 1;
L_000001683aa47340 .part v000001683aa41660_0, 22, 1;
L_000001683aa48560 .part v000001683aa41660_0, 10, 1;
L_000001683aa48600 .part v000001683aa41660_0, 14, 1;
S_000001683a9c89d0 .scope module, "A" "register_2" 3 33, 4 1 0, S_000001683a9c8840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
    .port_info 5 /OUTPUT 8 "value";
L_000001683a9dd940 .functor BUFZ 8, v000001683a9dc1a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001683a9dd000_0 .net "CLK", 0 0, v000001683aa47200_0;  alias, 1 drivers
o000001683a9eb408 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001683a9dc6a0_0 name=_ivl_0
v000001683a9dbb60_0 .net8 "ibus", 7 0, RS_000001683a9eb438;  alias, 5 drivers
v000001683a9dcb00_0 .net8 "obus", 7 0, RS_000001683a9eb438;  alias, 5 drivers
v000001683a9db840_0 .net "r_in", 0 0, L_000001683aa48560;  1 drivers
v000001683a9dcba0_0 .net "r_out", 0 0, L_000001683aa48600;  1 drivers
v000001683a9dc1a0_0 .var "val_out", 7 0;
v000001683a9dc2e0_0 .net "value", 7 0, L_000001683a9dd940;  alias, 1 drivers
E_000001683a9d9a60 .event posedge, v000001683a9dd000_0;
L_000001683aa47f20 .functor MUXZ 8, o000001683a9eb408, v000001683a9dc1a0_0, L_000001683aa48600, C4<>;
S_000001683a9c8b60 .scope module, "IR" "register_2" 3 24, 4 1 0, S_000001683a9c8840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
    .port_info 5 /OUTPUT 8 "value";
L_000001683a9dd780 .functor BUFZ 8, v000001683a9dcc40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001683a9db3e0_0 .net "CLK", 0 0, v000001683aa47200_0;  alias, 1 drivers
o000001683a9eb648 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001683a9dc380_0 name=_ivl_0
v000001683a9dcd80_0 .net8 "ibus", 7 0, RS_000001683a9eb438;  alias, 5 drivers
v000001683a9dc420_0 .net8 "obus", 7 0, RS_000001683a9eb438;  alias, 5 drivers
v000001683a9dbf20_0 .net "r_in", 0 0, L_000001683aa47a20;  1 drivers
v000001683a9db660_0 .net "r_out", 0 0, L_000001683aa47020;  1 drivers
v000001683a9dcc40_0 .var "val_out", 7 0;
v000001683a9db480_0 .net "value", 7 0, L_000001683a9dd780;  alias, 1 drivers
L_000001683aa478e0 .functor MUXZ 8, o000001683a9eb648, v000001683a9dcc40_0, L_000001683aa47020, C4<>;
S_000001683a9bc8f0 .scope module, "MAR" "register_2" 3 22, 4 1 0, S_000001683a9c8840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
    .port_info 5 /OUTPUT 8 "value";
L_000001683a9dd2b0 .functor BUFZ 8, v000001683a9db8e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
o000001683a9eb858 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_000001683a9dd9b0 .functor BUFT 8, o000001683a9eb858, C4<00000000>, C4<00000000>, C4<00000000>;
v000001683a9dc4c0_0 .net "CLK", 0 0, v000001683aa47200_0;  alias, 1 drivers
; Elide local net with no drivers, v000001683a9db520_0 name=_ivl_0
v000001683a9dc560_0 .net8 "ibus", 7 0, RS_000001683a9eb438;  alias, 5 drivers
v000001683a9dc600_0 .net8 "obus", 7 0, RS_000001683a9eb438;  alias, 5 drivers
v000001683a9dd0a0_0 .net "r_in", 0 0, L_000001683aa47d40;  1 drivers
L_000001683aaf0088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001683a9dc740_0 .net "r_out", 0 0, L_000001683aaf0088;  1 drivers
v000001683a9db8e0_0 .var "val_out", 7 0;
v000001683a9db980_0 .net "value", 7 0, L_000001683a9dd2b0;  alias, 1 drivers
S_000001683a9bca80 .scope module, "MBR" "register_2" 3 23, 4 1 0, S_000001683a9c8840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
    .port_info 5 /OUTPUT 8 "value";
L_000001683a9dd8d0 .functor BUFZ 8, v000001683a9dbd40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001683a9dbac0_0 .net "CLK", 0 0, v000001683aa47200_0;  alias, 1 drivers
o000001683a9eba68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001683a9dbc00_0 name=_ivl_0
v000001683a9dc7e0_0 .net "ibus", 7 0, L_000001683a9dd400;  alias, 1 drivers
v000001683a9dc880_0 .net8 "obus", 7 0, RS_000001683a9eb438;  alias, 5 drivers
L_000001683aaf00d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001683a9dbca0_0 .net "r_in", 0 0, L_000001683aaf00d0;  1 drivers
v000001683a9dbde0_0 .net "r_out", 0 0, L_000001683aa47160;  1 drivers
v000001683a9dbd40_0 .var "val_out", 7 0;
v000001683a9dbe80_0 .net "value", 7 0, L_000001683a9dd8d0;  alias, 1 drivers
L_000001683aa47c00 .functor MUXZ 8, o000001683a9eba68, v000001683a9dbd40_0, L_000001683aa47160, C4<>;
S_000001683a9bcc10 .scope module, "RAM" "ram" 3 25, 5 1 0, S_000001683a9c8840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "MAR";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 8 "bus";
    .port_info 4 /INPUT 1 "rnw";
    .port_info 5 /OUTPUT 8 "MBR";
    .port_info 6 /OUTPUT 1 "MFC";
L_000001683a9dda90 .functor BUFZ 1, v000001683aa41200_0, C4<0>, C4<0>, C4<0>;
L_000001683a9dd400 .functor BUFZ 8, v000001683a9cc850_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001683a9ccdf0_0 .net "CLK", 0 0, v000001683aa47200_0;  alias, 1 drivers
v000001683a9ccc10_0 .net "MAR", 7 0, L_000001683a9dd2b0;  alias, 1 drivers
v000001683a9cc3f0_0 .net "MBR", 7 0, L_000001683a9dd400;  alias, 1 drivers
v000001683a9cc670_0 .net "MFC", 0 0, L_000001683a9dda90;  alias, 1 drivers
v000001683a9cc490_0 .net8 "bus", 7 0, RS_000001683a9eb438;  alias, 5 drivers
v000001683a9cc850_0 .var "data_out", 7 0;
v000001683a9cc710_0 .net "enable", 0 0, L_000001683aa47ac0;  1 drivers
v000001683a9cc990 .array "memo", 0 15, 7 0;
v000001683a9cca30_0 .net "rnw", 0 0, L_000001683aa46ee0;  1 drivers
v000001683aa41200_0 .var "tmp", 0 0;
E_000001683a9d9fe0 .event negedge, v000001683a9cc710_0;
E_000001683a9d9fa0 .event posedge, v000001683a9cc710_0;
S_000001683a9a2170 .scope module, "car" "CAR" 3 29, 6 1 0, S_000001683a9c8840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 7 "val_in";
    .port_info 2 /OUTPUT 7 "addr";
P_000001683a9d9660 .param/l "N" 0 6 1, +C4<00000000000000000000000000000111>;
v000001683aa41980_0 .net "CLK", 0 0, v000001683aa47200_0;  alias, 1 drivers
v000001683aa40760_0 .net "addr", 6 0, v000001683aa404e0_0;  alias, 1 drivers
v000001683aa41d40_0 .net "val_in", 6 0, L_000001683aa48880;  alias, 1 drivers
v000001683aa404e0_0 .var "val_out", 6 0;
S_000001683a9a2300 .scope module, "cbr" "CBR" 3 31, 7 1 0, S_000001683a9c8840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 24 "val_in";
    .port_info 2 /OUTPUT 24 "CS_bus";
P_000001683a9d9a20 .param/l "SZ" 0 7 1, +C4<00000000000000000000000000011000>;
v000001683aa41de0_0 .net "CLK", 0 0, v000001683aa47200_0;  alias, 1 drivers
v000001683aa40800_0 .net "CS_bus", 23 0, v000001683aa41660_0;  alias, 1 drivers
v000001683aa41660_0 .var "val", 23 0;
v000001683aa408a0_0 .net "val_in", 23 0, L_000001683aa489c0;  alias, 1 drivers
E_000001683a9d9720 .event negedge, v000001683a9dd000_0;
S_000001683a9a2490 .scope module, "control_unit" "cu" 3 21, 8 3 0, S_000001683a9c8840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "ins";
    .port_info 2 /OUTPUT 24 "CS_bus";
P_000001683aa42040 .param/l "A_in" 0 8 13, +C4<00000000000000000000000000001010>;
P_000001683aa42078 .param/l "A_out" 0 8 14, +C4<00000000000000000000000000001110>;
P_000001683aa420b0 .param/l "B_in" 0 8 13, +C4<00000000000000000000000000001011>;
P_000001683aa420e8 .param/l "B_out" 0 8 14, +C4<00000000000000000000000000001111>;
P_000001683aa42120 .param/l "C_in" 0 8 13, +C4<00000000000000000000000000001100>;
P_000001683aa42158 .param/l "C_out" 0 8 14, +C4<00000000000000000000000000010000>;
P_000001683aa42190 .param/l "D_in" 0 8 13, +C4<00000000000000000000000000001101>;
P_000001683aa421c8 .param/l "D_out" 0 8 14, +C4<00000000000000000000000000010001>;
P_000001683aa42200 .param/l "IR_in" 0 8 14, +C4<00000000000000000000000000010100>;
P_000001683aa42238 .param/l "IR_out" 0 8 14, +C4<00000000000000000000000000010101>;
P_000001683aa42270 .param/l "MAR_in" 0 8 14, +C4<00000000000000000000000000010010>;
P_000001683aa422a8 .param/l "MBR_out" 0 8 14, +C4<00000000000000000000000000010011>;
P_000001683aa422e0 .param/l "SZ" 0 8 3, +C4<00000000000000000000000000011000>;
P_000001683aa42318 .param/l "WMFC" 0 8 12, +C4<00000000000000000000000000001000>;
P_000001683aa42350 .param/l "add" 0 8 11, +C4<00000000000000000000000000000000>;
P_000001683aa42388 .param/l "andd" 0 8 11, +C4<00000000000000000000000000000100>;
P_000001683aa423c0 .param/l "comp" 0 8 11, +C4<00000000000000000000000000000001>;
P_000001683aa423f8 .param/l "endd" 0 8 14, +C4<000000000000000000000000000010111>;
P_000001683aa42430 .param/l "increment" 0 8 12, +C4<00000000000000000000000000000111>;
P_000001683aa42468 .param/l "orr" 0 8 11, +C4<00000000000000000000000000000101>;
P_000001683aa424a0 .param/l "pc_out" 0 8 12, +C4<00000000000000000000000000000110>;
P_000001683aa424d8 .param/l "rnw" 0 8 12, +C4<00000000000000000000000000001001>;
P_000001683aa42510 .param/l "select_decoder" 0 8 14, +C4<00000000000000000000000000010110>;
P_000001683aa42548 .param/l "sub" 0 8 11, +C4<00000000000000000000000000000010>;
P_000001683aa42580 .param/l "xorr" 0 8 11, +C4<00000000000000000000000000000011>;
v000001683aa40a80_0 .net "CLK", 0 0, v000001683aa47200_0;  alias, 1 drivers
v000001683aa40940_0 .net "CS_bus", 23 0, v000001683aa41660_0;  alias, 1 drivers
v000001683aa40bc0_0 .net "ins", 7 0, o000001683a9ec128;  alias, 0 drivers
v000001683aa40260_0 .net "msb", 3 0, L_000001683aa47520;  1 drivers
v000001683aa409e0_0 .net "rd", 1 0, L_000001683aa477a0;  1 drivers
v000001683aa41e80_0 .net "rs", 1 0, L_000001683aa486a0;  1 drivers
L_000001683aa47520 .part o000001683a9ec128, 4, 4;
L_000001683aa477a0 .part o000001683a9ec128, 2, 2;
L_000001683aa486a0 .part o000001683a9ec128, 0, 2;
S_000001683a998470 .scope module, "dec" "decoder" 3 27, 9 1 0, S_000001683a9c8840;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ins";
    .port_info 1 /OUTPUT 7 "addr";
P_000001683a9da1e0 .param/l "N" 0 9 1, +C4<00000000000000000000000000000111>;
v000001683aa41b60_0 .net *"_ivl_1", 3 0, L_000001683aa472a0;  1 drivers
L_000001683aaf01a8 .functor BUFT 1, C4<0000100>, C4<0>, C4<0>, C4<0>;
v000001683aa40300_0 .net/2u *"_ivl_10", 6 0, L_000001683aaf01a8;  1 drivers
v000001683aa40ee0_0 .net *"_ivl_2", 6 0, L_000001683aa48240;  1 drivers
L_000001683aaf0118 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001683aa418e0_0 .net *"_ivl_5", 2 0, L_000001683aaf0118;  1 drivers
L_000001683aaf0160 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000001683aa41ac0_0 .net/2u *"_ivl_6", 6 0, L_000001683aaf0160;  1 drivers
v000001683aa41f20_0 .net *"_ivl_8", 6 0, L_000001683aa48380;  1 drivers
v000001683aa41700_0 .net "addr", 6 0, L_000001683aa47ca0;  alias, 1 drivers
v000001683aa40b20_0 .net "ins", 7 0, L_000001683a9dd780;  alias, 1 drivers
L_000001683aa472a0 .part L_000001683a9dd780, 4, 4;
L_000001683aa48240 .concat [ 4 3 0 0], L_000001683aa472a0, L_000001683aaf0118;
L_000001683aa48380 .arith/sum 7, L_000001683aa48240, L_000001683aaf0160;
L_000001683aa47ca0 .arith/mult 7, L_000001683aa48380, L_000001683aaf01a8;
S_000001683a998600 .scope module, "nag" "NAG" 3 28, 10 1 0, S_000001683a9c8840;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "CAR";
    .port_info 1 /INPUT 7 "decoder";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "select_decoder";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 7 "next_addr";
P_000001683a9d9360 .param/l "N" 0 10 1, +C4<00000000000000000000000000000111>;
v000001683aa40580_0 .net "CAR", 6 0, v000001683aa404e0_0;  alias, 1 drivers
v000001683aa401c0_0 .net "CLK", 0 0, v000001683aa47200_0;  alias, 1 drivers
L_000001683aaf01f0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001683aa413e0_0 .net/2u *"_ivl_0", 6 0, L_000001683aaf01f0;  1 drivers
L_000001683aaf0238 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000001683aa41840_0 .net/2u *"_ivl_2", 6 0, L_000001683aaf0238;  1 drivers
v000001683aa417a0_0 .net *"_ivl_4", 6 0, L_000001683aa484c0;  1 drivers
v000001683aa40e40_0 .net *"_ivl_6", 6 0, L_000001683aa47de0;  1 drivers
v000001683aa40620_0 .net "decoder", 6 0, L_000001683aa47ca0;  alias, 1 drivers
v000001683aa41ca0_0 .net "next_addr", 6 0, L_000001683aa48880;  alias, 1 drivers
v000001683aa41520_0 .net "reset", 0 0, L_000001683aa46f80;  1 drivers
v000001683aa403a0_0 .net "select_decoder", 0 0, L_000001683aa47340;  1 drivers
L_000001683aa484c0 .arith/sum 7, v000001683aa404e0_0, L_000001683aaf0238;
L_000001683aa47de0 .functor MUXZ 7, L_000001683aa484c0, L_000001683aa47ca0, L_000001683aa47340, C4<>;
L_000001683aa48880 .functor MUXZ 7, L_000001683aa47de0, L_000001683aaf01f0, L_000001683aa46f80, C4<>;
S_000001683a998790 .scope module, "program_counter" "pc" 3 20, 11 1 0, S_000001683a9c8840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "increment";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "pc_out";
    .port_info 3 /OUTPUT 8 "bus";
v000001683aa40440_0 .net "CLK", 0 0, v000001683aa47200_0;  alias, 1 drivers
o000001683a9ec668 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001683aa41a20_0 name=_ivl_0
v000001683aa41480_0 .var "addr_in", 7 0;
v000001683aa40c60_0 .var "addr_out", 7 0;
v000001683aa41c00_0 .net8 "bus", 7 0, RS_000001683a9eb438;  alias, 5 drivers
v000001683aa40080_0 .net "increment", 0 0, L_000001683aa46e40;  1 drivers
v000001683aa40120_0 .net "pc_out", 0 0, L_000001683aa487e0;  1 drivers
L_000001683aa48740 .functor MUXZ 8, o000001683a9ec668, v000001683aa40c60_0, L_000001683aa487e0, C4<>;
S_000001683a9a4ba0 .scope module, "store" "control_store" 3 30, 12 1 0, S_000001683a9c8840;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "CAR";
    .port_info 1 /OUTPUT 24 "CBR";
P_000001683aa425c0 .param/l "A_in" 0 12 9, +C4<00000000000000000000000000001010>;
P_000001683aa425f8 .param/l "A_out" 0 12 10, +C4<00000000000000000000000000001110>;
P_000001683aa42630 .param/l "B_in" 0 12 9, +C4<00000000000000000000000000001011>;
P_000001683aa42668 .param/l "B_out" 0 12 10, +C4<00000000000000000000000000001111>;
P_000001683aa426a0 .param/l "C_in" 0 12 9, +C4<00000000000000000000000000001100>;
P_000001683aa426d8 .param/l "C_out" 0 12 10, +C4<00000000000000000000000000010000>;
P_000001683aa42710 .param/l "D_in" 0 12 9, +C4<00000000000000000000000000001101>;
P_000001683aa42748 .param/l "D_out" 0 12 10, +C4<00000000000000000000000000010001>;
P_000001683aa42780 .param/l "IR_in" 0 12 10, +C4<00000000000000000000000000010100>;
P_000001683aa427b8 .param/l "IR_out" 0 12 10, +C4<00000000000000000000000000010101>;
P_000001683aa427f0 .param/l "MAR_in" 0 12 10, +C4<00000000000000000000000000010010>;
P_000001683aa42828 .param/l "MBR_out" 0 12 10, +C4<00000000000000000000000000010011>;
P_000001683aa42860 .param/l "N" 0 12 1, +C4<00000000000000000000000000000111>;
P_000001683aa42898 .param/l "SZ" 0 12 1, +C4<00000000000000000000000000011000>;
P_000001683aa428d0 .param/l "WMFC" 0 12 8, +C4<00000000000000000000000000001000>;
P_000001683aa42908 .param/l "add" 0 12 7, +C4<00000000000000000000000000000000>;
P_000001683aa42940 .param/l "andd" 0 12 7, +C4<00000000000000000000000000000100>;
P_000001683aa42978 .param/l "comp" 0 12 7, +C4<00000000000000000000000000000001>;
P_000001683aa429b0 .param/l "endd" 0 12 10, +C4<000000000000000000000000000010111>;
P_000001683aa429e8 .param/l "fetch" 0 12 12, +C4<00000000000000000000000000000000>;
P_000001683aa42a20 .param/l "increment" 0 12 8, +C4<00000000000000000000000000000111>;
P_000001683aa42a58 .param/l "load" 0 12 12, +C4<00000000000000000000000000000001>;
P_000001683aa42a90 .param/l "n" 0 12 5, +C4<00000000000000000000000000000100>;
P_000001683aa42ac8 .param/l "orr" 0 12 7, +C4<00000000000000000000000000000101>;
P_000001683aa42b00 .param/l "pN" 0 12 1, +C4<00000000000000000000000010000000>;
P_000001683aa42b38 .param/l "pc_out" 0 12 8, +C4<00000000000000000000000000000110>;
P_000001683aa42b70 .param/l "rnw" 0 12 8, +C4<00000000000000000000000000001001>;
P_000001683aa42ba8 .param/l "select_decoder" 0 12 10, +C4<00000000000000000000000000010110>;
P_000001683aa42be0 .param/l "store" 0 12 12, +C4<00000000000000000000000000000010>;
P_000001683aa42c18 .param/l "sub" 0 12 7, +C4<00000000000000000000000000000010>;
P_000001683aa42c50 .param/l "xorr" 0 12 7, +C4<00000000000000000000000000000011>;
v000001683aa40d00_0 .net "CAR", 6 0, v000001683aa404e0_0;  alias, 1 drivers
v000001683aa415c0_0 .net "CBR", 23 0, L_000001683aa489c0;  alias, 1 drivers
v000001683aa412a0_0 .net *"_ivl_0", 127 0, L_000001683aa473e0;  1 drivers
v000001683aa406c0_0 .var/i "i", 31 0;
v000001683aa40da0 .array "ins_mem", 0 23, 127 0;
L_000001683aa473e0 .array/port v000001683aa40da0, v000001683aa404e0_0;
L_000001683aa489c0 .part L_000001683aa473e0, 0, 24;
    .scope S_000001683a998790;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001683aa41480_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001683aa40c60_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_000001683a998790;
T_1 ;
    %wait E_000001683a9d9a60;
    %load/vec4 v000001683aa40080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v000001683aa40c60_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001683aa41480_0, 0;
T_1.0 ;
    %load/vec4 v000001683aa41480_0;
    %assign/vec4 v000001683aa40c60_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001683a9a2490;
T_2 ;
    %wait E_000001683a9d9a60;
    %load/vec4 v000001683aa40940_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001683aa40940_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
T_2.2 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001683a9bc8f0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001683a9db8e0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_000001683a9bc8f0;
T_4 ;
    %wait E_000001683a9d9a60;
    %load/vec4 v000001683a9dd0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001683a9dc560_0;
    %store/vec4 v000001683a9db8e0_0, 0, 8;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001683a9bca80;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001683a9dbd40_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_000001683a9bca80;
T_6 ;
    %wait E_000001683a9d9a60;
    %load/vec4 v000001683a9dbca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001683a9dc7e0_0;
    %store/vec4 v000001683a9dbd40_0, 0, 8;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001683a9c8b60;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001683a9dcc40_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_000001683a9c8b60;
T_8 ;
    %wait E_000001683a9d9a60;
    %load/vec4 v000001683a9dbf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000001683a9dcd80_0;
    %store/vec4 v000001683a9dcc40_0, 0, 8;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001683a9bcc10;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001683a9cc850_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001683aa41200_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_000001683a9bcc10;
T_10 ;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001683a9cc990, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001683a9cc990, 4, 0;
    %pushi/vec4 21, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001683a9cc990, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001683a9cc990, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001683a9cc990, 4, 0;
    %pushi/vec4 85, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001683a9cc990, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001683a9cc990, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001683a9cc990, 4, 0;
    %end;
    .thread T_10;
    .scope S_000001683a9bcc10;
T_11 ;
    %wait E_000001683a9d9fa0;
    %load/vec4 v000001683a9cca30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001683a9ccc10_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001683a9cc990, 4;
    %store/vec4 v000001683a9cc850_0, 0, 8;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001683aa41200_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_000001683a9bcc10;
T_12 ;
    %wait E_000001683a9d9a60;
    %load/vec4 v000001683a9cc710_0;
    %load/vec4 v000001683a9cca30_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001683a9cc490_0;
    %load/vec4 v000001683a9ccc10_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v000001683a9cc990, 4, 0;
T_12.0 ;
    %load/vec4 v000001683a9cc710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001683aa41200_0, 0, 1;
T_12.2 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001683a9bcc10;
T_13 ;
    %wait E_000001683a9d9fe0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001683aa41200_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000001683a9a2170;
T_14 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001683aa404e0_0, 0, 7;
    %end;
    .thread T_14;
    .scope S_000001683a9a2170;
T_15 ;
    %wait E_000001683a9d9a60;
    %load/vec4 v000001683aa41d40_0;
    %assign/vec4 v000001683aa404e0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_000001683a9a4ba0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001683aa406c0_0, 0, 32;
T_16.0 ;
    %load/vec4 v000001683aa406c0_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v000001683aa406c0_0;
    %store/vec4a v000001683aa40da0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001683aa406c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001683aa406c0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .thread T_16;
    .scope S_000001683a9a4ba0;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 18, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 9, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 22, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %end;
    .thread T_17;
    .scope S_000001683a9a4ba0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 18, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 9, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 10, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 23, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %end;
    .thread T_18;
    .scope S_000001683a9a4ba0;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 18, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 9, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 14, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 23, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v000001683aa40da0, 4, 5;
    %end;
    .thread T_19;
    .scope S_000001683a9a2300;
T_20 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001683aa41660_0, 0, 24;
    %end;
    .thread T_20;
    .scope S_000001683a9a2300;
T_21 ;
    %wait E_000001683a9d9720;
    %load/vec4 v000001683aa408a0_0;
    %store/vec4 v000001683aa41660_0, 0, 24;
    %jmp T_21;
    .thread T_21;
    .scope S_000001683a9c89d0;
T_22 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001683a9dc1a0_0, 0, 8;
    %end;
    .thread T_22;
    .scope S_000001683a9c89d0;
T_23 ;
    %wait E_000001683a9d9a60;
    %load/vec4 v000001683a9db840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v000001683a9dbb60_0;
    %store/vec4 v000001683a9dc1a0_0, 0, 8;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_000001683a9e0750;
T_24 ;
    %vpi_call 2 8 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars" {0 0 0};
    %end;
    .thread T_24;
    .scope S_000001683a9e0750;
T_25 ;
    %delay 400, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_25;
    .scope S_000001683a9e0750;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001683aa47200_0, 0, 1;
    %delay 5, 0;
T_26.0 ;
    %delay 5, 0;
    %load/vec4 v000001683aa47200_0;
    %inv;
    %store/vec4 v000001683aa47200_0, 0, 1;
    %jmp T_26.0;
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench.v";
    "start.v";
    "register_2.v";
    "ram.v";
    "CAR.v";
    "CBR.v";
    "cu.v";
    "decoder.v";
    "NAG.v";
    "pc.v";
    "control_store.v";
