
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -221.99

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.38

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.38

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3490.02    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.29    1.06    1.50 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.80    1.80   library removal time
                                  1.80   data required time
-----------------------------------------------------------------------------
                                  1.80   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.30   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.12    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.90    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.17    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3490.02    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.29    1.06    1.50 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.25    1.95   library recovery time
                                  1.95   data required time
-----------------------------------------------------------------------------
                                  1.95   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.04    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[61]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
     1    2.86    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.01    0.00    0.09 ^ _16818_/A (BUF_X1)
     3    7.52    0.02    0.04    0.12 ^ _16818_/Z (BUF_X1)
                                         _10996_ (net)
                  0.02    0.00    0.12 ^ _16819_/A (BUF_X4)
    10   28.76    0.02    0.04    0.16 ^ _16819_/Z (BUF_X4)
                                         _10997_ (net)
                  0.02    0.00    0.16 ^ _16820_/A (BUF_X2)
    10   37.54    0.04    0.06    0.23 ^ _16820_/Z (BUF_X2)
                                         _10998_ (net)
                  0.04    0.00    0.23 ^ _16914_/A (BUF_X1)
    10   49.34    0.11    0.14    0.37 ^ _16914_/Z (BUF_X1)
                                         _11092_ (net)
                  0.11    0.00    0.37 ^ _16915_/A (BUF_X2)
    10   51.56    0.06    0.08    0.45 ^ _16915_/Z (BUF_X2)
                                         _11093_ (net)
                  0.06    0.00    0.45 ^ _16916_/A (BUF_X2)
    10   41.65    0.05    0.07    0.52 ^ _16916_/Z (BUF_X2)
                                         _11094_ (net)
                  0.05    0.01    0.53 ^ _19889_/S (MUX2_X1)
     1    3.99    0.01    0.07    0.60 v _19889_/Z (MUX2_X1)
                                         _03300_ (net)
                  0.01    0.00    0.60 v _19892_/A2 (AOI222_X1)
     1    1.97    0.05    0.06    0.67 ^ _19892_/ZN (AOI222_X1)
                                         _03303_ (net)
                  0.05    0.00    0.67 ^ _19893_/A2 (NAND2_X1)
     1    1.69    0.02    0.02    0.69 v _19893_/ZN (NAND2_X1)
                                         _03304_ (net)
                  0.02    0.00    0.69 v _19904_/A (AOI21_X1)
     2   10.32    0.06    0.09    0.77 ^ _19904_/ZN (AOI21_X1)
                                         _03315_ (net)
                  0.06    0.00    0.78 ^ _20613_/A2 (OR2_X1)
     4   12.47    0.03    0.06    0.84 ^ _20613_/ZN (OR2_X1)
                                         _03915_ (net)
                  0.03    0.00    0.84 ^ _20614_/B (MUX2_X1)
     5   13.89    0.03    0.07    0.91 ^ _20614_/Z (MUX2_X1)
                                         _03916_ (net)
                  0.03    0.00    0.91 ^ _20615_/A (CLKBUF_X1)
    10   24.91    0.06    0.09    1.00 ^ _20615_/Z (CLKBUF_X1)
                                         _03917_ (net)
                  0.06    0.00    1.01 ^ _21060_/A2 (NAND2_X1)
     1    3.54    0.02    0.03    1.03 v _21060_/ZN (NAND2_X1)
                                         _14806_ (net)
                  0.02    0.00    1.03 v _30148_/B (FA_X1)
     1    3.58    0.02    0.10    1.13 v _30148_/S (FA_X1)
                                         _14809_ (net)
                  0.02    0.00    1.13 v _30149_/B (FA_X1)
     1    1.97    0.01    0.12    1.25 ^ _30149_/S (FA_X1)
                                         _14812_ (net)
                  0.01    0.00    1.25 ^ _21484_/A (INV_X1)
     1    3.34    0.01    0.01    1.27 v _21484_/ZN (INV_X1)
                                         _16104_ (net)
                  0.01    0.00    1.27 v _30525_/A (HA_X1)
     1    3.12    0.01    0.05    1.32 v _30525_/S (HA_X1)
                                         _14815_ (net)
                  0.01    0.00    1.32 v _30150_/CI (FA_X1)
     1    1.73    0.01    0.11    1.43 ^ _30150_/S (FA_X1)
                                         _14817_ (net)
                  0.01    0.00    1.43 ^ _21163_/A (INV_X1)
     1    3.56    0.01    0.01    1.44 v _21163_/ZN (INV_X1)
                                         _14819_ (net)
                  0.01    0.00    1.44 v _30151_/B (FA_X1)
     1    3.20    0.01    0.12    1.56 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.56 ^ _30152_/CI (FA_X1)
     1    1.58    0.01    0.09    1.65 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.01    0.00    1.65 v _21682_/A (INV_X1)
     1    3.60    0.01    0.02    1.67 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.67 ^ _30526_/B (HA_X1)
     4    7.95    0.05    0.08    1.75 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.75 ^ _23473_/A3 (AND3_X1)
     2    3.90    0.02    0.06    1.80 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.02    0.00    1.81 ^ _23533_/A3 (NAND3_X1)
     2    3.50    0.02    0.03    1.83 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.02    0.00    1.83 v _23589_/A1 (AND3_X1)
     2    4.55    0.01    0.04    1.87 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.87 v _23633_/A2 (NOR3_X1)
     2    4.04    0.04    0.06    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.47    0.01    0.02    1.95 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.95 v _23683_/B2 (AOI21_X2)
     5   12.58    0.04    0.06    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.01 ^ _23908_/A3 (AND4_X1)
     2    3.81    0.02    0.07    2.08 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.08 ^ _23912_/A2 (NOR3_X1)
     1    2.55    0.01    0.01    2.10 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.10 v _23913_/B (XOR2_X1)
     1    4.83    0.04    0.05    2.15 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.04    0.00    2.15 ^ _23914_/B (MUX2_X1)
     2    5.82    0.02    0.05    2.20 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.20 ^ _23915_/A2 (NAND2_X1)
     1    5.51    0.02    0.02    2.22 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.22 v _23924_/B2 (AOI221_X1)
     1    6.88    0.08    0.12    2.35 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.08    0.00    2.35 ^ _23925_/B1 (AOI21_X1)
     4   12.34    0.04    0.06    2.41 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.04    0.00    2.41 v _24289_/A (BUF_X1)
    10   19.15    0.02    0.06    2.47 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.47 v _25018_/B (MUX2_X1)
     1    1.35    0.01    0.06    2.54 v _25018_/Z (MUX2_X1)
                                         _01857_ (net)
                  0.01    0.00    2.54 v gen_regfile_ff.register_file_i.rf_reg_q[61]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.54   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[61]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                 -0.38   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3490.02    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.29    1.06    1.50 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.50   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[823]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.25    1.95   library recovery time
                                  1.95   data required time
-----------------------------------------------------------------------------
                                  1.95   data required time
                                 -1.50   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.04    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[61]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
     1    2.86    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_a_i[0] (net)
                  0.01    0.00    0.09 ^ _16818_/A (BUF_X1)
     3    7.52    0.02    0.04    0.12 ^ _16818_/Z (BUF_X1)
                                         _10996_ (net)
                  0.02    0.00    0.12 ^ _16819_/A (BUF_X4)
    10   28.76    0.02    0.04    0.16 ^ _16819_/Z (BUF_X4)
                                         _10997_ (net)
                  0.02    0.00    0.16 ^ _16820_/A (BUF_X2)
    10   37.54    0.04    0.06    0.23 ^ _16820_/Z (BUF_X2)
                                         _10998_ (net)
                  0.04    0.00    0.23 ^ _16914_/A (BUF_X1)
    10   49.34    0.11    0.14    0.37 ^ _16914_/Z (BUF_X1)
                                         _11092_ (net)
                  0.11    0.00    0.37 ^ _16915_/A (BUF_X2)
    10   51.56    0.06    0.08    0.45 ^ _16915_/Z (BUF_X2)
                                         _11093_ (net)
                  0.06    0.00    0.45 ^ _16916_/A (BUF_X2)
    10   41.65    0.05    0.07    0.52 ^ _16916_/Z (BUF_X2)
                                         _11094_ (net)
                  0.05    0.01    0.53 ^ _19889_/S (MUX2_X1)
     1    3.99    0.01    0.07    0.60 v _19889_/Z (MUX2_X1)
                                         _03300_ (net)
                  0.01    0.00    0.60 v _19892_/A2 (AOI222_X1)
     1    1.97    0.05    0.06    0.67 ^ _19892_/ZN (AOI222_X1)
                                         _03303_ (net)
                  0.05    0.00    0.67 ^ _19893_/A2 (NAND2_X1)
     1    1.69    0.02    0.02    0.69 v _19893_/ZN (NAND2_X1)
                                         _03304_ (net)
                  0.02    0.00    0.69 v _19904_/A (AOI21_X1)
     2   10.32    0.06    0.09    0.77 ^ _19904_/ZN (AOI21_X1)
                                         _03315_ (net)
                  0.06    0.00    0.78 ^ _20613_/A2 (OR2_X1)
     4   12.47    0.03    0.06    0.84 ^ _20613_/ZN (OR2_X1)
                                         _03915_ (net)
                  0.03    0.00    0.84 ^ _20614_/B (MUX2_X1)
     5   13.89    0.03    0.07    0.91 ^ _20614_/Z (MUX2_X1)
                                         _03916_ (net)
                  0.03    0.00    0.91 ^ _20615_/A (CLKBUF_X1)
    10   24.91    0.06    0.09    1.00 ^ _20615_/Z (CLKBUF_X1)
                                         _03917_ (net)
                  0.06    0.00    1.01 ^ _21060_/A2 (NAND2_X1)
     1    3.54    0.02    0.03    1.03 v _21060_/ZN (NAND2_X1)
                                         _14806_ (net)
                  0.02    0.00    1.03 v _30148_/B (FA_X1)
     1    3.58    0.02    0.10    1.13 v _30148_/S (FA_X1)
                                         _14809_ (net)
                  0.02    0.00    1.13 v _30149_/B (FA_X1)
     1    1.97    0.01    0.12    1.25 ^ _30149_/S (FA_X1)
                                         _14812_ (net)
                  0.01    0.00    1.25 ^ _21484_/A (INV_X1)
     1    3.34    0.01    0.01    1.27 v _21484_/ZN (INV_X1)
                                         _16104_ (net)
                  0.01    0.00    1.27 v _30525_/A (HA_X1)
     1    3.12    0.01    0.05    1.32 v _30525_/S (HA_X1)
                                         _14815_ (net)
                  0.01    0.00    1.32 v _30150_/CI (FA_X1)
     1    1.73    0.01    0.11    1.43 ^ _30150_/S (FA_X1)
                                         _14817_ (net)
                  0.01    0.00    1.43 ^ _21163_/A (INV_X1)
     1    3.56    0.01    0.01    1.44 v _21163_/ZN (INV_X1)
                                         _14819_ (net)
                  0.01    0.00    1.44 v _30151_/B (FA_X1)
     1    3.20    0.01    0.12    1.56 ^ _30151_/S (FA_X1)
                                         _14822_ (net)
                  0.01    0.00    1.56 ^ _30152_/CI (FA_X1)
     1    1.58    0.01    0.09    1.65 v _30152_/S (FA_X1)
                                         _14826_ (net)
                  0.01    0.00    1.65 v _21682_/A (INV_X1)
     1    3.60    0.01    0.02    1.67 ^ _21682_/ZN (INV_X1)
                                         _16107_ (net)
                  0.01    0.00    1.67 ^ _30526_/B (HA_X1)
     4    7.95    0.05    0.08    1.75 ^ _30526_/S (HA_X1)
                                         _16109_ (net)
                  0.05    0.00    1.75 ^ _23473_/A3 (AND3_X1)
     2    3.90    0.02    0.06    1.80 ^ _23473_/ZN (AND3_X1)
                                         _05986_ (net)
                  0.02    0.00    1.81 ^ _23533_/A3 (NAND3_X1)
     2    3.50    0.02    0.03    1.83 v _23533_/ZN (NAND3_X1)
                                         _06045_ (net)
                  0.02    0.00    1.83 v _23589_/A1 (AND3_X1)
     2    4.55    0.01    0.04    1.87 v _23589_/ZN (AND3_X1)
                                         _06099_ (net)
                  0.01    0.00    1.87 v _23633_/A2 (NOR3_X1)
     2    4.04    0.04    0.06    1.94 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.94 ^ _23682_/A2 (NOR2_X1)
     1    3.47    0.01    0.02    1.95 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.95 v _23683_/B2 (AOI21_X2)
     5   12.58    0.04    0.06    2.01 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.01 ^ _23908_/A3 (AND4_X1)
     2    3.81    0.02    0.07    2.08 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.08 ^ _23912_/A2 (NOR3_X1)
     1    2.55    0.01    0.01    2.10 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.10 v _23913_/B (XOR2_X1)
     1    4.83    0.04    0.05    2.15 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.04    0.00    2.15 ^ _23914_/B (MUX2_X1)
     2    5.82    0.02    0.05    2.20 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.20 ^ _23915_/A2 (NAND2_X1)
     1    5.51    0.02    0.02    2.22 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.22 v _23924_/B2 (AOI221_X1)
     1    6.88    0.08    0.12    2.35 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.08    0.00    2.35 ^ _23925_/B1 (AOI21_X1)
     4   12.34    0.04    0.06    2.41 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.04    0.00    2.41 v _24289_/A (BUF_X1)
    10   19.15    0.02    0.06    2.47 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.47 v _25018_/B (MUX2_X1)
     1    1.35    0.01    0.06    2.54 v _25018_/Z (MUX2_X1)
                                         _01857_ (net)
                  0.01    0.00    2.54 v gen_regfile_ff.register_file_i.rf_reg_q[61]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.54   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[61]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.54   data arrival time
-----------------------------------------------------------------------------
                                 -0.38   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.25   -0.06 (VIOLATED)
_17048_/Z                               0.20    0.23   -0.03 (VIOLATED)
_27512_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   48.08  -22.75 (VIOLATED)
_27512_/ZN                             23.23   41.58  -18.35 (VIOLATED)
_22284_/ZN                             23.23   39.02  -15.79 (VIOLATED)
_20440_/ZN                             10.47   25.19  -14.72 (VIOLATED)
_19183_/ZN                             26.70   40.74  -14.04 (VIOLATED)
_19553_/ZN                             26.02   39.55  -13.53 (VIOLATED)
_22176_/ZN                             23.23   36.26  -13.03 (VIOLATED)
_19370_/ZN                             26.02   38.72  -12.70 (VIOLATED)
_18215_/ZN                             26.02   38.58  -12.56 (VIOLATED)
_22217_/ZN                             23.23   35.48  -12.25 (VIOLATED)
_19924_/ZN                             25.33   37.56  -12.23 (VIOLATED)
_24776_/ZN                             16.02   28.19  -12.17 (VIOLATED)
_22344_/ZN                             23.23   35.35  -12.12 (VIOLATED)
_18417_/ZN                             26.02   37.91  -11.90 (VIOLATED)
_19731_/ZN                             26.02   37.43  -11.41 (VIOLATED)
_18615_/ZN                             28.99   40.07  -11.07 (VIOLATED)
_22073_/ZN                             23.23   34.25  -11.02 (VIOLATED)
_18225_/ZN                             26.02   36.86  -10.85 (VIOLATED)
_22089_/ZN                             23.23   33.67  -10.43 (VIOLATED)
_18429_/ZN                             26.02   36.44  -10.42 (VIOLATED)
_27522_/ZN                             23.23   33.63  -10.40 (VIOLATED)
_18977_/ZN                             26.02   36.36  -10.34 (VIOLATED)
_22052_/ZN                             23.23   33.50  -10.26 (VIOLATED)
_18055_/ZN                             28.99   38.94   -9.95 (VIOLATED)
_27504_/ZN                             23.23   32.96   -9.73 (VIOLATED)
_20328_/ZN                             16.02   24.92   -8.90 (VIOLATED)
_20319_/Z                              25.33   33.75   -8.42 (VIOLATED)
_18028_/ZN                             26.02   34.13   -8.11 (VIOLATED)
_22133_/ZN                             23.23   31.12   -7.89 (VIOLATED)
_20318_/Z                              25.33   32.88   -7.55 (VIOLATED)
_22911_/ZN                             10.47   17.91   -7.44 (VIOLATED)
_25831_/ZN                             10.47   16.92   -6.45 (VIOLATED)
_17534_/ZN                             13.81   19.94   -6.13 (VIOLATED)
_18603_/ZN                             26.02   32.08   -6.06 (VIOLATED)
_20147_/ZN                             10.47   16.46   -5.99 (VIOLATED)
_22868_/ZN                             10.47   15.60   -5.12 (VIOLATED)
_20890_/ZN                             16.02   20.61   -4.58 (VIOLATED)
_23322_/ZN                             10.47   14.62   -4.15 (VIOLATED)
_23147_/ZN                             25.33   29.26   -3.93 (VIOLATED)
_20352_/ZN                             16.02   19.72   -3.70 (VIOLATED)
_22301_/ZN                             10.47   13.65   -3.18 (VIOLATED)
_20148_/ZN                             10.47   13.56   -3.09 (VIOLATED)
_22831_/ZN                             10.47   13.36   -2.89 (VIOLATED)
_22363_/ZN                             26.05   28.83   -2.77 (VIOLATED)
_22360_/ZN                             10.47   13.16   -2.69 (VIOLATED)
_27740_/ZN                             10.47   12.79   -2.32 (VIOLATED)
_18303_/ZN                             25.33   27.42   -2.09 (VIOLATED)
_23367_/ZN                             16.02   17.91   -1.89 (VIOLATED)
_17229_/ZN                             16.02   17.68   -1.66 (VIOLATED)
_17829_/ZN                             26.05   27.39   -1.34 (VIOLATED)
_21844_/ZN                             10.47   11.75   -1.28 (VIOLATED)
_18358_/ZN                             25.33   26.58   -1.25 (VIOLATED)
_21836_/ZN                             10.47   11.65   -1.18 (VIOLATED)
_27336_/ZN                             25.33   26.42   -1.09 (VIOLATED)
_22195_/ZN                             16.02   17.11   -1.08 (VIOLATED)
_19384_/ZN                             26.70   27.68   -0.98 (VIOLATED)
_23513_/ZN                             13.81   14.74   -0.93 (VIOLATED)
_19863_/ZN                             25.33   26.23   -0.90 (VIOLATED)
_19639_/ZN                             26.05   26.93   -0.88 (VIOLATED)
_17872_/ZN                             25.33   26.19   -0.86 (VIOLATED)
_18471_/ZN                             25.33   25.97   -0.64 (VIOLATED)
_19781_/ZN                             25.33   25.40   -0.07 (VIOLATED)
_28321_/ZN                             16.02   16.05   -0.03 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.05633349344134331

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2837

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-22.75057029724121

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.8982

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 4

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 63

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1173

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1197

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[61]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[15]$_DFFE_PN_/Q (DFF_X1)
   0.04    0.12 ^ _16818_/Z (BUF_X1)
   0.04    0.16 ^ _16819_/Z (BUF_X4)
   0.06    0.23 ^ _16820_/Z (BUF_X2)
   0.14    0.37 ^ _16914_/Z (BUF_X1)
   0.08    0.45 ^ _16915_/Z (BUF_X2)
   0.07    0.52 ^ _16916_/Z (BUF_X2)
   0.08    0.60 v _19889_/Z (MUX2_X1)
   0.06    0.67 ^ _19892_/ZN (AOI222_X1)
   0.02    0.69 v _19893_/ZN (NAND2_X1)
   0.09    0.77 ^ _19904_/ZN (AOI21_X1)
   0.06    0.84 ^ _20613_/ZN (OR2_X1)
   0.07    0.91 ^ _20614_/Z (MUX2_X1)
   0.09    1.00 ^ _20615_/Z (CLKBUF_X1)
   0.03    1.03 v _21060_/ZN (NAND2_X1)
   0.10    1.13 v _30148_/S (FA_X1)
   0.12    1.25 ^ _30149_/S (FA_X1)
   0.01    1.27 v _21484_/ZN (INV_X1)
   0.05    1.32 v _30525_/S (HA_X1)
   0.11    1.43 ^ _30150_/S (FA_X1)
   0.01    1.44 v _21163_/ZN (INV_X1)
   0.12    1.56 ^ _30151_/S (FA_X1)
   0.09    1.65 v _30152_/S (FA_X1)
   0.02    1.67 ^ _21682_/ZN (INV_X1)
   0.08    1.75 ^ _30526_/S (HA_X1)
   0.06    1.80 ^ _23473_/ZN (AND3_X1)
   0.03    1.83 v _23533_/ZN (NAND3_X1)
   0.04    1.87 v _23589_/ZN (AND3_X1)
   0.06    1.94 ^ _23633_/ZN (NOR3_X1)
   0.02    1.95 v _23682_/ZN (NOR2_X1)
   0.06    2.01 ^ _23683_/ZN (AOI21_X2)
   0.07    2.08 ^ _23908_/ZN (AND4_X1)
   0.01    2.10 v _23912_/ZN (NOR3_X1)
   0.05    2.15 ^ _23913_/Z (XOR2_X1)
   0.05    2.20 ^ _23914_/Z (MUX2_X1)
   0.02    2.22 v _23915_/ZN (NAND2_X1)
   0.12    2.35 ^ _23924_/ZN (AOI221_X1)
   0.06    2.41 v _23925_/ZN (AOI21_X1)
   0.07    2.47 v _24289_/Z (BUF_X1)
   0.06    2.54 v _25018_/Z (MUX2_X1)
   0.00    2.54 v gen_regfile_ff.register_file_i.rf_reg_q[61]$_DFFE_PN0P_/D (DFFR_X1)
           2.54   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[61]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.54   data arrival time
---------------------------------------------------------
          -0.38   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5372

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3782

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.906196

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.48e-03   1.56e-04   1.29e-02  16.4%
Combinational          2.99e-02   3.51e-02   4.29e-04   6.55e-02  83.2%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.70e-02   5.85e-04   7.87e-02 100.0%
                          52.3%      47.0%       0.7%
