#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Oct 22 14:15:11 2020
# Process ID: 7008
# Log file: C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/planAhead_run_2/planAhead.log
# Journal file: C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source {C:/Users/prestamo/Desktop/Nueva carpeta/ModuleVHDL/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin C9 [get_ports CLK_50MHZ]
endgroup
set_property iostandard LVCMOS25 [get_ports [list {Mensaje[6]} {Mensaje[5]} {Mensaje[4]} {Mensaje[3]} {Mensaje[2]} {Mensaje[1]} {Mensaje[0]}]]
set_property iostandard LVTTL [get_ports [list {Mensaje[6]} {Mensaje[5]} {Mensaje[4]} {Mensaje[3]} {Mensaje[2]} {Mensaje[1]} {Mensaje[0]}]]
set_property iostandard LVTTL [get_ports [list S0]]
set_property iostandard LVTTL [get_ports [list S1]]
set_property iostandard LVCMOS33 [get_ports [list CLK_50MHZ]]
startgroup
set_property package_pin N17 [get_ports S0]
endgroup
startgroup
set_property package_pin H18 [get_ports S1]
endgroup
set_property pulltype PULLUP [get_ports [list S0]]
set_property pulltype PULLUP [get_ports [list S1]]
save_constraints
