# vsim -c sim_risc16f -l sim_risc16f.log -wlf sim_risc16f.wlf -do "add wave -r /sim_risc16f/risc16f_inst/* /sim_risc16f/mem; run -all" 
# Start time: 04:39:53 on Jan 21,2021
# Loading sv_std.std
# Loading work.sim_risc16f
# Loading work.risc16f
# Loading work.reg_file
# Loading work.alu16
# add wave -r /sim_risc16f/risc16f_inst/* /sim_risc16f/mem
# (vsim-4077) Logging very large object: /sim_risc16f/mem
#  run -all
# ==== clock: 0 ====
#  if_pc:0000 if_ir:0000000000000000
#  rf_pc:0000 rf_ir:0000000000000000 rf_treg1:0000 rf_treg2:0000 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0000
#  daddr:0000 ddin:xxxx ddout:0000 doe:0 dwe:0
#  iaddr:0000 idin:3602 ioe:1
#  alu_ain:0000 alu_bin:0000 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  ex_forwarding:0000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
#  mem[28-2f]: xx xx xx xx xx xx xx xx
#  mem[30-37]: xx xx xx xx xx xx xx xx
# 
# ==== clock: 1 ====
#  if_pc:0002 if_ir:0011011000000010
#  rf_pc:0000 rf_ir:0000000000000000 rf_treg1:0000 rf_treg2:0000 rf_immediate:0000
#  ex_ir:0000000000000000 ex_result:0000
#  daddr:0000 ddin:xxxx ddout:0000 doe:0 dwe:0
#  iaddr:0002 idin:3701 ioe:1
#  alu_ain:0000 alu_bin:0000 alu_op:0000 reg_file_we:0 if_pc_we:0 led:000000
#  ex_forwarding:0000
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
#  mem[28-2f]: xx xx xx xx xx xx xx xx
#  mem[30-37]: xx xx xx xx xx xx xx xx
# 
# ==== clock: 2 ====
#  if_pc:0004 if_ir:0011011100000001
#  rf_pc:0002 rf_ir:0011011000000010 rf_treg1:0000 rf_treg2:0000 rf_immediate:0002
#  ex_ir:0000000000000000 ex_result:0000
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0004 idin:5f10 ioe:1
#  alu_ain:0000 alu_bin:0002 alu_op:0110 reg_file_we:0 if_pc_we:0 led:000000
#  ex_forwarding:0200
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
#  mem[28-2f]: xx xx xx xx xx xx xx xx
#  mem[30-37]: xx xx xx xx xx xx xx xx
# 
# ==== clock: 3 ====
#  if_pc:0006 if_ir:0101111100010000
#  rf_pc:0004 rf_ir:0011011100000001 rf_treg1:0000 rf_treg2:0200 rf_immediate:0001
#  ex_ir:0011011000000010 ex_result:0200
#  daddr:0200 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0006 idin:3501 ioe:1
#  alu_ain:0000 alu_bin:0001 alu_op:0110 reg_file_we:1 if_pc_we:0 led:000000
#  ex_forwarding:0100
#  regs: 0000 0000 0000 0000 0000 0000 0000 0000
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
#  mem[28-2f]: xx xx xx xx xx xx xx xx
#  mem[30-37]: xx xx xx xx xx xx xx xx
# 
# ==== clock: 4 ====
#  if_pc:0008 if_ir:0011010100000001
#  rf_pc:0006 rf_ir:0101111100010000 rf_treg1:0100 rf_treg2:0000 rf_immediate:0010
#  ex_ir:0011011100000001 ex_result:0100
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0008 idin:00b1 ioe:1
#  alu_ain:0100 alu_bin:0010 alu_op:1011 reg_file_we:1 if_pc_we:0 led:000000
#  ex_forwarding:0110
#  regs: 0000 0000 0000 0000 0000 0000 0200 0000
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
#  mem[28-2f]: xx xx xx xx xx xx xx xx
#  mem[30-37]: xx xx xx xx xx xx xx xx
# 
# ==== clock: 5 ====
#  if_pc:000a if_ir:0000000010110001
#  rf_pc:0008 rf_ir:0011010100000001 rf_treg1:0000 rf_treg2:0000 rf_immediate:0001
#  ex_ir:0101111100010000 ex_result:0110
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:000a idin:2502 ioe:1
#  alu_ain:0000 alu_bin:0001 alu_op:0110 reg_file_we:1 if_pc_we:0 led:000000
#  ex_forwarding:0100
#  regs: 0000 0000 0000 0000 0000 0000 0200 0100
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
#  mem[28-2f]: xx xx xx xx xx xx xx xx
#  mem[30-37]: xx xx xx xx xx xx xx xx
# 
# ==== clock: 6 ====
#  if_pc:000c if_ir:0010010100000010
#  rf_pc:000a rf_ir:0000000010110001 rf_treg1:0000 rf_treg2:0000 rf_immediate:00b1
#  ex_ir:0011010100000001 ex_result:0100
#  daddr:0000 ddin:3602 ddout:0000 doe:1 dwe:0
#  iaddr:000c idin:04e1 ioe:1
#  alu_ain:0000 alu_bin:0000 alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  ex_forwarding:3602
#  regs: 0000 0000 0000 0000 0000 0000 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
#  mem[28-2f]: xx xx xx xx xx xx xx xx
#  mem[30-37]: xx xx xx xx xx xx xx xx
# 
# ==== clock: 7 ====
#  if_pc:000e if_ir:0000010011100001
#  rf_pc:000c rf_ir:0010010100000010 rf_treg1:0000 rf_treg2:0000 rf_immediate:0002
#  ex_ir:0000000010110001 ex_result:3602
#  daddr:0000 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:000e idin:04a5 ioe:1
#  alu_ain:0000 alu_bin:0002 alu_op:0100 reg_file_we:1 if_pc_we:0 led:000000
#  ex_forwarding:0002
#  regs: 0000 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
#  mem[28-2f]: xx xx xx xx xx xx xx xx
#  mem[30-37]: xx xx xx xx xx xx xx xx
# 
# ==== clock: 8 ====
#  if_pc:0010 if_ir:0000010010100101
#  rf_pc:000e rf_ir:0000010011100001 rf_treg1:0000 rf_treg2:0110 rf_immediate:00e1
#  ex_ir:0010010100000010 ex_result:0002
#  daddr:0110 ddin:xxxx ddout:0000 doe:0 dwe:0
#  iaddr:0010 idin:8c0c ioe:1
#  alu_ain:0000 alu_bin:0110 alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  ex_forwarding:0110
#  regs: 3602 0000 0000 0000 0000 0100 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
#  mem[28-2f]: xx xx xx xx xx xx xx xx
#  mem[30-37]: xx xx xx xx xx xx xx xx
# 
# ==== clock: 9 ====
#  if_pc:0012 if_ir:1000110000001100
#  rf_pc:0010 rf_ir:0000010010100101 rf_treg1:0110 rf_treg2:0110 rf_immediate:00a5
#  ex_ir:0000010011100001 ex_result:0110
#  daddr:0110 ddin:xxxx ddout:0110 doe:0 dwe:0
#  iaddr:0012 idin:02b1 ioe:1
#  alu_ain:0110 alu_bin:0110 alu_op:0101 reg_file_we:1 if_pc_we:0 led:000000
#  ex_forwarding:0000
#  regs: 3602 0000 0000 0000 0000 0002 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
#  mem[28-2f]: xx xx xx xx xx xx xx xx
#  mem[30-37]: xx xx xx xx xx xx xx xx
# 
# ==== clock: 10 ====
#  if_pc:0014 if_ir:0000001010110001
#  rf_pc:0012 rf_ir:1000110000001100 rf_treg1:0000 rf_treg2:3602 rf_immediate:000c
#  ex_ir:0000010010100101 ex_result:0000
#  daddr:3602 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0014 idin:0141 ioe:1
#  alu_ain:0012 alu_bin:000c alu_op:0100 reg_file_we:1 if_pc_we:0 led:000000
#  ex_forwarding:001e
#  regs: 3602 0000 0000 0000 0110 0002 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
#  mem[28-2f]: xx xx xx xx xx xx xx xx
#  mem[30-37]: xx xx xx xx xx xx xx xx
# 
# ==== clock: 11 ====
#  if_pc:0016 if_ir:0000000101000001
#  rf_pc:0014 rf_ir:0000001010110001 rf_treg1:0000 rf_treg2:0002 rf_immediate:00b1
#  ex_ir:1000110000001100 ex_result:001e
#  daddr:0002 ddin:3701 ddout:0000 doe:1 dwe:0
#  iaddr:0016 idin:0105 ioe:1
#  alu_ain:0000 alu_bin:0002 alu_op:0001 reg_file_we:0 if_pc_we:1 led:000000
#  ex_forwarding:3701
#  regs: 3602 0000 0000 0000 0000 0002 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
#  mem[28-2f]: xx xx xx xx xx xx xx xx
#  mem[30-37]: xx xx xx xx xx xx xx xx
# 
# ==== clock: 12 ====
#  if_pc:001e if_ir:0000000100000101
#  rf_pc:0016 rf_ir:0000000101000001 rf_treg1:0000 rf_treg2:0000 rf_immediate:0041
#  ex_ir:0000001010110001 ex_result:3701
#  daddr:0000 ddin:xxxx ddout:0000 doe:0 dwe:0
#  iaddr:001e idin:00d0 ioe:1
#  alu_ain:0000 alu_bin:0000 alu_op:0001 reg_file_we:1 if_pc_we:0 led:000000
#  ex_forwarding:0000
#  regs: 3602 0000 0000 0000 0000 0002 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
#  mem[28-2f]: xx xx xx xx xx xx xx xx
#  mem[30-37]: xx xx xx xx xx xx xx xx
# 
# ==== clock: 13 ====
#  if_pc:0020 if_ir:0000000011010000
#  rf_pc:001e rf_ir:0000000100000101 rf_treg1:0000 rf_treg2:3602 rf_immediate:0005
#  ex_ir:0000000101000001 ex_result:0000
#  daddr:3602 ddin:xxxx ddout:0000 doe:0 dwe:0
#  iaddr:0020 idin:c7fe ioe:1
#  alu_ain:0000 alu_bin:3602 alu_op:0101 reg_file_we:1 if_pc_we:0 led:000000
#  ex_forwarding:c9fe
#  regs: 3602 0000 3701 0000 0000 0002 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
#  mem[28-2f]: xx xx xx xx xx xx xx xx
#  mem[30-37]: xx xx xx xx xx xx xx xx
# 
# ==== clock: 14 ====
#  if_pc:0022 if_ir:1100011111111110
#  rf_pc:0020 rf_ir:0000000011010000 rf_treg1:3602 rf_treg2:0200 rf_immediate:00d0
#  ex_ir:0000000100000101 ex_result:c9fe
#  daddr:0200 ddin:xxxx ddout:3602 doe:0 dwe:1
#  iaddr:0022 idin:xxxx ioe:1
#  alu_ain:3602 alu_bin:0200 alu_op:0000 reg_file_we:1 if_pc_we:0 led:000000
#  ex_forwarding:xxxx
#  regs: 3602 0000 3701 0000 0000 0002 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
#  mem[28-2f]: xx xx xx xx xx xx xx xx
#  mem[30-37]: xx xx xx xx xx xx xx xx
# 
# ==== clock: 15 ====
#  if_pc:0024 if_ir:xxxxxxxxxxxxxxxx
#  rf_pc:0022 rf_ir:1100011111111110 rf_treg1:0110 rf_treg2:0110 rf_immediate:fffe
#  ex_ir:0000000011010000 ex_result:xxxx
#  daddr:0110 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0024 idin:xxxx ioe:1
#  alu_ain:0022 alu_bin:fffe alu_op:0100 reg_file_we:0 if_pc_we:0 led:003602
#  ex_forwarding:0020
#  regs: 3602 c9fe 3701 0000 0000 0002 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
#  mem[28-2f]: xx xx xx xx xx xx xx xx
#  mem[30-37]: xx xx xx xx xx xx xx xx
# 
# ==== clock: 16 ====
#  if_pc:0026 if_ir:xxxxxxxxxxxxxxxx
#  rf_pc:0024 rf_ir:xxxxxxxxxxxxxxxx rf_treg1:0110 rf_treg2:0110 rf_immediate:fXxx
#  ex_ir:1100011111111110 ex_result:0020
#  daddr:0110 ddin:xxxx ddout:xxxx doe:0 dwe:0
#  iaddr:0026 idin:xxxx ioe:1
#  alu_ain:0024 alu_bin:fXxx alu_op:0100 reg_file_we:0 if_pc_we:1 led:003602
#  ex_forwarding:xxxx
#  regs: 3602 c9fe 3701 0000 0000 0002 0200 0110
#  mem[00-07]: 36 02 37 01 5f 10 35 01
#  mem[08-0f]: 00 b1 25 02 04 e1 04 a5
#  mem[10-17]: 8c 0c 02 b1 01 41 01 05
#  mem[18-1f]: 99 02 00 41 c7 ec 00 d0
#  mem[20-27]: c7 fe xx xx xx xx xx xx
#  mem[28-2f]: xx xx xx xx xx xx xx xx
#  mem[30-37]: xx xx xx xx xx xx xx xx
# 
# ** Note: $finish    : sim_risc16f.sv(65)
#    Time: 680 ns  Iteration: 0  Instance: /sim_risc16f
# End time: 04:39:53 on Jan 21,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
