
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.10

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: error_detected$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: error_detected$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ error_detected$_SDFF_PN0_/CK (DFF_X1)
     2    2.81    0.01    0.08    0.08 v error_detected$_SDFF_PN0_/Q (DFF_X1)
                                         net26 (net)
                  0.01    0.00    0.08 v _3139_/A1 (NAND2_X1)
     1    1.82    0.01    0.01    0.09 ^ _3139_/ZN (NAND2_X1)
                                         _0858_ (net)
                  0.01    0.00    0.09 ^ _3140_/B2 (AOI21_X1)
     1    1.13    0.01    0.01    0.11 v _3140_/ZN (AOI21_X1)
                                         _0030_ (net)
                  0.01    0.00    0.11 v error_detected$_SDFF_PN0_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ error_detected$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[6] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     5   11.62    0.02    0.12    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.12 ^ _4097_/A (HA_X1)
     2    5.56    0.02    0.04    0.16 ^ _4097_/CO (HA_X1)
                                         _2320_ (net)
                  0.02    0.00    0.16 ^ _2358_/A (INV_X1)
     1    2.93    0.01    0.01    0.18 v _2358_/ZN (INV_X1)
                                         _2300_ (net)
                  0.01    0.00    0.18 v _4087_/CI (FA_X1)
     2    6.11    0.02    0.08    0.25 v _4087_/CO (FA_X1)
                                         _2301_ (net)
                  0.02    0.00    0.25 v _2324_/B (XOR2_X2)
     7    9.39    0.01    0.07    0.32 v _2324_/Z (XOR2_X2)
                                         net6 (net)
                  0.01    0.00    0.32 v _2349_/A4 (OR4_X1)
     1    1.54    0.02    0.12    0.44 v _2349_/ZN (OR4_X1)
                                         _0604_ (net)
                  0.02    0.00    0.44 v _2350_/B (MUX2_X2)
     4    9.89    0.01    0.07    0.50 v _2350_/Z (MUX2_X2)
                                         _0605_ (net)
                  0.01    0.00    0.50 v _2351_/A2 (NOR2_X1)
     2    6.01    0.03    0.05    0.55 ^ _2351_/ZN (NOR2_X1)
                                         net9 (net)
                  0.03    0.00    0.56 ^ _2352_/A (INV_X2)
     2    7.33    0.01    0.02    0.57 v _2352_/ZN (INV_X2)
                                         _0606_ (net)
                  0.01    0.00    0.57 v _2353_/A (BUF_X8)
    10   37.82    0.01    0.03    0.60 v _2353_/Z (BUF_X8)
                                         _0607_ (net)
                  0.01    0.00    0.60 v _4048_/A (BUF_X4)
    10   18.65    0.01    0.03    0.63 v _4048_/Z (BUF_X4)
                                         _1704_ (net)
                  0.01    0.00    0.63 v _4077_/B2 (OAI21_X1)
     1    4.33    0.03    0.04    0.68 ^ _4077_/ZN (OAI21_X1)
                                         net57 (net)
                  0.03    0.00    0.68 ^ output57/A (BUF_X1)
     1    0.20    0.00    0.02    0.70 ^ output57/Z (BUF_X1)
                                         rd_data[6] (net)
                  0.00    0.00    0.70 ^ rd_data[6] (out)
                                  0.70   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[6] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     5   11.62    0.02    0.12    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.12 ^ _4097_/A (HA_X1)
     2    5.56    0.02    0.04    0.16 ^ _4097_/CO (HA_X1)
                                         _2320_ (net)
                  0.02    0.00    0.16 ^ _2358_/A (INV_X1)
     1    2.93    0.01    0.01    0.18 v _2358_/ZN (INV_X1)
                                         _2300_ (net)
                  0.01    0.00    0.18 v _4087_/CI (FA_X1)
     2    6.11    0.02    0.08    0.25 v _4087_/CO (FA_X1)
                                         _2301_ (net)
                  0.02    0.00    0.25 v _2324_/B (XOR2_X2)
     7    9.39    0.01    0.07    0.32 v _2324_/Z (XOR2_X2)
                                         net6 (net)
                  0.01    0.00    0.32 v _2349_/A4 (OR4_X1)
     1    1.54    0.02    0.12    0.44 v _2349_/ZN (OR4_X1)
                                         _0604_ (net)
                  0.02    0.00    0.44 v _2350_/B (MUX2_X2)
     4    9.89    0.01    0.07    0.50 v _2350_/Z (MUX2_X2)
                                         _0605_ (net)
                  0.01    0.00    0.50 v _2351_/A2 (NOR2_X1)
     2    6.01    0.03    0.05    0.55 ^ _2351_/ZN (NOR2_X1)
                                         net9 (net)
                  0.03    0.00    0.56 ^ _2352_/A (INV_X2)
     2    7.33    0.01    0.02    0.57 v _2352_/ZN (INV_X2)
                                         _0606_ (net)
                  0.01    0.00    0.57 v _2353_/A (BUF_X8)
    10   37.82    0.01    0.03    0.60 v _2353_/Z (BUF_X8)
                                         _0607_ (net)
                  0.01    0.00    0.60 v _4048_/A (BUF_X4)
    10   18.65    0.01    0.03    0.63 v _4048_/Z (BUF_X4)
                                         _1704_ (net)
                  0.01    0.00    0.63 v _4077_/B2 (OAI21_X1)
     1    4.33    0.03    0.04    0.68 ^ _4077_/ZN (OAI21_X1)
                                         net57 (net)
                  0.03    0.00    0.68 ^ output57/A (BUF_X1)
     1    0.20    0.00    0.02    0.70 ^ output57/Z (BUF_X1)
                                         rd_data[6] (net)
                  0.00    0.00    0.70 ^ rd_data[6] (out)
                                  0.70   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.09054155647754669

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4560

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
2.9403207302093506

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.2561

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: last_valid_data[24]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.12    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.04    0.16 ^ _4097_/CO (HA_X1)
   0.01    0.18 v _2358_/ZN (INV_X1)
   0.08    0.25 v _4087_/CO (FA_X1)
   0.07    0.32 v _2324_/Z (XOR2_X2)
   0.12    0.44 v _2349_/ZN (OR4_X1)
   0.07    0.50 v _2350_/Z (MUX2_X2)
   0.05    0.55 ^ _2351_/ZN (NOR2_X1)
   0.02    0.57 v _2352_/ZN (INV_X2)
   0.03    0.60 v _2353_/Z (BUF_X8)
   0.03    0.63 v _3371_/Z (BUF_X8)
   0.05    0.68 ^ _3593_/ZN (OAI221_X1)
   0.00    0.68 ^ last_valid_data[24]$_SDFFE_PN0P_/D (DFF_X1)
           0.68   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ last_valid_data[24]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.68   data arrival time
---------------------------------------------------------
           0.28   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: error_detected$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: error_detected$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ error_detected$_SDFF_PN0_/CK (DFF_X1)
   0.08    0.08 v error_detected$_SDFF_PN0_/Q (DFF_X1)
   0.01    0.09 ^ _3139_/ZN (NAND2_X1)
   0.01    0.11 v _3140_/ZN (AOI21_X1)
   0.00    0.11 v error_detected$_SDFF_PN0_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ error_detected$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.7024

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.0976

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
13.895216

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.64e-03   3.96e-04   4.46e-05   6.08e-03  46.5%
Combinational          3.74e-03   3.19e-03   5.98e-05   6.99e-03  53.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.38e-03   3.59e-03   1.04e-04   1.31e-02 100.0%
                          71.8%      27.4%       0.8%
