(:f
 3
 0
 (rax <- 0)
 (rbx <- 1)
 (rcx <- 2)
 (rdx <- 3)
 (rsi <- 4)
 (rdi <- 5)
 (w0 <- (mem x1 24))
 (w2 <- (mem x3 8))
 (rax += 0)
 (rbx += 1)
 (rcx += 2)
 (rdx += 3)
 (rsi += 4)
 (rdi += 5))
