// Seed: 3986433573
module module_0 (
    output supply0 id_0,
    output tri1 id_1
);
  initial assume (id_3);
  module_2();
endmodule
module module_1 (
    input  tri   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output wand  id_3
);
  wire id_5;
  xor (id_3, id_2, id_0, id_5, id_1);
  module_0(
      id_3, id_3
  );
endmodule
module module_2;
  tri  id_1 = 1'b0;
  wire id_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1;
  module_2();
endmodule
