<def f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='141' ll='143' type='bool llvm::EVT::isScalarInteger() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='140'>/// Return true if this is an integer, but not a vector.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='12016' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner13visitTRUNCATEEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='17774' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner19splitMergedValStoreEPN4llvm11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='17800' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner19splitMergedValStoreEPN4llvm11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='17803' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner19splitMergedValStoreEPN4llvm11StoreSDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='18278' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner23visitEXTRACT_VECTOR_ELTEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='20998' u='c' c='_ZN12_GLOBAL__N_111DAGCombiner21visitSCALAR_TO_VECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp' l='5316' u='c' c='_ZL12expandDivFixjRKN4llvm5SDLocENS_7SDValueES3_S3_RNS_12SelectionDAGERKNS_14TargetLoweringE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='697' u='c' c='_ZNK4llvm21AArch64TargetLowering16hasAndNotCompareENS_7SDValueE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='13106' u='c' c='_ZL19performUADDVCombinePN4llvm6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16571' u='c' c='_ZNK4llvm21AArch64TargetLowering56shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAndENS_7SDValueEPNS_14ConstantSDNodeES3_S1_jjRNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16643' u='c' c='_ZNK4llvm21AArch64TargetLowering24preferIncOfAddToSubOfNotENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='475' u='c' c='_ZNK4llvm18AMDGPUCallLowering14lowerReturnValERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_19MachineInstrBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp' l='1933' u='c' c='_ZNK12_GLOBAL__N_118AMDGPUDAGToDAGISel16SelectSMRDOffsetEN4llvm7SDValueERS2_Rb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.h' l='643' u='c' c='_ZNK4llvm17ARMTargetLowering31convertSetCCLogicToBitwiseLogicENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='12523' u='c' c='_ZNK4llvm17ARMTargetLowering24preferIncOfAddToSubOfNotENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2044' u='c' c='_ZNK4llvm21HexagonTargetLowering10hasBitTestENS_7SDValueES1_'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='729' u='c' c='_ZNK4llvm17PPCTargetLowering31convertSetCCLogicToBitwiseLogicENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1465' u='c' c='_ZNK4llvm17PPCTargetLowering24preferIncOfAddToSubOfNotENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6658' u='c' c='_ZNK4llvm17PPCTargetLowering24LowerFormalArguments_AIXENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15585' u='c' c='_ZNK4llvm17PPCTargetLowering22decomposeMulByConstantERNS_11LLVMContextENS_3EVTENS_7SDValueE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.h' l='189' u='c' c='_ZNK4llvm19RISCVTargetLowering31convertSetCCLogicToBitwiseLogicENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='2269' u='c' c='_ZNK4llvm19RISCVTargetLowering29isDesirableToCommuteWithShiftEPKNS_6SDNodeENS_12CombineLevelE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='4519' u='c' c='_ZNK4llvm19RISCVTargetLowering22decomposeMulByConstantERNS_11LLVMContextENS_3EVTENS_7SDValueE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZTargetTransformInfo.cpp' l='353' u='c' c='_ZN4llvm14SystemZTTIImpl11hasDivRemOpEPNS_4TypeEb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='1041' u='c' c='_ZNK4llvm17X86TargetLowering31convertSetCCLogicToBitwiseLogicENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5416' u='c' c='_ZNK4llvm17X86TargetLowering10hasBitTestENS_7SDValueES1_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5429' u='c' c='_ZNK4llvm17X86TargetLowering56shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAndENS_7SDValueEPNS_14ConstantSDNodeES3_S1_jjRNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='31493' u='c' c='_ZNK4llvm17X86TargetLowering14isTruncateFreeENS_3EVTES1_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='31493' u='c' c='_ZNK4llvm17X86TargetLowering14isTruncateFreeENS_3EVTES1_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='39384' u='c' c='_ZL27combineCastedMaskArithmeticPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='39386' u='c' c='_ZL27combineCastedMaskArithmeticPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='39581' u='c' c='_ZL14combineBitcastPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='39591' u='c' c='_ZL14combineBitcastPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='39624' u='c' c='_ZL14combineBitcastPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='39738' u='c' c='_ZL14combineBitcastPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='39744' u='c' c='_ZL14combineBitcastPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='39757' u='c' c='_ZL14combineBitcastPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='40215' u='c' c='_ZL25combineExtractWithShufflePN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='47316' u='c' c='_ZL30combineToExtendBoolVectorInRegPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='47693' u='c' c='_ZL31combineVectorSizedSetCCEqualityPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
