Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Oct 24 18:54:46 2024
| Host         : pavilion-e79168 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file i2c_test_timing_summary_routed.rpt -pb i2c_test_timing_summary_routed.pb -rpx i2c_test_timing_summary_routed.rpx -warn_on_violation
| Design       : i2c_test
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       254         
HPDR-1     Warning           Port pin direction inconsistency  1           
LUTAR-1    Warning           LUT drives async reset alert      1           
TIMING-18  Warning           Missing input or output delay     8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (254)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (595)
5. checking no_input_delay (5)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (254)
--------------------------
 There are 155 register/latch pins with no clock driven by root clock pin: gc/counter_clk_reg[21]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: gc/drw/vram_clk_reg[7]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: i2c_master/i2c_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (595)
--------------------------------------------------
 There are 595 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.754        0.000                      0                  182        0.173        0.000                      0                  182        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.754        0.000                      0                  182        0.173        0.000                      0                  182        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_vram_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.580ns (15.889%)  route 3.070ns (84.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  input_c_reg/Q
                         net (fo=27, routed)          1.600     7.210    input_c
    SLICE_X4Y9           LUT2 (Prop_lut2_I0_O)        0.124     7.334 r  address_vram[15]_i_1/O
                         net (fo=24, routed)          1.470     8.805    is_turned_off
    SLICE_X6Y3           FDRE                                         r  address_vram_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  address_vram_reg[14]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y3           FDRE (Setup_fdre_C_R)       -0.524    14.559    address_vram_reg[14]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_vram_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 0.580ns (15.889%)  route 3.070ns (84.111%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  input_c_reg/Q
                         net (fo=27, routed)          1.600     7.210    input_c
    SLICE_X4Y9           LUT2 (Prop_lut2_I0_O)        0.124     7.334 r  address_vram[15]_i_1/O
                         net (fo=24, routed)          1.470     8.805    is_turned_off
    SLICE_X6Y3           FDRE                                         r  address_vram_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.517    14.858    clk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  address_vram_reg[15]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X6Y3           FDRE (Setup_fdre_C_R)       -0.524    14.559    address_vram_reg[15]
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  5.754    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 i2c_master/counter_independent_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/counter_independent_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.828ns (21.987%)  route 2.938ns (78.013%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.636     5.157    i2c_master/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  i2c_master/counter_independent_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  i2c_master/counter_independent_reg[12]/Q
                         net (fo=2, routed)           1.081     6.694    i2c_master/counter_independent[12]
    SLICE_X2Y11          LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  i2c_master/counter_independent[15]_i_6/O
                         net (fo=1, routed)           0.301     7.119    i2c_master/counter_independent[15]_i_6_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.243 f  i2c_master/counter_independent[15]_i_5/O
                         net (fo=1, routed)           0.811     8.055    i2c_master/counter_independent[15]_i_5_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.179 r  i2c_master/counter_independent[15]_i_3/O
                         net (fo=16, routed)          0.745     8.923    i2c_master/counter_independent[15]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  i2c_master/counter_independent_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.517    14.858    i2c_master/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  i2c_master/counter_independent_reg[10]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.429    14.693    i2c_master/counter_independent_reg[10]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 i2c_master/counter_independent_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/counter_independent_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.828ns (21.987%)  route 2.938ns (78.013%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.636     5.157    i2c_master/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  i2c_master/counter_independent_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  i2c_master/counter_independent_reg[12]/Q
                         net (fo=2, routed)           1.081     6.694    i2c_master/counter_independent[12]
    SLICE_X2Y11          LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  i2c_master/counter_independent[15]_i_6/O
                         net (fo=1, routed)           0.301     7.119    i2c_master/counter_independent[15]_i_6_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.243 f  i2c_master/counter_independent[15]_i_5/O
                         net (fo=1, routed)           0.811     8.055    i2c_master/counter_independent[15]_i_5_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.179 r  i2c_master/counter_independent[15]_i_3/O
                         net (fo=16, routed)          0.745     8.923    i2c_master/counter_independent[15]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  i2c_master/counter_independent_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.517    14.858    i2c_master/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  i2c_master/counter_independent_reg[11]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.429    14.693    i2c_master/counter_independent_reg[11]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 i2c_master/counter_independent_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/counter_independent_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.828ns (21.987%)  route 2.938ns (78.013%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.636     5.157    i2c_master/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  i2c_master/counter_independent_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  i2c_master/counter_independent_reg[12]/Q
                         net (fo=2, routed)           1.081     6.694    i2c_master/counter_independent[12]
    SLICE_X2Y11          LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  i2c_master/counter_independent[15]_i_6/O
                         net (fo=1, routed)           0.301     7.119    i2c_master/counter_independent[15]_i_6_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.243 f  i2c_master/counter_independent[15]_i_5/O
                         net (fo=1, routed)           0.811     8.055    i2c_master/counter_independent[15]_i_5_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.179 r  i2c_master/counter_independent[15]_i_3/O
                         net (fo=16, routed)          0.745     8.923    i2c_master/counter_independent[15]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  i2c_master/counter_independent_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.517    14.858    i2c_master/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  i2c_master/counter_independent_reg[12]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.429    14.693    i2c_master/counter_independent_reg[12]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 i2c_master/counter_independent_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/counter_independent_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.828ns (21.987%)  route 2.938ns (78.013%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.636     5.157    i2c_master/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  i2c_master/counter_independent_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  i2c_master/counter_independent_reg[12]/Q
                         net (fo=2, routed)           1.081     6.694    i2c_master/counter_independent[12]
    SLICE_X2Y11          LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  i2c_master/counter_independent[15]_i_6/O
                         net (fo=1, routed)           0.301     7.119    i2c_master/counter_independent[15]_i_6_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.243 f  i2c_master/counter_independent[15]_i_5/O
                         net (fo=1, routed)           0.811     8.055    i2c_master/counter_independent[15]_i_5_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.179 r  i2c_master/counter_independent[15]_i_3/O
                         net (fo=16, routed)          0.745     8.923    i2c_master/counter_independent[15]_i_1_n_0
    SLICE_X0Y10          FDRE                                         r  i2c_master/counter_independent_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.517    14.858    i2c_master/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  i2c_master/counter_independent_reg[9]/C
                         clock pessimism              0.299    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X0Y10          FDRE (Setup_fdre_C_R)       -0.429    14.693    i2c_master/counter_independent_reg[9]
  -------------------------------------------------------------------
                         required time                         14.693    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_vram_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.580ns (16.377%)  route 2.962ns (83.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  input_c_reg/Q
                         net (fo=27, routed)          1.600     7.210    input_c
    SLICE_X4Y9           LUT2 (Prop_lut2_I0_O)        0.124     7.334 r  address_vram[15]_i_1/O
                         net (fo=24, routed)          1.362     8.696    is_turned_off
    SLICE_X6Y0           FDRE                                         r  address_vram_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  address_vram_reg[2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y0           FDRE (Setup_fdre_C_R)       -0.524    14.560    address_vram_reg[2]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            address_vram_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.542ns  (logic 0.580ns (16.377%)  route 2.962ns (83.623%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  input_c_reg/Q
                         net (fo=27, routed)          1.600     7.210    input_c
    SLICE_X4Y9           LUT2 (Prop_lut2_I0_O)        0.124     7.334 r  address_vram[15]_i_1/O
                         net (fo=24, routed)          1.362     8.696    is_turned_off
    SLICE_X6Y0           FDRE                                         r  address_vram_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.518    14.859    clk_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  address_vram_reg[3]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X6Y0           FDRE (Setup_fdre_C_R)       -0.524    14.560    address_vram_reg[3]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 i2c_master/counter_independent_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/counter_independent_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.828ns (22.754%)  route 2.811ns (77.246%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.636     5.157    i2c_master/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  i2c_master/counter_independent_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  i2c_master/counter_independent_reg[12]/Q
                         net (fo=2, routed)           1.081     6.694    i2c_master/counter_independent[12]
    SLICE_X2Y11          LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  i2c_master/counter_independent[15]_i_6/O
                         net (fo=1, routed)           0.301     7.119    i2c_master/counter_independent[15]_i_6_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.243 f  i2c_master/counter_independent[15]_i_5/O
                         net (fo=1, routed)           0.811     8.055    i2c_master/counter_independent[15]_i_5_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.179 r  i2c_master/counter_independent[15]_i_3/O
                         net (fo=16, routed)          0.618     8.796    i2c_master/counter_independent[15]_i_1_n_0
    SLICE_X0Y8           FDRE                                         r  i2c_master/counter_independent_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.518    14.859    i2c_master/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  i2c_master/counter_independent_reg[1]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429    14.669    i2c_master/counter_independent_reg[1]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 i2c_master/counter_independent_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/counter_independent_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.828ns (22.754%)  route 2.811ns (77.246%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.636     5.157    i2c_master/clk_IBUF_BUFG
    SLICE_X0Y10          FDRE                                         r  i2c_master/counter_independent_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  i2c_master/counter_independent_reg[12]/Q
                         net (fo=2, routed)           1.081     6.694    i2c_master/counter_independent[12]
    SLICE_X2Y11          LUT4 (Prop_lut4_I1_O)        0.124     6.818 f  i2c_master/counter_independent[15]_i_6/O
                         net (fo=1, routed)           0.301     7.119    i2c_master/counter_independent[15]_i_6_n_0
    SLICE_X1Y10          LUT5 (Prop_lut5_I4_O)        0.124     7.243 f  i2c_master/counter_independent[15]_i_5/O
                         net (fo=1, routed)           0.811     8.055    i2c_master/counter_independent[15]_i_5_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I5_O)        0.124     8.179 r  i2c_master/counter_independent[15]_i_3/O
                         net (fo=16, routed)          0.618     8.796    i2c_master/counter_independent[15]_i_1_n_0
    SLICE_X0Y8           FDRE                                         r  i2c_master/counter_independent_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.518    14.859    i2c_master/clk_IBUF_BUFG
    SLICE_X0Y8           FDRE                                         r  i2c_master/counter_independent_reg[2]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y8           FDRE (Setup_fdre_C_R)       -0.429    14.669    i2c_master/counter_independent_reg[2]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -8.796    
  -------------------------------------------------------------------
                         slack                                  5.873    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 address_vram_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram/ram_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.561%)  route 0.267ns (65.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X7Y2           FDRE                                         r  address_vram_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  address_vram_reg[0]/Q
                         net (fo=4, routed)           0.267     1.885    gc/drw/vram/ram_reg_0[0]
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.879     2.007    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.712    gc/drw/vram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 address_vram_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.060%)  route 0.256ns (60.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X6Y2           FDRE                                         r  address_vram_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  address_vram_reg[6]/Q
                         net (fo=3, routed)           0.256     1.897    gc/drw/vram/ram_reg_0[6]
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.879     2.007    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.712    gc/drw/vram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 gc/drw/vram_clk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_clk_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.480%)  route 0.148ns (41.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    gc/drw/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  gc/drw/vram_clk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  gc/drw/vram_clk_reg[0]/Q
                         net (fo=7, routed)           0.148     1.759    gc/drw/vram_clk_reg_n_0_[0]
    SLICE_X34Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.804 r  gc/drw/vram_clk[5]_i_1/O
                         net (fo=1, routed)           0.000     1.804    gc/drw/p_0_in[5]
    SLICE_X34Y48         FDRE                                         r  gc/drw/vram_clk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    gc/drw/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  gc/drw/vram_clk_reg[5]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.121     1.583    gc/drw/vram_clk_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 address_vram_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram/ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.148ns (35.102%)  route 0.274ns (64.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X6Y2           FDRE                                         r  address_vram_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDRE (Prop_fdre_C_Q)         0.148     1.625 r  address_vram_reg[9]/Q
                         net (fo=3, routed)           0.274     1.899    gc/drw/vram/ram_reg_0[9]
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.879     2.007    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.130     1.659    gc/drw/vram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 gc/drw/vram_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_clk_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    gc/drw/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  gc/drw/vram_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  gc/drw/vram_clk_reg[1]/Q
                         net (fo=6, routed)           0.175     1.785    gc/drw/vram_clk_reg_n_0_[1]
    SLICE_X34Y48         LUT5 (Prop_lut5_I3_O)        0.043     1.828 r  gc/drw/vram_clk[4]_i_1/O
                         net (fo=1, routed)           0.000     1.828    gc/drw/p_0_in[4]
    SLICE_X34Y48         FDRE                                         r  gc/drw/vram_clk_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    gc/drw/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  gc/drw/vram_clk_reg[4]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.131     1.577    gc/drw/vram_clk_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 address_vram_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram/ram_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.164ns (33.753%)  route 0.322ns (66.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  address_vram_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  address_vram_reg[4]/Q
                         net (fo=3, routed)           0.322     1.963    gc/drw/vram/ram_reg_0[4]
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.879     2.007    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.712    gc/drw/vram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 address_vram_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram/ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.111%)  route 0.331ns (66.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  address_vram_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  address_vram_reg[7]/Q
                         net (fo=3, routed)           0.331     1.972    gc/drw/vram/ram_reg_0[7]
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.879     2.007    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKBWRCLK
                         clock pessimism             -0.478     1.529    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.712    gc/drw/vram/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i2c_master/counter2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/counter2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.592     1.475    i2c_master/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  i2c_master/counter2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  i2c_master/counter2_reg[8]/Q
                         net (fo=2, routed)           0.117     1.733    i2c_master/counter2[8]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  i2c_master/counter20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.841    i2c_master/counter20_carry__0_n_4
    SLICE_X1Y12          FDRE                                         r  i2c_master/counter2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.862     1.989    i2c_master/clk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  i2c_master/counter2_reg[8]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    i2c_master/counter2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 i2c_master/counter2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/counter2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.591     1.474    i2c_master/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  i2c_master/counter2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  i2c_master/counter2_reg[12]/Q
                         net (fo=2, routed)           0.117     1.732    i2c_master/counter2[12]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  i2c_master/counter20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.840    i2c_master/counter20_carry__1_n_4
    SLICE_X1Y13          FDRE                                         r  i2c_master/counter2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.861     1.988    i2c_master/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  i2c_master/counter2_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    i2c_master/counter2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 gc/drw/vram_clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/drw/vram_clk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    gc/drw/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  gc/drw/vram_clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  gc/drw/vram_clk_reg[1]/Q
                         net (fo=6, routed)           0.175     1.785    gc/drw/vram_clk_reg_n_0_[1]
    SLICE_X34Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.830 r  gc/drw/vram_clk[3]_i_1/O
                         net (fo=1, routed)           0.000     1.830    gc/drw/p_0_in[3]
    SLICE_X34Y48         FDRE                                         r  gc/drw/vram_clk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    gc/drw/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  gc/drw/vram_clk_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.121     1.567    gc/drw/vram_clk_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y0    gc/drw/vram/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y0    gc/drw/vram/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X7Y2     address_vram_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y2     address_vram_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y2     address_vram_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y2     address_vram_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y2     address_vram_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y3     address_vram_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y3     address_vram_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y2     address_vram_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y2     address_vram_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2     address_vram_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2     address_vram_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2     address_vram_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2     address_vram_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2     address_vram_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2     address_vram_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2     address_vram_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2     address_vram_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y2     address_vram_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y2     address_vram_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2     address_vram_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2     address_vram_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2     address_vram_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2     address_vram_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2     address_vram_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2     address_vram_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2     address_vram_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y2     address_vram_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           576 Endpoints
Min Delay           576 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_master/write_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            sda
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.781ns  (logic 3.986ns (36.972%)  route 6.795ns (63.028%))
  Logic Levels:           2  (FDCE=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE                         0.000     0.000 r  i2c_master/write_enable_reg/C
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.459     0.459 f  i2c_master/write_enable_reg/Q
                         net (fo=2, routed)           6.795     7.254    sda_IOBUF_inst/T
    A16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.527    10.781 r  sda_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    10.781    sda
    A16                                                               r  sda (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/i2c_scl_enable_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.584ns  (logic 4.337ns (40.976%)  route 6.247ns (59.024%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDCE                         0.000     0.000 r  i2c_master/i2c_scl_enable_reg/C
    SLICE_X3Y9           FDCE (Prop_fdce_C_Q)         0.459     0.459 f  i2c_master/i2c_scl_enable_reg/Q
                         net (fo=1, routed)           0.565     1.024    i2c_master/i2c_scl_enable
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.150     1.174 r  i2c_master/scl_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.682     6.856    scl_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.728    10.584 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000    10.584    scl
    A14                                                               r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/b_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/address_in_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.889ns  (logic 2.170ns (27.506%)  route 5.719ns (72.494%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE                         0.000     0.000 r  gc/drw/b_ptr_reg[1]/C
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  gc/drw/b_ptr_reg[1]/Q
                         net (fo=38, routed)          2.609     3.087    gc/drw/b_ptr_reg[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.295     3.382 r  gc/drw/i__carry_i_13/O
                         net (fo=1, routed)           1.168     4.550    gc/drw/i__carry_i_13_n_0
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.124     4.674 r  gc/drw/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.674    gc/drw/i__carry_i_6_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.072 r  gc/drw/p_3_out_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.072    gc/drw/p_3_out_inferred__1/i__carry_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  gc/drw/p_3_out_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.186    gc/drw/p_3_out_inferred__1/i__carry__0_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.520 r  gc/drw/p_3_out_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           1.097     6.617    gc/drw/p_3_out_inferred__1/i__carry__1_n_6
    SLICE_X8Y4           LUT6 (Prop_lut6_I4_O)        0.303     6.920 r  gc/drw/address_in[9]_i_2/O
                         net (fo=1, routed)           0.656     7.576    gc/drw/address_in[9]_i_2_n_0
    SLICE_X9Y4           LUT3 (Prop_lut3_I2_O)        0.124     7.700 r  gc/drw/address_in[9]_i_1/O
                         net (fo=1, routed)           0.189     7.889    gc/drw/address_in[9]_i_1_n_0
    SLICE_X8Y4           FDRE                                         r  gc/drw/address_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/b_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/address_in_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.751ns  (logic 2.157ns (27.829%)  route 5.594ns (72.171%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE                         0.000     0.000 r  gc/drw/b_ptr_reg[1]/C
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  gc/drw/b_ptr_reg[1]/Q
                         net (fo=38, routed)          2.609     3.087    gc/drw/b_ptr_reg[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.295     3.382 r  gc/drw/i__carry_i_13/O
                         net (fo=1, routed)           1.168     4.550    gc/drw/i__carry_i_13_n_0
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.124     4.674 r  gc/drw/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.674    gc/drw/i__carry_i_6_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.072 r  gc/drw/p_3_out_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.072    gc/drw/p_3_out_inferred__1/i__carry_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.294 r  gc/drw/p_3_out_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.851     6.144    gc/drw/p_3_out_inferred__1/i__carry__0_n_7
    SLICE_X8Y6           LUT3 (Prop_lut3_I2_O)        0.292     6.436 r  gc/drw/address_in[4]_i_2/O
                         net (fo=1, routed)           0.967     7.403    gc/drw/address_in[4]_i_2_n_0
    SLICE_X8Y2           LUT5 (Prop_lut5_I2_O)        0.348     7.751 r  gc/drw/address_in[4]_i_1/O
                         net (fo=1, routed)           0.000     7.751    gc/drw/address_in[4]_i_1_n_0
    SLICE_X8Y2           FDRE                                         r  gc/drw/address_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/b_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/address_in_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.669ns  (logic 2.074ns (27.044%)  route 5.595ns (72.956%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE                         0.000     0.000 r  gc/drw/b_ptr_reg[1]/C
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  gc/drw/b_ptr_reg[1]/Q
                         net (fo=38, routed)          2.609     3.087    gc/drw/b_ptr_reg[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.295     3.382 r  gc/drw/i__carry_i_13/O
                         net (fo=1, routed)           1.168     4.550    gc/drw/i__carry_i_13_n_0
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.124     4.674 r  gc/drw/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.674    gc/drw/i__carry_i_6_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.072 r  gc/drw/p_3_out_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.072    gc/drw/p_3_out_inferred__1/i__carry_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  gc/drw/p_3_out_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.186    gc/drw/p_3_out_inferred__1/i__carry__0_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.425 r  gc/drw/p_3_out_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           1.151     6.576    gc/drw/p_3_out_inferred__1/i__carry__1_n_5
    SLICE_X9Y5           LUT6 (Prop_lut6_I1_O)        0.302     6.878 r  gc/drw/address_in[10]_i_4/O
                         net (fo=1, routed)           0.667     7.545    gc/drw/address_in[10]_i_4_n_0
    SLICE_X9Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.669 r  gc/drw/address_in[10]_i_2/O
                         net (fo=1, routed)           0.000     7.669    gc/drw/address_in[10]_i_2_n_0
    SLICE_X9Y5           FDRE                                         r  gc/drw/address_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/b_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/address_in_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.560ns  (logic 2.038ns (26.957%)  route 5.522ns (73.043%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE                         0.000     0.000 r  gc/drw/b_ptr_reg[1]/C
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  gc/drw/b_ptr_reg[1]/Q
                         net (fo=38, routed)          2.609     3.087    gc/drw/b_ptr_reg[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.295     3.382 r  gc/drw/i__carry_i_13/O
                         net (fo=1, routed)           1.168     4.550    gc/drw/i__carry_i_13_n_0
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.124     4.674 r  gc/drw/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.674    gc/drw/i__carry_i_6_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.072 r  gc/drw/p_3_out_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.072    gc/drw/p_3_out_inferred__1/i__carry_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.385 r  gc/drw/p_3_out_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.804     6.189    gc/drw/p_3_out_inferred__1/i__carry__0_n_4
    SLICE_X9Y6           LUT3 (Prop_lut3_I2_O)        0.306     6.495 r  gc/drw/address_in[7]_i_2/O
                         net (fo=1, routed)           0.941     7.436    gc/drw/address_in[7]_i_2_n_0
    SLICE_X9Y3           LUT5 (Prop_lut5_I2_O)        0.124     7.560 r  gc/drw/address_in[7]_i_1/O
                         net (fo=1, routed)           0.000     7.560    gc/drw/address_in[7]_i_1_n_0
    SLICE_X9Y3           FDRE                                         r  gc/drw/address_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/b_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/address_in_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.474ns  (logic 2.056ns (27.507%)  route 5.418ns (72.493%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE                         0.000     0.000 r  gc/drw/b_ptr_reg[1]/C
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  gc/drw/b_ptr_reg[1]/Q
                         net (fo=38, routed)          2.609     3.087    gc/drw/b_ptr_reg[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.295     3.382 r  gc/drw/i__carry_i_13/O
                         net (fo=1, routed)           1.168     4.550    gc/drw/i__carry_i_13_n_0
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.124     4.674 r  gc/drw/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.674    gc/drw/i__carry_i_6_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.072 r  gc/drw/p_3_out_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.072    gc/drw/p_3_out_inferred__1/i__carry_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.406 r  gc/drw/p_3_out_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.808     6.214    gc/drw/p_3_out_inferred__1/i__carry__0_n_6
    SLICE_X8Y7           LUT3 (Prop_lut3_I2_O)        0.303     6.517 r  gc/drw/address_in[5]_i_2/O
                         net (fo=1, routed)           0.834     7.350    gc/drw/address_in[5]_i_2_n_0
    SLICE_X8Y5           LUT5 (Prop_lut5_I2_O)        0.124     7.474 r  gc/drw/address_in[5]_i_1/O
                         net (fo=1, routed)           0.000     7.474    gc/drw/address_in[5]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  gc/drw/address_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/b_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/address_in_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.455ns  (logic 2.282ns (30.611%)  route 5.173ns (69.389%))
  Logic Levels:           8  (CARRY4=3 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE                         0.000     0.000 r  gc/drw/b_ptr_reg[1]/C
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  gc/drw/b_ptr_reg[1]/Q
                         net (fo=38, routed)          2.609     3.087    gc/drw/b_ptr_reg[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.295     3.382 r  gc/drw/i__carry_i_13/O
                         net (fo=1, routed)           1.168     4.550    gc/drw/i__carry_i_13_n_0
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.124     4.674 r  gc/drw/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.674    gc/drw/i__carry_i_6_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.072 r  gc/drw/p_3_out_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.072    gc/drw/p_3_out_inferred__1/i__carry_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.186 r  gc/drw/p_3_out_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.186    gc/drw/p_3_out_inferred__1/i__carry__0_n_0
    SLICE_X9Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.408 r  gc/drw/p_3_out_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           1.097     6.505    gc/drw/p_3_out_inferred__1/i__carry__1_n_7
    SLICE_X9Y6           LUT3 (Prop_lut3_I2_O)        0.325     6.830 r  gc/drw/address_in[8]_i_2/O
                         net (fo=1, routed)           0.299     7.129    gc/drw/address_in[8]_i_2_n_0
    SLICE_X9Y5           LUT5 (Prop_lut5_I2_O)        0.326     7.455 r  gc/drw/address_in[8]_i_1/O
                         net (fo=1, routed)           0.000     7.455    gc/drw/address_in[8]_i_1_n_0
    SLICE_X9Y5           FDRE                                         r  gc/drw/address_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/b_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/address_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.015ns  (logic 2.190ns (31.218%)  route 4.825ns (68.782%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE                         0.000     0.000 r  gc/drw/b_ptr_reg[1]/C
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  gc/drw/b_ptr_reg[1]/Q
                         net (fo=38, routed)          2.609     3.087    gc/drw/b_ptr_reg[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.295     3.382 r  gc/drw/i__carry_i_13/O
                         net (fo=1, routed)           1.168     4.550    gc/drw/i__carry_i_13_n_0
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.124     4.674 r  gc/drw/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.674    gc/drw/i__carry_i_6_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.072 r  gc/drw/p_3_out_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.072    gc/drw/p_3_out_inferred__1/i__carry_n_0
    SLICE_X9Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.311 r  gc/drw/p_3_out_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.598     5.908    gc/drw/p_3_out_inferred__1/i__carry__0_n_5
    SLICE_X8Y7           LUT3 (Prop_lut3_I2_O)        0.328     6.236 r  gc/drw/address_in[6]_i_2/O
                         net (fo=1, routed)           0.451     6.687    gc/drw/address_in[6]_i_2_n_0
    SLICE_X8Y4           LUT5 (Prop_lut5_I2_O)        0.328     7.015 r  gc/drw/address_in[6]_i_1/O
                         net (fo=1, routed)           0.000     7.015    gc/drw/address_in[6]_i_1_n_0
    SLICE_X8Y4           FDRE                                         r  gc/drw/address_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/b_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/address_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.999ns  (logic 1.801ns (25.732%)  route 5.198ns (74.268%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDRE                         0.000     0.000 r  gc/drw/b_ptr_reg[1]/C
    SLICE_X12Y5          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  gc/drw/b_ptr_reg[1]/Q
                         net (fo=38, routed)          2.609     3.087    gc/drw/b_ptr_reg[1]
    SLICE_X14Y12         LUT6 (Prop_lut6_I2_O)        0.295     3.382 r  gc/drw/i__carry_i_13/O
                         net (fo=1, routed)           1.168     4.550    gc/drw/i__carry_i_13_n_0
    SLICE_X9Y7           LUT5 (Prop_lut5_I2_O)        0.124     4.674 r  gc/drw/i__carry_i_6/O
                         net (fo=1, routed)           0.000     4.674    gc/drw/i__carry_i_6_n_0
    SLICE_X9Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     4.922 r  gc/drw/p_3_out_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.598     5.519    gc/drw/p_3_out_inferred__1/i__carry_n_5
    SLICE_X8Y6           LUT3 (Prop_lut3_I2_O)        0.328     5.847 r  gc/drw/address_in[2]_i_2/O
                         net (fo=1, routed)           0.824     6.671    gc/drw/address_in[2]_i_2_n_0
    SLICE_X8Y5           LUT5 (Prop_lut5_I2_O)        0.328     6.999 r  gc/drw/address_in[2]_i_1/O
                         net (fo=1, routed)           0.000     6.999    gc/drw/address_in[2]_i_1_n_0
    SLICE_X8Y5           FDRE                                         r  gc/drw/address_in_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gc/drw/c_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/c_ptr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE                         0.000     0.000 r  gc/drw/c_ptr_reg[1]/C
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/drw/c_ptr_reg[1]/Q
                         net (fo=8, routed)           0.077     0.218    gc/drw/c_ptr_reg[1]
    SLICE_X8Y6           LUT3 (Prop_lut3_I1_O)        0.045     0.263 r  gc/drw/c_ptr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.263    gc/drw/c_ptr[2]_i_1_n_0
    SLICE_X8Y6           FDRE                                         r  gc/drw/c_ptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.513%)  route 0.138ns (49.487%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[7]/C
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2c_master/FSM_onehot_state_reg[7]/Q
                         net (fo=6, routed)           0.138     0.279    i2c_master/FSM_onehot_state_reg_n_0_[7]
    SLICE_X4Y9           FDCE                                         r  i2c_master/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master/FSM_onehot_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.316%)  route 0.139ns (49.684%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDCE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[5]/C
    SLICE_X4Y9           FDCE (Prop_fdce_C_Q)         0.141     0.141 r  i2c_master/FSM_onehot_state_reg[5]/Q
                         net (fo=7, routed)           0.139     0.280    i2c_master/FSM_onehot_state_reg_n_0_[5]
    SLICE_X6Y9           FDCE                                         r  i2c_master/FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master/FSM_onehot_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.148ns (52.311%)  route 0.135ns (47.689%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[8]/C
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.148     0.148 r  i2c_master/FSM_onehot_state_reg[8]/Q
                         net (fo=7, routed)           0.135     0.283    i2c_master/FSM_onehot_state_reg_n_0_[8]
    SLICE_X6Y9           FDCE                                         r  i2c_master/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            i2c_master/FSM_onehot_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.148ns (50.105%)  route 0.147ns (49.895%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDCE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[6]/C
    SLICE_X6Y9           FDCE (Prop_fdce_C_Q)         0.148     0.148 r  i2c_master/FSM_onehot_state_reg[6]/Q
                         net (fo=4, routed)           0.147     0.295    i2c_master/FSM_onehot_state_reg_n_0_[6]
    SLICE_X6Y9           FDCE                                         r  i2c_master/FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/bullets_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/bullets_reg[0][17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE                         0.000     0.000 r  gc/bullets_reg[0][0]/C
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  gc/bullets_reg[0][0]/Q
                         net (fo=12, routed)          0.094     0.258    gc/bullets_reg_n_0_[0][0]
    SLICE_X9Y10          LUT3 (Prop_lut3_I0_O)        0.045     0.303 r  gc/bullets[0][17]_i_1/O
                         net (fo=1, routed)           0.000     0.303    gc/bullets[0][17]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  gc/bullets_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/bullets_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/bullets_reg[0][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE                         0.000     0.000 r  gc/bullets_reg[0][0]/C
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  gc/bullets_reg[0][0]/Q
                         net (fo=12, routed)          0.094     0.258    gc/bullets_reg_n_0_[0][0]
    SLICE_X9Y10          LUT3 (Prop_lut3_I1_O)        0.048     0.306 r  gc/bullets[0][24]_i_1/O
                         net (fo=1, routed)           0.000     0.306    gc/bullets[0][24]_i_1_n_0
    SLICE_X9Y10          FDRE                                         r  gc/bullets_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/isr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/isr_ptr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE                         0.000     0.000 r  gc/drw/isr_ptr_reg[4]/C
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  gc/drw/isr_ptr_reg[4]/Q
                         net (fo=59, routed)          0.083     0.211    gc/drw/isr_ptr_reg[4]
    SLICE_X13Y5          LUT6 (Prop_lut6_I1_O)        0.099     0.310 r  gc/drw/isr_ptr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.310    gc/drw/isr_ptr[5]_i_1_n_0
    SLICE_X13Y5          FDRE                                         r  gc/drw/isr_ptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2c_master/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2c_master/counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.227ns (71.396%)  route 0.091ns (28.604%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDRE                         0.000     0.000 r  i2c_master/counter_reg[4]/C
    SLICE_X4Y8           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  i2c_master/counter_reg[4]/Q
                         net (fo=3, routed)           0.091     0.219    i2c_master/counter_reg_n_0_[4]
    SLICE_X4Y8           LUT6 (Prop_lut6_I5_O)        0.099     0.318 r  i2c_master/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     0.318    i2c_master/counter[5]_i_2_n_0
    SLICE_X4Y8           FDRE                                         r  i2c_master/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/player_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/player_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.724%)  route 0.136ns (42.276%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  gc/player_reg[12]/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/player_reg[12]/Q
                         net (fo=8, routed)           0.136     0.277    gc/p_0_in_0[4]
    SLICE_X1Y6           LUT6 (Prop_lut6_I1_O)        0.045     0.322 r  gc/player[12]_i_2/O
                         net (fo=1, routed)           0.000     0.322    gc/player[12]_i_2_n_0
    SLICE_X1Y6           FDRE                                         r  gc/player_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           257 Endpoints
Min Delay           257 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i2c_master/i2c_clk_indep_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.684ns  (logic 4.336ns (40.583%)  route 6.348ns (59.417%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.636     5.157    i2c_master/clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  i2c_master/i2c_clk_indep_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.613 r  i2c_master/i2c_clk_indep_reg/Q
                         net (fo=3, routed)           0.666     6.279    i2c_master/i2c_clk_indep_reg_n_0
    SLICE_X1Y9           LUT2 (Prop_lut2_I1_O)        0.152     6.431 r  i2c_master/scl_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.682    12.113    scl_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.728    15.841 r  scl_OBUF_inst/O
                         net (fo=0)                   0.000    15.841    scl
    A14                                                               r  scl (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 command_pointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.533ns  (logic 4.402ns (58.431%)  route 3.132ns (41.569%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.638     5.159    clk_IBUF_BUFG
    SLICE_X2Y6           FDRE                                         r  command_pointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.478     5.637 r  command_pointer_reg[2]/Q
                         net (fo=14, routed)          0.923     6.560    i2c_master/Q[2]
    SLICE_X2Y7           LUT6 (Prop_lut6_I4_O)        0.295     6.855 f  i2c_master/led_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           0.321     7.176    i2c_master/led_OBUF[0]_inst_i_2_n_0
    SLICE_X2Y8           LUT3 (Prop_lut3_I2_O)        0.124     7.300 r  i2c_master/led_OBUF[0]_inst_i_1/O
                         net (fo=11, routed)          1.888     9.188    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.693 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.693    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/counter_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.225ns  (logic 0.858ns (16.420%)  route 4.367ns (83.580%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  input_c_reg/Q
                         net (fo=27, routed)          1.509     7.119    i2c_master/input_c
    SLICE_X4Y9           LUT2 (Prop_lut2_I0_O)        0.124     7.243 f  i2c_master/FSM_onehot_state[10]_i_2/O
                         net (fo=13, routed)          0.500     7.743    i2c_master/sig
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.867 r  i2c_master/counter[7]_i_1/O
                         net (fo=9, routed)           1.640     9.507    i2c_master/counter[7]_i_1_n_0
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.154     9.661 r  i2c_master/counter[5]_i_1/O
                         net (fo=3, routed)           0.718    10.380    i2c_master/counter[5]_i_1_n_0
    SLICE_X4Y8           FDRE                                         r  i2c_master/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/counter_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.225ns  (logic 0.858ns (16.420%)  route 4.367ns (83.580%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  input_c_reg/Q
                         net (fo=27, routed)          1.509     7.119    i2c_master/input_c
    SLICE_X4Y9           LUT2 (Prop_lut2_I0_O)        0.124     7.243 f  i2c_master/FSM_onehot_state[10]_i_2/O
                         net (fo=13, routed)          0.500     7.743    i2c_master/sig
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.867 r  i2c_master/counter[7]_i_1/O
                         net (fo=9, routed)           1.640     9.507    i2c_master/counter[7]_i_1_n_0
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.154     9.661 r  i2c_master/counter[5]_i_1/O
                         net (fo=3, routed)           0.718    10.380    i2c_master/counter[5]_i_1_n_0
    SLICE_X4Y8           FDRE                                         r  i2c_master/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/counter_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.225ns  (logic 0.858ns (16.420%)  route 4.367ns (83.580%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  input_c_reg/Q
                         net (fo=27, routed)          1.509     7.119    i2c_master/input_c
    SLICE_X4Y9           LUT2 (Prop_lut2_I0_O)        0.124     7.243 f  i2c_master/FSM_onehot_state[10]_i_2/O
                         net (fo=13, routed)          0.500     7.743    i2c_master/sig
    SLICE_X2Y9           LUT6 (Prop_lut6_I5_O)        0.124     7.867 r  i2c_master/counter[7]_i_1/O
                         net (fo=9, routed)           1.640     9.507    i2c_master/counter[7]_i_1_n_0
    SLICE_X4Y9           LUT4 (Prop_lut4_I3_O)        0.154     9.661 r  i2c_master/counter[5]_i_1/O
                         net (fo=3, routed)           0.718    10.380    i2c_master/counter[5]_i_1_n_0
    SLICE_X4Y8           FDRE                                         r  i2c_master/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/player_reg[11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.918ns  (logic 1.086ns (22.080%)  route 3.832ns (77.920%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  input_c_reg/Q
                         net (fo=27, routed)          1.357     6.967    gc/input_c
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.152     7.119 r  gc/player[15]_i_3/O
                         net (fo=1, routed)           0.686     7.805    gc/player[15]_i_3_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.326     8.131 r  gc/player[15]_i_1/O
                         net (fo=9, routed)           0.979     9.110    gc/player[15]_i_1_n_0
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.152     9.262 r  gc/player[12]_i_1/O
                         net (fo=2, routed)           0.811    10.073    gc/player[12]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  gc/player_reg[11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_c_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/player_reg[12]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.918ns  (logic 1.086ns (22.080%)  route 3.832ns (77.920%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.633     5.154    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  input_c_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     5.610 f  input_c_reg/Q
                         net (fo=27, routed)          1.357     6.967    gc/input_c
    SLICE_X0Y7           LUT2 (Prop_lut2_I0_O)        0.152     7.119 r  gc/player[15]_i_3/O
                         net (fo=1, routed)           0.686     7.805    gc/player[15]_i_3_n_0
    SLICE_X1Y7           LUT6 (Prop_lut6_I0_O)        0.326     8.131 r  gc/player[15]_i_1/O
                         net (fo=9, routed)           0.979     9.110    gc/player[15]_i_1_n_0
    SLICE_X4Y5           LUT2 (Prop_lut2_I0_O)        0.152     9.262 r  gc/player[12]_i_1/O
                         net (fo=2, routed)           0.811    10.073    gc/player[12]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  gc/player_reg[12]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/vram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.059ns  (logic 2.608ns (64.252%)  route 1.451ns (35.748%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.613     5.134    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.588 r  gc/drw/vram/ram_reg/DOBDO[5]
                         net (fo=1, routed)           1.451     9.039    gc/drw/vram/command_vram[5]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.154     9.193 r  gc/drw/vram/saved_data_2[5]_i_1/O
                         net (fo=1, routed)           0.000     9.193    i2c_master/D[5]
    SLICE_X4Y6           FDRE                                         r  i2c_master/saved_data_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/vram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.906ns  (logic 2.606ns (66.722%)  route 1.300ns (33.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.613     5.134    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.588 r  gc/drw/vram/ram_reg/DOBDO[1]
                         net (fo=1, routed)           1.300     8.887    gc/drw/vram/command_vram[1]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.152     9.039 r  gc/drw/vram/saved_data_2[1]_i_1/O
                         net (fo=1, routed)           0.000     9.039    i2c_master/D[1]
    SLICE_X4Y6           FDRE                                         r  i2c_master/saved_data_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 gc/drw/vram/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_2_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.890ns  (logic 2.606ns (66.986%)  route 1.284ns (33.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.613     5.134    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.588 r  gc/drw/vram/ram_reg/DOBDO[3]
                         net (fo=1, routed)           1.284     8.872    gc/drw/vram/command_vram[3]
    SLICE_X4Y6           LUT3 (Prop_lut3_I0_O)        0.152     9.024 r  gc/drw/vram/saved_data_2[3]_i_1/O
                         net (fo=1, routed)           0.000     9.024    i2c_master/D[3]
    SLICE_X4Y6           FDRE                                         r  i2c_master/saved_data_2_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/saved_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.164ns (42.057%)  route 0.226ns (57.943%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  mode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  mode_reg[6]/Q
                         net (fo=2, routed)           0.226     1.867    i2c_master/saved_data_reg[6]_0
    SLICE_X6Y8           FDRE                                         r  i2c_master/saved_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/player_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.226ns (49.794%)  route 0.228ns (50.206%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  input_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.128     1.605 r  input_l_reg/Q
                         net (fo=8, routed)           0.228     1.833    gc/input_l
    SLICE_X1Y6           LUT6 (Prop_lut6_I2_O)        0.098     1.931 r  gc/player[12]_i_2/O
                         net (fo=1, routed)           0.000     1.931    gc/player[12]_i_2_n_0
    SLICE_X1Y6           FDRE                                         r  gc/player_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.209ns (44.195%)  route 0.264ns (55.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  enable_reg/Q
                         net (fo=8, routed)           0.264     1.905    i2c_master/enable
    SLICE_X6Y9           LUT3 (Prop_lut3_I0_O)        0.045     1.950 r  i2c_master/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.950    i2c_master/FSM_onehot_state[0]_i_1_n_0
    SLICE_X6Y9           FDCE                                         r  i2c_master/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/player_reg[11]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.226ns (43.932%)  route 0.288ns (56.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  input_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.128     1.605 r  input_l_reg/Q
                         net (fo=8, routed)           0.166     1.771    gc/input_l
    SLICE_X1Y7           LUT6 (Prop_lut6_I1_O)        0.098     1.869 r  gc/player[15]_i_1/O
                         net (fo=9, routed)           0.122     1.992    gc/player[15]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  gc/player_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/player_reg[12]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.226ns (43.932%)  route 0.288ns (56.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  input_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.128     1.605 r  input_l_reg/Q
                         net (fo=8, routed)           0.166     1.771    gc/input_l
    SLICE_X1Y7           LUT6 (Prop_lut6_I1_O)        0.098     1.869 r  gc/player[15]_i_1/O
                         net (fo=9, routed)           0.122     1.992    gc/player[15]_i_1_n_0
    SLICE_X1Y6           FDRE                                         r  gc/player_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/player_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.518ns  (logic 0.226ns (43.633%)  route 0.292ns (56.367%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  input_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.128     1.605 r  input_l_reg/Q
                         net (fo=8, routed)           0.292     1.897    gc/input_l
    SLICE_X3Y7           LUT5 (Prop_lut5_I3_O)        0.098     1.995 r  gc/player[9]_i_1/O
                         net (fo=1, routed)           0.000     1.995    gc/player[9]_i_1_n_0
    SLICE_X3Y7           FDRE                                         r  gc/player_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.557ns  (logic 0.209ns (37.529%)  route 0.348ns (62.471%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X2Y8           FDRE                                         r  enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  enable_reg/Q
                         net (fo=8, routed)           0.348     1.989    i2c_master/enable
    SLICE_X6Y9           LUT5 (Prop_lut5_I0_O)        0.045     2.034 r  i2c_master/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.034    i2c_master/FSM_onehot_state[1]_i_1_n_0
    SLICE_X6Y9           FDPE                                         r  i2c_master/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gc/player_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.226ns (38.975%)  route 0.354ns (61.025%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  input_l_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.128     1.605 r  input_l_reg/Q
                         net (fo=8, routed)           0.354     1.959    gc/input_l
    SLICE_X3Y6           LUT6 (Prop_lut6_I3_O)        0.098     2.057 r  gc/player[14]_i_1/O
                         net (fo=1, routed)           0.000     2.057    gc/player[14]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  gc/player_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_turned_off_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/FSM_onehot_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.186ns (31.773%)  route 0.399ns (68.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  is_turned_off_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  is_turned_off_reg/Q
                         net (fo=9, routed)           0.270     1.888    i2c_master/enable_reg
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.045     1.933 f  i2c_master/FSM_onehot_state[10]_i_2/O
                         net (fo=13, routed)          0.129     2.063    i2c_master/sig
    SLICE_X6Y9           FDCE                                         f  i2c_master/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 is_turned_off_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_master/FSM_onehot_state_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.585ns  (logic 0.186ns (31.773%)  route 0.399ns (68.227%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  is_turned_off_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 f  is_turned_off_reg/Q
                         net (fo=9, routed)           0.270     1.888    i2c_master/enable_reg
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.045     1.933 f  i2c_master/FSM_onehot_state[10]_i_2/O
                         net (fo=13, routed)          0.129     2.063    i2c_master/sig
    SLICE_X6Y9           FDCE                                         f  i2c_master/FSM_onehot_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            input_l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.687ns  (logic 1.451ns (54.000%)  route 1.236ns (46.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.236     2.687    btnL_IBUF
    SLICE_X1Y9           FDRE                                         r  input_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.517     4.858    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  input_l_reg/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            address_vram_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.623ns  (logic 0.642ns (24.479%)  route 1.981ns (75.521%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X6Y9           FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=10, routed)          1.139     1.657    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.124     1.781 r  i2c_master/address_vram[15]_i_2/O
                         net (fo=16, routed)          0.841     2.623    i2c_master_n_3
    SLICE_X6Y0           FDRE                                         r  address_vram_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  address_vram_reg[2]/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            address_vram_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.623ns  (logic 0.642ns (24.479%)  route 1.981ns (75.521%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X6Y9           FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=10, routed)          1.139     1.657    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.124     1.781 r  i2c_master/address_vram[15]_i_2/O
                         net (fo=16, routed)          0.841     2.623    i2c_master_n_3
    SLICE_X6Y0           FDRE                                         r  address_vram_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  address_vram_reg[3]/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            address_vram_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.622ns  (logic 0.642ns (24.485%)  route 1.980ns (75.515%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X6Y9           FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=10, routed)          1.139     1.657    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.124     1.781 r  i2c_master/address_vram[15]_i_2/O
                         net (fo=16, routed)          0.841     2.622    i2c_master_n_3
    SLICE_X6Y1           FDRE                                         r  address_vram_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  address_vram_reg[4]/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            address_vram_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.622ns  (logic 0.642ns (24.485%)  route 1.980ns (75.515%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X6Y9           FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=10, routed)          1.139     1.657    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.124     1.781 r  i2c_master/address_vram[15]_i_2/O
                         net (fo=16, routed)          0.841     2.622    i2c_master_n_3
    SLICE_X6Y1           FDRE                                         r  address_vram_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  address_vram_reg[5]/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            address_vram_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.622ns  (logic 0.642ns (24.485%)  route 1.980ns (75.515%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X6Y9           FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=10, routed)          1.139     1.657    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.124     1.781 r  i2c_master/address_vram[15]_i_2/O
                         net (fo=16, routed)          0.841     2.622    i2c_master_n_3
    SLICE_X6Y1           FDRE                                         r  address_vram_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  address_vram_reg[7]/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            address_vram_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.622ns  (logic 0.642ns (24.485%)  route 1.980ns (75.515%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X6Y9           FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=10, routed)          1.139     1.657    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.124     1.781 r  i2c_master/address_vram[15]_i_2/O
                         net (fo=16, routed)          0.841     2.622    i2c_master_n_3
    SLICE_X6Y1           FDRE                                         r  address_vram_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X6Y1           FDRE                                         r  address_vram_reg[8]/C

Slack:                    inf
  Source:                 i2c_master/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            address_vram_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.621ns  (logic 0.642ns (24.493%)  route 1.979ns (75.507%))
  Logic Levels:           2  (FDPE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDPE                         0.000     0.000 r  i2c_master/FSM_onehot_state_reg[1]/C
    SLICE_X6Y9           FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  i2c_master/FSM_onehot_state_reg[1]/Q
                         net (fo=10, routed)          1.139     1.657    i2c_master/FSM_onehot_state_reg_n_0_[1]
    SLICE_X2Y8           LUT5 (Prop_lut5_I3_O)        0.124     1.781 r  i2c_master/address_vram[15]_i_2/O
                         net (fo=16, routed)          0.840     2.621    i2c_master_n_3
    SLICE_X5Y0           FDRE                                         r  address_vram_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.518     4.859    clk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  address_vram_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            input_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.544ns  (logic 1.451ns (57.045%)  route 1.093ns (42.955%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.093     2.544    btnR_IBUF
    SLICE_X1Y9           FDRE                                         r  input_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.517     4.858    clk_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  input_r_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            input_u_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.499ns  (logic 1.454ns (58.171%)  route 1.045ns (41.829%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.045     2.499    btnU_IBUF
    SLICE_X0Y13          FDRE                                         r  input_u_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.514     4.855    clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  input_u_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gc/drw/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.630%)  route 0.160ns (49.370%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE                         0.000     0.000 r  gc/drw/data_in_reg[1]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  gc/drw/data_in_reg[1]/Q
                         net (fo=1, routed)           0.160     0.324    gc/drw/vram/ram_reg_1[1]
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.878     2.006    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 gc/drw/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.510%)  route 0.161ns (49.490%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE                         0.000     0.000 r  gc/drw/data_in_reg[6]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  gc/drw/data_in_reg[6]/Q
                         net (fo=1, routed)           0.161     0.325    gc/drw/vram/ram_reg_1[6]
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.878     2.006    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 gc/drw/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.165%)  route 0.163ns (49.835%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE                         0.000     0.000 r  gc/drw/data_in_reg[3]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  gc/drw/data_in_reg[3]/Q
                         net (fo=1, routed)           0.163     0.327    gc/drw/vram/ram_reg_1[3]
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.878     2.006    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 gc/drw/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.555%)  route 0.167ns (50.445%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE                         0.000     0.000 r  gc/drw/data_in_reg[4]/C
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  gc/drw/data_in_reg[4]/Q
                         net (fo=1, routed)           0.167     0.331    gc/drw/vram/ram_reg_1[4]
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.878     2.006    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 gc/drw/address_in_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.896%)  route 0.204ns (59.104%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDRE                         0.000     0.000 r  gc/drw/address_in_reg[10]/C
    SLICE_X9Y5           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/drw/address_in_reg[10]/Q
                         net (fo=1, routed)           0.204     0.345    gc/drw/vram/Q[10]
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.878     2.006    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 gc/drw/address_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.708%)  route 0.205ns (59.292%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE                         0.000     0.000 r  gc/drw/address_in_reg[0]/C
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  gc/drw/address_in_reg[0]/Q
                         net (fo=1, routed)           0.205     0.346    gc/drw/vram/Q[0]
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.878     2.006    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 gc/drw/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.041%)  route 0.185ns (52.959%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE                         0.000     0.000 r  gc/drw/data_in_reg[0]/C
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  gc/drw/data_in_reg[0]/Q
                         net (fo=1, routed)           0.185     0.349    gc/drw/vram/ram_reg_1[0]
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.878     2.006    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 gc/drw/address_in_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.524%)  route 0.204ns (55.476%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y5           FDRE                         0.000     0.000 r  gc/drw/address_in_reg[1]/C
    SLICE_X8Y5           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  gc/drw/address_in_reg[1]/Q
                         net (fo=1, routed)           0.204     0.368    gc/drw/vram/Q[1]
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.878     2.006    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 gc/drw/address_in_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.520%)  route 0.204ns (55.480%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE                         0.000     0.000 r  gc/drw/address_in_reg[6]/C
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  gc/drw/address_in_reg[6]/Q
                         net (fo=1, routed)           0.204     0.368    gc/drw/vram/Q[6]
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.878     2.006    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKARDCLK

Slack:                    inf
  Source:                 gc/drw/data_in_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            gc/drw/vram/ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.737%)  route 0.224ns (60.263%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y3           FDRE                         0.000     0.000 r  gc/drw/data_in_reg[7]/C
    SLICE_X8Y3           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  gc/drw/data_in_reg[7]/Q
                         net (fo=1, routed)           0.224     0.372    gc/drw/vram/ram_reg_1[7]
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.878     2.006    gc/drw/vram/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  gc/drw/vram/ram_reg/CLKARDCLK





