# Microchip Physical design constraints file

# Version: 2024.1 2024.1.0.3

# Design Name: testeISP 

# Input Netlist Format: EDIF 

# Family: SmartFusion2 , Die: M2S025T , Package: 256 VF , Speed grade: STD 

# Date generated: Wed Apr  9 14:11:10 2025 


#
# I/O constraints
#

set_io MMUART_0_RXD_F2M -DIRECTION INPUT -pinname H13 -fixed no
set_io MMUART_0_TXD_M2F -DIRECTION OUTPUT -pinname H12 -fixed no
set_io MMUART_1_RXD_F2M -DIRECTION INPUT -pinname H16 -fixed no
set_io MMUART_1_TXD_M2F -DIRECTION OUTPUT -pinname J16 -fixed no

#
# Core cell constraints
#

set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access\[1\] -fixed no 582 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_RNIGRPGE\[2\] -fixed no 596 6
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_state_tpsram_access26_6_0 -fixed no 579 9
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_6_m5s4_1_0_a2_0 -fixed no 584 12
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter\[13\] -fixed no 594 4
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_6_0\[1\] -fixed no 582 6
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data\[3\] -fixed no 595 13
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr\[2\] -fixed no 583 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_6_0_a2_0_10\[1\] -fixed no 599 3
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter\[7\] -fixed no 588 4
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_RNI8P6PL_0\[2\] -fixed no 594 6
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_6_m5s4_1_0_a2 -fixed no 598 6
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un9_next_addr_ac0_5 -fixed no 593 9
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter\[4\] -fixed no 585 4
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_WD\[3\] -fixed no 583 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_data\[4\] -fixed no 611 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr\[3\] -fixed no 584 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_REN -fixed no 582 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_state_tpsram_access26_5_i_o2_3 -fixed no 578 9
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_6_0_a2\[0\] -fixed no 580 12
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE_3 -fixed no 589 12
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_state_tpsram_access_10_i_a2_RNI9402O -fixed no 581 12
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_WADDR_sv\[5\] -fixed no 592 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_state_tpsram_access_10_i_0 -fixed no 583 12
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_WADDR_sv\[3\] -fixed no 596 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv\[4\] -fixed no 590 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_data\[6\] -fixed no 613 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_state_tpsram_access26_3_i_0 -fixed no 576 12
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access\[0\] -fixed no 586 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_WD\[5\] -fixed no 588 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr_6\[0\] -fixed no 564 6
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv\[0\] -fixed no 589 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr_6\[3\] -fixed no 584 9
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter\[0\] -fixed no 581 4
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access\[2\] -fixed no 585 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_REN_RNO -fixed no 582 9
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_6_0_a2_0_13\[1\] -fixed no 598 3
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter\[2\] -fixed no 583 4
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_WADDR_sv\[2\] -fixed no 597 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr_6\[1\] -fixed no 566 6
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv_6\[1\] -fixed no 590 6
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_data\[5\] -fixed no 612 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_state_tpsram_access26_5_i_o2 -fixed no 581 9
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_RNI8P6PL\[2\] -fixed no 587 6
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data\[1\] -fixed no 593 13
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data\[5\] -fixed no 597 13
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_state_tpsram_access_10_i_a2 -fixed no 577 12
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv_6\[4\] -fixed no 590 9
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr_6\[5\] -fixed no 576 9
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_6_0_a2_0\[1\] -fixed no 579 3
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_6_0_a2_0_12\[1\] -fixed no 597 3
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr\[5\] -fixed no 576 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter\[10\] -fixed no 591 4
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_6_0_a2_0_11\[1\] -fixed no 578 3
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr\[4\] -fixed no 587 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter\[1\] -fixed no 582 4
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE_2 -fixed no 588 12
set_location testeISP_sb_0/CCC_0/GL0_INST -fixed no 297 72
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE -fixed no 585 12
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_data\[1\] -fixed no 608 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE_0 -fixed no 604 12
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_state_tpsram_access26_5_i_o2_RNIEH8GN_0 -fixed no 580 6
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr_6\[2\] -fixed no 583 9
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_6_0_a2_0_8\[1\] -fixed no 576 6
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv_6\[0\] -fixed no 589 6
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter\[3\] -fixed no 584 4
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_WD\[7\] -fixed no 598 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_6_0\[0\] -fixed no 586 6
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter\[9\] -fixed no 590 4
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_reset_n_RNO -fixed no 580 9
set_location ip_interface_inst -fixed no 203 0
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_i_TPSRAM_RD_sv_NE_1 -fixed no 590 12
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv\[1\] -fixed no 590 7
set_location testeISP_sb_0/CCC_0/GL0_INST/U0_RGB1 -fixed no 446 144
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter\[15\] -fixed no 596 4
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_WADDR_sv\[4\] -fixed no 598 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_data\[0\] -fixed no 607 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr\[1\] -fixed no 566 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_WADDR_sv\[0\] -fixed no 594 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv_6\[3\] -fixed no 594 9
set_location testeISP_sb_0/SYSRESET_POR_RNIKS781 -fixed no 293 72
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_6_0_a2_0_14\[1\] -fixed no 577 3
set_location testeISP_sb_0/FABOSC_0/I_RCOSC_25_50MHZ -fixed no 24 134
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un9_next_addr_ac0_1 -fixed no 599 6
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv_6\[2\] -fixed no 595 9
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter\[11\] -fixed no 592 4
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_data\[2\] -fixed no 623 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_RNIHSPGE\[2\] -fixed no 583 6
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr\[0\] -fixed no 564 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data\[6\] -fixed no 598 13
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter\[8\] -fixed no 589 4
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data\[0\] -fixed no 592 13
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter\[5\] -fixed no 586 4
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_WD\[6\] -fixed no 576 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter\[6\] -fixed no 587 4
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_RNO\[2\] -fixed no 585 6
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_data\[3\] -fixed no 610 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_WEN_RNO -fixed no 581 6
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_WEN -fixed no 581 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_data\[7\] -fixed no 614 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter\[14\] -fixed no 595 4
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_WD\[2\] -fixed no 599 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter\[12\] -fixed no 593 4
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_WD\[1\] -fixed no 593 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_WD\[0\] -fixed no 599 7
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv\[5\] -fixed no 589 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv\[3\] -fixed no 594 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_WADDR_sv\[1\] -fixed no 596 7
set_location CFG0_GND_INST -fixed no 600 6
set_location testeISP_sb_0/SYSRESET_POR_RNIKS781/U0_RGB1 -fixed no 447 12
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data\[4\] -fixed no 596 13
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_addr_6\[4\] -fixed no 587 9
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data\[7\] -fixed no 599 13
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data\[2\] -fixed no 594 13
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/un1_state_tpsram_access26_5_i_o2_RNIEH8GN -fixed no 586 9
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_WD\[4\] -fixed no 591 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv\[2\] -fixed no 595 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_TPSRAM_RADDR_sv_6\[5\] -fixed no 589 9
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/o_reset_n -fixed no 580 10
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/state_tpsram_access_6_m5s4_1_0 -fixed no 595 6
set_location Dev_Restart_after_ISP_blk_0/TAMPER_C0_0/TAMPER_C0_0/TAMPER_INST -fixed no 624 8
set_location Dev_Restart_after_ISP_blk_0/TPSRAM_C0_0/TPSRAM_C0_0/TPSRAM_C0_TPSRAM_C0_0_TPSRAM_R0C0 -fixed no 600 11
set_location testeISP_sb_0/testeISP_sb_MSS_0/MSS_ADLIB_INST -fixed no 528 146
set_location testeISP_sb_0/CCC_0/CCC_INST -fixed no 18 134
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_data_s_70 -fixed no 606 6
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter_s_68 -fixed no 580 3
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data_s_69 -fixed no 591 12
set_location testeISP_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB0 -fixed no 446 12
set_location testeISP_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB1 -fixed no 446 9
set_location testeISP_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB2 -fixed no 446 6
set_location testeISP_sb_0/CCC_0/GL0_INST/U0_RGB1_RGB3 -fixed no 446 3
set_location testeISP_sb_0/SYSRESET_POR_RNIKS781/U0_RGB1_RGB0 -fixed no 447 9
set_location testeISP_sb_0/SYSRESET_POR_RNIKS781/U0_RGB1_RGB1 -fixed no 447 6
set_location testeISP_sb_0/SYSRESET_POR_RNIKS781/U0_RGB1_RGB2 -fixed no 447 3
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter_s_68_CC_0 -fixed no 580 5
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/counter_s_68_CC_1 -fixed no 588 5
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/expected_data_s_69_CC_0 -fixed no 591 14
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_data_s_70_CC_0 -fixed no 606 8
set_location Dev_Restart_after_ISP_blk_0/Ram_intferface_0/next_data_s_70_CC_1 -fixed no 612 8
