// Seed: 973387628
module module_0;
  wire id_1 = 1;
  assign id_1 = id_1;
  reg id_4;
  always id_4 <= 1;
endmodule
module module_1 (
    output tri  id_0,
    output wire id_1
);
  logic [7:0] id_3;
  logic [7:0] id_5, id_6;
  assign id_6[1] = id_3;
  wire id_7, id_8, id_9, id_10;
  assign id_6 = id_3;
  integer id_11, id_12;
  always $display(id_4);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input supply0 id_1,
    output tri1 id_2,
    input supply0 id_3
);
  module_0 modCall_1 ();
endmodule
