Warning (10268): Verilog HDL information at smileyBitMap.sv(100): always construct contains both blocking and non-blocking assignments File: D:/LAB1ULTI/Lab1Demo_restored/RTL/VGA/smileyBitMap.sv Line: 100
