# SoC Implementation flow with pads, On-chip PLL block (avsdpll_3v3), and PLL control circuit.

chip_io config file   
![](images/chip_io_1.png)  
![](images/chip_io_2.png)

soc flow config file    
![](images/soc_1.png)  
![](images/soc_2.png)  
  
but getting error during floorplan to see ioplacer.def in the tmp folder i use magic but getting error to load lib.tech file 

![](images/error.png)

