#OPTIONS:"|-top|Sec6_Top|-prodtype|synplify_pro|-dspmac|-fixsmult|-infer_seqShift|-nram|-divnmod|-I|C:\\lscc\\diamond\\3.1_x64\\bin\\nt64\\Lab6_Test|-I|C:\\lscc\\diamond\\3.1_x64\\bin\\nt64\\Lab6_Test\\section6_TestFinalDesign\\|-I|C:\\lscc\\diamond\\3.1_x64\\synpbase\\lib|-v2001|-devicelib|C:\\lscc\\diamond\\3.1_x64\\synpbase\\lib\\lucent\\machxo2.v|-devicelib|C:\\lscc\\diamond\\3.1_x64\\synpbase\\lib\\lucent\\pmi_def.v|-encrypt|-pro|-ui|-fid2|-ram|-sharing|on|-ll|2000|-autosm|-D_MULTIPLE_FILE_COMPILATION_UNIT_|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work|-lib|work"
#CUR:"C:\\lscc\\diamond\\3.1_x64\\synpbase\\bin64\\c_ver.exe":1384795216
#CUR:"C:\\lscc\\diamond\\3.1_x64\\synpbase\\lib\\lucent\\machxo2.v":1384797268
#CUR:"C:\\lscc\\diamond\\3.1_x64\\synpbase\\lib\\lucent\\pmi_def.v":1389822498
#CUR:"C:\\lscc\\diamond\\3.1_x64\\synpbase\\lib\\vlog\\umr_capim.v":1384795130
#CUR:"C:\\lscc\\diamond\\3.1_x64\\synpbase\\lib\\vlog\\scemi_objects.v":1384794880
#CUR:"C:\\lscc\\diamond\\3.1_x64\\synpbase\\lib\\vlog\\scemi_pipes.svh":1384794880
#CUR:"C:\\lscc\\diamond\\3.1_x64\\synpbase\\lib\\vlog\\hypermods.v":1384794880
#CUR:"C:\\lscc\\diamond\\3.1_x64\\bin\\nt64\\Lab6_Test\\section6_TestFinalDesign\\source\\determineNum.v":1402035671
#CUR:"C:\\lscc\\diamond\\3.1_x64\\bin\\nt64\\Lab6_Test\\section6_TestFinalDesign\\source\\Section6_SM.v":1402016259
#CUR:"C:\\lscc\\diamond\\3.1_x64\\bin\\nt64\\Lab6_Test\\section6_TestFinalDesign\\source\\Section6_Top.v":1402016722
#CUR:"C:\\lscc\\diamond\\3.1_x64\\bin\\nt64\\Lab6_Test\\section6_TestFinalDesign\\source\\sevenseg.v":1401900781
#CUR:"C:\\lscc\\diamond\\3.1_x64\\bin\\nt64\\Lab6_Test\\section6_TestFinalDesign\\source\\clock_counter.v":1402014711
#CUR:"C:\\lscc\\diamond\\3.1_x64\\bin\\nt64\\Lab6_Test\\section6_TestFinalDesign\\source\\ADC_module.v":1401902704
#CUR:"C:\\lscc\\diamond\\3.1_x64\\bin\\nt64\\Lab6_Test\\section6_TestFinalDesign\\source\\interpretADC.v":1401859476
#numinternalfiles:6
#defaultlanguage:verilog
0			"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\determineNum.v" verilog
1			"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\Section6_SM.v" verilog
2			"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\Section6_Top.v" verilog
3			"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\sevenseg.v" verilog
4			"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\clock_counter.v" verilog
5			"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\ADC_module.v" verilog
6			"C:\lscc\diamond\3.1_x64\bin\nt64\Lab6_Test\section6_TestFinalDesign\source\interpretADC.v" verilog
#Dependency Lists(Uses List)
0 -1
1 -1
2 4 5 1 6 0 3
3 -1
4 -1
5 -1
6 -1
#Dependency Lists(Users Of)
0 2
1 2
2 -1
3 2
4 2
5 2
6 2
#Design Unit to File Association
module work determineNum 0
module work Sec6_SM 1
module work clock_counter 4
module work ADCinterface 5
module work interpretADC 6
module work sevenSeg 3
module work Sec6_Top 2
