Timing Analyzer report for toolflow
Tue Dec  9 18:18:25 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.88        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  23.0%      ;
;     Processor 3            ;  20.6%      ;
;     Processor 4            ;  14.5%      ;
;     Processors 5-12        ;   3.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Tue Dec  9 18:18:07 2025 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 51.49 MHz ; 51.49 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; iCLK  ; 0.579 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.385 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; iCLK  ; 15.681 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 2.047 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.745 ; 0.000                             ;
+-------+-------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.579 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 19.733     ;
; 0.790 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 19.522     ;
; 0.880 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.311      ; 19.429     ;
; 0.894 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.293      ; 19.397     ;
; 0.939 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 19.373     ;
; 1.091 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.311      ; 19.218     ;
; 1.097 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 19.215     ;
; 1.098 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 19.214     ;
; 1.105 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.293      ; 19.186     ;
; 1.150 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 19.162     ;
; 1.157 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 19.147     ;
; 1.180 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 19.124     ;
; 1.229 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.119     ; 18.650     ;
; 1.252 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 19.052     ;
; 1.334 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 18.970     ;
; 1.368 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 18.936     ;
; 1.391 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 18.913     ;
; 1.398 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.311      ; 18.911     ;
; 1.399 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.311      ; 18.910     ;
; 1.412 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.293      ; 18.879     ;
; 1.413 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.119     ; 18.466     ;
; 1.413 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.293      ; 18.878     ;
; 1.453 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 18.859     ;
; 1.457 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 18.855     ;
; 1.458 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 18.854     ;
; 1.463 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 18.841     ;
; 1.477 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 18.835     ;
; 1.530 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 18.346     ;
; 1.541 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 18.379     ;
; 1.541 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 18.379     ;
; 1.544 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.140     ; 18.314     ;
; 1.545 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 18.759     ;
; 1.575 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 18.770     ;
; 1.589 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.119     ; 18.290     ;
; 1.613 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.119     ; 18.266     ;
; 1.675 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 18.629     ;
; 1.676 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 18.628     ;
; 1.690 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.353      ; 18.661     ;
; 1.698 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 18.606     ;
; 1.699 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 18.605     ;
; 1.714 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 18.162     ;
; 1.728 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.140     ; 18.130     ;
; 1.735 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:23:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 18.197     ;
; 1.737 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:22:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 18.195     ;
; 1.739 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:48:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 18.577     ;
; 1.748 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:48:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 18.568     ;
; 1.754 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.311      ; 18.555     ;
; 1.760 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.119     ; 18.119     ;
; 1.768 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.293      ; 18.523     ;
; 1.770 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 18.534     ;
; 1.771 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 18.533     ;
; 1.773 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.119     ; 18.106     ;
; 1.778 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.311      ; 18.531     ;
; 1.792 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.293      ; 18.499     ;
; 1.797 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.300      ; 18.501     ;
; 1.806 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.300      ; 18.492     ;
; 1.813 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 18.499     ;
; 1.835 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.060     ; 18.103     ;
; 1.837 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.314      ; 18.475     ;
; 1.842 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 18.075     ;
; 1.842 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.081     ; 18.075     ;
; 1.846 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 18.073     ;
; 1.847 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:50:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 18.469     ;
; 1.852 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 18.452     ;
; 1.853 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 18.451     ;
; 1.856 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 18.043     ;
; 1.856 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 18.043     ;
; 1.856 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:50:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.318      ; 18.460     ;
; 1.876 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.344      ; 18.466     ;
; 1.878 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 18.041     ;
; 1.890 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.326      ; 18.434     ;
; 1.901 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 18.019     ;
; 1.901 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 18.019     ;
; 1.914 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:11:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 18.006     ;
; 1.914 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 17.962     ;
; 1.928 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.140     ; 17.930     ;
; 1.935 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.347      ; 18.410     ;
; 1.950 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 17.969     ;
; 1.973 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.119     ; 17.906     ;
; 1.991 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.350      ; 18.357     ;
; 1.998 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 17.921     ;
; 2.005 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.332      ; 18.325     ;
; 2.030 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 17.889     ;
; 2.031 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 18.273     ;
; 2.036 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:23:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 17.893     ;
; 2.038 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:22:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 17.891     ;
; 2.050 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.353      ; 18.301     ;
; 2.050 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:23:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 17.861     ;
; 2.051 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:47:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.333      ; 18.280     ;
; 2.052 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:22:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 17.859     ;
; 2.054 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 18.250     ;
; 2.055 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 18.249     ;
; 2.060 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:47:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.333      ; 18.271     ;
; 2.061 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.122     ; 17.815     ;
; 2.062 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 17.857     ;
; 2.075 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.140     ; 17.783     ;
; 2.078 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.306      ; 18.226     ;
; 2.095 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:37:REG|s_Q                                   ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:94:REG|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.124     ; 17.779     ;
; 2.095 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:23:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 17.837     ;
; 2.097 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:22:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 17.835     ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:15:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:15:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:21:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:21:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:24:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:18:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:18:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 0.669      ;
; 0.402 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:12:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:12:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.669      ;
; 0.404 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.669      ;
; 0.428 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:74:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:42:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:90:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:58:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:98:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:98:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:65:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:33:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:64:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:32:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:76:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:44:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:89:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:57:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:88:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:56:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:78:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:46:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:77:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:45:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:72:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:40:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:75:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:43:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:81:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:49:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:85:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:53:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:79:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:47:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:68:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:36:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:65:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:33:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:67:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:35:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:92:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:60:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:84:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:52:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:93:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:61:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.698      ;
; 0.432 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:161:REG|s_Q                                   ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:97:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.698      ;
; 0.435 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:60:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:28:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:53:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:21:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:50:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:18:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.703      ;
; 0.453 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:47:FlipFlop|s_Q                               ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:47:REG|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.719      ;
; 0.583 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:83:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:51:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.850      ;
; 0.599 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:56:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:24:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:160:REG|s_Q                                   ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:96:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:70:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:38:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:71:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:39:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:80:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:48:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:88:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:56:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:91:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:59:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:78:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:46:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.867      ;
; 0.600 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:69:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:37:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:57:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:25:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.867      ;
; 0.602 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:87:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:55:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.869      ;
; 0.607 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:54:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:22:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.874      ;
; 0.607 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:58:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:26:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.874      ;
; 0.608 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:59:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:27:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.875      ;
; 0.609 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:55:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:23:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.876      ;
; 0.610 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:49:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:17:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.876      ;
; 0.612 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:95:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:63:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.880      ;
; 0.613 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:87:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:55:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.881      ;
; 0.622 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:7:FlipFlop|s_Q                                ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:7:REG|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.888      ;
; 0.622 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:52:FlipFlop|s_Q                               ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:52:REG|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.888      ;
; 0.628 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:62:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:30:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.895      ;
; 0.709 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:12:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:79:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.977      ;
; 0.747 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q  ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:7:FlipFlop|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.013      ;
; 0.758 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:85:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:53:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.026      ;
; 0.762 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:49:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:17:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.030      ;
; 0.763 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:62:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:30:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.031      ;
; 0.763 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:46:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:14:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.030      ;
; 0.763 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:63:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:31:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.030      ;
; 0.764 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:54:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:22:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.031      ;
; 0.764 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:96:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:96:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.031      ;
; 0.764 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:44:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:12:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.031      ;
; 0.764 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:51:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:19:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.031      ;
; 0.765 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:59:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:27:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.032      ;
; 0.767 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:57:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:25:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.034      ;
; 0.771 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:64:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:32:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.039      ;
; 0.784 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:63:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:31:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.051      ;
; 0.791 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:61:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:29:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.058      ;
; 0.792 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:51:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:19:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.058      ;
; 0.792 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:79:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:47:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.060      ;
; 0.796 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:83:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:19:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.063      ;
; 0.797 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:91:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:27:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.064      ;
; 0.811 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.077      ;
; 0.816 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:34:REG|s_Q                                  ; mem:DMem|ram~23181                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.113      ; 1.115      ;
; 0.817 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.083      ;
; 0.831 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:73:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:41:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.099      ;
; 0.866 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:82:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:50:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.134      ;
; 0.882 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:36:FlipFlop|s_Q                               ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:162:REG|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.150      ;
; 0.886 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:52:REG|s_Q                                  ; mem:DMem|ram~20575                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.106      ; 1.178      ;
; 0.896 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:80:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:48:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 1.169      ;
; 0.897 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:94:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:62:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 1.169      ;
; 0.898 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:18:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:19:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 1.180      ;
; 0.899 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:18:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:20:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 1.181      ;
; 0.903 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 1.186      ;
; 0.904 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:14:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:14:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.171      ;
; 0.904 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:34:REG|s_Q                                  ; mem:DMem|ram~23117                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.111      ; 1.201      ;
; 0.907 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.097      ; 1.190      ;
; 0.916 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:11:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:11:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.183      ;
; 0.927 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:13:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:95:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.194      ;
; 0.929 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:13:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:86:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.196      ;
; 0.932 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:13:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:89:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 1.199      ;
; 0.938 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:51:FlipFlop|s_Q                               ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:51:REG|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 1.195      ;
; 0.948 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:42:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:10:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 1.216      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.681 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 4.225      ;
; 15.681 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 4.225      ;
; 15.681 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:60:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 4.225      ;
; 15.681 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 4.225      ;
; 15.681 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 4.225      ;
; 15.681 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:7:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 4.225      ;
; 15.825 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:44:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 4.071      ;
; 16.053 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:48:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 3.849      ;
; 16.053 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:50:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 3.849      ;
; 16.053 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:46:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 3.849      ;
; 16.053 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:3:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 3.849      ;
; 16.053 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:9:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 3.849      ;
; 16.053 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 3.849      ;
; 16.053 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:18:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 3.849      ;
; 16.053 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:20:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 3.849      ;
; 16.115 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:61:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 3.789      ;
; 16.115 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:43:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 3.789      ;
; 16.290 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:38:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 3.604      ;
; 16.290 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:34:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 3.604      ;
; 16.290 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:35:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 3.604      ;
; 16.496 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:47:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 3.391      ;
; 16.496 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:52:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 3.391      ;
; 16.503 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:10:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 3.396      ;
; 16.503 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:11:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 3.396      ;
; 16.503 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:15:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 3.396      ;
; 16.503 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:19:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 3.396      ;
; 16.503 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:21:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 3.396      ;
; 16.503 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 3.396      ;
; 16.503 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 3.396      ;
; 16.503 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 3.396      ;
; 16.531 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:58:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 3.366      ;
; 16.531 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:59:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.101     ; 3.366      ;
; 16.546 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:39:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 3.350      ;
; 16.546 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:33:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 3.350      ;
; 16.546 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:36:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 3.350      ;
; 16.546 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:51:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 3.350      ;
; 16.546 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:63:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 3.350      ;
; 16.852 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:41:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.054      ;
; 16.852 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:40:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.054      ;
; 16.852 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:32:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.054      ;
; 16.852 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:45:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.054      ;
; 16.852 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:57:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.054      ;
; 16.852 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:62:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.054      ;
; 16.852 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.054      ;
; 16.852 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.054      ;
; 16.852 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:14:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.054      ;
; 16.852 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:0:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.054      ;
; 16.852 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:23:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.054      ;
; 16.852 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.054      ;
; 16.852 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.054      ;
; 16.852 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:22:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.054      ;
; 16.852 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.054      ;
; 16.876 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:56:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 3.028      ;
; 16.876 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:8:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 3.028      ;
; 17.032 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:37:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 2.889      ;
; 17.289 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:42:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.319      ; 3.028      ;
; 17.463 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 2.456      ;
; 17.463 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:55:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 2.456      ;
; 17.463 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:54:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 2.456      ;
; 17.463 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:53:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 2.456      ;
; 17.463 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:12:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 2.456      ;
; 17.463 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:13:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 2.456      ;
; 17.463 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:1:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 2.456      ;
; 17.463 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 2.456      ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.047 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 2.315      ;
; 2.047 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:55:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 2.315      ;
; 2.047 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:54:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 2.315      ;
; 2.047 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:53:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 2.315      ;
; 2.047 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:12:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 2.315      ;
; 2.047 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:13:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 2.315      ;
; 2.047 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:1:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 2.315      ;
; 2.047 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 2.315      ;
; 2.176 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:42:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.497      ; 2.859      ;
; 2.476 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:37:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.084      ; 2.746      ;
; 2.607 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:56:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 2.859      ;
; 2.607 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:8:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 2.859      ;
; 2.633 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:41:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.887      ;
; 2.633 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:40:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.887      ;
; 2.633 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:32:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.887      ;
; 2.633 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:45:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.887      ;
; 2.633 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:57:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.887      ;
; 2.633 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:62:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.887      ;
; 2.633 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.887      ;
; 2.633 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.887      ;
; 2.633 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:14:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.887      ;
; 2.633 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:0:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.887      ;
; 2.633 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:23:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.887      ;
; 2.633 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.887      ;
; 2.633 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.887      ;
; 2.633 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:22:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.887      ;
; 2.633 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 2.887      ;
; 2.936 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:39:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 3.180      ;
; 2.936 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:33:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 3.180      ;
; 2.936 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:36:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 3.180      ;
; 2.936 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:51:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 3.180      ;
; 2.936 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:63:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 3.180      ;
; 2.944 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:58:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 3.189      ;
; 2.944 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:59:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.059      ; 3.189      ;
; 2.967 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:10:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 3.214      ;
; 2.967 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:11:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 3.214      ;
; 2.967 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:15:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 3.214      ;
; 2.967 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:19:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 3.214      ;
; 2.967 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:21:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 3.214      ;
; 2.967 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 3.214      ;
; 2.967 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 3.214      ;
; 2.967 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 3.214      ;
; 2.973 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:47:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 3.208      ;
; 2.973 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:52:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 3.208      ;
; 3.201 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:38:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 3.443      ;
; 3.201 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:34:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 3.443      ;
; 3.201 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:35:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 3.443      ;
; 3.358 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:61:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 3.610      ;
; 3.358 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:43:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 3.610      ;
; 3.427 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:48:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 3.677      ;
; 3.427 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:50:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 3.677      ;
; 3.427 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:46:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 3.677      ;
; 3.427 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:3:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 3.677      ;
; 3.427 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:9:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 3.677      ;
; 3.427 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 3.677      ;
; 3.427 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:18:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 3.677      ;
; 3.427 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:20:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.064      ; 3.677      ;
; 3.662 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:44:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 3.906      ;
; 3.795 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 4.049      ;
; 3.795 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 4.049      ;
; 3.795 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:60:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 4.049      ;
; 3.795 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 4.049      ;
; 3.795 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 4.049      ;
; 3.795 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:7:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.068      ; 4.049      ;
+-------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 56.55 MHz ; 56.55 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 2.317 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.337 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 15.999 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.873 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.772 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.317 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 17.973     ;
; 2.500 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 17.790     ;
; 2.569 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.289      ; 17.719     ;
; 2.582 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.269      ; 17.686     ;
; 2.590 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 17.700     ;
; 2.752 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.289      ; 17.536     ;
; 2.765 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.269      ; 17.503     ;
; 2.773 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 17.517     ;
; 2.774 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 17.516     ;
; 2.775 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 17.515     ;
; 2.802 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 17.484     ;
; 2.845 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 17.441     ;
; 2.851 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 17.435     ;
; 2.886 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 17.004     ;
; 2.924 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 17.362     ;
; 2.985 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 17.301     ;
; 3.026 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.289      ; 17.262     ;
; 3.027 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.289      ; 17.261     ;
; 3.028 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 17.258     ;
; 3.034 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 17.252     ;
; 3.039 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.269      ; 17.229     ;
; 3.040 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.269      ; 17.228     ;
; 3.047 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 16.843     ;
; 3.047 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 17.243     ;
; 3.048 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 17.242     ;
; 3.097 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:48:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.295      ; 17.197     ;
; 3.105 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 17.185     ;
; 3.105 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:48:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.295      ; 17.189     ;
; 3.107 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 17.179     ;
; 3.125 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 17.165     ;
; 3.138 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 16.750     ;
; 3.143 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 16.786     ;
; 3.143 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 16.786     ;
; 3.151 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.131     ; 16.717     ;
; 3.159 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 16.731     ;
; 3.180 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.277      ; 17.096     ;
; 3.188 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.277      ; 17.088     ;
; 3.214 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 17.108     ;
; 3.242 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 16.648     ;
; 3.259 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 17.027     ;
; 3.260 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 17.026     ;
; 3.287 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:50:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.295      ; 17.007     ;
; 3.295 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:50:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.295      ; 16.999     ;
; 3.299 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 16.589     ;
; 3.302 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 16.984     ;
; 3.303 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 16.983     ;
; 3.308 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 16.978     ;
; 3.309 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 16.977     ;
; 3.312 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.131     ; 16.556     ;
; 3.319 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.329      ; 17.009     ;
; 3.320 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 16.570     ;
; 3.342 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 16.548     ;
; 3.357 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.289      ; 16.931     ;
; 3.362 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:23:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 16.580     ;
; 3.370 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.269      ; 16.898     ;
; 3.371 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:47:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.310      ; 16.938     ;
; 3.375 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:22:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 16.567     ;
; 3.377 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.289      ; 16.911     ;
; 3.378 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 16.912     ;
; 3.379 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:47:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.310      ; 16.930     ;
; 3.381 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 16.905     ;
; 3.382 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 16.904     ;
; 3.390 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.269      ; 16.878     ;
; 3.395 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 16.532     ;
; 3.395 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 16.532     ;
; 3.398 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 16.892     ;
; 3.408 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 16.499     ;
; 3.408 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 16.499     ;
; 3.413 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 16.515     ;
; 3.416 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 16.513     ;
; 3.416 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 16.513     ;
; 3.439 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.051     ; 16.509     ;
; 3.455 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:48:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.295      ; 16.839     ;
; 3.456 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 16.472     ;
; 3.462 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 16.466     ;
; 3.466 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.321      ; 16.854     ;
; 3.479 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:11:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.070     ; 16.450     ;
; 3.479 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.301      ; 16.821     ;
; 3.487 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.323      ; 16.835     ;
; 3.494 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 16.394     ;
; 3.507 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.131     ; 16.361     ;
; 3.515 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 16.375     ;
; 3.531 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:34:REG|s_Q                                   ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:94:REG|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.115     ; 16.353     ;
; 3.535 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 16.393     ;
; 3.538 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.277      ; 16.738     ;
; 3.540 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:37:REG|s_Q                                   ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:94:REG|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.115     ; 16.344     ;
; 3.571 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.327      ; 16.755     ;
; 3.574 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 16.354     ;
; 3.584 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.307      ; 16.722     ;
; 3.590 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 16.696     ;
; 3.592 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.329      ; 16.736     ;
; 3.594 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 16.294     ;
; 3.596 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:32:REG|s_Q                                   ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:94:REG|s_Q                                  ; iCLK         ; iCLK        ; 20.000       ; -0.115     ; 16.288     ;
; 3.607 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.131     ; 16.261     ;
; 3.610 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.287      ; 16.676     ;
; 3.614 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:23:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 16.326     ;
; 3.615 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 16.275     ;
; 3.617 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 16.311     ;
; 3.622 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:32:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.291      ; 16.668     ;
; 3.623 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 16.305     ;
+-------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:21:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:21:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.089      ; 0.597      ;
; 0.338 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:15:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:15:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:24:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.597      ;
; 0.339 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:18:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:18:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 0.597      ;
; 0.353 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:12:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:12:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.597      ;
; 0.395 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:65:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:33:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 0.640      ;
; 0.395 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:89:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:57:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:76:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:44:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:81:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:49:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:90:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:58:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:77:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:45:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:98:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:98:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:64:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:32:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:74:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:42:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:68:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:36:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:88:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:56:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:79:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:47:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:65:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:33:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:72:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:40:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:75:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:43:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:92:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:60:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:85:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:53:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:78:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:46:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:84:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:52:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:93:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:61:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:161:REG|s_Q                                   ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:97:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:67:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:35:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.641      ;
; 0.401 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:53:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:21:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.645      ;
; 0.402 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:60:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:28:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.645      ;
; 0.404 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:50:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:18:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.646      ;
; 0.418 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:47:FlipFlop|s_Q                               ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:47:REG|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.660      ;
; 0.537 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:83:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:51:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.781      ;
; 0.547 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:56:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:24:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.791      ;
; 0.547 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:88:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:56:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.790      ;
; 0.547 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:69:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:37:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.790      ;
; 0.548 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:160:REG|s_Q                                   ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:96:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:70:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:38:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.790      ;
; 0.548 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:80:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:48:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:91:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:59:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:57:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:25:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:71:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:39:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:78:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:46:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:87:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:55:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.793      ;
; 0.555 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:54:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:22:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.799      ;
; 0.555 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:55:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:23:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.799      ;
; 0.555 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:58:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:26:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.798      ;
; 0.557 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:59:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:27:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.800      ;
; 0.559 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:49:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:17:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.801      ;
; 0.562 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:95:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:63:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.806      ;
; 0.562 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:87:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:55:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.806      ;
; 0.568 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:7:FlipFlop|s_Q                                ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:7:REG|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.811      ;
; 0.569 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:52:FlipFlop|s_Q                               ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:52:REG|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.811      ;
; 0.574 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:62:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:30:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.817      ;
; 0.649 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:12:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:79:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.893      ;
; 0.679 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:54:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:22:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.923      ;
; 0.679 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:49:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:17:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.922      ;
; 0.679 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q  ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:7:FlipFlop|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.922      ;
; 0.679 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:46:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:14:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.922      ;
; 0.680 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:62:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:30:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.923      ;
; 0.680 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:44:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:12:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.923      ;
; 0.680 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:51:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:19:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.923      ;
; 0.680 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:63:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:31:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.923      ;
; 0.681 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:59:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:27:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.924      ;
; 0.682 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:57:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:25:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.926      ;
; 0.701 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:85:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:53:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 0.946      ;
; 0.711 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:96:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:96:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.954      ;
; 0.716 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:64:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:32:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.960      ;
; 0.730 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:63:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:31:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.973      ;
; 0.731 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.974      ;
; 0.734 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:61:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:29:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.977      ;
; 0.735 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:51:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:19:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.977      ;
; 0.735 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:79:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:47:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 0.980      ;
; 0.736 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:83:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:19:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.979      ;
; 0.737 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.980      ;
; 0.737 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:91:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:27:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.980      ;
; 0.738 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:73:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:41:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.982      ;
; 0.756 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:34:REG|s_Q                                  ; mem:DMem|ram~23181                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.102      ; 1.029      ;
; 0.766 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:82:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:50:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 1.011      ;
; 0.809 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:52:REG|s_Q                                  ; mem:DMem|ram~20575                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.096      ; 1.076      ;
; 0.811 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:18:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:19:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 1.068      ;
; 0.811 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:18:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:20:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.086      ; 1.068      ;
; 0.814 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 1.072      ;
; 0.814 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:14:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:14:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 1.058      ;
; 0.814 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:34:REG|s_Q                                  ; mem:DMem|ram~23117                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.100      ; 1.085      ;
; 0.814 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:94:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:62:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.064      ;
; 0.814 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:80:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:48:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 1.063      ;
; 0.818 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.087      ; 1.076      ;
; 0.818 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:36:FlipFlop|s_Q                               ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:162:REG|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 1.062      ;
; 0.828 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:11:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:11:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.071      ;
; 0.855 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:13:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:95:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 1.099      ;
; 0.856 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:13:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:86:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 1.100      ;
; 0.860 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:13:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:89:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 1.104      ;
; 0.861 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:51:FlipFlop|s_Q                               ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:51:REG|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.063      ; 1.095      ;
; 0.863 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:42:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:10:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 1.106      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.999 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 3.916      ;
; 15.999 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 3.916      ;
; 15.999 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:60:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 3.916      ;
; 15.999 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 3.916      ;
; 15.999 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 3.916      ;
; 15.999 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:7:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 3.916      ;
; 16.120 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:44:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 3.785      ;
; 16.354 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:48:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 3.557      ;
; 16.354 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:50:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 3.557      ;
; 16.354 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:46:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 3.557      ;
; 16.354 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:3:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 3.557      ;
; 16.354 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:9:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 3.557      ;
; 16.354 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 3.557      ;
; 16.354 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:18:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 3.557      ;
; 16.354 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:20:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 3.557      ;
; 16.394 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:61:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 3.517      ;
; 16.394 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:43:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 3.517      ;
; 16.581 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:38:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 3.322      ;
; 16.581 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:34:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 3.322      ;
; 16.581 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:35:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 3.322      ;
; 16.801 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:47:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 3.096      ;
; 16.801 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:52:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 3.096      ;
; 16.809 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:10:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.098      ;
; 16.809 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:11:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.098      ;
; 16.809 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:15:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.098      ;
; 16.809 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:19:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.098      ;
; 16.809 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:21:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.098      ;
; 16.809 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.098      ;
; 16.809 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.098      ;
; 16.809 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 3.098      ;
; 16.830 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:58:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 3.075      ;
; 16.830 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:59:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 3.075      ;
; 16.837 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:39:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 3.068      ;
; 16.837 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:33:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 3.068      ;
; 16.837 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:36:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 3.068      ;
; 16.837 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:51:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 3.068      ;
; 16.837 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:63:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 3.068      ;
; 17.130 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:41:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 2.785      ;
; 17.130 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:40:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 2.785      ;
; 17.130 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:32:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 2.785      ;
; 17.130 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:45:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 2.785      ;
; 17.130 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:57:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 2.785      ;
; 17.130 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:62:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 2.785      ;
; 17.130 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 2.785      ;
; 17.130 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 2.785      ;
; 17.130 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:14:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 2.785      ;
; 17.130 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:0:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 2.785      ;
; 17.130 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:23:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 2.785      ;
; 17.130 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 2.785      ;
; 17.130 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 2.785      ;
; 17.130 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:22:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 2.785      ;
; 17.130 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 2.785      ;
; 17.154 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:56:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 2.759      ;
; 17.154 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:8:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 2.759      ;
; 17.287 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:37:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 2.645      ;
; 17.534 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:42:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.294      ; 2.759      ;
; 17.709 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 2.219      ;
; 17.709 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:55:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 2.219      ;
; 17.709 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:54:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 2.219      ;
; 17.709 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:53:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 2.219      ;
; 17.709 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:12:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 2.219      ;
; 17.709 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:13:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 2.219      ;
; 17.709 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:1:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 2.219      ;
; 17.709 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 2.219      ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.873 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 2.118      ;
; 1.873 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:55:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 2.118      ;
; 1.873 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:54:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 2.118      ;
; 1.873 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:53:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 2.118      ;
; 1.873 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:12:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 2.118      ;
; 1.873 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:13:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 2.118      ;
; 1.873 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:1:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 2.118      ;
; 1.873 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 2.118      ;
; 1.979 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:42:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 2.603      ;
; 2.235 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:37:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.077      ; 2.483      ;
; 2.374 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:56:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 2.603      ;
; 2.374 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:8:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.058      ; 2.603      ;
; 2.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:41:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.627      ;
; 2.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:40:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.627      ;
; 2.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:32:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.627      ;
; 2.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:45:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.627      ;
; 2.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:57:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.627      ;
; 2.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:62:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.627      ;
; 2.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.627      ;
; 2.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.627      ;
; 2.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:14:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.627      ;
; 2.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:0:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.627      ;
; 2.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:23:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.627      ;
; 2.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.627      ;
; 2.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.627      ;
; 2.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:22:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.627      ;
; 2.396 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 2.627      ;
; 2.662 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:39:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 2.882      ;
; 2.662 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:33:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 2.882      ;
; 2.662 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:36:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 2.882      ;
; 2.662 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:51:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 2.882      ;
; 2.662 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:63:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 2.882      ;
; 2.671 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:58:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 2.892      ;
; 2.671 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:59:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 2.892      ;
; 2.696 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:10:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.052      ; 2.919      ;
; 2.696 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:11:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.052      ; 2.919      ;
; 2.696 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:15:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.052      ; 2.919      ;
; 2.696 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:19:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.052      ; 2.919      ;
; 2.696 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:21:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.052      ; 2.919      ;
; 2.696 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.052      ; 2.919      ;
; 2.696 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.052      ; 2.919      ;
; 2.696 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.052      ; 2.919      ;
; 2.705 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:47:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 2.917      ;
; 2.705 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:52:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 2.917      ;
; 2.881 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:38:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 3.099      ;
; 2.881 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:34:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 3.099      ;
; 2.881 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:35:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 3.099      ;
; 3.003 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:61:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 3.230      ;
; 3.003 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:43:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 3.230      ;
; 3.080 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:48:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 3.307      ;
; 3.080 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:50:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 3.307      ;
; 3.080 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:46:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 3.307      ;
; 3.080 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:3:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 3.307      ;
; 3.080 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:9:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 3.307      ;
; 3.080 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 3.307      ;
; 3.080 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:18:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 3.307      ;
; 3.080 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:20:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.056      ; 3.307      ;
; 3.277 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:44:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 3.498      ;
; 3.406 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 3.637      ;
; 3.406 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 3.637      ;
; 3.406 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:60:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 3.637      ;
; 3.406 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 3.637      ;
; 3.406 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 3.637      ;
; 3.406 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:7:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.060      ; 3.637      ;
+-------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; 10.290 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.173 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 17.687 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 0.973 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.407 ; 0.000                            ;
+-------+-------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.290 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.157      ; 9.854      ;
; 10.371 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.157      ; 9.773      ;
; 10.379 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.157      ; 9.765      ;
; 10.426 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.135      ; 9.696      ;
; 10.443 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.698      ;
; 10.459 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.155      ; 9.683      ;
; 10.460 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.157      ; 9.684      ;
; 10.485 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 9.435      ;
; 10.515 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.135      ; 9.607      ;
; 10.530 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.611      ;
; 10.532 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.609      ;
; 10.535 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.157      ; 9.609      ;
; 10.535 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.157      ; 9.609      ;
; 10.548 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.155      ; 9.594      ;
; 10.559 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.582      ;
; 10.568 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.573      ;
; 10.583 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 9.337      ;
; 10.601 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 9.319      ;
; 10.616 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.157      ; 9.528      ;
; 10.616 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.157      ; 9.528      ;
; 10.619 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.522      ;
; 10.621 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 9.277      ;
; 10.639 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 9.281      ;
; 10.642 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 9.278      ;
; 10.648 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.493      ;
; 10.654 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 9.264      ;
; 10.657 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.484      ;
; 10.671 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.135      ; 9.451      ;
; 10.671 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.135      ; 9.451      ;
; 10.675 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 9.272      ;
; 10.676 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 9.272      ;
; 10.677 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 9.271      ;
; 10.688 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.453      ;
; 10.688 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.453      ;
; 10.699 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 9.221      ;
; 10.704 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.157      ; 9.440      ;
; 10.704 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.155      ; 9.438      ;
; 10.704 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.155      ; 9.438      ;
; 10.719 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 9.179      ;
; 10.720 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.157      ; 9.424      ;
; 10.723 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 9.197      ;
; 10.752 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 9.166      ;
; 10.755 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 9.165      ;
; 10.762 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 9.185      ;
; 10.764 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 9.393      ;
; 10.773 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 9.174      ;
; 10.775 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.366      ;
; 10.775 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.366      ;
; 10.775 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 9.123      ;
; 10.778 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 9.120      ;
; 10.785 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.157      ; 9.359      ;
; 10.792 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 9.156      ;
; 10.793 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 9.155      ;
; 10.801 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.157      ; 9.343      ;
; 10.804 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.337      ;
; 10.804 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.337      ;
; 10.807 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 9.140      ;
; 10.808 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 9.110      ;
; 10.811 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.019     ; 9.157      ;
; 10.811 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 9.107      ;
; 10.812 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 9.114      ;
; 10.813 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.328      ;
; 10.813 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.328      ;
; 10.813 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 9.113      ;
; 10.816 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:23:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.024     ; 9.147      ;
; 10.819 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.178      ; 9.346      ;
; 10.825 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 9.122      ;
; 10.825 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:22:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.024     ; 9.138      ;
; 10.829 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 9.118      ;
; 10.836 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.109      ;
; 10.837 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.108      ;
; 10.840 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.135      ; 9.282      ;
; 10.841 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:11:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 9.107      ;
; 10.845 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 9.101      ;
; 10.846 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 9.100      ;
; 10.851 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 9.096      ;
; 10.852 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.170      ; 9.305      ;
; 10.856 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.135      ; 9.266      ;
; 10.857 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.284      ;
; 10.860 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 9.087      ;
; 10.873 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.154      ; 9.268      ;
; 10.873 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.155      ; 9.269      ;
; 10.875 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:48:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.159      ; 9.271      ;
; 10.883 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:48:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.159      ; 9.263      ;
; 10.889 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.155      ; 9.253      ;
; 10.897 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:50:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.159      ; 9.249      ;
; 10.900 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.148      ; 9.235      ;
; 10.900 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.178      ; 9.265      ;
; 10.905 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 9.042      ;
; 10.905 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:50:FlipFlop|s_Q                              ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.159      ; 9.241      ;
; 10.912 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 9.035      ;
; 10.916 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 9.031      ;
; 10.923 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.022      ;
; 10.923 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:23:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.024     ; 9.040      ;
; 10.924 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:4:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.167      ; 9.230      ;
; 10.924 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:5:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 9.021      ;
; 10.927 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.019     ; 9.041      ;
; 10.933 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.168      ; 9.222      ;
; 10.933 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:22:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.024     ; 9.030      ;
; 10.941 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 9.006      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                      ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.173 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:21:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:21:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:24:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:15:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:15:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:18:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:18:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.307      ;
; 0.182 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:3:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:9:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:12:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:12:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:65:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:33:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.315      ;
; 0.188 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:89:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:57:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:88:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:56:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:98:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:98:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:64:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:32:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:76:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:44:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:75:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:43:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:81:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:49:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:90:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:58:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:77:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:45:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:74:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:42:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:79:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:47:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:68:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:36:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:65:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:33:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:72:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:40:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:67:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:35:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:85:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:53:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:78:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:46:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:93:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:61:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:92:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:60:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:84:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:52:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:60:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:28:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:161:REG|s_Q                                   ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:97:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:53:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:21:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.318      ;
; 0.194 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:50:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:18:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.319      ;
; 0.201 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:47:FlipFlop|s_Q                               ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:47:REG|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.326      ;
; 0.252 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:83:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:51:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.378      ;
; 0.261 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:88:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:56:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:56:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:24:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:70:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:38:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:71:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:39:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:78:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:46:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:80:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:48:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:91:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:59:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:69:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:37:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:57:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:25:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:160:REG|s_Q                                   ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:96:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:87:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:55:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:95:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:63:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:87:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:55:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.390      ;
; 0.266 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:54:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:22:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:58:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:26:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:55:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:23:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.393      ;
; 0.268 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:59:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:27:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.394      ;
; 0.270 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:49:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:17:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.395      ;
; 0.273 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:7:FlipFlop|s_Q                                ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:7:REG|s_Q                                     ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.398      ;
; 0.274 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:52:FlipFlop|s_Q                               ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:52:REG|s_Q                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.399      ;
; 0.277 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:62:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:30:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.403      ;
; 0.325 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:12:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:79:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.451      ;
; 0.328 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:85:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:53:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.454      ;
; 0.330 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:96:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:96:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.455      ;
; 0.332 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:64:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:32:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.459      ;
; 0.339 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:79:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:47:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.465      ;
; 0.340 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:63:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:31:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.466      ;
; 0.342 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:61:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:29:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.468      ;
; 0.343 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:51:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:19:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.468      ;
; 0.345 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:54:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:22:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.471      ;
; 0.345 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q  ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:7:FlipFlop|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.470      ;
; 0.345 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:46:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:14:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.471      ;
; 0.346 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:62:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:30:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.471      ;
; 0.346 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:49:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:17:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.471      ;
; 0.346 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:44:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:12:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.472      ;
; 0.346 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:51:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:19:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.471      ;
; 0.346 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:63:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:31:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.471      ;
; 0.347 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:59:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:27:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.472      ;
; 0.348 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:57:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:25:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.474      ;
; 0.354 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:83:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:19:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.479      ;
; 0.354 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:91:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:27:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.479      ;
; 0.355 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:34:REG|s_Q                                  ; mem:DMem|ram~23181                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.062      ; 0.501      ;
; 0.368 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:73:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:41:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.494      ;
; 0.369 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.494      ;
; 0.374 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q  ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:7:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.499      ;
; 0.376 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:82:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:50:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.502      ;
; 0.390 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:52:REG|s_Q                                  ; mem:DMem|ram~20575                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.066      ; 0.540      ;
; 0.395 ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:36:FlipFlop|s_Q                               ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:162:REG|s_Q                                   ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.522      ;
; 0.398 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:80:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:48:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.047      ; 0.529      ;
; 0.399 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:94:REG|s_Q                                    ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:62:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.046      ; 0.529      ;
; 0.403 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:34:REG|s_Q                                  ; mem:DMem|ram~23117                                                                                             ; iCLK         ; iCLK        ; 0.000        ; 0.061      ; 0.548      ;
; 0.408 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:18:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:20:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.541      ;
; 0.409 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:18:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:19:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.542      ;
; 0.410 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:14:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:14:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.535      ;
; 0.411 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.544      ;
; 0.415 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:27:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.049      ; 0.548      ;
; 0.419 ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:11:FlipFlop|s_Q ; InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:11:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.544      ;
; 0.420 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:42:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:10:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.545      ;
; 0.420 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:13:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:95:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.546      ;
; 0.420 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:52:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:20:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.546      ;
; 0.421 ; Buffer_EXMEM:g_Buffer_EXMEM|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:13:REG|s_Q                                  ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:86:REG|s_Q                                  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.547      ;
; 0.421 ; Buffer_MEMWB:g_Buffer_MEMWB|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:55:REG|s_Q                                  ; RegFile:g_RegisterFile|nBitRegister:\G_REGS:15:REG|dffg:\G_NBIT_REG:23:REG|s_Q                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.547      ;
+-------+----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                    ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.687 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 2.244      ;
; 17.687 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 2.244      ;
; 17.687 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:60:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 2.244      ;
; 17.687 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 2.244      ;
; 17.687 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 2.244      ;
; 17.687 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:7:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 2.244      ;
; 17.786 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:44:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 2.138      ;
; 17.910 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:48:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 2.020      ;
; 17.910 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:50:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 2.020      ;
; 17.910 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:46:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 2.020      ;
; 17.910 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:3:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 2.020      ;
; 17.910 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:9:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 2.020      ;
; 17.910 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 2.020      ;
; 17.910 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:18:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 2.020      ;
; 17.910 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:20:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 2.020      ;
; 17.969 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:61:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.055     ; 1.963      ;
; 17.969 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:43:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.055     ; 1.963      ;
; 18.033 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:38:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 1.888      ;
; 18.033 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:34:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 1.888      ;
; 18.033 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:35:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.066     ; 1.888      ;
; 18.139 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:47:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 1.777      ;
; 18.139 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:52:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.071     ; 1.777      ;
; 18.155 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:10:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 1.771      ;
; 18.155 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:11:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 1.771      ;
; 18.155 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:15:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 1.771      ;
; 18.155 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:19:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 1.771      ;
; 18.155 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:21:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 1.771      ;
; 18.155 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 1.771      ;
; 18.155 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 1.771      ;
; 18.155 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.061     ; 1.771      ;
; 18.168 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:58:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 1.756      ;
; 18.168 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:59:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 1.756      ;
; 18.169 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:39:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 1.754      ;
; 18.169 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:33:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 1.754      ;
; 18.169 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:36:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 1.754      ;
; 18.169 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:51:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 1.754      ;
; 18.169 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:63:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.064     ; 1.754      ;
; 18.355 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:41:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 1.579      ;
; 18.355 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:40:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 1.579      ;
; 18.355 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:32:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 1.579      ;
; 18.355 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:45:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 1.579      ;
; 18.355 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:57:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 1.579      ;
; 18.355 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:62:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 1.579      ;
; 18.355 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 1.579      ;
; 18.355 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 1.579      ;
; 18.355 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:14:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 1.579      ;
; 18.355 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:0:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 1.579      ;
; 18.355 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:23:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 1.579      ;
; 18.355 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 1.579      ;
; 18.355 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 1.579      ;
; 18.355 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:22:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 1.579      ;
; 18.355 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 1.579      ;
; 18.367 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:56:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.055     ; 1.565      ;
; 18.367 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:8:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.055     ; 1.565      ;
; 18.472 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:37:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.037     ; 1.478      ;
; 18.561 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:42:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; 0.139      ; 1.565      ;
; 18.704 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 1.243      ;
; 18.704 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:55:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 1.243      ;
; 18.704 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:54:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 1.243      ;
; 18.704 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:53:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 1.243      ;
; 18.704 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:12:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 1.243      ;
; 18.704 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:13:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 1.243      ;
; 18.704 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:1:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 1.243      ;
; 18.704 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 1.243      ;
+--------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.973 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.099      ;
; 0.973 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:55:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.099      ;
; 0.973 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:54:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.099      ;
; 0.973 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:53:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.099      ;
; 0.973 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:12:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.099      ;
; 0.973 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:13:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.099      ;
; 0.973 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:1:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.099      ;
; 0.973 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:24:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 1.099      ;
; 1.046 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:42:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 1.359      ;
; 1.164 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:37:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.046      ; 1.294      ;
; 1.249 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:56:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.026      ; 1.359      ;
; 1.249 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:8:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.026      ; 1.359      ;
; 1.256 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:41:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 1.368      ;
; 1.256 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:40:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 1.368      ;
; 1.256 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:32:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 1.368      ;
; 1.256 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:45:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 1.368      ;
; 1.256 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:57:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 1.368      ;
; 1.256 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:62:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 1.368      ;
; 1.256 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:4:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 1.368      ;
; 1.256 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:5:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 1.368      ;
; 1.256 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:14:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 1.368      ;
; 1.256 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:0:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 1.368      ;
; 1.256 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:23:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 1.368      ;
; 1.256 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:25:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 1.368      ;
; 1.256 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:28:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 1.368      ;
; 1.256 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:22:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 1.368      ;
; 1.256 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:31:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.028      ; 1.368      ;
; 1.417 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:58:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.019      ; 1.520      ;
; 1.417 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:59:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.019      ; 1.520      ;
; 1.419 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:39:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 1.521      ;
; 1.419 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:33:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 1.521      ;
; 1.419 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:36:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 1.521      ;
; 1.419 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:51:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 1.521      ;
; 1.419 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:63:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 1.521      ;
; 1.421 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:10:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.021      ; 1.526      ;
; 1.421 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:11:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.021      ; 1.526      ;
; 1.421 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:15:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.021      ; 1.526      ;
; 1.421 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:19:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.021      ; 1.526      ;
; 1.421 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:21:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.021      ; 1.526      ;
; 1.421 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:27:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.021      ; 1.526      ;
; 1.421 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:26:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.021      ; 1.526      ;
; 1.421 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:29:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.021      ; 1.526      ;
; 1.441 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:47:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.011      ; 1.536      ;
; 1.441 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:52:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.011      ; 1.536      ;
; 1.538 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:38:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.016      ; 1.638      ;
; 1.538 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:34:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.016      ; 1.638      ;
; 1.538 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:35:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.016      ; 1.638      ;
; 1.601 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:61:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.027      ; 1.712      ;
; 1.601 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:43:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.027      ; 1.712      ;
; 1.637 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:48:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.024      ; 1.745      ;
; 1.637 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:50:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.024      ; 1.745      ;
; 1.637 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:46:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.024      ; 1.745      ;
; 1.637 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:3:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.024      ; 1.745      ;
; 1.637 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:9:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.024      ; 1.745      ;
; 1.637 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:16:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.024      ; 1.745      ;
; 1.637 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:18:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.024      ; 1.745      ;
; 1.637 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:20:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.024      ; 1.745      ;
; 1.750 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:44:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.018      ; 1.852      ;
; 1.824 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:2:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.026      ; 1.934      ;
; 1.824 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:6:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.026      ; 1.934      ;
; 1.824 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:60:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.026      ; 1.934      ;
; 1.824 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:30:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.026      ; 1.934      ;
; 1.824 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:17:FlipFlop|s_Q ; iCLK         ; iCLK        ; 0.000        ; 0.026      ; 1.934      ;
; 1.824 ; Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q ; Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:7:FlipFlop|s_Q  ; iCLK         ; iCLK        ; 0.000        ; 0.026      ; 1.934      ;
+-------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.579 ; 0.173 ; 15.681   ; 0.973   ; 9.407               ;
;  iCLK            ; 0.579 ; 0.173 ; 15.681   ; 0.973   ; 9.407               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 44354424 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 44354424 ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 64       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 64       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+---------------------------------------------------+
; Unconstrained Paths Summary                       ;
+---------------------------------+--------+--------+
; Property                        ; Setup  ; Hold   ;
+---------------------------------+--------+--------+
; Illegal Clocks                  ; 0      ; 0      ;
; Unconstrained Clocks            ; 0      ; 0      ;
; Unconstrained Input Ports       ; 44     ; 44     ;
; Unconstrained Input Port Paths  ; 395675 ; 395675 ;
; Unconstrained Output Ports      ; 32     ; 32     ;
; Unconstrained Output Port Paths ; 3157   ; 3157   ;
+---------------------------------+--------+--------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; iCLK   ; iCLK  ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Tue Dec  9 18:18:03 2025
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.579
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.579               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 iCLK 
Info (332146): Worst-case recovery slack is 15.681
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.681               0.000 iCLK 
Info (332146): Worst-case removal slack is 2.047
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.047               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.745               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.579
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.579 
    Info (332115): ===================================================================
    Info (332115): From Node    : InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q
    Info (332115): To Node      : InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.072      3.072  R        clock network delay
    Info (332115):      3.304      0.232     uTco  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q
    Info (332115):      3.304      0.000 FF  CELL  g_InstructionAddressHolder|g_PCRegister|\generated:8:FlipFlop|s_Q|q
    Info (332115):      3.652      0.348 FF    IC  s_IMemAddr[8]~5|datad
    Info (332115):      3.777      0.125 FF  CELL  s_IMemAddr[8]~5|combout
    Info (332115):      6.234      2.457 FF    IC  IMem|ram~37492|datab
    Info (332115):      6.657      0.423 FR  CELL  IMem|ram~37492|combout
    Info (332115):      6.860      0.203 RR    IC  IMem|ram~37493|datad
    Info (332115):      7.015      0.155 RR  CELL  IMem|ram~37493|combout
    Info (332115):      7.687      0.672 RR    IC  IMem|ram~37494|dataa
    Info (332115):      8.104      0.417 RR  CELL  IMem|ram~37494|combout
    Info (332115):     10.090      1.986 RR    IC  IMem|ram~37497|datac
    Info (332115):     10.360      0.270 RF  CELL  IMem|ram~37497|combout
    Info (332115):     10.629      0.269 FF    IC  IMem|ram~37498|datab
    Info (332115):     10.985      0.356 FF  CELL  IMem|ram~37498|combout
    Info (332115):     11.218      0.233 FF    IC  IMem|ram~37541|datac
    Info (332115):     11.499      0.281 FF  CELL  IMem|ram~37541|combout
    Info (332115):     12.992      1.493 FF    IC  IMem|ram~37584|datac
    Info (332115):     13.273      0.281 FF  CELL  IMem|ram~37584|combout
    Info (332115):     13.548      0.275 FF    IC  IMem|ram~37585|dataa
    Info (332115):     13.948      0.400 FF  CELL  IMem|ram~37585|combout
    Info (332115):     14.714      0.766 FF    IC  g_HazardDetectionUnit|g_InstructionDecoder_IF|g_RegisterExtractor|o_RS2[4]~0|dataa
    Info (332115):     15.126      0.412 FR  CELL  g_HazardDetectionUnit|g_InstructionDecoder_IF|g_RegisterExtractor|o_RS2[4]~0|combout
    Info (332115):     15.370      0.244 RR    IC  g_HazardDetectionUnit|g_InstructionDecoder_IF|g_RegisterExtractor|o_RS2[4]~1|datad
    Info (332115):     15.525      0.155 RR  CELL  g_HazardDetectionUnit|g_InstructionDecoder_IF|g_RegisterExtractor|o_RS2[4]~1|combout
    Info (332115):     16.263      0.738 RR    IC  g_HazardDetectionUnit|o_NOP~18|datad
    Info (332115):     16.402      0.139 RF  CELL  g_HazardDetectionUnit|o_NOP~18|combout
    Info (332115):     16.632      0.230 FF    IC  g_HazardDetectionUnit|o_NOP~23|datad
    Info (332115):     16.757      0.125 FF  CELL  g_HazardDetectionUnit|o_NOP~23|combout
    Info (332115):     17.337      0.580 FF    IC  g_HazardDetectionUnit|o_NOP~24|datac
    Info (332115):     17.618      0.281 FF  CELL  g_HazardDetectionUnit|o_NOP~24|combout
    Info (332115):     17.852      0.234 FF    IC  g_HazardDetectionUnit|o_NOP~25|datac
    Info (332115):     18.133      0.281 FF  CELL  g_HazardDetectionUnit|o_NOP~25|combout
    Info (332115):     18.505      0.372 FF    IC  g_StdProgramCounterAdder|g_Adder|\generated:5:Adder|g_O21|o_F|datac
    Info (332115):     18.766      0.261 FR  CELL  g_StdProgramCounterAdder|g_Adder|\generated:5:Adder|g_O21|o_F|combout
    Info (332115):     18.995      0.229 RR    IC  g_StdProgramCounterAdder|g_Adder|\generated:11:Adder|g_O21|o_F|datad
    Info (332115):     19.150      0.155 RR  CELL  g_StdProgramCounterAdder|g_Adder|\generated:11:Adder|g_O21|o_F|combout
    Info (332115):     19.377      0.227 RR    IC  g_StdProgramCounterAdder|g_Adder|\generated:17:Adder|g_O21|o_F|datad
    Info (332115):     19.532      0.155 RR  CELL  g_StdProgramCounterAdder|g_Adder|\generated:17:Adder|g_O21|o_F|combout
    Info (332115):     19.759      0.227 RR    IC  g_StdProgramCounterAdder|g_Adder|\generated:20:Adder|g_O21|o_F|datad
    Info (332115):     19.914      0.155 RR  CELL  g_StdProgramCounterAdder|g_Adder|\generated:20:Adder|g_O21|o_F|combout
    Info (332115):     20.142      0.228 RR    IC  g_StdProgramCounterAdder|g_Adder|\generated:23:Adder|g_O21|o_F|datad
    Info (332115):     20.297      0.155 RR  CELL  g_StdProgramCounterAdder|g_Adder|\generated:23:Adder|g_O21|o_F|combout
    Info (332115):     21.303      1.006 RR    IC  g_StdProgramCounterAdder|g_Adder|\generated:26:Adder|g_O21|o_F|datad
    Info (332115):     21.458      0.155 RR  CELL  g_StdProgramCounterAdder|g_Adder|\generated:26:Adder|g_O21|o_F|combout
    Info (332115):     21.682      0.224 RR    IC  g_StdProgramCounterAdder|g_Adder|\generated:29:Adder|g_O21|o_F|datad
    Info (332115):     21.837      0.155 RR  CELL  g_StdProgramCounterAdder|g_Adder|\generated:29:Adder|g_O21|o_F|combout
    Info (332115):     22.048      0.211 RR    IC  g_Mux_NextInstructionAddress|\G_NBit_MUX:31:MUXI|o_O~0|datad
    Info (332115):     22.187      0.139 RF  CELL  g_Mux_NextInstructionAddress|\G_NBit_MUX:31:MUXI|o_O~0|combout
    Info (332115):     22.420      0.233 FF    IC  g_Mux_NextInstructionAddress|\G_NBit_MUX:31:MUXI|o_O~1|datac
    Info (332115):     22.701      0.281 FF  CELL  g_Mux_NextInstructionAddress|\G_NBit_MUX:31:MUXI|o_O~1|combout
    Info (332115):     22.701      0.000 FF    IC  g_InstructionAddressHolder|g_PCRegister|\generated:31:FlipFlop|s_Q|d
    Info (332115):     22.805      0.104 FF  CELL  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.354      3.354  R        clock network delay
    Info (332115):     23.386      0.032           clock pessimism removed
    Info (332115):     23.366     -0.020           clock uncertainty
    Info (332115):     23.384      0.018     uTsu  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    22.805
    Info (332115): Data Required Time :    23.384
    Info (332115): Slack              :     0.579 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.385
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.385 
    Info (332115): ===================================================================
    Info (332115): From Node    : InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:15:FlipFlop|s_Q
    Info (332115): To Node      : InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:15:FlipFlop|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.378      3.378  R        clock network delay
    Info (332115):      3.610      0.232     uTco  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:15:FlipFlop|s_Q
    Info (332115):      3.610      0.000 FF  CELL  g_InstructionAddressHolder|g_PCRegister|\generated:15:FlipFlop|s_Q|q
    Info (332115):      3.610      0.000 FF    IC  g_Mux_NextInstructionAddress|\G_NBit_MUX:15:MUXI|o_O~1|datac
    Info (332115):      3.971      0.361 FF  CELL  g_Mux_NextInstructionAddress|\G_NBit_MUX:15:MUXI|o_O~1|combout
    Info (332115):      3.971      0.000 FF    IC  g_InstructionAddressHolder|g_PCRegister|\generated:15:FlipFlop|s_Q|d
    Info (332115):      4.047      0.076 FF  CELL  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:15:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.508      3.508  R        clock network delay
    Info (332115):      3.476     -0.032           clock pessimism removed
    Info (332115):      3.476      0.000           clock uncertainty
    Info (332115):      3.662      0.186      uTh  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:15:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.047
    Info (332115): Data Required Time :     3.662
    Info (332115): Slack              :     0.385 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.681
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.681 
    Info (332115): ===================================================================
    Info (332115): From Node    : Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q
    Info (332115): To Node      : Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:2:FlipFlop|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.084      3.084  R        clock network delay
    Info (332115):      3.316      0.232     uTco  Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q
    Info (332115):      3.316      0.000 FF  CELL  g_Buffer_IDEX|g_Buffer|\G_NBIT_REG:164:REG|s_Q|q
    Info (332115):      4.376      1.060 FF    IC  comb~0|datad
    Info (332115):      4.501      0.125 FF  CELL  comb~0|combout
    Info (332115):      6.528      2.027 FF    IC  g_Buffer_IFID|g_Buffer|\generated:2:FlipFlop|s_Q|clrn
    Info (332115):      7.309      0.781 FR  CELL  Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:2:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.960      2.960  R        clock network delay
    Info (332115):     22.992      0.032           clock pessimism removed
    Info (332115):     22.972     -0.020           clock uncertainty
    Info (332115):     22.990      0.018     uTsu  Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:2:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.309
    Info (332115): Data Required Time :    22.990
    Info (332115): Slack              :    15.681 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.047
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.047 
    Info (332115): ===================================================================
    Info (332115): From Node    : Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q
    Info (332115): To Node      : Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.972      2.972  R        clock network delay
    Info (332115):      3.204      0.232     uTco  Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q
    Info (332115):      3.204      0.000 RR  CELL  g_Buffer_IDEX|g_Buffer|\G_NBIT_REG:164:REG|s_Q|q
    Info (332115):      4.180      0.976 RR    IC  comb~0|datad
    Info (332115):      4.329      0.149 RR  CELL  comb~0|combout
    Info (332115):      4.558      0.229 RR    IC  g_Buffer_IFID|g_Buffer|\generated:49:FlipFlop|s_Q|clrn
    Info (332115):      5.287      0.729 RF  CELL  Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.086      3.086  R        clock network delay
    Info (332115):      3.054     -0.032           clock pessimism removed
    Info (332115):      3.054      0.000           clock uncertainty
    Info (332115):      3.240      0.186      uTh  Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.287
    Info (332115): Data Required Time :     3.240
    Info (332115): Slack              :     2.047 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 2.317
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.317               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 iCLK 
Info (332146): Worst-case recovery slack is 15.999
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.999               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.873
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.873               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.772
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.772               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.317
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.317 
    Info (332115): ===================================================================
    Info (332115): From Node    : InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q
    Info (332115): To Node      : InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.788      2.788  R        clock network delay
    Info (332115):      3.001      0.213     uTco  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q
    Info (332115):      3.001      0.000 FF  CELL  g_InstructionAddressHolder|g_PCRegister|\generated:8:FlipFlop|s_Q|q
    Info (332115):      3.316      0.315 FF    IC  s_IMemAddr[8]~5|datad
    Info (332115):      3.426      0.110 FF  CELL  s_IMemAddr[8]~5|combout
    Info (332115):      5.626      2.200 FF    IC  IMem|ram~37492|datab
    Info (332115):      6.003      0.377 FR  CELL  IMem|ram~37492|combout
    Info (332115):      6.190      0.187 RR    IC  IMem|ram~37493|datad
    Info (332115):      6.334      0.144 RR  CELL  IMem|ram~37493|combout
    Info (332115):      6.972      0.638 RR    IC  IMem|ram~37494|dataa
    Info (332115):      7.352      0.380 RR  CELL  IMem|ram~37494|combout
    Info (332115):      9.217      1.865 RR    IC  IMem|ram~37497|datac
    Info (332115):      9.462      0.245 RF  CELL  IMem|ram~37497|combout
    Info (332115):      9.706      0.244 FF    IC  IMem|ram~37498|datab
    Info (332115):     10.021      0.315 FF  CELL  IMem|ram~37498|combout
    Info (332115):     10.234      0.213 FF    IC  IMem|ram~37541|datac
    Info (332115):     10.486      0.252 FF  CELL  IMem|ram~37541|combout
    Info (332115):     11.827      1.341 FF    IC  IMem|ram~37584|datac
    Info (332115):     12.079      0.252 FF  CELL  IMem|ram~37584|combout
    Info (332115):     12.327      0.248 FF    IC  IMem|ram~37585|dataa
    Info (332115):     12.684      0.357 FF  CELL  IMem|ram~37585|combout
    Info (332115):     13.370      0.686 FF    IC  g_HazardDetectionUnit|g_InstructionDecoder_IF|g_RegisterExtractor|o_RS2[4]~0|dataa
    Info (332115):     13.739      0.369 FR  CELL  g_HazardDetectionUnit|g_InstructionDecoder_IF|g_RegisterExtractor|o_RS2[4]~0|combout
    Info (332115):     13.962      0.223 RR    IC  g_HazardDetectionUnit|g_InstructionDecoder_IF|g_RegisterExtractor|o_RS2[4]~1|datad
    Info (332115):     14.106      0.144 RR  CELL  g_HazardDetectionUnit|g_InstructionDecoder_IF|g_RegisterExtractor|o_RS2[4]~1|combout
    Info (332115):     14.794      0.688 RR    IC  g_HazardDetectionUnit|o_NOP~18|datad
    Info (332115):     14.919      0.125 RF  CELL  g_HazardDetectionUnit|o_NOP~18|combout
    Info (332115):     15.128      0.209 FF    IC  g_HazardDetectionUnit|o_NOP~23|datad
    Info (332115):     15.238      0.110 FF  CELL  g_HazardDetectionUnit|o_NOP~23|combout
    Info (332115):     15.756      0.518 FF    IC  g_HazardDetectionUnit|o_NOP~24|datac
    Info (332115):     16.008      0.252 FF  CELL  g_HazardDetectionUnit|o_NOP~24|combout
    Info (332115):     16.222      0.214 FF    IC  g_HazardDetectionUnit|o_NOP~25|datac
    Info (332115):     16.474      0.252 FF  CELL  g_HazardDetectionUnit|o_NOP~25|combout
    Info (332115):     16.806      0.332 FF    IC  g_StdProgramCounterAdder|g_Adder|\generated:5:Adder|g_O21|o_F|datac
    Info (332115):     17.044      0.238 FR  CELL  g_StdProgramCounterAdder|g_Adder|\generated:5:Adder|g_O21|o_F|combout
    Info (332115):     17.255      0.211 RR    IC  g_StdProgramCounterAdder|g_Adder|\generated:11:Adder|g_O21|o_F|datad
    Info (332115):     17.399      0.144 RR  CELL  g_StdProgramCounterAdder|g_Adder|\generated:11:Adder|g_O21|o_F|combout
    Info (332115):     17.608      0.209 RR    IC  g_StdProgramCounterAdder|g_Adder|\generated:17:Adder|g_O21|o_F|datad
    Info (332115):     17.752      0.144 RR  CELL  g_StdProgramCounterAdder|g_Adder|\generated:17:Adder|g_O21|o_F|combout
    Info (332115):     17.961      0.209 RR    IC  g_StdProgramCounterAdder|g_Adder|\generated:20:Adder|g_O21|o_F|datad
    Info (332115):     18.105      0.144 RR  CELL  g_StdProgramCounterAdder|g_Adder|\generated:20:Adder|g_O21|o_F|combout
    Info (332115):     18.315      0.210 RR    IC  g_StdProgramCounterAdder|g_Adder|\generated:23:Adder|g_O21|o_F|datad
    Info (332115):     18.459      0.144 RR  CELL  g_StdProgramCounterAdder|g_Adder|\generated:23:Adder|g_O21|o_F|combout
    Info (332115):     19.394      0.935 RR    IC  g_StdProgramCounterAdder|g_Adder|\generated:26:Adder|g_O21|o_F|datad
    Info (332115):     19.538      0.144 RR  CELL  g_StdProgramCounterAdder|g_Adder|\generated:26:Adder|g_O21|o_F|combout
    Info (332115):     19.743      0.205 RR    IC  g_StdProgramCounterAdder|g_Adder|\generated:29:Adder|g_O21|o_F|datad
    Info (332115):     19.887      0.144 RR  CELL  g_StdProgramCounterAdder|g_Adder|\generated:29:Adder|g_O21|o_F|combout
    Info (332115):     20.081      0.194 RR    IC  g_Mux_NextInstructionAddress|\G_NBit_MUX:31:MUXI|o_O~0|datad
    Info (332115):     20.206      0.125 RF  CELL  g_Mux_NextInstructionAddress|\G_NBit_MUX:31:MUXI|o_O~0|combout
    Info (332115):     20.419      0.213 FF    IC  g_Mux_NextInstructionAddress|\G_NBit_MUX:31:MUXI|o_O~1|datac
    Info (332115):     20.671      0.252 FF  CELL  g_Mux_NextInstructionAddress|\G_NBit_MUX:31:MUXI|o_O~1|combout
    Info (332115):     20.671      0.000 FF    IC  g_InstructionAddressHolder|g_PCRegister|\generated:31:FlipFlop|s_Q|d
    Info (332115):     20.761      0.090 FF  CELL  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.051      3.051  R        clock network delay
    Info (332115):     23.079      0.028           clock pessimism removed
    Info (332115):     23.059     -0.020           clock uncertainty
    Info (332115):     23.078      0.019     uTsu  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    20.761
    Info (332115): Data Required Time :    23.078
    Info (332115): Slack              :     2.317 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.337 
    Info (332115): ===================================================================
    Info (332115): From Node    : InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:21:FlipFlop|s_Q
    Info (332115): To Node      : InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:21:FlipFlop|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.083      3.083  R        clock network delay
    Info (332115):      3.296      0.213     uTco  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:21:FlipFlop|s_Q
    Info (332115):      3.296      0.000 FF  CELL  g_InstructionAddressHolder|g_PCRegister|\generated:21:FlipFlop|s_Q|q
    Info (332115):      3.296      0.000 FF    IC  g_Mux_NextInstructionAddress|\G_NBit_MUX:21:MUXI|o_O~1|datac
    Info (332115):      3.615      0.319 FF  CELL  g_Mux_NextInstructionAddress|\G_NBit_MUX:21:MUXI|o_O~1|combout
    Info (332115):      3.615      0.000 FF    IC  g_InstructionAddressHolder|g_PCRegister|\generated:21:FlipFlop|s_Q|d
    Info (332115):      3.680      0.065 FF  CELL  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:21:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.200      3.200  R        clock network delay
    Info (332115):      3.172     -0.028           clock pessimism removed
    Info (332115):      3.172      0.000           clock uncertainty
    Info (332115):      3.343      0.171      uTh  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:21:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.680
    Info (332115): Data Required Time :     3.343
    Info (332115): Slack              :     0.337 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.999
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.999 
    Info (332115): ===================================================================
    Info (332115): From Node    : Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q
    Info (332115): To Node      : Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:2:FlipFlop|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.800      2.800  R        clock network delay
    Info (332115):      3.013      0.213     uTco  Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q
    Info (332115):      3.013      0.000 RR  CELL  g_Buffer_IDEX|g_Buffer|\G_NBIT_REG:164:REG|s_Q|q
    Info (332115):      3.967      0.954 RR    IC  comb~0|datad
    Info (332115):      4.111      0.144 RR  CELL  comb~0|combout
    Info (332115):      6.026      1.915 RR    IC  g_Buffer_IFID|g_Buffer|\generated:2:FlipFlop|s_Q|clrn
    Info (332115):      6.716      0.690 RF  CELL  Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:2:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.688      2.688  R        clock network delay
    Info (332115):     22.716      0.028           clock pessimism removed
    Info (332115):     22.696     -0.020           clock uncertainty
    Info (332115):     22.715      0.019     uTsu  Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:2:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     6.716
    Info (332115): Data Required Time :    22.715
    Info (332115): Slack              :    15.999 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.873
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.873 
    Info (332115): ===================================================================
    Info (332115): From Node    : Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q
    Info (332115): To Node      : Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.700      2.700  R        clock network delay
    Info (332115):      2.913      0.213     uTco  Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q
    Info (332115):      2.913      0.000 FF  CELL  g_Buffer_IDEX|g_Buffer|\G_NBIT_REG:164:REG|s_Q|q
    Info (332115):      3.822      0.909 FF    IC  comb~0|datad
    Info (332115):      3.927      0.105 FF  CELL  comb~0|combout
    Info (332115):      4.155      0.228 FF    IC  g_Buffer_IFID|g_Buffer|\generated:49:FlipFlop|s_Q|clrn
    Info (332115):      4.818      0.663 FR  CELL  Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.802      2.802  R        clock network delay
    Info (332115):      2.774     -0.028           clock pessimism removed
    Info (332115):      2.774      0.000           clock uncertainty
    Info (332115):      2.945      0.171      uTh  Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.818
    Info (332115): Data Required Time :     2.945
    Info (332115): Slack              :     1.873 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 10.290
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.290               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.173
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.173               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.687               0.000 iCLK 
Info (332146): Worst-case removal slack is 0.973
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.973               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.407
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.407               0.000 iCLK 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.290
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 10.290 
    Info (332115): ===================================================================
    Info (332115): From Node    : InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q
    Info (332115): To Node      : InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.631      1.631  R        clock network delay
    Info (332115):      1.736      0.105     uTco  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:8:FlipFlop|s_Q
    Info (332115):      1.736      0.000 FF  CELL  g_InstructionAddressHolder|g_PCRegister|\generated:8:FlipFlop|s_Q|q
    Info (332115):      1.902      0.166 FF    IC  s_IMemAddr[8]~5|datad
    Info (332115):      1.965      0.063 FF  CELL  s_IMemAddr[8]~5|combout
    Info (332115):      3.343      1.378 FF    IC  IMem|ram~37492|datab
    Info (332115):      3.554      0.211 FR  CELL  IMem|ram~37492|combout
    Info (332115):      3.644      0.090 RR    IC  IMem|ram~37493|datad
    Info (332115):      3.710      0.066 RF  CELL  IMem|ram~37493|combout
    Info (332115):      4.063      0.353 FF    IC  IMem|ram~37494|dataa
    Info (332115):      4.256      0.193 FF  CELL  IMem|ram~37494|combout
    Info (332115):      5.289      1.033 FF    IC  IMem|ram~37497|datac
    Info (332115):      5.422      0.133 FF  CELL  IMem|ram~37497|combout
    Info (332115):      5.553      0.131 FF    IC  IMem|ram~37498|datab
    Info (332115):      5.729      0.176 FF  CELL  IMem|ram~37498|combout
    Info (332115):      5.838      0.109 FF    IC  IMem|ram~37541|datac
    Info (332115):      5.971      0.133 FF  CELL  IMem|ram~37541|combout
    Info (332115):      6.806      0.835 FF    IC  IMem|ram~37584|datac
    Info (332115):      6.939      0.133 FF  CELL  IMem|ram~37584|combout
    Info (332115):      7.073      0.134 FF    IC  IMem|ram~37585|dataa
    Info (332115):      7.266      0.193 FF  CELL  IMem|ram~37585|combout
    Info (332115):      7.679      0.413 FF    IC  g_HazardDetectionUnit|g_InstructionDecoder_IF|g_RegisterExtractor|o_RS2[4]~0|dataa
    Info (332115):      7.884      0.205 FR  CELL  g_HazardDetectionUnit|g_InstructionDecoder_IF|g_RegisterExtractor|o_RS2[4]~0|combout
    Info (332115):      7.996      0.112 RR    IC  g_HazardDetectionUnit|g_InstructionDecoder_IF|g_RegisterExtractor|o_RS2[4]~1|datad
    Info (332115):      8.064      0.068 RR  CELL  g_HazardDetectionUnit|g_InstructionDecoder_IF|g_RegisterExtractor|o_RS2[4]~1|combout
    Info (332115):      8.399      0.335 RR    IC  g_HazardDetectionUnit|o_NOP~18|datad
    Info (332115):      8.467      0.068 RR  CELL  g_HazardDetectionUnit|o_NOP~18|combout
    Info (332115):      8.559      0.092 RR    IC  g_HazardDetectionUnit|o_NOP~23|datad
    Info (332115):      8.627      0.068 RR  CELL  g_HazardDetectionUnit|o_NOP~23|combout
    Info (332115):      8.891      0.264 RR    IC  g_HazardDetectionUnit|o_NOP~24|datac
    Info (332115):      9.021      0.130 RR  CELL  g_HazardDetectionUnit|o_NOP~24|combout
    Info (332115):      9.111      0.090 RR    IC  g_HazardDetectionUnit|o_NOP~25|datac
    Info (332115):      9.241      0.130 RR  CELL  g_HazardDetectionUnit|o_NOP~25|combout
    Info (332115):      9.391      0.150 RR    IC  g_StdProgramCounterAdder|g_Adder|\generated:5:Adder|g_O21|o_F|datac
    Info (332115):      9.515      0.124 RF  CELL  g_StdProgramCounterAdder|g_Adder|\generated:5:Adder|g_O21|o_F|combout
    Info (332115):      9.636      0.121 FF    IC  g_StdProgramCounterAdder|g_Adder|\generated:11:Adder|g_O21|o_F|datad
    Info (332115):      9.699      0.063 FF  CELL  g_StdProgramCounterAdder|g_Adder|\generated:11:Adder|g_O21|o_F|combout
    Info (332115):      9.818      0.119 FF    IC  g_StdProgramCounterAdder|g_Adder|\generated:17:Adder|g_O21|o_F|datad
    Info (332115):      9.881      0.063 FF  CELL  g_StdProgramCounterAdder|g_Adder|\generated:17:Adder|g_O21|o_F|combout
    Info (332115):     10.000      0.119 FF    IC  g_StdProgramCounterAdder|g_Adder|\generated:20:Adder|g_O21|o_F|datad
    Info (332115):     10.063      0.063 FF  CELL  g_StdProgramCounterAdder|g_Adder|\generated:20:Adder|g_O21|o_F|combout
    Info (332115):     10.183      0.120 FF    IC  g_StdProgramCounterAdder|g_Adder|\generated:23:Adder|g_O21|o_F|datad
    Info (332115):     10.246      0.063 FF  CELL  g_StdProgramCounterAdder|g_Adder|\generated:23:Adder|g_O21|o_F|combout
    Info (332115):     10.767      0.521 FF    IC  g_StdProgramCounterAdder|g_Adder|\generated:26:Adder|g_O21|o_F|datad
    Info (332115):     10.830      0.063 FF  CELL  g_StdProgramCounterAdder|g_Adder|\generated:26:Adder|g_O21|o_F|combout
    Info (332115):     10.951      0.121 FF    IC  g_StdProgramCounterAdder|g_Adder|\generated:29:Adder|g_O21|o_F|datad
    Info (332115):     11.014      0.063 FF  CELL  g_StdProgramCounterAdder|g_Adder|\generated:29:Adder|g_O21|o_F|combout
    Info (332115):     11.130      0.116 FF    IC  g_Mux_NextInstructionAddress|\G_NBit_MUX:31:MUXI|o_O~0|datad
    Info (332115):     11.193      0.063 FF  CELL  g_Mux_NextInstructionAddress|\G_NBit_MUX:31:MUXI|o_O~0|combout
    Info (332115):     11.302      0.109 FF    IC  g_Mux_NextInstructionAddress|\G_NBit_MUX:31:MUXI|o_O~1|datac
    Info (332115):     11.435      0.133 FF  CELL  g_Mux_NextInstructionAddress|\G_NBit_MUX:31:MUXI|o_O~1|combout
    Info (332115):     11.435      0.000 FF    IC  g_InstructionAddressHolder|g_PCRegister|\generated:31:FlipFlop|s_Q|d
    Info (332115):     11.485      0.050 FF  CELL  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.768      1.768  R        clock network delay
    Info (332115):     21.788      0.020           clock pessimism removed
    Info (332115):     21.768     -0.020           clock uncertainty
    Info (332115):     21.775      0.007     uTsu  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:31:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    11.485
    Info (332115): Data Required Time :    21.775
    Info (332115): Slack              :    10.290 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.173
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.173 
    Info (332115): ===================================================================
    Info (332115): From Node    : InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:21:FlipFlop|s_Q
    Info (332115): To Node      : InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:21:FlipFlop|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.781      1.781  R        clock network delay
    Info (332115):      1.886      0.105     uTco  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:21:FlipFlop|s_Q
    Info (332115):      1.886      0.000 RR  CELL  g_InstructionAddressHolder|g_PCRegister|\generated:21:FlipFlop|s_Q|q
    Info (332115):      1.886      0.000 RR    IC  g_Mux_NextInstructionAddress|\G_NBit_MUX:21:MUXI|o_O~1|datac
    Info (332115):      2.057      0.171 RR  CELL  g_Mux_NextInstructionAddress|\G_NBit_MUX:21:MUXI|o_O~1|combout
    Info (332115):      2.057      0.000 RR    IC  g_InstructionAddressHolder|g_PCRegister|\generated:21:FlipFlop|s_Q|d
    Info (332115):      2.088      0.031 RR  CELL  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:21:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.851      1.851  R        clock network delay
    Info (332115):      1.831     -0.020           clock pessimism removed
    Info (332115):      1.831      0.000           clock uncertainty
    Info (332115):      1.915      0.084      uTh  InstructionAddressHolder:g_InstructionAddressHolder|PCRegister:g_PCRegister|PC_dffg:\generated:21:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.088
    Info (332115): Data Required Time :     1.915
    Info (332115): Slack              :     0.173 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.687
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.687 
    Info (332115): ===================================================================
    Info (332115): From Node    : Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q
    Info (332115): To Node      : Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:2:FlipFlop|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.646      1.646  R        clock network delay
    Info (332115):      1.751      0.105     uTco  Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q
    Info (332115):      1.751      0.000 FF  CELL  g_Buffer_IDEX|g_Buffer|\G_NBIT_REG:164:REG|s_Q|q
    Info (332115):      2.311      0.560 FF    IC  comb~0|datad
    Info (332115):      2.374      0.063 FF  CELL  comb~0|combout
    Info (332115):      3.499      1.125 FF    IC  g_Buffer_IFID|g_Buffer|\generated:2:FlipFlop|s_Q|clrn
    Info (332115):      3.890      0.391 FR  CELL  Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:2:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.570      1.570  R        clock network delay
    Info (332115):     21.590      0.020           clock pessimism removed
    Info (332115):     21.570     -0.020           clock uncertainty
    Info (332115):     21.577      0.007     uTsu  Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:2:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.890
    Info (332115): Data Required Time :    21.577
    Info (332115): Slack              :    17.687 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.973
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.973 
    Info (332115): ===================================================================
    Info (332115): From Node    : Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q
    Info (332115): To Node      : Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.585      1.585  R        clock network delay
    Info (332115):      1.690      0.105     uTco  Buffer_IDEX:g_Buffer_IDEX|nBitRegister:g_Buffer|dffg:\G_NBIT_REG:164:REG|s_Q
    Info (332115):      1.690      0.000 RR  CELL  g_Buffer_IDEX|g_Buffer|\G_NBIT_REG:164:REG|s_Q|q
    Info (332115):      2.148      0.458 RR    IC  comb~0|datad
    Info (332115):      2.213      0.065 RR  CELL  comb~0|combout
    Info (332115):      2.318      0.105 RR    IC  g_Buffer_IFID|g_Buffer|\generated:49:FlipFlop|s_Q|clrn
    Info (332115):      2.684      0.366 RF  CELL  Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.647      1.647  R        clock network delay
    Info (332115):      1.627     -0.020           clock pessimism removed
    Info (332115):      1.627      0.000           clock uncertainty
    Info (332115):      1.711      0.084      uTh  Buffer_IFID:g_Buffer_IFID|PCRegister:g_Buffer|PC_dffg:\generated:49:FlipFlop|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.684
    Info (332115): Data Required Time :     1.711
    Info (332115): Slack              :     0.973 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 1724 megabytes
    Info: Processing ended: Tue Dec  9 18:18:25 2025
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:36


