var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[43.5214, 26.263, 19.4618, 36.491, 67.6548], "total":[196331, 332563, 990, 1027, 1403], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[8779, 12545, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"a.cl:58 (_ALoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":58}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:60 (_AFeeder_channel)", "type":"resource", "data":[11, 6150, 52, 0, 0], "debug":[[{"filename":"a.cl", "line":60}]], "details":[{"type":"text", "text":"Channel is implemented 2048 bits wide by 256 deep."}, {"type":"brief", "text":"2048b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:61 (_BLoader_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"a.cl", "line":61}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:63 (_BFeeder_channel)", "type":"resource", "data":[11, 12294, 103, 0, 0], "debug":[[{"filename":"a.cl", "line":63}]], "details":[{"type":"text", "text":"Channel is implemented 4096 bits wide by 256 deep."}, {"type":"brief", "text":"4096b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"a.cl:64 (_Out_channel)", "type":"resource", "data":[15, 1544, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":64}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 1 deep."}, {"type":"brief", "text":"512b wide by 1 deep."}, {"type":"text", "text":"Requested depth was 0."}, {"type":"text", "text":"Channel depth was changed for the following reason:", "details":[{"type":"text", "text":"instruction scheduling requirements"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"Intel_Internal_Collect_Autorun_Profiling", "compute_units":1, "type":"function", "total_percent":[0.30677, 0.180009, 0.141093, 0, 0], "total_kernel_resources":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}]}, {"name":"kernel_AFeeder_1", "compute_units":1, "type":"function", "total_percent":[1.74523, 1.03535, 0.794066, 1.9167, 0], "total_kernel_resources":[5806, 13569, 52, 0, 152], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_AFeeder_cycle_temp\' (a.cl:137)\\n - \'_503\' (a.cl:264)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":137}], [{"filename":"a.cl", "line":264}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_AFeeder_value_shreg\' (a.cl:134)\\n - \'_432\' (a.cl:183)\\n - \'_AFeeder_in_v_temp\' (a.cl:136)", "type":"resource", "data":[214, 966, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":134}], [{"filename":"a.cl", "line":136}], [{"filename":"a.cl", "line":183}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_AFeeder_channel_array\' (a.cl:133)", "type":"resource", "data":[890, 3994, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":133}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"a.cl:138 (_AFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 52, 0, 0], "debug":[[{"filename":"a.cl", "line":138}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"4 (banked on bits 6, 7)", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 4 reads and 4 writes. "}, {"type":"text", "text":"Banked on bits 6, 7 into 4 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n65536B requested,\\n65536B implemented."}]}, {"name":"kernel_AFeeder_1.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:138", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":138}]]}, {"name":"a.cl:149", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":149}]]}]}]}, {"name":"kernel_AFeeder_1.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[615, 5327, 0, 0, 46], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[615, 5327, 0, 0, 46]}]}, {"name":"Feedback", "type":"resource", "data":[88, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:136", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":136}]]}, {"name":"a.cl:137", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":137}]]}, {"name":"a.cl:259", "type":"resource", "data":[64, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":259}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 106], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[458, 224, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[458, 224, 0, 0, 0]}]}, {"name":"a.cl:136", "type":"resource", "data":[452, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":136}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[452, 192, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:155", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":155}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:158", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":158}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:195", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":195}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:202", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":202}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:206", "type":"resource", "data":[8, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":206}]], "children":[{"name":"1-bit Or", "type":"resource", "count":4, "data":[4, 4, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:224", "type":"resource", "data":[136, 96, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":224}]], "children":[{"name":"Store", "type":"resource", "count":4, "data":[136, 96, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"138"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:231", "type":"resource", "data":[140, 4, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":231}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":4, "data":[140, 4, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:247", "type":"resource", "data":[1064, 2084, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":247}]], "children":[{"name":"Load", "type":"resource", "count":4, "data":[1064, 2084, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"138"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:256", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":256}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:259", "type":"resource", "data":[1365, 610, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":259}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[1362, 608, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:264", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":264}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_ALoader_1", "compute_units":1, "type":"function", "total_percent":[1.00471, 0.663507, 0.405489, 0.626613, 0.131752], "total_kernel_resources":[4249, 6929, 17, 1.5, 71], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"85"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_ALoader_s0_i\' (a.cl:75)\\n - \'_ALoader_s0_k\' (a.cl:82)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}], [{"filename":"a.cl", "line":82}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_i\' (a.cl:75)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_j\' (a.cl:78)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_ALoader_s0_k\' (a.cl:82)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_ALoader_1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[40, 194, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 94, 0, 0, 0]}, {"name":"a.cl:73", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":73}]]}, {"name":"a.cl:75", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}, {"name":"a.cl:78", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:75", "type":"resource", "data":[235, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:78", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader_1.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:125", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":125}]]}]}]}, {"name":"kernel_ALoader_1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[3, 204, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 204, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[25, 79, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:75", "type":"resource", "data":[23.6667, 79, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:75", "type":"resource", "data":[159, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:78", "type":"resource", "data":[133, 33, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:81", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:82", "type":"resource", "data":[68, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:106", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":106}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader_1.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 104, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 104, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[65, 136, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"a.cl:106", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]]}, {"name":"a.cl:75", "type":"resource", "data":[13.3333, 29, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}, {"name":"a.cl:78", "type":"resource", "data":[25, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]]}, {"name":"a.cl:81", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]]}, {"name":"a.cl:82", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 11], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:78", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:91", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":91}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader_1.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 207, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 207, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[88, 183, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.06667, 12, 0, 0, 0]}, {"name":"a.cl:106", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]]}, {"name":"a.cl:75", "type":"resource", "data":[14.1333, 29, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}, {"name":"a.cl:78", "type":"resource", "data":[24, 47, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]]}, {"name":"a.cl:81", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]]}, {"name":"a.cl:82", "type":"resource", "data":[22.8, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]]}, {"name":"a.cl:91", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":91}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 18], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:82", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:92", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":92}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:93", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":93}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:96", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":96}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_ALoader_1.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[81, 338, 2, 0, 12], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[81, 338, 2, 0, 12]}]}, {"name":"Feedback", "type":"resource", "data":[172, 351, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[10.6667, 48, 0, 0, 0]}, {"name":"a.cl:106", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]]}, {"name":"a.cl:75", "type":"resource", "data":[14.3333, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":75}]]}, {"name":"a.cl:78", "type":"resource", "data":[25, 50, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":78}]]}, {"name":"a.cl:81", "type":"resource", "data":[9, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":81}]]}, {"name":"a.cl:82", "type":"resource", "data":[21, 15.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]]}, {"name":"a.cl:85", "type":"resource", "data":[40, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]]}, {"name":"a.cl:87", "type":"resource", "data":[16, 45, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":87}]]}, {"name":"a.cl:89", "type":"resource", "data":[16, 43, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":89}]]}, {"name":"a.cl:91", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":91}]]}, {"name":"a.cl:96", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":96}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 14], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"a.cl:82", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":82}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:85", "type":"resource", "data":[73.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":85}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.83333, 0.833333, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:87", "type":"resource", "data":[90, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":87}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":4, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:89", "type":"resource", "data":[55, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":89}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Integer Add", "type":"resource", "count":1, "data":[3, 0, 0, 0, 0]}, {"name":"3-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"3-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:96", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":96}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:104", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":104}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:105", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":105}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:106", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":106}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:107", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":107}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:116", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":116}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BFeeder_1", "compute_units":1, "type":"function", "total_percent":[3.69328, 2.2871, 1.60686, 3.83339, 0], "total_kernel_resources":[11861, 27458, 104, 0, 384], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"brief", "text":"1 compute unit.\\nMax global work dimension: 0"}], "children":[{"name":"Coalesced Private Variables: \\n - \'_BFeeder_cycle_temp\' (a.cl:340)\\n - \'_629\' (a.cl:466)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":340}], [{"filename":"a.cl", "line":466}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_BFeeder_value_shreg\' (a.cl:337)\\n - \'_BFeeder_in_v_temp\' (a.cl:339)\\n - \'_559\' (a.cl:386)", "type":"resource", "data":[197, 901, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":337}], [{"filename":"a.cl", "line":339}], [{"filename":"a.cl", "line":386}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"16 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n16 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BFeeder_channel_array\' (a.cl:336)", "type":"resource", "data":[2545, 10913, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":336}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"a.cl:341 (_BFeeder_DB_0_ibuffer)", "type":"resource", "data":[0, 0, 104, 0, 0], "debug":[[{"filename":"a.cl", "line":341}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8 (banked on bits 6, 7, 8)", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. "}, {"type":"text", "text":"Banked on bits 6, 7, 8 into 8 separate banks."}, {"type":"text", "text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n131072B requested,\\n131072B implemented."}]}, {"name":"kernel_BFeeder_1.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[13, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:341", "type":"resource", "data":[8, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":341}]]}, {"name":"a.cl:352", "type":"resource", "data":[5, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":352}]]}]}]}, {"name":"kernel_BFeeder_1.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1269, 7930, 0, 0, 176], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1269, 7930, 0, 0, 176]}]}, {"name":"Feedback", "type":"resource", "data":[152, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:339", "type":"resource", "data":[23, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":339}]]}, {"name":"a.cl:340", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":340}]]}, {"name":"a.cl:461", "type":"resource", "data":[128, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":461}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[19, 13, 0, 0, 208], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[512, 512, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[512, 512, 0, 0, 0]}]}, {"name":"a.cl:339", "type":"resource", "data":[446, 160, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":339}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[446, 160, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:361", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":361}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:398", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":398}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:405", "type":"resource", "data":[256, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":405}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":8, "data":[256, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:409", "type":"resource", "data":[16, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":409}]], "children":[{"name":"1-bit Or", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:427", "type":"resource", "data":[272, 192, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":427}]], "children":[{"name":"Store", "type":"resource", "count":8, "data":[272, 192, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"a.cl", "line":"341"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:434", "type":"resource", "data":[280, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":434}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":8, "data":[280, 8, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:449", "type":"resource", "data":[2128, 4168, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":449}]], "children":[{"name":"Load", "type":"resource", "count":8, "data":[2128, 4168, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"a.cl", "line":"341"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"a.cl:458", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":458}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:461", "type":"resource", "data":[3401, 2594, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":461}]], "children":[{"name":"32-bit Select", "type":"resource", "count":112, "data":[3398, 2592, 0, 0, 0]}, {"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:466", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":466}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_BLoader_1", "compute_units":1, "type":"function", "total_percent":[1.06216, 0.712547, 0.420178, 0.626613, 0.131752], "total_kernel_resources":[4348, 7180, 17, 1.5, 87], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"288"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_BLoader_s0_i\' (a.cl:278)\\n - \'_BLoader_s0_k\' (a.cl:285)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}], [{"filename":"a.cl", "line":285}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_i\' (a.cl:278)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_j\' (a.cl:281)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":281}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_BLoader_s0_k\' (a.cl:285)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"kernel_BLoader_1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[40, 194, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 94, 0, 0, 0]}, {"name":"a.cl:276", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":276}]]}, {"name":"a.cl:278", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}]]}, {"name":"a.cl:281", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":281}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:278", "type":"resource", "data":[235, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:281", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":281}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader_1.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:328", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":328}]]}]}]}, {"name":"kernel_BLoader_1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[19, 236, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[19, 236, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[42, 144, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1.33333, 0, 0, 0, 0]}, {"name":"a.cl:278", "type":"resource", "data":[40.6667, 144, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 6], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"a.cl:278", "type":"resource", "data":[159, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[96, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[18, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:281", "type":"resource", "data":[133, 33, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":281}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:284", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":284}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:285", "type":"resource", "data":[68, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader_1.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[29, 65, 0, 0, 8], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[29, 65, 0, 0, 8]}]}, {"name":"Feedback", "type":"resource", "data":[66, 139, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.66667, 12, 0, 0, 0]}, {"name":"a.cl:278", "type":"resource", "data":[13.3333, 29, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}]]}, {"name":"a.cl:281", "type":"resource", "data":[26, 52, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":281}]]}, {"name":"a.cl:283", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":283}]]}, {"name":"a.cl:284", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":284}]]}, {"name":"a.cl:285", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 12], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:281", "type":"resource", "data":[104, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":281}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"33-bit Select", "type":"resource", "count":2, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:294", "type":"resource", "data":[11, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":294}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:309", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"a.cl", "line":309}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader_1.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 239, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 239, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[96, 219, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3.06667, 12, 0, 0, 0]}, {"name":"a.cl:278", "type":"resource", "data":[14.1333, 29, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}]]}, {"name":"a.cl:281", "type":"resource", "data":[24, 47, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":281}]]}, {"name":"a.cl:283", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":283}]]}, {"name":"a.cl:284", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":284}]]}, {"name":"a.cl:285", "type":"resource", "data":[22.8, 49, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]]}, {"name":"a.cl:294", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":294}]]}, {"name":"a.cl:309", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 21], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"a.cl:285", "type":"resource", "data":[77.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]], "children":[{"name":"1-bit And", "type":"resource", "count":2, "data":[1.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:295", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":295}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:296", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":296}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:299", "type":"resource", "data":[1.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":299}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_BLoader_1.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[87, 369, 2, 0, 14], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[87, 369, 2, 0, 14]}]}, {"name":"Feedback", "type":"resource", "data":[176, 376, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[10.6667, 48, 0, 0, 0]}, {"name":"a.cl:278", "type":"resource", "data":[13.3333, 29, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":278}]]}, {"name":"a.cl:281", "type":"resource", "data":[24, 47, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":281}]]}, {"name":"a.cl:283", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":283}]]}, {"name":"a.cl:284", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":284}]]}, {"name":"a.cl:285", "type":"resource", "data":[20, 12.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]]}, {"name":"a.cl:288", "type":"resource", "data":[40, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":288}]]}, {"name":"a.cl:290", "type":"resource", "data":[16, 45, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":290}]]}, {"name":"a.cl:292", "type":"resource", "data":[16, 44, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":292}]]}, {"name":"a.cl:294", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":294}]]}, {"name":"a.cl:299", "type":"resource", "data":[4, 2.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":299}]]}, {"name":"a.cl:309", "type":"resource", "data":[8, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 16], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[416, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":16, "data":[416, 0, 0, 0, 0]}]}, {"name":"a.cl:285", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":285}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:288", "type":"resource", "data":[73.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":288}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2.83333, 0.833333, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[26, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[4, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:290", "type":"resource", "data":[90, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":290}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":4, "data":[42, 0, 0, 0, 0]}, {"name":"5-bit Integer Add", "type":"resource", "count":1, "data":[5, 0, 0, 0, 0]}, {"name":"5-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"5-bit Select", "type":"resource", "count":4, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:292", "type":"resource", "data":[56, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":292}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[16, 0, 0, 0, 0]}, {"name":"4-bit Integer Add", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"4-bit Integer Compare", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"4-bit Select", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:299", "type":"resource", "data":[0.333333, 0.333333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":299}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0.333333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:307", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":307}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:308", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":308}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:309", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":309}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:310", "type":"resource", "data":[685.5, 2470.5, 15, 0, 0], "debug":[[{"filename":"a.cl", "line":310}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0.5, 0, 0, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:319", "type":"resource", "data":[4, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":319}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[4, 2, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_Out_1", "compute_units":1, "type":"function", "total_percent":[7.52732, 4.26966, 3.57479, 4.64431, 67.4572], "total_kernel_resources":[22940, 61086, 126, 1024, 677], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"text", "text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:", "details":[{"type":"text", "text":"%L with depth 4", "links":[{"filename":"a.cl", "line":"502"}]}]}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_647\' (a.cl:543)\\n - \'_652\' (a.cl:555)\\n - \'_654\' (a.cl:558)\\n - \'_AFeeder_channel_array\' (a.cl:477)", "type":"resource", "data":[550, 2694, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":477}], [{"filename":"a.cl", "line":543}], [{"filename":"a.cl", "line":555}], [{"filename":"a.cl", "line":558}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"64 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n64 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_656\' (a.cl:562)\\n - \'_661\' (a.cl:574)\\n - \'_663\' (a.cl:577)\\n - \'_BFeeder_channel_array\' (a.cl:476)", "type":"resource", "data":[981, 4933, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":476}], [{"filename":"a.cl", "line":562}], [{"filename":"a.cl", "line":574}], [{"filename":"a.cl", "line":577}]], "details":[{"type":"text", "text":"Type: Shift Register (128 or fewer tap points)"}, {"type":"text", "text":"128 registers of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n128 regs, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_672\' (a.cl:593)\\n - \'_Z_shreg\' (a.cl:479)", "type":"resource", "data":[224, 416, 64, 0, 0], "debug":[[{"filename":"a.cl", "line":479}], [{"filename":"a.cl", "line":593}]], "details":[{"type":"text", "text":"Type: Shift Register (64 or fewer tap points)"}, {"type":"text", "text":"32 registers of width 9 and depth 1"}, {"type":"text", "text":"32 registers of width 64 and depth 256"}, {"type":"brief", "text":"Shift Register,\\n32 regs, 9 width by 1 depth,\\n32 regs, 64 width by 256 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_X_s0_i\' (a.cl:493)\\n - \'_X_s0_k\' (a.cl:500)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":493}], [{"filename":"a.cl", "line":500}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_X_s0_kk_ii_jj\' (a.cl:502)\\n - \'_698\' (a.cl:641)\\n - \'_700\' (a.cl:643)\\n - \'_701\' (a.cl:644)\\n - \'_708\' (a.cl:651)", "type":"resource", "data":[7, 16, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":502}], [{"filename":"a.cl", "line":641}], [{"filename":"a.cl", "line":643}], [{"filename":"a.cl", "line":644}], [{"filename":"a.cl", "line":651}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 12 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 12 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:488)\\n - \'_720\' (a.cl:677)", "type":"resource", "data":[24, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":488}], [{"filename":"a.cl", "line":677}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Coalesced Private Variables: \\n - \'_Z_pipe_iter_temp\' (a.cl:487)\\n - \'_736\' (a.cl:712)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":487}], [{"filename":"a.cl", "line":712}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_i\' (a.cl:493)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":493}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_j\' (a.cl:496)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":496}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_k\' (a.cl:500)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":500}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_X_s0_kk_ii_jj\' (a.cl:502)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":502}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:487)", "type":"resource", "data":[14, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":487}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"2 registers of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n2 regs, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:480)", "type":"resource", "data":[168, 312, 48, 0, 0], "debug":[[{"filename":"a.cl", "line":480}]], "details":[{"type":"text", "text":"Type: Shift Register (48 or fewer tap points)"}, {"type":"text", "text":"24 registers of width 9 and depth 1"}, {"type":"text", "text":"24 registers of width 64 and depth 256"}, {"type":"brief", "text":"Shift Register,\\n24 regs, 9 width by 1 depth,\\n24 regs, 64 width by 256 depth"}]}, {"name":"kernel_Out_1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[38, 257, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[34, 94, 0, 0, 0]}, {"name":"a.cl:491", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":491}]]}, {"name":"a.cl:493", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":493}]]}, {"name":"a.cl:498", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":498}]]}, {"name":"a.cl:628", "type":"resource", "data":[0, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":628}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:493", "type":"resource", "data":[235, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":493}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:628", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":628}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out_1.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:718", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":718}]]}]}]}, {"name":"kernel_Out_1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 115, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.333333, 0, 0, 0, 0]}, {"name":"a.cl:476", "type":"resource", "data":[3, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":476}]]}, {"name":"a.cl:487", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":487}]]}, {"name":"a.cl:493", "type":"resource", "data":[28.6667, 115, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":493}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:476", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":476}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:487", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":487}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:493", "type":"resource", "data":[173, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":493}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":4, "data":[128, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:496", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":496}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out_1.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[65, 625, 0, 0, 4], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[65, 625, 0, 0, 4]}]}, {"name":"Feedback", "type":"resource", "data":[133, 374, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8.33333, 33.6667, 0, 0, 0]}, {"name":"a.cl:476", "type":"resource", "data":[34, 137, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":476}]]}, {"name":"a.cl:487", "type":"resource", "data":[26, 101, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":487}]]}, {"name":"a.cl:493", "type":"resource", "data":[40.6667, 82.3333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":493}]]}, {"name":"a.cl:496", "type":"resource", "data":[24, 20, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":496}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 19], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:476", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":476}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:487", "type":"resource", "data":[21.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":487}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[5.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:496", "type":"resource", "data":[209.5, 33, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":496}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:499", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":499}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:500", "type":"resource", "data":[111, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":500}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[69, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[5.5, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out_1.B5", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 374, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 374, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[161, 289, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[2.86667, 12, 0, 0, 0]}, {"name":"a.cl:476", "type":"resource", "data":[17, 72, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":476}]]}, {"name":"a.cl:487", "type":"resource", "data":[13, 54, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":487}]]}, {"name":"a.cl:493", "type":"resource", "data":[29.7333, 39, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":493}]]}, {"name":"a.cl:496", "type":"resource", "data":[44, 27.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":496}]]}, {"name":"a.cl:499", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":499}]]}, {"name":"a.cl:500", "type":"resource", "data":[38.4, 74.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":500}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 30], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:500", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":500}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:502", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":502}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:582", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":582}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:629", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":629}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out_1.B7", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[6679, 43460, 1, 0, 584], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[6679, 43460, 1, 0, 584]}]}, {"name":"Feedback", "type":"resource", "data":[1805, 1902, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[643.4, 427.734, 0, 0, 0]}, {"name":"a.cl:476", "type":"resource", "data":[144.2, 200, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":476}]]}, {"name":"a.cl:477", "type":"resource", "data":[51.2001, 51.2001, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":477}]]}, {"name":"a.cl:479", "type":"resource", "data":[152, 88, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":479}]]}, {"name":"a.cl:480", "type":"resource", "data":[135.333, 87.3333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":480}]]}, {"name":"a.cl:487", "type":"resource", "data":[12.2, 54, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":487}]]}, {"name":"a.cl:488", "type":"resource", "data":[2, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":488}]]}, {"name":"a.cl:493", "type":"resource", "data":[29.3333, 39, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":493}]]}, {"name":"a.cl:496", "type":"resource", "data":[44, 27.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":496}]]}, {"name":"a.cl:499", "type":"resource", "data":[16, 10, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":499}]]}, {"name":"a.cl:500", "type":"resource", "data":[48, 45.5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":500}]]}, {"name":"a.cl:502", "type":"resource", "data":[25, 22, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":502}]]}, {"name":"a.cl:530", "type":"resource", "data":[32.2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":530}]]}, {"name":"a.cl:533", "type":"resource", "data":[19.2, 19.2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":533}]]}, {"name":"a.cl:543", "type":"resource", "data":[19.2, 19.2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":543}]]}, {"name":"a.cl:562", "type":"resource", "data":[32.2, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":562}]]}, {"name":"a.cl:582", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":582}]]}, {"name":"a.cl:613", "type":"resource", "data":[157.333, 93.3333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":613}]]}, {"name":"a.cl:629", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":629}]]}, {"name":"a.cl:631", "type":"resource", "data":[112, 576, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":631}]]}, {"name":"a.cl:706", "type":"resource", "data":[114, 66, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":706}]]}, {"name":"a.cl:712", "type":"resource", "data":[0.2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":712}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[20, 14, 13, 0, 23], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[7, 1, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[3, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[4, 1, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[4857, 2224, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":0}]], "children":[{"name":"32-bit Select", "type":"resource", "count":512, "data":[4577, 2224, 0, 0, 0]}, {"name":"9-bit Integer Subtract", "type":"resource", "count":112, "data":[252, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":224, "data":[28, 0, 0, 0, 0]}]}, {"name":"a.cl:476", "type":"resource", "data":[975.666, 26.6667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":476}]], "children":[{"name":"32-bit Select", "type":"resource", "count":128, "data":[975.666, 26.6667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:477", "type":"resource", "data":[422, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":477}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[422, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:479", "type":"resource", "data":[80, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":479}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":32, "data":[72, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":64, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:480", "type":"resource", "data":[60, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":480}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":24, "data":[54, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":48, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:496", "type":"resource", "data":[0.333333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":496}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.333333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:499", "type":"resource", "data":[0.833333, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":499}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:500", "type":"resource", "data":[2, 0.833333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":500}]], "children":[{"name":"1-bit Or", "type":"resource", "count":5, "data":[2, 0.833333, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:502", "type":"resource", "data":[54, 1.33333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":502}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":5, "data":[2, 0.333333, 0, 0, 0]}, {"name":"12-bit Integer Add", "type":"resource", "count":1, "data":[12, 0, 0, 0, 0]}, {"name":"12-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:530", "type":"resource", "data":[352.667, 26.6667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":530}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[351.667, 26.6667, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:533", "type":"resource", "data":[215, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":533}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[214, 32, 0, 0, 0]}, {"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:543", "type":"resource", "data":[214, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":543}]], "children":[{"name":"32-bit Select", "type":"resource", "count":48, "data":[214, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:562", "type":"resource", "data":[351.667, 26.6667, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":562}]], "children":[{"name":"32-bit Select", "type":"resource", "count":80, "data":[351.667, 26.6667, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:584", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":584}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:605", "type":"resource", "data":[0, 0, 0, 682.667, 0], "debug":[[{"filename":"a.cl", "line":605}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":256, "data":[0, 0, 0, 682.667, 0]}], "replace_name":"true"}, {"name":"a.cl:606", "type":"resource", "data":[0, 0, 0, 341.333, 0], "debug":[[{"filename":"a.cl", "line":606}]], "children":[{"name":"Hardened Dot Product of Size 8", "type":"resource", "count":128, "data":[0, 0, 0, 341.333, 0]}], "replace_name":"true"}, {"name":"a.cl:613", "type":"resource", "data":[80, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":613}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":32, "data":[72, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":64, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:625", "type":"resource", "data":[8, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":625}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[8, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:630", "type":"resource", "data":[1, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":630}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:631", "type":"resource", "data":[1664, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":631}]], "children":[{"name":"32-bit Select", "type":"resource", "count":64, "data":[1664, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:653", "type":"resource", "data":[12, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":653}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:656", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":656}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:657", "type":"resource", "data":[32, 32, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":657}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[32, 32, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:678", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":678}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:679", "type":"resource", "data":[35.8333, 1.83333, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":679}]], "children":[{"name":"1-bit Or", "type":"resource", "count":2, "data":[0.833333, 0.833333, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:683", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":683}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:706", "type":"resource", "data":[60, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":706}]], "children":[{"name":"9-bit Integer Subtract", "type":"resource", "count":24, "data":[54, 0, 0, 0, 0]}, {"name":"9-bit Select", "type":"resource", "count":48, "data":[6, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:712", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":712}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader_1", "compute_units":1, "type":"function", "total_percent":[0.657879, 0.338366, 0.339068, 0.589753, 0], "total_kernel_resources":[2451, 5794, 16, 0, 22], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:726)\\n - \'_743\' (a.cl:741)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":726}], [{"filename":"a.cl", "line":741}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:726)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":726}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:729)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":729}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_iii_ii_jj\' (a.cl:734)", "type":"resource", "data":[7, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":734}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 11 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 11 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_unloader_s0_j\' (a.cl:732)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":732}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"kernel_unloader_1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[36, 130, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[32, 62, 0, 0, 0]}, {"name":"a.cl:729", "type":"resource", "data":[2, 67, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":729}]]}, {"name":"a.cl:732", "type":"resource", "data":[2, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":732}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:729", "type":"resource", "data":[267, 3, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":729}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":2, "data":[64, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":3, "data":[105, 3, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":2, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":2, "data":[66, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:732", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":732}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader_1.B1", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:746", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":746}]]}]}]}, {"name":"kernel_unloader_1.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[8, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:726", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":726}]]}, {"name":"a.cl:729", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":729}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[5, 3, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:726", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":726}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:729", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":729}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader_1.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 5, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 5, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[33, 22, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"a.cl:726", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":726}]]}, {"name":"a.cl:729", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":729}]]}, {"name":"a.cl:732", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":732}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"a.cl:726", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":726}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:732", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":732}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:734", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":734}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_unloader_1.B6", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 163, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[18, 163, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[66, 78, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"a.cl:726", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":726}]]}, {"name":"a.cl:729", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":729}]]}, {"name":"a.cl:732", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":732}]]}, {"name":"a.cl:734", "type":"resource", "data":[32, 58, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":734}]]}, {"name":"a.cl:741", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":741}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[12, 8, 0, 0, 7], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"a.cl:732", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":732}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:734", "type":"resource", "data":[20.5, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":734}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"11-bit Integer Add", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}, {"name":"11-bit Integer Compare", "type":"resource", "count":1, "data":[4, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:736", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":736}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"a.cl:739", "type":"resource", "data":[346, 2788, 16, 0, 0], "debug":[[{"filename":"a.cl", "line":739}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[346, 2788, 16, 0, 0], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"a.cl:741", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"a.cl", "line":741}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[8779,12545,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":58}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:58 (_ALoader_channel)","type":"resource"},{"data":[11,6150,52,0,0],"debug":[[{"filename":"a.cl","line":60}]],"details":[{"text":"Channel is implemented 2048 bits wide by 256 deep.","type":"text"},{"text":"2048b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:60 (_AFeeder_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"a.cl","line":61}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:61 (_BLoader_channel)","type":"resource"},{"data":[11,12294,103,0,0],"debug":[[{"filename":"a.cl","line":63}]],"details":[{"text":"Channel is implemented 4096 bits wide by 256 deep.","type":"text"},{"text":"4096b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:63 (_BFeeder_channel)","type":"resource"},{"data":[15,1544,0,0,0],"debug":[[{"filename":"a.cl","line":64}]],"details":[{"text":"Channel is implemented 512 bits wide by 1 deep.","type":"text"},{"text":"512b wide by 1 deep.","type":"brief"},{"text":"Requested depth was 0.","type":"text"},{"details":[{"text":"instruction scheduling requirements","type":"text"}],"text":"Channel depth was changed for the following reason:","type":"text"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"a.cl:64 (_Out_channel)","type":"resource"}],"data":[59,23072,181,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[0,0,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"}],"compute_units":1,"data":[1338,2411,0,0,10],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"Intel_Internal_Collect_Autorun_Profiling","total_kernel_resources":[1338,2411,0,0,10],"total_percent":[0.30677,0.180009,0.141093,0,0],"type":"function"},{"children":[{"data":[120,27,0,0,106],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_cycle_temp\' (a.cl:137)\\n - \'_503\' (a.cl:264)","type":"resource"},{"data":[214,966,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_AFeeder_value_shreg\' (a.cl:134)\\n - \'_432\' (a.cl:183)\\n - \'_AFeeder_in_v_temp\' (a.cl:136)","type":"resource"},{"data":[890,3994,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_AFeeder_channel_array\' (a.cl:133)","type":"resource"},{"data":[0,0,52,0,0],"details":[{"Additional information":[{"text":"Requested size 65536 bytes, implemented size 65536 bytes, stall-free, 4 reads and 4 writes. ","type":"text"},{"text":"Banked on bits 6, 7 into 4 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"512 bits","Implemented size":"65536 bytes","Number of banks":"4 (banked on bits 6, 7)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"65536 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n65536B requested,\\n65536B implemented.","type":"brief"}],"name":"a.cl:138 (_AFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[615,5327,0,0,46],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[458,224,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[1073,5551,0,0,46],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[452,192,0,0,0],"debug":[[{"filename":"a.cl","line":136}]],"name":"32-bit Select","type":"resource"}],"data":[452,192,0,0,0],"debug":[[{"filename":"a.cl","line":136}]],"name":"a.cl:136","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":155}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":155}]],"name":"a.cl:155","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":158}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":158}]],"name":"a.cl:158","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":195}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":195}]],"name":"a.cl:195","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"32-bit Integer Add","type":"resource"}],"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":202}]],"name":"a.cl:202","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[4,4,0,0,0],"debug":[[{"filename":"a.cl","line":206}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":206}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,4,0,0,0],"debug":[[{"filename":"a.cl","line":206}]],"name":"a.cl:206","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[136,96,0,0,0],"debug":[[{"filename":"a.cl","line":224}]],"name":"Store","type":"resource"}],"data":[136,96,0,0,0],"debug":[[{"filename":"a.cl","line":224}]],"name":"a.cl:224","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":231}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[140,4,0,0,0],"debug":[[{"filename":"a.cl","line":231}]],"name":"a.cl:231","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[1064,2084,0,0,0],"debug":[[{"filename":"a.cl","line":247}]],"name":"Load","type":"resource"}],"data":[1064,2084,0,0,0],"debug":[[{"filename":"a.cl","line":247}]],"name":"a.cl:247","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":256}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":256}]],"name":"a.cl:256","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[1362,608,0,0,0],"debug":[[{"filename":"a.cl","line":259}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":259}]],"name":"Channel Write","type":"resource"}],"data":[1365,610,0,0,0],"debug":[[{"filename":"a.cl","line":259}]],"name":"a.cl:259","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":264}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":264}]],"name":"a.cl:264","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5806,13569,52,0,152],"debug":[[{"filename":"a.cl","line":133}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_AFeeder_1","total_kernel_resources":[5806,13569,52,0,152],"total_percent":[1.74523,1.03535,0.794066,1.9167,0],"type":"function"},{"children":[{"data":[387,775,0,0,49],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_ALoader_s0_i\' (a.cl:75)\\n - \'_ALoader_s0_k\' (a.cl:82)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_i\' (a.cl:75)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_j\' (a.cl:78)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_ALoader_s0_k\' (a.cl:82)","type":"resource"},{"children":[{"count":5,"data":[118,947,2,0,12],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[575,947,2,0,12],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":73}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":73}]],"name":"a.cl:73","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"33-bit Select","type":"resource"}],"data":[396,70,0,0,0],"debug":[[{"filename":"a.cl","line":75}]],"name":"a.cl:75","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"33-bit Select","type":"resource"}],"data":[274,35,0,0,0],"debug":[[{"filename":"a.cl","line":78}]],"name":"a.cl:78","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":81}]],"name":"a.cl:81","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"1-bit Or","type":"resource"}],"data":[145.833333,1.333333,0,0,0],"debug":[[{"filename":"a.cl","line":82}]],"name":"a.cl:82","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":106}]],"name":"a.cl:106","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":91}]],"name":"a.cl:91","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":92}]],"name":"a.cl:92","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":93}]],"name":"a.cl:93","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":96}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":96}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":96}]],"name":"a.cl:96","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.83333,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"4-bit Select","type":"resource"}],"data":[73.8333,1.83333,0,0,0],"debug":[[{"filename":"a.cl","line":85}]],"name":"a.cl:85","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"5-bit Integer Compare","type":"resource"},{"count":4,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"5-bit Select","type":"resource"}],"data":[90,0,0,0,0],"debug":[[{"filename":"a.cl","line":87}]],"name":"a.cl:87","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"3-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"3-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"32-bit Select","type":"resource"}],"data":[55,0,0,0,0],"debug":[[{"filename":"a.cl","line":89}]],"name":"a.cl:89","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":104}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":104}]],"name":"a.cl:104","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":105}]],"name":"a.cl:105","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"a.cl","line":107}]],"name":"a.cl:107","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":116}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":116}]],"name":"a.cl:116","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4248.999966,6928.999996,17,1.5,71],"debug":[[{"filename":"a.cl","line":75}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":85}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_ALoader_1","total_kernel_resources":[4249,6929,17,1.5,71],"total_percent":[1.00471,0.663507,0.405489,0.626613,0.131752],"type":"function"},{"children":[{"data":[184,27,0,0,208],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_cycle_temp\' (a.cl:340)\\n - \'_629\' (a.cl:466)","type":"resource"},{"data":[197,901,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"16 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n16 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BFeeder_value_shreg\' (a.cl:337)\\n - \'_BFeeder_in_v_temp\' (a.cl:339)\\n - \'_559\' (a.cl:386)","type":"resource"},{"data":[2545,10913,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BFeeder_channel_array\' (a.cl:336)","type":"resource"},{"data":[0,0,104,0,0],"details":[{"Additional information":[{"text":"Requested size 131072 bytes, implemented size 131072 bytes, stall-free, 8 reads and 8 writes. ","type":"text"},{"text":"Banked on bits 6, 7, 8 into 8 separate banks.","type":"text"},{"text":"Reducing accesses to exactly one read and one write for all on-chip memory systems may increase overall system performance.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"256 words","Bank width":"512 bits","Implemented size":"131072 bytes","Number of banks":"8 (banked on bits 6, 7, 8)","Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"131072 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n131072B requested,\\n131072B implemented.","type":"brief"}],"name":"a.cl:341 (_BFeeder_DB_0_ibuffer)","type":"resource"},{"children":[{"count":1,"data":[1269,7930,0,0,176],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[512,512,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[1781,8442,0,0,176],"name":"No Source Line","type":"resource"},{"children":[{"count":16,"data":[446,160,0,0,0],"debug":[[{"filename":"a.cl","line":339}]],"name":"32-bit Select","type":"resource"}],"data":[446,160,0,0,0],"debug":[[{"filename":"a.cl","line":339}]],"name":"a.cl:339","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":361}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":361}]],"name":"a.cl:361","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":398}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":398}]],"name":"a.cl:398","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":405}]],"name":"32-bit Integer Add","type":"resource"}],"data":[256,0,0,0,0],"debug":[[{"filename":"a.cl","line":405}]],"name":"a.cl:405","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"1-bit Or","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[16,8,0,0,0],"debug":[[{"filename":"a.cl","line":409}]],"name":"a.cl:409","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[272,192,0,0,0],"debug":[[{"filename":"a.cl","line":427}]],"name":"Store","type":"resource"}],"data":[272,192,0,0,0],"debug":[[{"filename":"a.cl","line":427}]],"name":"a.cl:427","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":434}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[280,8,0,0,0],"debug":[[{"filename":"a.cl","line":434}]],"name":"a.cl:434","replace_name":"true","type":"resource"},{"children":[{"count":8,"data":[2128,4168,0,0,0],"debug":[[{"filename":"a.cl","line":449}]],"name":"Load","type":"resource"}],"data":[2128,4168,0,0,0],"debug":[[{"filename":"a.cl","line":449}]],"name":"a.cl:449","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":458}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":458}]],"name":"a.cl:458","replace_name":"true","type":"resource"},{"children":[{"count":112,"data":[3398,2592,0,0,0],"debug":[[{"filename":"a.cl","line":461}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":461}]],"name":"Channel Write","type":"resource"}],"data":[3401,2594,0,0,0],"debug":[[{"filename":"a.cl","line":461}]],"name":"a.cl:461","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":466}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":466}]],"name":"a.cl:466","replace_name":"true","type":"resource"}],"compute_units":1,"data":[11861,27458,104,0,384],"debug":[[{"filename":"a.cl","line":336}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Max global work dimension: 0","type":"text"},{"text":"1 compute unit.\\nMax global work dimension: 0","type":"brief"}],"name":"kernel_BFeeder_1","total_kernel_resources":[11861,27458,104,0,384],"total_percent":[3.69328,2.2871,1.60686,3.83339,0],"type":"function"},{"children":[{"data":[417,904,0,0,55],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_BLoader_s0_i\' (a.cl:278)\\n - \'_BLoader_s0_k\' (a.cl:285)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_i\' (a.cl:278)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_j\' (a.cl:281)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_BLoader_s0_k\' (a.cl:285)","type":"resource"},{"children":[{"count":5,"data":[169,1003,2,0,22],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"}],"data":[626,1003,2,0,22],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":276}]],"name":"a.cl:276","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"State","type":"resource"},{"count":4,"data":[128,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[18,0,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"33-bit Select","type":"resource"}],"data":[396,70,0,0,0],"debug":[[{"filename":"a.cl","line":278}]],"name":"a.cl:278","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":281}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":281}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":281}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":281}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":281}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":281}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":281}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[27,0,0,0,0],"debug":[[{"filename":"a.cl","line":281}]],"name":"33-bit Select","type":"resource"}],"data":[274,35,0,0,0],"debug":[[{"filename":"a.cl","line":281}]],"name":"a.cl:281","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":284}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":284}]],"name":"a.cl:284","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":285}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":285}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":285}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":285}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":285}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":285}]],"name":"1-bit Or","type":"resource"}],"data":[145.833333,1.333333,0,0,0],"debug":[[{"filename":"a.cl","line":285}]],"name":"a.cl:285","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":294}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,1,0,0,0],"debug":[[{"filename":"a.cl","line":294}]],"name":"a.cl:294","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"32-bit Integer Add","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"a.cl","line":309}]],"name":"a.cl:309","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":295}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":295}]],"name":"a.cl:295","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":296}]],"name":"a.cl:296","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1.333333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"1-bit Or","type":"resource"}],"data":[1.833333,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":299}]],"name":"a.cl:299","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":288}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2.83333,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":288}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":288}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":288}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[26,0,0,0,0],"debug":[[{"filename":"a.cl","line":288}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":288}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":288}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":288}]],"name":"4-bit Select","type":"resource"}],"data":[73.8333,1.83333,0,0,0],"debug":[[{"filename":"a.cl","line":288}]],"name":"a.cl:288","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":290}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":290}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":290}]],"name":"32-bit Integer Add","type":"resource"},{"count":4,"data":[42,0,0,0,0],"debug":[[{"filename":"a.cl","line":290}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[5,0,0,0,0],"debug":[[{"filename":"a.cl","line":290}]],"name":"5-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":290}]],"name":"5-bit Integer Compare","type":"resource"},{"count":4,"data":[7,0,0,0,0],"debug":[[{"filename":"a.cl","line":290}]],"name":"5-bit Select","type":"resource"}],"data":[90,0,0,0,0],"debug":[[{"filename":"a.cl","line":290}]],"name":"a.cl:290","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"4-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"4-bit Integer Compare","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"4-bit Select","type":"resource"}],"data":[56,0,0,0,0],"debug":[[{"filename":"a.cl","line":292}]],"name":"a.cl:292","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":307}]],"name":"a.cl:307","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":308}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":308}]],"name":"a.cl:308","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":310}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[0.5,0.5,0,0,0],"debug":[[{"filename":"a.cl","line":310}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"a.cl","line":310}]],"name":"Load","type":"resource"}],"data":[685.5,2470.5,15,0,0],"debug":[[{"filename":"a.cl","line":310}]],"name":"a.cl:310","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":319}]],"name":"Channel Write","type":"resource"}],"data":[4,2,0,0,0],"debug":[[{"filename":"a.cl","line":319}]],"name":"a.cl:319","replace_name":"true","type":"resource"}],"compute_units":1,"data":[4347.999966,7179.999996,17,1.5,87],"debug":[[{"filename":"a.cl","line":278}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":288}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_BLoader_1","total_kernel_resources":[4348,7180,17,1.5,87],"total_percent":[1.06216,0.712547,0.420178,0.626613,0.131752],"type":"function"},{"children":[{"data":[2183,2716,13,0,79],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[550,2694,0,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"64 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n64 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_647\' (a.cl:543)\\n - \'_652\' (a.cl:555)\\n - \'_654\' (a.cl:558)\\n - \'_AFeeder_channel_array\' (a.cl:477)","type":"resource"},{"data":[981,4933,0,0,0],"details":[{"text":"Type: Shift Register (128 or fewer tap points)","type":"text"},{"text":"128 registers of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n128 regs, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_656\' (a.cl:562)\\n - \'_661\' (a.cl:574)\\n - \'_663\' (a.cl:577)\\n - \'_BFeeder_channel_array\' (a.cl:476)","type":"resource"},{"data":[224,416,64,0,0],"details":[{"text":"Type: Shift Register (64 or fewer tap points)","type":"text"},{"text":"32 registers of width 9 and depth 1","type":"text"},{"text":"32 registers of width 64 and depth 256","type":"text"},{"text":"Shift Register,\\n32 regs, 9 width by 1 depth,\\n32 regs, 64 width by 256 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_672\' (a.cl:593)\\n - \'_Z_shreg\' (a.cl:479)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_X_s0_i\' (a.cl:493)\\n - \'_X_s0_k\' (a.cl:500)","type":"resource"},{"data":[7,16,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 12 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 12 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_X_s0_kk_ii_jj\' (a.cl:502)\\n - \'_698\' (a.cl:641)\\n - \'_700\' (a.cl:643)\\n - \'_701\' (a.cl:644)\\n - \'_708\' (a.cl:651)","type":"resource"},{"data":[24,101,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_base_temp\' (a.cl:488)\\n - \'_720\' (a.cl:677)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_Z_pipe_iter_temp\' (a.cl:487)\\n - \'_736\' (a.cl:712)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_i\' (a.cl:493)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_j\' (a.cl:496)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_k\' (a.cl:500)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_X_s0_kk_ii_jj\' (a.cl:502)","type":"resource"},{"data":[14,72,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_iter_temp\' (a.cl:487)","type":"resource"},{"data":[168,312,48,0,0],"details":[{"text":"Type: Shift Register (48 or fewer tap points)","type":"text"},{"text":"24 registers of width 9 and depth 1","type":"text"},{"text":"24 registers of width 64 and depth 256","type":"text"},{"text":"Shift Register,\\n24 regs, 9 width by 1 depth,\\n24 regs, 64 width by 256 depth","type":"brief"}],"name":"Private Variable: \\n - \'_Z_pipe_shreg\' (a.cl:480)","type":"resource"},{"children":[{"count":5,"data":[6778,44555,1,0,588],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":4,"data":[4,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[5,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":512,"data":[4577,2224,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":112,"data":[252,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":224,"data":[28,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"9-bit Select","type":"resource"}],"data":[11644,46780,1,0,588],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":491}]],"name":"State","type":"resource"}],"data":[2,32,0,0,0],"debug":[[{"filename":"a.cl","line":491}]],"name":"a.cl:491","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":493}]],"name":"State","type":"resource"},{"count":5,"data":[160,0,0,0,0],"debug":[[{"filename":"a.cl","line":493}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":493}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":493}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":493}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":493}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":493}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[410,70,0,0,0],"debug":[[{"filename":"a.cl","line":493}]],"name":"a.cl:493","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":498}]],"name":"State","type":"resource"}],"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":498}]],"name":"a.cl:498","type":"resource"},{"children":[{"count":1,"data":[0,32,0,0,0],"debug":[[{"filename":"a.cl","line":628}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":628}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":628}]],"name":"a.cl:628","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":476}]],"name":"33-bit Select","type":"resource"},{"count":128,"data":[975.666,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":476}]],"name":"32-bit Select","type":"resource"}],"data":[1029.666,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":476}]],"name":"a.cl:476","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[31.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":487}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"a.cl","line":487}]],"name":"32-bit Integer Add","type":"resource"}],"data":[47.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":487}]],"name":"a.cl:487","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":496}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"a.cl","line":496}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":496}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":496}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":496}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"a.cl","line":496}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":496}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[245.833333,34,0,0,0],"debug":[[{"filename":"a.cl","line":496}]],"name":"a.cl:496","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":499}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[0.833333,0,0,0,0],"debug":[[{"filename":"a.cl","line":499}]],"name":"1-bit Or","type":"resource"}],"data":[35.833333,1,0,0,0],"debug":[[{"filename":"a.cl","line":499}]],"name":"a.cl:499","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":500}]],"name":"1-bit And","type":"resource"},{"count":6,"data":[2.5,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":500}]],"name":"1-bit Or","type":"resource"},{"count":4,"data":[101,0,0,0,0],"debug":[[{"filename":"a.cl","line":500}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":500}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[5.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":500}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":500}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":500}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[190,1.833333,0,0,0],"debug":[[{"filename":"a.cl","line":500}]],"name":"a.cl:500","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"1-bit And","type":"resource"},{"count":5,"data":[2,0.333333,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[12,0,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"12-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"12-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"2-bit Select","type":"resource"}],"data":[86,1.333333,0,0,0],"debug":[[{"filename":"a.cl","line":502}]],"name":"a.cl:502","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":582}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":582}]],"name":"a.cl:582","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":629}]],"name":"a.cl:629","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[422,32,0,0,0],"debug":[[{"filename":"a.cl","line":477}]],"name":"32-bit Select","type":"resource"}],"data":[422,32,0,0,0],"debug":[[{"filename":"a.cl","line":477}]],"name":"a.cl:477","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[72,0,0,0,0],"debug":[[{"filename":"a.cl","line":479}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":64,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":479}]],"name":"9-bit Select","type":"resource"}],"data":[80,0,0,0,0],"debug":[[{"filename":"a.cl","line":479}]],"name":"a.cl:479","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":480}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":48,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":480}]],"name":"9-bit Select","type":"resource"}],"data":[60,0,0,0,0],"debug":[[{"filename":"a.cl","line":480}]],"name":"a.cl:480","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[351.667,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":530}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":530}]],"name":"Channel Read","type":"resource"}],"data":[352.667,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":530}]],"name":"a.cl:530","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[214,32,0,0,0],"debug":[[{"filename":"a.cl","line":533}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":533}]],"name":"Channel Read","type":"resource"}],"data":[215,32,0,0,0],"debug":[[{"filename":"a.cl","line":533}]],"name":"a.cl:533","replace_name":"true","type":"resource"},{"children":[{"count":48,"data":[214,32,0,0,0],"debug":[[{"filename":"a.cl","line":543}]],"name":"32-bit Select","type":"resource"}],"data":[214,32,0,0,0],"debug":[[{"filename":"a.cl","line":543}]],"name":"a.cl:543","replace_name":"true","type":"resource"},{"children":[{"count":80,"data":[351.667,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":562}]],"name":"32-bit Select","type":"resource"}],"data":[351.667,26.6667,0,0,0],"debug":[[{"filename":"a.cl","line":562}]],"name":"a.cl:562","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":584}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":584}]],"name":"a.cl:584","replace_name":"true","type":"resource"},{"children":[{"count":256,"data":[0,0,0,682.667,0],"debug":[[{"filename":"a.cl","line":605}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,0,0,682.667,0],"debug":[[{"filename":"a.cl","line":605}]],"name":"a.cl:605","replace_name":"true","type":"resource"},{"children":[{"count":128,"data":[0,0,0,341.333,0],"debug":[[{"filename":"a.cl","line":606}]],"name":"Hardened Dot Product of Size 8","type":"resource"}],"data":[0,0,0,341.333,0],"debug":[[{"filename":"a.cl","line":606}]],"name":"a.cl:606","replace_name":"true","type":"resource"},{"children":[{"count":32,"data":[72,0,0,0,0],"debug":[[{"filename":"a.cl","line":613}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":64,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":613}]],"name":"9-bit Select","type":"resource"}],"data":[80,0,0,0,0],"debug":[[{"filename":"a.cl","line":613}]],"name":"a.cl:613","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":625}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[8,0,0,0,0],"debug":[[{"filename":"a.cl","line":625}]],"name":"a.cl:625","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":630}]],"name":"1-bit And","type":"resource"}],"data":[1,1,0,0,0],"debug":[[{"filename":"a.cl","line":630}]],"name":"a.cl:630","replace_name":"true","type":"resource"},{"children":[{"count":64,"data":[1664,0,0,0,0],"debug":[[{"filename":"a.cl","line":631}]],"name":"32-bit Select","type":"resource"}],"data":[1664,0,0,0,0],"debug":[[{"filename":"a.cl","line":631}]],"name":"a.cl:631","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":653}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":653}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[12,0,0,0,0],"debug":[[{"filename":"a.cl","line":653}]],"name":"a.cl:653","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":656}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":656}]],"name":"a.cl:656","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":657}]],"name":"32-bit Select","type":"resource"}],"data":[32,32,0,0,0],"debug":[[{"filename":"a.cl","line":657}]],"name":"a.cl:657","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":678}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":678}]],"name":"a.cl:678","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0.833333,0.833333,0,0,0],"debug":[[{"filename":"a.cl","line":679}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":679}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[35.8333,1.83333,0,0,0],"debug":[[{"filename":"a.cl","line":679}]],"name":"a.cl:679","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":683}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"a.cl","line":683}]],"name":"a.cl:683","replace_name":"true","type":"resource"},{"children":[{"count":24,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":706}]],"name":"9-bit Integer Subtract","type":"resource"},{"count":48,"data":[6,0,0,0,0],"debug":[[{"filename":"a.cl","line":706}]],"name":"9-bit Select","type":"resource"}],"data":[60,0,0,0,0],"debug":[[{"filename":"a.cl","line":706}]],"name":"a.cl:706","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":712}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":712}]],"name":"a.cl:712","replace_name":"true","type":"resource"}],"compute_units":1,"data":[22939.999966,61086.000096,126,1024,677],"debug":[[{"filename":"a.cl","line":476}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"details":[{"links":[{"filename":"a.cl","line":502}],"text":"%L with depth 4","type":"text"}],"text":"The following loop is nested at depth greater than 3. Reducing the depth of this nested loop will save area:","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.\\n1 loop nested 3 levels deep or more.","type":"brief"}],"name":"kernel_Out_1","total_kernel_resources":[22940,61086,126,1024,677],"total_percent":[7.52732,4.26966,3.57479,4.64431,67.4572],"type":"function"},{"children":[{"data":[143,132,0,0,12],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (a.cl:726)\\n - \'_743\' (a.cl:741)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (a.cl:726)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_i\' (a.cl:729)","type":"resource"},{"data":[7,15,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 11 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 11 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_iii_ii_jj\' (a.cl:734)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_unloader_s0_j\' (a.cl:732)","type":"resource"},{"children":[{"count":3,"data":[50,230,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"}],"data":[52,230,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,67,0,0,0],"debug":[[{"filename":"a.cl","line":729}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"a.cl","line":729}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[105,3,0,0,0],"debug":[[{"filename":"a.cl","line":729}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":729}]],"name":"32-bit Select","type":"resource"},{"count":3,"data":[99,0,0,0,0],"debug":[[{"filename":"a.cl","line":729}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":729}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":729}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[314,70,0,0,0],"debug":[[{"filename":"a.cl","line":729}]],"name":"a.cl:729","type":"resource"},{"children":[{"count":1,"data":[2,1,0,0,0],"debug":[[{"filename":"a.cl","line":732}]],"name":"State","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":732}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"a.cl","line":732}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[33,0,0,0,0],"debug":[[{"filename":"a.cl","line":732}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":732}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":732}]],"name":"1-bit Or","type":"resource"}],"data":[83.5,2,0,0,0],"debug":[[{"filename":"a.cl","line":732}]],"name":"a.cl:732","type":"resource"},{"children":[{"count":2,"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":726}]],"name":"33-bit Select","type":"resource"}],"data":[54,0,0,0,0],"debug":[[{"filename":"a.cl","line":726}]],"name":"a.cl:726","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":734}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":734}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":734}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"a.cl","line":734}]],"name":"11-bit Integer Add","type":"resource"},{"count":1,"data":[4,0,0,0,0],"debug":[[{"filename":"a.cl","line":734}]],"name":"11-bit Integer Compare","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"a.cl","line":734}]],"name":"2-bit Select","type":"resource"}],"data":[52.5,0,0,0,0],"debug":[[{"filename":"a.cl","line":734}]],"name":"a.cl:734","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":736}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"a.cl","line":736}]],"name":"a.cl:736","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[346,2788,16,0,0],"debug":[[{"filename":"a.cl","line":739}]],"name":"Store","type":"resource"}],"data":[346,2788,16,0,0],"debug":[[{"filename":"a.cl","line":739}]],"name":"a.cl:739","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":741}]],"name":"32-bit Integer Add","type":"resource"}],"data":[32,0,0,0,0],"debug":[[{"filename":"a.cl","line":741}]],"name":"a.cl:741","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2451,5794,16,0,22],"debug":[[{"filename":"a.cl","line":726}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader_1","total_kernel_resources":[2451,5794,16,0,22],"total_percent":[0.657879,0.338366,0.339068,0.589753,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[61830.999898,160111.000088,593,1027,1403],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[196331,332563,990,1027,1403],"total_percent":[43.5214,26.263,19.4618,36.491,67.6548],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_AFeeder_1", "children":[{"type":"bb", "id":3, "name":"kernel_AFeeder_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"kernel_AFeeder_1.B1", "children":[{"type":"inst", "id":5, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":158}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":7, "name":"Store", "debug":[[{"filename":"a.cl", "line":224}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"a.cl", "line":247}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Store", "debug":[[{"filename":"a.cl", "line":224}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"a.cl", "line":247}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":11, "name":"Store", "debug":[[{"filename":"a.cl", "line":224}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"a.cl", "line":247}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":13, "name":"Store", "debug":[[{"filename":"a.cl", "line":224}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_AFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":14, "name":"Load", "debug":[[{"filename":"a.cl", "line":247}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_AFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":15, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":259}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"26", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":17, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":149}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"18"}]}, {"type":"inst", "id":18, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"26", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"26", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":19, "name":"Local Memory", "children":[{"type":"memsys", "id":20, "name":"_AFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":138}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"65536B requested\\n65536B implemented"}], "Requested size":"65536 bytes", "Implemented size":"65536 bytes", "Number of banks":"4", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":33, "name":"kernel_BFeeder_1", "children":[{"type":"bb", "id":34, "name":"kernel_BFeeder_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":35, "name":"kernel_BFeeder_1.B1", "children":[{"type":"inst", "id":36, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":361}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"8", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":38, "name":"Store", "debug":[[{"filename":"a.cl", "line":427}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"12", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":39, "name":"Load", "debug":[[{"filename":"a.cl", "line":449}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"13", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":40, "name":"Store", "debug":[[{"filename":"a.cl", "line":427}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"14", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":41, "name":"Load", "debug":[[{"filename":"a.cl", "line":449}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"15", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":42, "name":"Store", "debug":[[{"filename":"a.cl", "line":427}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"16", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Load", "debug":[[{"filename":"a.cl", "line":449}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"17", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":44, "name":"Store", "debug":[[{"filename":"a.cl", "line":427}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"18", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":45, "name":"Load", "debug":[[{"filename":"a.cl", "line":449}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"19", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":46, "name":"Store", "debug":[[{"filename":"a.cl", "line":427}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"20", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":47, "name":"Load", "debug":[[{"filename":"a.cl", "line":449}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"21", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":48, "name":"Store", "debug":[[{"filename":"a.cl", "line":427}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"22", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":49, "name":"Load", "debug":[[{"filename":"a.cl", "line":449}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"23", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":50, "name":"Store", "debug":[[{"filename":"a.cl", "line":427}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"24", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":51, "name":"Load", "debug":[[{"filename":"a.cl", "line":449}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"25", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":52, "name":"Store", "debug":[[{"filename":"a.cl", "line":427}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_BFeeder_DB_0_ibuffer", "Start Cycle":"26", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":53, "name":"Load", "debug":[[{"filename":"a.cl", "line":449}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_BFeeder_DB_0_ibuffer", "Start Cycle":"27", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":54, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":461}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"34", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":56, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":352}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"57"}]}, {"type":"inst", "id":57, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"34", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"34", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":58, "name":"Local Memory", "children":[{"type":"memsys", "id":59, "name":"_BFeeder_DB_0_ibuffer", "debug":[[{"filename":"a.cl", "line":341}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"131072B requested\\n131072B implemented"}], "Requested size":"131072 bytes", "Implemented size":"131072 bytes", "Number of banks":"8", "Bank width":"512 bits", "Bank depth":"256 words", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":84, "name":"kernel_Out_1", "children":[{"type":"bb", "id":85, "name":"kernel_Out_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":86, "name":"kernel_Out_1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":87, "name":"kernel_Out_1.B2", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"88"}]}, {"type":"bb", "id":88, "name":"kernel_Out_1.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":89, "name":"kernel_Out_1.B4", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"91"}]}, {"type":"bb", "id":90, "name":"kernel_Out_1.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"93"}]}, {"type":"bb", "id":91, "name":"kernel_Out_1.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":92, "name":"kernel_Out_1.B7", "children":[{"type":"inst", "id":94, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":530}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":95, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":533}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":96, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":683}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"57", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":98, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":502}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"99"}]}, {"type":"inst", "id":99, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"57", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"57", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":93, "name":"kernel_Out_1.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":100, "name":"kernel_ALoader_1", "children":[{"type":"bb", "id":101, "name":"kernel_ALoader_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":102, "name":"kernel_ALoader_1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":103, "name":"kernel_ALoader_1.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"104"}]}, {"type":"bb", "id":104, "name":"kernel_ALoader_1.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":105, "name":"kernel_ALoader_1.B4", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"107"}]}, {"type":"bb", "id":106, "name":"kernel_ALoader_1.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"109"}]}, {"type":"bb", "id":107, "name":"kernel_ALoader_1.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":108, "name":"kernel_ALoader_1.B7", "children":[{"type":"inst", "id":110, "name":"Load", "debug":[[{"filename":"a.cl", "line":107}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":111, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":116}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"135", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":112, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":85}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"113"}]}, {"type":"inst", "id":113, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"135", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"135", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":109, "name":"kernel_ALoader_1.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":115, "name":"kernel_BLoader_1", "children":[{"type":"bb", "id":116, "name":"kernel_BLoader_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":117, "name":"kernel_BLoader_1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":118, "name":"kernel_BLoader_1.B2", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"119"}]}, {"type":"bb", "id":119, "name":"kernel_BLoader_1.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":120, "name":"kernel_BLoader_1.B4", "details":[{"type":"table", "Latency":"8", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"122"}]}, {"type":"bb", "id":121, "name":"kernel_BLoader_1.B5", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"124"}]}, {"type":"bb", "id":122, "name":"kernel_BLoader_1.B6", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":123, "name":"kernel_BLoader_1.B7", "children":[{"type":"inst", "id":125, "name":"Load", "debug":[[{"filename":"a.cl", "line":310}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":126, "name":"Channel Write", "debug":[[{"filename":"a.cl", "line":319}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"135", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":127, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":288}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"128"}]}, {"type":"inst", "id":128, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"135", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"135", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"bb", "id":124, "name":"kernel_BLoader_1.B8", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}]}, {"type":"kernel", "id":129, "name":"kernel_unloader_1", "children":[{"type":"bb", "id":130, "name":"kernel_unloader_1.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":131, "name":"kernel_unloader_1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":132, "name":"kernel_unloader_1.B2", "details":[{"type":"table", "Latency":"4", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"134"}]}, {"type":"bb", "id":133, "name":"kernel_unloader_1.B3", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"135"}]}, {"type":"bb", "id":134, "name":"kernel_unloader_1.B4", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":135, "name":"kernel_unloader_1.B5", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":136, "name":"kernel_unloader_1.B6", "children":[{"type":"inst", "id":137, "name":"Channel Read", "debug":[[{"filename":"a.cl", "line":736}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1", "Stall-free":"No", "Start Cycle":"10", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":138, "name":"Store", "debug":[[{"filename":"a.cl", "line":739}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"10", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":139, "name":"Loop Input", "debug":[[{"filename":"a.cl", "line":734}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"140"}]}, {"type":"inst", "id":140, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"12", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"12", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":141, "name":"Intel_Internal_Collect_Autorun_Profiling", "children":[{"type":"bb", "id":142, "name":"Intel_Internal_Collect_Autorun_Profiling.B0", "details":[{"type":"table", "Latency":"1"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":114, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":16, "name":"_AFeeder_channel", "debug":[[{"filename":"a.cl", "line":130}]], "details":[{"type":"table", "Width":"2048 bits", "Depth":"256"}]}, {"type":"channel", "id":6, "name":"_ALoader_channel", "debug":[[{"filename":"a.cl", "line":130}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":55, "name":"_BFeeder_channel", "debug":[[{"filename":"a.cl", "line":333}]], "details":[{"type":"table", "Width":"4096 bits", "Depth":"256"}]}, {"type":"channel", "id":37, "name":"_BLoader_channel", "debug":[[{"filename":"a.cl", "line":333}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":97, "name":"_Out_channel", "debug":[[{"filename":"a.cl", "line":471}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"1"}]}], "links":[{"from":6, "to":5}, {"from":15, "to":16}, {"from":20, "to":8}, {"from":20, "to":10}, {"from":20, "to":12}, {"from":20, "to":14}, {"from":7, "to":20}, {"from":9, "to":20}, {"from":11, "to":20}, {"from":13, "to":20}, {"from":18, "to":17}, {"from":3, "to":17}, {"from":5, "to":18}, {"from":7, "to":18}, {"from":8, "to":18}, {"from":9, "to":18}, {"from":10, "to":18}, {"from":11, "to":18}, {"from":12, "to":18}, {"from":13, "to":18}, {"from":14, "to":18}, {"from":15, "to":18}, {"from":17, "to":5}, {"from":5, "to":7}, {"from":5, "to":8}, {"from":5, "to":9}, {"from":5, "to":10}, {"from":5, "to":11}, {"from":5, "to":12}, {"from":5, "to":13}, {"from":5, "to":14}, {"from":7, "to":15}, {"from":8, "to":15}, {"from":9, "to":15}, {"from":10, "to":15}, {"from":11, "to":15}, {"from":12, "to":15}, {"from":13, "to":15}, {"from":14, "to":15}, {"from":37, "to":36}, {"from":54, "to":55}, {"from":59, "to":39}, {"from":59, "to":41}, {"from":59, "to":43}, {"from":59, "to":45}, {"from":59, "to":47}, {"from":59, "to":49}, {"from":59, "to":51}, {"from":59, "to":53}, {"from":38, "to":59}, {"from":40, "to":59}, {"from":42, "to":59}, {"from":44, "to":59}, {"from":46, "to":59}, {"from":48, "to":59}, {"from":50, "to":59}, {"from":52, "to":59}, {"from":57, "to":56}, {"from":34, "to":56}, {"from":36, "to":57}, {"from":38, "to":57}, {"from":39, "to":57}, {"from":40, "to":57}, {"from":41, "to":57}, {"from":42, "to":57}, {"from":43, "to":57}, {"from":44, "to":57}, {"from":45, "to":57}, {"from":46, "to":57}, {"from":47, "to":57}, {"from":48, "to":57}, {"from":49, "to":57}, {"from":50, "to":57}, {"from":51, "to":57}, {"from":52, "to":57}, {"from":53, "to":57}, {"from":54, "to":57}, {"from":56, "to":36}, {"from":36, "to":38}, {"from":36, "to":39}, {"from":36, "to":40}, {"from":36, "to":41}, {"from":36, "to":42}, {"from":36, "to":43}, {"from":36, "to":44}, {"from":36, "to":45}, {"from":36, "to":46}, {"from":36, "to":47}, {"from":36, "to":48}, {"from":36, "to":49}, {"from":36, "to":50}, {"from":36, "to":51}, {"from":36, "to":52}, {"from":36, "to":53}, {"from":38, "to":54}, {"from":39, "to":54}, {"from":40, "to":54}, {"from":41, "to":54}, {"from":42, "to":54}, {"from":43, "to":54}, {"from":44, "to":54}, {"from":45, "to":54}, {"from":46, "to":54}, {"from":47, "to":54}, {"from":48, "to":54}, {"from":49, "to":54}, {"from":50, "to":54}, {"from":51, "to":54}, {"from":52, "to":54}, {"from":53, "to":54}, {"from":55, "to":94}, {"from":16, "to":95}, {"from":96, "to":97}, {"from":88, "to":86}, {"from":88, "to":87}, {"from":85, "to":87}, {"from":91, "to":88}, {"from":91, "to":89}, {"from":87, "to":89}, {"from":93, "to":90}, {"from":89, "to":90}, {"from":93, "to":91}, {"from":99, "to":98}, {"from":90, "to":98}, {"from":96, "to":99}, {"from":94, "to":99}, {"from":95, "to":99}, {"from":99, "to":93}, {"from":98, "to":94}, {"from":98, "to":95}, {"from":94, "to":96}, {"from":95, "to":96}, {"from":111, "to":6}, {"from":104, "to":102}, {"from":104, "to":103}, {"from":101, "to":103}, {"from":107, "to":104}, {"from":107, "to":105}, {"from":103, "to":105}, {"from":109, "to":106}, {"from":105, "to":106}, {"from":109, "to":107}, {"from":113, "to":112}, {"from":106, "to":112}, {"from":110, "to":113}, {"from":111, "to":113}, {"from":113, "to":109}, {"from":112, "to":110}, {"from":110, "to":111}, {"from":114, "to":110}, {"from":126, "to":37}, {"from":119, "to":117}, {"from":119, "to":118}, {"from":116, "to":118}, {"from":122, "to":119}, {"from":122, "to":120}, {"from":118, "to":120}, {"from":124, "to":121}, {"from":120, "to":121}, {"from":124, "to":122}, {"from":128, "to":127}, {"from":121, "to":127}, {"from":125, "to":128}, {"from":126, "to":128}, {"from":128, "to":124}, {"from":127, "to":125}, {"from":125, "to":126}, {"from":114, "to":125}, {"from":97, "to":137}, {"from":134, "to":131}, {"from":134, "to":132}, {"from":130, "to":132}, {"from":135, "to":133}, {"from":132, "to":133}, {"from":135, "to":134}, {"from":140, "to":135}, {"from":140, "to":139}, {"from":133, "to":139}, {"from":137, "to":140}, {"from":138, "to":140}, {"from":139, "to":137}, {"from":137, "to":138}, {"from":138, "to":114}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_AFeeder_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":130}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_AFeeder_1.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":149}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"158"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"259"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":162}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_BFeeder_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":333}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_BFeeder_1.B1", "data":["Yes", "~1", "0"], "debug":[[{"filename":"a.cl", "line":352}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"361"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"461"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":365}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Kernel: kernel_Out_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":471}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out_1.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":493}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out_1.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":496}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out_1.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":500}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out_1.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":502}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"530"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"533"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"683"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":505}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":508}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":513}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":538}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":541}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":600}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":621}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":664}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":669}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":687}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":690}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":693}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}]}]}]}]}]}, {"name":"Kernel: kernel_ALoader_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":67}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_ALoader_1.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":75}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader_1.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":78}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader_1.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":82}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_ALoader_1.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":85}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"107"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"116"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":87}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":89}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_BLoader_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":270}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_BLoader_1.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":278}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader_1.B4", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":281}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader_1.B5", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":285}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_BLoader_1.B7", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":288}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"a.cl", "line":"310"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"a.cl", "line":"319"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":290}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[{"name":"Coalesced loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"a.cl", "line":292}]], "details":[{"type":"text", "text":"Coalesced by #pragma loop_coalesce"}], "children":[]}]}]}]}]}]}]}, {"name":"Kernel: kernel_unloader_1", "data":["", "", ""], "debug":[[{"filename":"a.cl", "line":721}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_unloader_1.B2", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":729}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader_1.B3", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"a.cl", "line":732}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_unloader_1.B6", "data":["Yes", "~1", "1"], "debug":[[{"filename":"a.cl", "line":734}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"a.cl", "line":"736"}]}, {"type":"text", "text":"Store Operation (%L)", "links":[{"filename":"a.cl", "line":"739"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}]}, {"name":"Kernel: Intel_Internal_Collect_Autorun_Profiling", "data":["", "", ""], "debug":[[{"filename":"Unknown location", "line":0}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_AFeeder_1.B0":{"name":"kernel_AFeeder_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_AFeeder_1.B1":{"name":"kernel_AFeeder_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":26, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"149"}]}]}}, "kernel_BFeeder_1.B0":{"name":"kernel_BFeeder_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BFeeder_1.B1":{"name":"kernel_BFeeder_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":34, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"352"}]}]}}, "kernel_Out_1.B0":{"name":"kernel_Out_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out_1.B1":{"name":"kernel_Out_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out_1.B2":{"name":"kernel_Out_1.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"493"}]}]}}, "kernel_Out_1.B3":{"name":"kernel_Out_1.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Out_1.B4":{"name":"kernel_Out_1.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"496"}]}]}}, "kernel_Out_1.B5":{"name":"kernel_Out_1.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"500"}]}]}}, "kernel_Out_1.B6":{"name":"kernel_Out_1.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_Out_1.B7":{"name":"kernel_Out_1.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":57, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"502"}]}]}}, "kernel_Out_1.B8":{"name":"kernel_Out_1.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_ALoader_1.B0":{"name":"kernel_ALoader_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader_1.B1":{"name":"kernel_ALoader_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_ALoader_1.B2":{"name":"kernel_ALoader_1.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"75"}]}]}}, "kernel_ALoader_1.B3":{"name":"kernel_ALoader_1.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_ALoader_1.B4":{"name":"kernel_ALoader_1.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"78"}]}]}}, "kernel_ALoader_1.B5":{"name":"kernel_ALoader_1.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"82"}]}]}}, "kernel_ALoader_1.B6":{"name":"kernel_ALoader_1.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_ALoader_1.B7":{"name":"kernel_ALoader_1.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":135, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"85"}]}]}}, "kernel_ALoader_1.B8":{"name":"kernel_ALoader_1.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_BLoader_1.B0":{"name":"kernel_BLoader_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BLoader_1.B1":{"name":"kernel_BLoader_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_BLoader_1.B2":{"name":"kernel_BLoader_1.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"278"}]}]}}, "kernel_BLoader_1.B3":{"name":"kernel_BLoader_1.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_BLoader_1.B4":{"name":"kernel_BLoader_1.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":8, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"281"}]}]}}, "kernel_BLoader_1.B5":{"name":"kernel_BLoader_1.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"285"}]}]}}, "kernel_BLoader_1.B6":{"name":"kernel_BLoader_1.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_BLoader_1.B7":{"name":"kernel_BLoader_1.B7", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":135, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":4, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"288"}]}]}}, "kernel_BLoader_1.B8":{"name":"kernel_BLoader_1.B8", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":3, "loop_location":{}}, "kernel_unloader_1.B0":{"name":"kernel_unloader_1.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader_1.B1":{"name":"kernel_unloader_1.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_unloader_1.B2":{"name":"kernel_unloader_1.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":4, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"729"}]}]}}, "kernel_unloader_1.B3":{"name":"kernel_unloader_1.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"732"}]}]}}, "kernel_unloader_1.B4":{"name":"kernel_unloader_1.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_unloader_1.B5":{"name":"kernel_unloader_1.B5", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":2, "loop_location":{}}, "kernel_unloader_1.B6":{"name":"kernel_unloader_1.B6", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":12, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":3, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"a.cl", "line":"734"}]}]}}, "Intel_Internal_Collect_Autorun_Profiling.B0":{"name":"Intel_Internal_Collect_Autorun_Profiling.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":1, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"kernel_AFeeder_1":{"debug":[{"filename":"a.cl", "line":130}], "loop_hierachy":{"kernel_AFeeder_1__no_loop":["kernel_AFeeder_1.B0"], "kernel_AFeeder_1.B1":["kernel_AFeeder_1.B1"]}}, "kernel_BFeeder_1":{"debug":[{"filename":"a.cl", "line":333}], "loop_hierachy":{"kernel_BFeeder_1__no_loop":["kernel_BFeeder_1.B0"], "kernel_BFeeder_1.B1":["kernel_BFeeder_1.B1"]}}, "kernel_Out_1":{"debug":[{"filename":"a.cl", "line":471}], "loop_hierachy":{"kernel_Out_1__no_loop":["kernel_Out_1.B0", "kernel_Out_1.B1"], "kernel_Out_1.B2":["kernel_Out_1.B2", "kernel_Out_1.B4", "kernel_Out_1.B3"], "kernel_Out_1.B4":["kernel_Out_1.B4", "kernel_Out_1.B5", "kernel_Out_1.B6"], "kernel_Out_1.B5":["kernel_Out_1.B5", "kernel_Out_1.B7", "kernel_Out_1.B8"], "kernel_Out_1.B7":["kernel_Out_1.B7"]}}, "kernel_ALoader_1":{"debug":[{"filename":"a.cl", "line":67}], "loop_hierachy":{"kernel_ALoader_1__no_loop":["kernel_ALoader_1.B0", "kernel_ALoader_1.B1"], "kernel_ALoader_1.B2":["kernel_ALoader_1.B2", "kernel_ALoader_1.B4", "kernel_ALoader_1.B3"], "kernel_ALoader_1.B4":["kernel_ALoader_1.B4", "kernel_ALoader_1.B5", "kernel_ALoader_1.B6"], "kernel_ALoader_1.B5":["kernel_ALoader_1.B5", "kernel_ALoader_1.B7", "kernel_ALoader_1.B8"], "kernel_ALoader_1.B7":["kernel_ALoader_1.B7"]}}, "kernel_BLoader_1":{"debug":[{"filename":"a.cl", "line":270}], "loop_hierachy":{"kernel_BLoader_1__no_loop":["kernel_BLoader_1.B0", "kernel_BLoader_1.B1"], "kernel_BLoader_1.B2":["kernel_BLoader_1.B2", "kernel_BLoader_1.B4", "kernel_BLoader_1.B3"], "kernel_BLoader_1.B4":["kernel_BLoader_1.B4", "kernel_BLoader_1.B5", "kernel_BLoader_1.B6"], "kernel_BLoader_1.B5":["kernel_BLoader_1.B5", "kernel_BLoader_1.B7", "kernel_BLoader_1.B8"], "kernel_BLoader_1.B7":["kernel_BLoader_1.B7"]}}, "kernel_unloader_1":{"debug":[{"filename":"a.cl", "line":721}], "loop_hierachy":{"kernel_unloader_1__no_loop":["kernel_unloader_1.B0", "kernel_unloader_1.B1"], "kernel_unloader_1.B2":["kernel_unloader_1.B2", "kernel_unloader_1.B3", "kernel_unloader_1.B4"], "kernel_unloader_1.B3":["kernel_unloader_1.B3", "kernel_unloader_1.B6", "kernel_unloader_1.B5"], "kernel_unloader_1.B6":["kernel_unloader_1.B6"]}}, "Intel_Internal_Collect_Autorun_Profiling":{"debug":[{"filename":"Unknown location", "line":0}], "loop_hierachy":{"Intel_Internal_Collect_Autorun_Profiling__no_loop":["Intel_Internal_Collect_Autorun_Profiling.B0"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"The kernel does not use any work-group information (such as get_local_id() or get_group_id()).Local work-group size will be automatically modified to match global work-group size on launch.This is a hardware optimization."}], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_AFeeder_1", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":130}]]}, {"name":"kernel_ALoader_1", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":67}]]}, {"name":"kernel_BFeeder_1", "data":["Single work-item", "Yes", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Autorun Kernel: This kernel will start running before any other kernel is explicitly launched by the host.  The kernel will be automatically restarted as soon as it finishes."}, {"type":"text", "text":"Max global work dimension: 0"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":333}]]}, {"name":"kernel_BLoader_1", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":270}]]}, {"name":"kernel_Out_1", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":471}]]}, {"name":"kernel_unloader_1", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"a.cl", "line":721}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"Intel_Internal_Collect_Autorun_Profiling", "data":[1338, 2411, 0, 0, 10], "debug":[[{"filename":"", "line":0}]]}, {"name":"kernel_AFeeder_1", "data":[5806, 13569, 52, 0, 152], "debug":[[{"filename":"a.cl", "line":130}]]}, {"name":"kernel_ALoader_1", "data":[4249, 6929, 17, 1.5, 71], "debug":[[{"filename":"a.cl", "line":67}]]}, {"name":"kernel_BFeeder_1", "data":[11861, 27458, 104, 0, 384], "debug":[[{"filename":"a.cl", "line":333}]]}, {"name":"kernel_BLoader_1", "data":[4348, 7180, 17, 1.5, 87], "debug":[[{"filename":"a.cl", "line":270}]]}, {"name":"kernel_Out_1", "data":[22940, 61086, 126, 1024, 677], "debug":[[{"filename":"a.cl", "line":471}]]}, {"name":"kernel_unloader_1", "data":[2451, 5794, 16, 0, 22], "debug":[[{"filename":"a.cl", "line":721}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[52993, 124427, 332, 1027, 1403]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[8779, 12545, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[59, 23072, 181, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[196331, 332563, 990, 1027, 1403], "data_percent":[22.9788, 19.4618, 36.491, 67.6548]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["a"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -report -g -profile -fpc -fp-relaxed ./a.cl -o ./a.aocx -board=pac_a10"],"name":"Command"},{"data":["Mon Sep  5 00:22:07 2022"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[{"debug":[[{"filename":"/home/u114360/t2sp/t2s/tests/performance/ctrmm/bitstream/a10/a.cl","line":138}]],"details":["/home/u114360/t2sp/t2s/tests/performance/ctrmm/bitstream/a10/a.cl:138:59: warning: attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"],"name":"attributes numreadports/numwriteports/numports_readonly_writeonly are deprecated, use max_replicates attribute instead"}]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[260.00 ,520.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[77838.3 ,213864 ,330 ,1026 ,1197  ]  },  {"name":"Intel_Internal_Collect_Autorun_Profiling","data":[64.8 ,161 ,0 ,0 ,0]  },  {"name":"kernel_AFeeder_1","data":[7890.0 ,19714 ,52 ,0 ,152]  },  {"name":"kernel_ALoader_1","data":[2253.9 ,4396 ,16 ,1 ,22]  },  {"name":"kernel_BFeeder_1","data":[15493.7 ,36621 ,104 ,0 ,384]  },  {"name":"kernel_BLoader_1","data":[2290.2 ,4349 ,16 ,1 ,26]  },  {"name":"kernel_Out_1","data":[47767.4 ,143952 ,126 ,1024 ,606]  },  {"name":"kernel_unloader_1","data":[2078.3 ,4671 ,16 ,0 ,7]  }]}}';
var fileJSON=[{"path":"/home/u114360/t2sp/t2s/tests/performance/ctrmm/bitstream/a10/a.cl", "name":"a.cl", "has_active_debug_locs":false, "absName":"/home/u114360/t2sp/t2s/tests/performance/ctrmm/bitstream/a10/a.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012typedef float2 complex;\012typedef union { float4 t; float2 s[2]; } complex2;\012typedef union { float8 t; float2 s[4]; } complex4;\012typedef union { float16 t; float2 s[8]; } complex8;\012inline float2 conjugate(float2 x) {return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) {return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) {return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) {return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012channel complex8 _ALoader_channel __attribute__((depth(256))) ;\012typedef struct { complex8 s[4]; } _AFeeder_channel_array_t;\012channel _AFeeder_channel_array_t _AFeeder_channel __attribute__((depth(256))) ;\012channel complex8 _BLoader_channel __attribute__((depth(256))) ;\012typedef struct { complex8 s[8]; } _BFeeder_channel_array_t;\012channel _BFeeder_channel_array_t _BFeeder_channel __attribute__((depth(256))) ;\012channel complex8 _Out_channel __attribute__((depth(0))) ;\012// Address spaces for kernel_ALoader_1\012#define __address_space__ASerializer_mem_channel __global\012__kernel void kernel_ALoader_1(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__ASerializer_mem_channel const complex *restrict _ASerializer_mem_channel)\012{\012 int _373 = _A_extent_1 >> 6;\012 int _374 = _373 + 1;\012 for (int _ALoader_s0_i = 0; _ALoader_s0_i < 0 + _374; _ALoader_s0_i++)\012 {\012  int _375 = _B_extent_0 >> 7;\012  for (int _ALoader_s0_j = 0; _ALoader_s0_j < 0 + _375; _ALoader_s0_j++)\012  {\012   int _376 = _A_extent_0 >> 6;\012   int _377 = _376 - _ALoader_s0_i + ((_ALoader_s0_i < _373) ? 0 : 1);\012   for (int _ALoader_s0_k = _ALoader_s0_i; _ALoader_s0_k < _ALoader_s0_i + _377; _ALoader_s0_k++)\012   {\012    #pragma loop_coalesce 3\012    for (int _ALoader_s0_kk = 0; _ALoader_s0_kk < 0 + 8; _ALoader_s0_kk++)\012    {\012     for (int _ALoader_s0_ii = 0; _ALoader_s0_ii < 0 + 16; _ALoader_s0_ii++)\012     {\012      for (int _ALoader_s0_iii = 0; _ALoader_s0_iii < 0 + 4; _ALoader_s0_iii++)\012      {\012        bool _378 = _ALoader_s0_j == 0;\012        bool _379 = _ALoader_s0_k == _ALoader_s0_i;\012        bool _380 = _378 && _379;\012        int _391 = _A_extent_1 >> 6;\012        bool _392 = _ALoader_s0_i < _391;\012        bool _393 = _380 || _392;\012        if (_393)\012        {\012         complex8 _394;\012         int _395 = _A_extent_1 >> 6;\012         bool _396 = _ALoader_s0_i < _395;\012         if (_396)\012         {\012          int _18 = _ALoader_s0_iii*8 + _ALoader_s0_ii*32 + _ALoader_s0_kk*512;\012          int _19 = _18 + _ALoader_s0_k*4096;\012          int _20 = _19 + _ALoader_s0_i*4096*_376;\012          complex8 _410 = {vload16(0, (__address_space__ASerializer_mem_channel float*)(_ASerializer_mem_channel + _20))};\012          _394 = _410;\012         } // if _396\012         else\012         {\012          float _34 = float_from_bits(0 /* 0 */);\012          _394.t = _34;\012         } // if _396 else\012         complex8 _413 = _394;\012         write_channel_intel(_ALoader_channel, _413);\012         (void)_413;\012        } // if _393\012      } // for _ALoader_s0_iii\012     } // for _ALoader_s0_ii\012    } // for _ALoader_s0_kk\012   } // for _ALoader_s0_k\012  } // for _ALoader_s0_j\012 } // for _ALoader_s0_i\012} // kernel kernel_ALoader_1\012#undef __address_space__ASerializer_mem_channel\012// Address spaces for kernel_AFeeder_1\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_AFeeder_1(\012)\012{\012 _AFeeder_channel_array_t _AFeeder_channel_array;\012 complex8 _AFeeder_value_shreg;\012 uint _AFeeder_time_stamp_shreg;\012 complex8 _AFeeder_in_v_temp;\012 uint _AFeeder_cycle_temp;\012 complex8 __attribute__((memory, numbanks(4), singlepump, numwriteports(1), numreadports(1))) _AFeeder_DB_0_ibuffer[2][8][16][4];\012 #pragma unroll\012 for (int _AFeeder_s0_jjj_init = 0; _AFeeder_s0_jjj_init < 0 + 8; _AFeeder_s0_jjj_init++)\012 {\012  bool _416 = _AFeeder_s0_jjj_init == 0;\012  if (_416)\012  {\012   uint _417 = (uint)(ADD_UINT64_T_SUFFIX(1536));\012   _AFeeder_cycle_temp = _417;\012  } // if _416\012 } // for _AFeeder_s0_jjj_init\012 while(1)\012 {\012  uint _418 = (uint)(ADD_UINT64_T_SUFFIX(1536));\012  uint _419 = _AFeeder_cycle_temp;\012  uint _420 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012  uint _421 = _419 & _420;\012  bool _422 = _418 <= _421;\012  if (_422)\012  {\012   complex8 __423 = read_channel_intel(_ALoader_channel);\012   _AFeeder_in_v_temp = __423;\012  } // if _422\012  #pragma unroll\012  for (int _AFeeder_s0_buf = 0; _AFeeder_s0_buf < 0 + 4; _AFeeder_s0_buf++)\012  {\012   bool _424 = _AFeeder_s0_buf == 0;\012   if (_424)\012   {\012    complex8 _425 = _AFeeder_in_v_temp;\012    _AFeeder_value_shreg = _425;\012    (void)_425;\012    uint _426 = _AFeeder_cycle_temp;\012    _AFeeder_time_stamp_shreg = _426;\012    (void)_426;\012   } // if _424\012   else\012   {\012    complex8 _428 = _AFeeder_value_shreg;\012    _AFeeder_value_shreg = _428;\012    (void)_428;\012    uint _430 = _AFeeder_time_stamp_shreg;\012    _AFeeder_time_stamp_shreg = _430;\012    (void)_430;\012   } // if _424 else\012   complex8 _432 = _AFeeder_value_shreg;\012   complex8 _433 = __fpga_reg(__fpga_reg(_432));\012   _AFeeder_value_shreg = _433;\012   (void)_433;\012   uint _435 = _AFeeder_time_stamp_shreg;\012   uint _436 = __fpga_reg(__fpga_reg(_435));\012   _AFeeder_time_stamp_shreg = _436;\012   (void)_436;\012   uint _437 = (uint)(ADD_UINT64_T_SUFFIX(1536));\012   uint _439 = _AFeeder_time_stamp_shreg;\012   uint _440 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012   uint _441 = _439 & _440;\012   bool _442 = _437 <= _441;\012   if (_442)\012   {\012    uint _444 = _AFeeder_time_stamp_shreg;\012    uint _445 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012    uint _446 = _444 & _445;\012    uint _447 = (uint)(ADD_UINT64_T_SUFFIX(1536));\012    uint _448 = _446 - _447;\012    uint _449 = (uint)(ADD_UINT64_T_SUFFIX(3));\012    uint _450 = _448 & _449;\012    int _451 = (int)(_450);\012    bool _452 = _AFeeder_s0_buf == _451;\012    if (_452)\012    {\012     complex8 _454 = _AFeeder_value_shreg;\012     uint _456 = _AFeeder_time_stamp_shreg;\012     uint _457 = (uint)(ADD_UINT64_T_SUFFIX(11));\012     uint _458 = _456 >> _457;\012     uint _459 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _460 = _458 & _459;\012     bool _461 = (bool)(_460);\012     uint _463 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012     uint _464 = _456 & _463;\012     uint _465 = (uint)(ADD_UINT64_T_SUFFIX(1536));\012     uint _466 = _464 - _465;\012     int _467 = (int)(_466);\012     int _468 = _467 >> 6;\012     int _470 = _467 >> 2;\012     int _471 = _470 & 15;\012     _AFeeder_DB_0_ibuffer[_461][_468][_471][_AFeeder_s0_buf] = _454;\012    } // if _452\012   } // if _442\012   uint _472 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _474 = _AFeeder_time_stamp_shreg;\012   uint _475 = (uint)(ADD_UINT64_T_SUFFIX(11));\012   uint _476 = _474 >> _475;\012   bool _477 = _472 < _476;\012   if (_477)\012   {\012    uint _479 = _AFeeder_time_stamp_shreg;\012    uint _480 = (uint)(ADD_UINT64_T_SUFFIX(11));\012    uint _481 = _479 >> _480;\012    uint _482 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _483 = _481 & _482;\012    bool _484 = (bool)(_483);\012    bool _485 = !(_484);\012    uint _487 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012    uint _488 = _479 & _487;\012    int _489 = (int)(_488);\012    int _490 = _489 >> 8;\012    int _492 = _489 >> 4;\012    int _493 = _492 & 15;\012    complex8 _494 = _AFeeder_DB_0_ibuffer[_485][_490][_493][_AFeeder_s0_buf];\012    _AFeeder_channel_array.s[_AFeeder_s0_buf] = _494;\012    (void)_AFeeder_s0_buf;\012   } // if _477\012  } // for _AFeeder_s0_buf\012  uint _495 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _497 = _AFeeder_time_stamp_shreg;\012  uint _498 = (uint)(ADD_UINT64_T_SUFFIX(11));\012  uint _499 = _497 >> _498;\012  bool _500 = _495 < _499;\012  if (_500)\012  {\012   write_channel_intel(_AFeeder_channel, _AFeeder_channel_array);\012   (void)_AFeeder_channel_array;\012  } // if _500\012  uint _501 = _AFeeder_cycle_temp;\012  uint _502 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _503 = _501 + _502;\012  _AFeeder_cycle_temp = _503;\012 } // while _AFeeder_s0_outermost_loop_infinite\012} // kernel kernel_AFeeder_1\012// Address spaces for kernel_BLoader_1\012#define __address_space__BSerializer_mem_channel __global\012__kernel void kernel_BLoader_1(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__BSerializer_mem_channel const complex *restrict _BSerializer_mem_channel)\012{\012 int _505 = _A_extent_1 >> 6;\012 int _506 = _505 + 1;\012 for (int _BLoader_s0_i = 0; _BLoader_s0_i < 0 + _506; _BLoader_s0_i++)\012 {\012  int _507 = _B_extent_0 >> 7;\012  for (int _BLoader_s0_j = 0; _BLoader_s0_j < 0 + _507; _BLoader_s0_j++)\012  {\012   int _508 = _A_extent_0 >> 6;\012   int _509 = _508 - _BLoader_s0_i + ((_BLoader_s0_i < _505) ? 0 : 1);\012   for (int _BLoader_s0_k = _BLoader_s0_i; _BLoader_s0_k < _BLoader_s0_i + _509; _BLoader_s0_k++)\012   {\012    #pragma loop_coalesce 3\012    for (int _BLoader_s0_kk = 0; _BLoader_s0_kk < 0 + 8; _BLoader_s0_kk++)\012    {\012     for (int _BLoader_s0_jj = 0; _BLoader_s0_jj < 0 + 16; _BLoader_s0_jj++)\012     {\012      for (int _BLoader_s0_jjj = 0; _BLoader_s0_jjj < 0 + 8; _BLoader_s0_jjj++)\012      {\012        bool _510 = _BLoader_s0_j == 0;\012        bool _511 = _BLoader_s0_k == _BLoader_s0_i;\012        bool _512 = _510 && _511;\012        int _523 = _A_extent_1 >> 6;\012        bool _524 = _BLoader_s0_i < _523;\012        bool _525 = _512 || _524;\012        if (_525)\012        {\012         complex8 _526;\012         int _527 = _A_extent_1 >> 6;\012         bool _528 = _BLoader_s0_i < _527;\012         if (_528)\012         {\012          int _18 = _BLoader_s0_jjj*8 + _BLoader_s0_jj*64 + _BLoader_s0_kk*1024;\012          int _19 = _18 + _BLoader_s0_k*8192;\012          int _20 = _19 + _BLoader_s0_j*8192*_508;\012          complex8 _537 = {vload16(0, (__address_space__BSerializer_mem_channel float*)(_BSerializer_mem_channel + _20))};\012          _526 = _537;\012         } // if _528\012         else\012         {\012          float _34 = float_from_bits(0 /* 0 */);\012          _526.t = _34;\012         } // if _528 else\012         complex8 _540 = _526;\012         write_channel_intel(_BLoader_channel, _540);\012         (void)_540;\012        } // if _525\012       } // for _BLoader_s0_jjj\012     } // for _BLoader_s0_jj\012    } // for _BLoader_s0_kk\012   } // for _BLoader_s0_k\012  } // for _BLoader_s0_j\012 } // for _BLoader_s0_i\012} // kernel kernel_BLoader_1\012#undef __address_space__BSerializer_mem_channel\012// Address spaces for kernel_BFeeder_1\012__attribute__((max_global_work_dim(0)))\012__attribute__((autorun))\012__kernel void kernel_BFeeder_1(\012)\012{\012 _BFeeder_channel_array_t _BFeeder_channel_array;\012 complex8 _BFeeder_value_shreg;\012 uint _BFeeder_time_stamp_shreg;\012 complex8 _BFeeder_in_v_temp;\012 uint _BFeeder_cycle_temp;\012 complex8 __attribute__((memory, numbanks(8), singlepump, numwriteports(1), numreadports(1))) _BFeeder_DB_0_ibuffer[2][8][16][8];\012 #pragma unroll\012 for (int _BFeeder_s0_iii_init = 0; _BFeeder_s0_iii_init < 0 + 4; _BFeeder_s0_iii_init++)\012 {\012  bool _543 = _BFeeder_s0_iii_init == 0;\012  if (_543)\012  {\012   uint _544 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012   _BFeeder_cycle_temp = _544;\012  } // if _543\012 } // for _BFeeder_s0_iii_init\012 while(1)\012 {\012  uint _545 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012  uint _546 = _BFeeder_cycle_temp;\012  uint _547 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012  uint _548 = _546 & _547;\012  bool _549 = _545 <= _548;\012  if (_549)\012  {\012   complex8 __550 = read_channel_intel(_BLoader_channel);\012   _BFeeder_in_v_temp = __550;\012  } // if _549\012  #pragma unroll\012  for (int _BFeeder_s0_buf = 0; _BFeeder_s0_buf < 0 + 8; _BFeeder_s0_buf++)\012  {\012   bool _551 = _BFeeder_s0_buf == 0;\012   if (_551)\012   {\012    complex8 _552 = _BFeeder_in_v_temp;\012    _BFeeder_value_shreg = _552;\012    (void)_552;\012    uint _553 = _BFeeder_cycle_temp;\012    _BFeeder_time_stamp_shreg = _553;\012    (void)_553;\012   } // if _551\012   else\012   {\012    complex8 _555 = _BFeeder_value_shreg;\012    _BFeeder_value_shreg = _555;\012    (void)_555;\012    uint _557 = _BFeeder_time_stamp_shreg;\012    _BFeeder_time_stamp_shreg = _557;\012    (void)_557;\012   } // if _551 else\012   complex8 _559 = _BFeeder_value_shreg;\012   complex8 _560 = __fpga_reg(__fpga_reg(_559));\012   _BFeeder_value_shreg = _560;\012   (void)_560;\012   uint _562 = _BFeeder_time_stamp_shreg;\012   uint _563 = __fpga_reg(__fpga_reg(_562));\012   _BFeeder_time_stamp_shreg = _563;\012   (void)_563;\012   uint _564 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012   uint _566 = _BFeeder_time_stamp_shreg;\012   uint _567 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012   uint _568 = _566 & _567;\012   bool _569 = _564 <= _568;\012   if (_569)\012   {\012    uint _571 = _BFeeder_time_stamp_shreg;\012    uint _572 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012    uint _573 = _571 & _572;\012    uint _574 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012    uint _575 = _573 - _574;\012    uint _576 = (uint)(ADD_UINT64_T_SUFFIX(7));\012    uint _577 = _575 & _576;\012    int _578 = (int)(_577);\012    bool _579 = _BFeeder_s0_buf == _578;\012    if (_579)\012    {\012     complex8 _581 = _BFeeder_value_shreg;\012     uint _583 = _BFeeder_time_stamp_shreg;\012     uint _584 = (uint)(ADD_UINT64_T_SUFFIX(11));\012     uint _585 = _583 >> _584;\012     uint _586 = (uint)(ADD_UINT64_T_SUFFIX(1));\012     uint _587 = _585 & _586;\012     bool _588 = (bool)(_587);\012     uint _590 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012     uint _591 = _583 & _590;\012     uint _592 = (uint)(ADD_UINT64_T_SUFFIX(1024));\012     uint _593 = _591 - _592;\012     int _594 = (int)(_593);\012     int _595 = _594 >> 7;\012     int _597 = _594 >> 3;\012     int _598 = _597 & 15;\012     _BFeeder_DB_0_ibuffer[_588][_595][_598][_BFeeder_s0_buf] = _581;\012    } // if _579\012   } // if _569\012   uint _599 = (uint)(ADD_UINT64_T_SUFFIX(0));\012   uint _601 = _BFeeder_time_stamp_shreg;\012   uint _602 = (uint)(ADD_UINT64_T_SUFFIX(11));\012   uint _603 = _601 >> _602;\012   bool _604 = _599 < _603;\012   if (_604)\012   {\012    uint _606 = _BFeeder_time_stamp_shreg;\012    uint _607 = (uint)(ADD_UINT64_T_SUFFIX(11));\012    uint _608 = _606 >> _607;\012    uint _609 = (uint)(ADD_UINT64_T_SUFFIX(1));\012    uint _610 = _608 & _609;\012    bool _611 = (bool)(_610);\012    bool _612 = !(_611);\012    uint _614 = (uint)(ADD_UINT64_T_SUFFIX(2047));\012    uint _615 = _606 & _614;\012    int _616 = (int)(_615);\012    int _617 = _616 >> 8;\012    int _619 = _616 & 15;\012    complex8 _620 = _BFeeder_DB_0_ibuffer[_612][_617][_619][_BFeeder_s0_buf];\012    _BFeeder_channel_array.s[_BFeeder_s0_buf] = _620;\012    (void)_BFeeder_s0_buf;\012   } // if _604\012  } // for _BFeeder_s0_buf\012  uint _621 = (uint)(ADD_UINT64_T_SUFFIX(0));\012  uint _623 = _BFeeder_time_stamp_shreg;\012  uint _624 = (uint)(ADD_UINT64_T_SUFFIX(11));\012  uint _625 = _623 >> _624;\012  bool _626 = _621 < _625;\012  if (_626)\012  {\012   write_channel_intel(_BFeeder_channel, _BFeeder_channel_array);\012   (void)_BFeeder_channel_array;\012  } // if _626\012  uint _627 = _BFeeder_cycle_temp;\012  uint _628 = (uint)(ADD_UINT64_T_SUFFIX(1));\012  uint _629 = _627 + _628;\012  _BFeeder_cycle_temp = _629;\012 } // while _BFeeder_s0_outermost_loop_infinite\012} // kernel kernel_BFeeder_1\012// Address spaces for kernel_Out_1\012__kernel void kernel_Out_1(\012 const int _A_extent_0,\012 const int _A_extent_1,\012 const int _B_extent_0)\012{\012 _BFeeder_channel_array_t _BFeeder_channel_array;\012 _AFeeder_channel_array_t _AFeeder_channel_array;\012 // produce Z\012 complex _Z_shreg[256][8][4];\012 complex _Z_pipe_shreg[8][769];\012 // produce Y\012 complex8 _Y_shreg[8];\012 complex _Z_temp[8][4];\012 // produce X\012 complex8 _X_shreg[4];\012 complex _Z_shreg_temp;\012 int _Z_pipe_iter_temp;\012 int _Z_pipe_base_temp;\012 _Z_pipe_iter_temp = 1024;\012 _Z_pipe_base_temp = 0;\012 int _631 = _A_extent_1 >> 6;\012 int _632 = _631 + 1;\012 for (int _X_s0_i = 0; _X_s0_i < 0 + _632; _X_s0_i++)\012 {\012  int _633 = _B_extent_0 >> 7;\012  for (int _X_s0_j = 0; _X_s0_j < 0 + _633; _X_s0_j++)\012  {\012   int _634 = _A_extent_0 >> 6;\012   int _635 = _634 - _X_s0_i + ((_X_s0_i < _631) ? 0 : 1);\012   for (int _X_s0_k = _X_s0_i; _X_s0_k < _X_s0_i + _635; _X_s0_k++)\012   {\012    for (int _X_s0_kk_ii_jj = 0; _X_s0_kk_ii_jj < 0 + 2048; _X_s0_kk_ii_jj++)\012    {\012     #pragma unroll\012     for (int _dummy__1_s0_iii = 0; _dummy__1_s0_iii < 0 + 4; _dummy__1_s0_iii++)\012     {\012      #pragma unroll\012      for (int _dummy_s0_jjj = 0; _dummy_s0_jjj < 0 + 8; _dummy_s0_jjj++)\012      {\012       complex _637 = _Z_shreg[255][_dummy_s0_jjj][_dummy__1_s0_iii];\012       _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii] = _637;\012       #pragma unroll\012       for (int _dummy__2_s0_l1 = 0; _dummy__2_s0_l1 < 0 + 255; _dummy__2_s0_l1++)\012       {\012        int _638 = 255 - _dummy__2_s0_l1;\012        int _639 = 254 - _dummy__2_s0_l1;\012        complex _641 = _Z_shreg[_639][_dummy_s0_jjj][_dummy__1_s0_iii];\012        _Z_shreg[_638][_dummy_s0_jjj][_dummy__1_s0_iii] = _641;\012        (void)_641;\012       } // for _dummy__2_s0_l1\012       complex _642 = _Z_temp[_dummy_s0_jjj][_dummy__1_s0_iii];\012       _Z_shreg[0][_dummy_s0_jjj][_dummy__1_s0_iii] = _642;\012       (void)_642;\012      } // for _dummy_s0_jjj\012     } // for _dummy__1_s0_iii\012     int _643 = _A_extent_1 >> 6;\012     bool _644 = _X_s0_i < _643;\012     if (_644)\012     {\012      _BFeeder_channel_array_t __645 = read_channel_intel(_BFeeder_channel);\012      _BFeeder_channel_array = __645;\012      (void)__645;\012      _AFeeder_channel_array_t __646 = read_channel_intel(_AFeeder_channel);\012      _AFeeder_channel_array = __646;\012      (void)__646;\012     } // if _644\012     #pragma unroll\012     for (int _X_s0_iii = 0; _X_s0_iii < 0 + 4; _X_s0_iii++)\012     {\012      #pragma unroll\012      for (int _X_s0_jjj = 0; _X_s0_jjj < 0 + 8; _X_s0_jjj++)\012      {\012       complex8 _647;\012       bool _648 = _X_s0_jjj == 0;\012       if (_648)\012       {\012        complex8 __649 = _AFeeder_channel_array.s[_X_s0_iii];\012        _647 = __649;\012       } // if _648\012       else\012       {\012        complex8 _651 = _X_shreg[_X_s0_iii];\012        _647 = _651;\012       } // if _648 else\012       complex8 _652 = _647;\012       _X_shreg[_X_s0_iii] = _652;\012       (void)_652;\012       complex8 _654 = _X_shreg[_X_s0_iii];\012       complex8 _655 = __fpga_reg(__fpga_reg(_654));\012       _X_shreg[_X_s0_iii] = _655;\012       (void)_655;\012       complex8 _656;\012       bool _657 = _X_s0_iii == 0;\012       if (_657)\012       {\012        complex8 __658 = _BFeeder_channel_array.s[_X_s0_jjj];\012        _656 = __658;\012       } // if _657\012       else\012       {\012        complex8 _660 = _Y_shreg[_X_s0_jjj];\012        _656 = _660;\012       } // if _657 else\012       complex8 _661 = _656;\012       _Y_shreg[_X_s0_jjj] = _661;\012       (void)_661;\012       complex8 _663 = _Y_shreg[_X_s0_jjj];\012       complex8 _664 = __fpga_reg(__fpga_reg(_663));\012       _Y_shreg[_X_s0_jjj] = _664;\012       (void)_664;\012       complex _665;\012       bool _666 = _X_s0_k == _X_s0_i;\012       int _667 = _X_s0_kk_ii_jj >> 8;\012       bool _668 = _667 == 0;\012       bool _669 = _666 && _668;\012       if (_669)\012       {\012        complex _670 = (complex)(0.000000f, 0.000000f);\012        _665 = _670;\012       } // if _669\012       else\012       {\012        complex _672 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012        complex _673 = __fpga_reg(_672);\012        _665 = _673;\012       } // if _669 else\012       complex _674 = _665;\012       _Z_shreg_temp = _674;\012       #pragma unroll\012       for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 8; _X_s0_kkk++)\012       {\012        complex _675 = _Z_shreg_temp;\012        complex _677 = _X_shreg[_X_s0_iii].s[_X_s0_kkk];\012        complex _679 = _Y_shreg[_X_s0_jjj].s[_X_s0_kkk];\012        complex _680 = (float2)(_677.s0 * _679.s0 - _677.s1 * _679.s1, _677.s0 * _679.s1 + _677.s1 * _679.s0);\012        complex _681 = _675 + _680;\012        _Z_shreg_temp = _681;\012        int _682 = _X_s0_kkk & 3;\012        bool _683 = _682 == 3;\012        if (_683)\012        {\012         complex _684 = _Z_shreg_temp;\012         complex _685 = __fpga_reg(_684);\012         _Z_shreg_temp = _685;\012        } // if _683\012       } // for _X_s0_kkk\012       complex _686 = _Z_shreg_temp;\012       _Z_shreg[0][_X_s0_jjj][_X_s0_iii] = _686;\012       (void)_686;\012       #pragma unroll\012       for (int _X_s0_kkk = 0; _X_s0_kkk < 0 + 8; _X_s0_kkk++)\012       {\012        bool _687 = _X_s0_kkk == 7;\012        int _688 = _X_s0_kk_ii_jj >> 8;\012        bool _689 = _688 == 7;\012        bool _690 = _687 && _689;\012        int _691 = _A_extent_0 >> 6;\012        int _692 = _691 + -1;\012        bool _693 = _X_s0_k == _692;\012        bool _694 = _690 && _693;\012        if (_694)\012        {\012         int _695 = _X_s0_iii * 256;\012         complex _697 = _Z_shreg[0][_X_s0_jjj][_X_s0_iii];\012         _Z_pipe_shreg[_X_s0_jjj][_695] = _697;\012         (void)_697;\012        } // if _694\012       } // for _X_s0_kkk\012      } // for _X_s0_jjj\012     } // for _X_s0_iii\012     int _698 = _X_s0_kk_ii_jj & 15;\012     bool _699 = _698 == 0;\012     int _700 = _X_s0_kk_ii_jj & 255;\012     int _701 = _700 >> 4;\012     bool _702 = _701 == 0;\012     bool _703 = _699 && _702;\012     int _704 = _A_extent_0 >> 6;\012     int _705 = _704 + -1;\012     bool _706 = _X_s0_k == _705;\012     bool _707 = _703 && _706;\012     int _708 = _X_s0_kk_ii_jj >> 8;\012     bool _709 = _708 == 7;\012     bool _710 = _707 && _709;\012     int _711 = _A_extent_1 >> 6;\012     bool _712 = _X_s0_i < _711;\012     bool _713 = _710 && _712;\012     if (_713)\012     {\012      int _714 = _Z_pipe_iter_temp;\012      _Z_pipe_base_temp = _714;\012     } // if _713\012     complex8 _Out_channel_temp;\012     #pragma unroll\012     for (int _Z_pipe_b__62 = 0; _Z_pipe_b__62 < 0 + 8; _Z_pipe_b__62++)\012     {\012      complex _716 = _Z_pipe_shreg[_Z_pipe_b__62][0];\012      _Out_channel_temp.s[_Z_pipe_b__62] = _716;\012      #pragma unroll\012      for (int _Z_pipe_b__62_dummy = 0; _Z_pipe_b__62_dummy < 0 + 8; _Z_pipe_b__62_dummy++)\012      {\012       complex _717 = _Out_channel_temp.s[_Z_pipe_b__62_dummy];\012       complex _718 = __fpga_reg(__fpga_reg(_717));\012       _Out_channel_temp.s[_Z_pipe_b__62_dummy] = _718;\012      } // for _Z_pipe_b__62_dummy\012     } // for _Z_pipe_b__62\012     int _719 = _Z_pipe_iter_temp;\012     int _720 = _Z_pipe_base_temp;\012     int _721 = _720 + 1024;\012     bool _722 = _719 < _721;\012     if (_722)\012     {\012      complex8 _723 = _Out_channel_temp;\012      write_channel_intel(_Out_channel, _723);\012      (void)_723;\012     } // if _722\012     #pragma unroll\012     for (int _Z_pipe_b__63 = 0; _Z_pipe_b__63 < 0 + 8; _Z_pipe_b__63++)\012     {\012      #pragma unroll\012      for (int _Z_pipe_p__31 = 0; _Z_pipe_p__31 < 0 + 3; _Z_pipe_p__31++)\012      {\012       #pragma unroll\012       for (int _Z_pipe_l__31 = 0; _Z_pipe_l__31 < 0 + 255; _Z_pipe_l__31++)\012       {\012        int _724 = _Z_pipe_p__31 * 256;\012        int _725 = _724 + _Z_pipe_l__31;\012        int _726 = _725 + 1;\012        complex _728 = _Z_pipe_shreg[_Z_pipe_b__63][_726];\012        _Z_pipe_shreg[_Z_pipe_b__63][_725] = _728;\012        (void)_728;\012       } // for _Z_pipe_l__31\012       int _729 = _Z_pipe_p__31 * 256;\012       int _730 = _729 + 255;\012       int _731 = _729 + 256;\012       complex _733 = _Z_pipe_shreg[_Z_pipe_b__63][_731];\012       complex _734 = __fpga_reg(__fpga_reg(_733));\012       _Z_pipe_shreg[_Z_pipe_b__63][_730] = _734;\012       (void)_734;\012      } // for _Z_pipe_p__31\012     } // for _Z_pipe_b__63\012     int _735 = _Z_pipe_iter_temp;\012     int _736 = _735 + 1;\012     _Z_pipe_iter_temp = _736;\012    } // for _X_s0_kk_ii_jj\012   } // for _X_s0_k\012  } // for _X_s0_j\012 } // for _X_s0_i\012} // kernel kernel_Out_1\012// Address spaces for kernel_unloader_1\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader_1(\012 const int _A_extent_1,\012 const int _B_extent_0,\012 __address_space__unloader_mem_channel complex *restrict _unloader_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _737 = _A_extent_1 >> 6;\012 for (int _unloader_s0_i = 0; _unloader_s0_i < 0 + _737; _unloader_s0_i++)\012 {\012  int _738 = _B_extent_0 >> 7;\012  for (int _unloader_s0_j = 0; _unloader_s0_j < 0 + _738; _unloader_s0_j++)\012  {\012   for (int _unloader_s0_iii_ii_jj = 0; _unloader_s0_iii_ii_jj < 0 + 1024; _unloader_s0_iii_ii_jj++)\012   {\012    complex8 __739 = read_channel_intel(_Out_channel);\012    int _740 = _addr_temp;\012    int _741 = _740 * 8;\012    vstore16(__739.t, 0, (__address_space__unloader_mem_channel float*)(_unloader_mem_channel + _741));\012    int _742 = _addr_temp;\012    int _743 = _742 + 1;\012    _addr_temp = _743;\012   } // for _unloader_s0_iii_ii_jj\012  } // for _unloader_s0_j\012 } // for _unloader_s0_i\012} // kernel kernel_unloader_1\012#undef __address_space__unloader_mem_channel\012\012"}];
