Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 16 02:31:22 2023
| Host         : DESKTOP-P5I79LF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Level_control_sets_placed.rpt
| Design       : Top_Level
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |              40 |           15 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-----------------------------------------+----------------------+------------------+----------------+
|          Clock Signal          |              Enable Signal              |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+--------------------------------+-----------------------------------------+----------------------+------------------+----------------+
|  slowit/slowclk/MSCLK_CNT4ff_3 | slowit/slowclk/XLXI_45/XLXN_79          | slowit/slowclk/qsec3 |                1 |              3 |
|  slowit/my_clk_inst/clk_out1   |                                         |                      |                1 |              4 |
|  slowit/my_clk_inst/clk_out1   | slowit/slowclk/XLXI_37/MSCLK_CNT4ff_2_0 |                      |                1 |              4 |
|  slowit/my_clk_inst/clk_out1   | slowit/slowclk/XLXI_38/XLXN_70          |                      |                1 |              4 |
|  slowit/slowclk/MSCLK_CNT4ff_3 |                                         | slowit/slowclk/qsec3 |                1 |              4 |
|  slowit/slowclk/MSCLK_CNT4ff_3 | GameTimer/counter4Bit_0/Inc_0           |                      |                3 |              4 |
|  slowit/slowclk/MSCLK_CNT4ff_3 | GameTimer/counter4Bit_1/Inc             |                      |                2 |              4 |
|  slowit/slowclk/MSCLK_CNT4ff_3 | GameTimer/counter4Bit_2/Inc             |                      |                2 |              4 |
|  slowit/slowclk/MSCLK_CNT4ff_3 | THE_BRAIN/IncScU                        |                      |                1 |              4 |
|  slowit/slowclk/MSCLK_CNT4ff_3 | THE_BRAIN/Inc_0                         |                      |                2 |              4 |
|  slowit/slowclk/MSCLK_CNT4ff_3 | THE_BRAIN/IncScD                        |                      |                1 |              4 |
|  slowit/slowclk/MSCLK_CNT4ff_3 | THE_BRAIN/Inc                           |                      |                1 |              4 |
|  slowit/slowclk/MSCLK_CNT4ff_3 | slowit/slowclk/XLXI_40/XLXN_75          |                      |                1 |              4 |
|  slowit/slowclk/MSCLK_CNT4ff_3 | slowit/slowclk/XLXI_49/MSCLK_CNT4ff_2_0 | slowit/slowclk/qsec3 |                1 |              4 |
|  slowit/slowclk/MSCLK_CNT4ff_3 |                                         |                      |                8 |             25 |
+--------------------------------+-----------------------------------------+----------------------+------------------+----------------+


