// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "skeleton")
  (DATE "11/22/2019 04:25:56")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3628:3628:3628) (3739:3739:3739))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2442:2442:2442) (2483:2483:2483))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3719:3719:3719) (3555:3555:3555))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4238:4238:4238) (4220:4220:4220))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4747:4747:4747) (4665:4665:4665))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3149:3149:3149) (3199:3199:3199))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5532:5532:5532) (5211:5211:5211))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (6120:6120:6120) (5570:5570:5570))
        (IOPATH i o (3639:3639:3639) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_en\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3571:3571:3571) (3450:3450:3450))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_rs\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3271:3271:3271) (3162:3162:3162))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4515:4515:4515) (4326:4326:4326))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1637:1637:1637) (1521:1521:1521))
        (IOPATH i o (3713:3713:3713) (3750:3750:3750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5018:5018:5018) (4820:4820:4820))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1168:1168:1168) (1071:1071:1071))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1462:1462:1462) (1341:1341:1341))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1445:1445:1445) (1369:1369:1369))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2145:2145:2145) (2299:2299:2299))
        (IOPATH i o (2431:2431:2431) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (875:875:875) (783:783:783))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1378:1378:1378) (1280:1280:1280))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1842:1842:1842) (1769:1769:1769))
        (IOPATH i o (2538:2538:2538) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1426:1426:1426) (1336:1336:1336))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1767:1767:1767) (1664:1664:1664))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1668:1668:1668) (1528:1528:1528))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1662:1662:1662) (1771:1771:1771))
        (IOPATH i o (3684:3684:3684) (3639:3639:3639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1679:1679:1679) (1651:1651:1651))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1936:1936:1936) (1931:1931:1931))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2871:2871:2871) (2731:2731:2731))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1258:1258:1258) (1226:1226:1226))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1392:1392:1392) (1264:1264:1264))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1822:1822:1822) (1632:1632:1632))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1434:1434:1434) (1303:1303:1303))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1532:1532:1532) (1374:1374:1374))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1538:1538:1538) (1453:1453:1453))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1072:1072:1072) (964:964:964))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2412:2412:2412) (2217:2217:2217))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1767:1767:1767) (1652:1652:1652))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1973:1973:1973) (1828:1828:1828))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1243:1243:1243) (1184:1184:1184))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2382:2382:2382) (2175:2175:2175))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1472:1472:1472) (1386:1386:1386))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1723:1723:1723) (1620:1620:1620))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2183:2183:2183) (2023:2023:2023))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1506:1506:1506) (1438:1438:1438))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2308:2308:2308) (2053:2053:2053))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1319:1319:1319) (1174:1174:1174))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1126:1126:1126) (1025:1025:1025))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2231:2231:2231) (2047:2047:2047))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1092:1092:1092) (976:976:976))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1053:1053:1053) (950:950:950))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (893:893:893) (835:835:835))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2191:2191:2191) (2023:2023:2023))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (875:875:875) (818:818:818))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE AUD_XCK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1770:1770:1770) (1792:1792:1792))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE AUD_DACDAT\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1238:1238:1238) (1211:1211:1211))
        (IOPATH i o (3619:3619:3619) (3664:3664:3664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE I2C_SCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (596:596:596) (538:538:538))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE I2C_SDAT\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (648:648:648) (653:653:653))
        (IOPATH i o (2499:2499:2499) (2520:2520:2520))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (704:704:704) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CLK_DIV\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (331:331:331))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE KEY\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (714:714:714) (798:798:798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE KEY\[0\]\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_CLK_DIV\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1962:1962:1962) (1928:1928:1928))
        (PORT sclr (931:931:931) (956:956:956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CLK_DIV\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (262:262:262) (331:331:331))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_CLK_DIV\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1962:1962:1962) (1928:1928:1928))
        (PORT sclr (931:931:931) (956:956:956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CLK_DIV\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_CLK_DIV\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1962:1962:1962) (1928:1928:1928))
        (PORT sclr (931:931:931) (956:956:956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CLK_DIV\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_CLK_DIV\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1962:1962:1962) (1928:1928:1928))
        (PORT sclr (931:931:931) (956:956:956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CLK_DIV\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_CLK_DIV\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1962:1962:1962) (1928:1928:1928))
        (PORT sclr (931:931:931) (956:956:956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CLK_DIV\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_CLK_DIV\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1962:1962:1962) (1928:1928:1928))
        (PORT sclr (931:931:931) (956:956:956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (487:487:487))
        (PORT datab (452:452:452) (481:481:481))
        (PORT datac (455:455:455) (473:473:473))
        (PORT datad (447:447:447) (465:465:465))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CLK_DIV\[6\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_CLK_DIV\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1962:1962:1962) (1928:1928:1928))
        (PORT sclr (931:931:931) (956:956:956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CLK_DIV\[7\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_CLK_DIV\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1962:1962:1962) (1928:1928:1928))
        (PORT sclr (931:931:931) (956:956:956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CLK_DIV\[8\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_CLK_DIV\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1962:1962:1962) (1928:1928:1928))
        (PORT sclr (931:931:931) (956:956:956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (493:493:493) (504:504:504))
        (PORT datac (456:456:456) (474:474:474))
        (PORT datad (421:421:421) (443:443:443))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CLK_DIV\[9\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_CLK_DIV\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1962:1962:1962) (1928:1928:1928))
        (PORT sclr (931:931:931) (956:956:956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CLK_DIV\[10\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_CLK_DIV\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1962:1962:1962) (1928:1928:1928))
        (PORT sclr (931:931:931) (956:956:956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CLK_DIV\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_CLK_DIV\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1962:1962:1962) (1928:1928:1928))
        (PORT sclr (931:931:931) (956:956:956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CLK_DIV\[12\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_CLK_DIV\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1962:1962:1962) (1928:1928:1928))
        (PORT sclr (931:931:931) (956:956:956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CLK_DIV\[13\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_CLK_DIV\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1962:1962:1962) (1928:1928:1928))
        (PORT sclr (931:931:931) (956:956:956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CLK_DIV\[14\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_CLK_DIV\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1962:1962:1962) (1928:1928:1928))
        (PORT sclr (931:931:931) (956:956:956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CLK_DIV\[15\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_CLK_DIV\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1962:1962:1962) (1928:1928:1928))
        (PORT sclr (931:931:931) (956:956:956))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (654:654:654))
        (PORT datab (451:451:451) (481:481:481))
        (PORT datac (455:455:455) (475:475:475))
        (PORT datad (446:446:446) (465:465:465))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (418:418:418) (450:450:450))
        (PORT datad (447:447:447) (466:466:466))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (447:447:447) (467:467:467))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CTRL_CLK\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (929:929:929) (873:873:873))
        (PORT datad (2153:2153:2153) (1971:1971:1971))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_CTRL_CLK\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1845:1845:1845) (1770:1770:1770))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_CTRL_CLK)
    (DELAY
      (ABSOLUTE
        (PORT clk (1924:1924:1924) (1937:1937:1937))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1958:1958:1958) (1925:1925:1925))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE avc\|mI2C_CTRL_CLK\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1337:1337:1337) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SD_COUNTER\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (400:400:400))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|ACK1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1066:1066:1066) (1043:1043:1043))
        (PORT datab (1073:1073:1073) (1037:1037:1037))
        (PORT datac (994:994:994) (969:969:969))
        (PORT datad (1346:1346:1346) (1299:1299:1299))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE I2C_SDAT\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (632:632:632) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (3029:3029:3029) (3201:3201:3201))
        (PORT datac (959:959:959) (938:938:938))
        (PORT datad (1015:1015:1015) (999:999:999))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|ACK1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (982:982:982) (959:959:959))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|ACK1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1950:1950:1950) (1917:1917:1917))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|ACK3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1044:1044:1044))
        (PORT datab (1070:1070:1070) (1033:1033:1033))
        (PORT datac (956:956:956) (936:936:936))
        (PORT datad (1344:1344:1344) (1296:1296:1296))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|ACK3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1010:1010:1010) (997:997:997))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (994:994:994) (968:968:968))
        (PORT datad (1014:1014:1014) (997:997:997))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|ACK3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (3029:3029:3029) (3201:3201:3201))
        (PORT datad (982:982:982) (959:959:959))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|ACK3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1950:1950:1950) (1917:1917:1917))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|ACK2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1001:1001:1001))
        (PORT datab (1071:1071:1071) (1035:1035:1035))
        (PORT datad (1345:1345:1345) (1297:1297:1297))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|ACK2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (999:999:999))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (957:957:957) (936:936:936))
        (PORT datad (1015:1015:1015) (998:998:998))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|ACK2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (999:999:999))
        (PORT datab (3027:3027:3027) (3199:3199:3199))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|ACK2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1950:1950:1950) (1917:1917:1917))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mSetup_ST\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (354:354:354))
        (PORT datac (233:233:233) (305:305:305))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|END\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (788:788:788))
        (PORT datac (726:726:726) (737:737:737))
        (PORT datad (750:750:750) (755:755:755))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (776:776:776))
        (PORT datac (711:711:711) (714:714:714))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|END\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (732:732:732) (748:748:748))
        (PORT datad (197:197:197) (220:220:220))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|END)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1958:1958:1958) (1925:1925:1925))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (398:398:398))
        (PORT datab (279:279:279) (355:355:355))
        (PORT datac (254:254:254) (326:326:326))
        (PORT datad (770:770:770) (781:781:781))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_INDEX\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2195:2195:2195) (2109:2109:2109))
        (PORT datab (1035:1035:1035) (1016:1016:1016))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_INDEX\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (410:410:410))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LessThan1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (340:340:340) (433:433:433))
        (PORT datab (322:322:322) (398:398:398))
        (PORT datac (683:683:683) (691:691:691))
        (PORT datad (306:306:306) (383:383:383))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_INDEX\[5\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (400:400:400) (390:390:390))
        (PORT datac (308:308:308) (398:398:398))
        (PORT datad (431:431:431) (459:459:459))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|LUT_INDEX\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1711:1711:1711))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1918:1918:1918))
        (PORT ena (1025:1025:1025) (977:977:977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_INDEX\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (489:489:489) (532:532:532))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|LUT_INDEX\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1711:1711:1711))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1918:1918:1918))
        (PORT ena (1025:1025:1025) (977:977:977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_INDEX\[4\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (335:335:335) (427:427:427))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|LUT_INDEX\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1711:1711:1711))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1918:1918:1918))
        (PORT ena (1025:1025:1025) (977:977:977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_INDEX\[5\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (340:340:340) (429:429:429))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|LUT_INDEX\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1748:1748:1748) (1711:1711:1711))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1951:1951:1951) (1918:1918:1918))
        (PORT ena (1025:1025:1025) (977:977:977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_INDEX\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (499:499:499))
        (PORT datab (340:340:340) (429:429:429))
        (PORT datac (1176:1176:1176) (1103:1103:1103))
        (PORT datad (996:996:996) (980:980:980))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|LUT_INDEX\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1899:1899:1899))
        (PORT asdata (2167:2167:2167) (2041:2041:2041))
        (PORT clrn (1954:1954:1954) (1920:1920:1920))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|LUT_INDEX\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1897:1897:1897))
        (PORT asdata (2231:2231:2231) (2123:2123:2123))
        (PORT clrn (1951:1951:1951) (1918:1918:1918))
        (PORT ena (2489:2489:2489) (2325:2325:2325))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (535:535:535))
        (PORT datad (303:303:303) (380:380:380))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1355:1355:1355))
        (PORT datab (340:340:340) (429:429:429))
        (PORT datac (355:355:355) (338:338:338))
        (PORT datad (307:307:307) (389:389:389))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mSetup_ST\.0000)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1950:1950:1950) (1917:1917:1917))
        (PORT ena (2407:2407:2407) (2269:2269:2269))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (PORT datad (769:769:769) (780:780:780))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mSetup_ST\.0001)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1950:1950:1950) (1917:1917:1917))
        (PORT ena (2407:2407:2407) (2269:2269:2269))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mSetup_ST\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (242:242:242) (268:268:268))
        (PORT datac (246:246:246) (326:326:326))
        (PORT datad (769:769:769) (780:780:780))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mSetup_ST\.0010)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1950:1950:1950) (1917:1917:1917))
        (PORT ena (2407:2407:2407) (2269:2269:2269))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (676:676:676))
        (PORT datab (281:281:281) (358:358:358))
        (PORT datad (768:768:768) (778:778:778))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_GO)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1896:1896:1896))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1950:1950:1950) (1917:1917:1917))
        (PORT ena (2407:2407:2407) (2269:2269:2269))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SD_COUNTER\[3\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (932:932:932))
        (PORT datab (327:327:327) (410:410:410))
        (PORT datac (300:300:300) (386:386:386))
        (PORT datad (276:276:276) (350:350:350))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SD_COUNTER\[3\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (403:403:403))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (276:276:276) (360:360:360))
        (PORT datad (269:269:269) (339:339:339))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD_COUNTER\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1960:1960:1960) (1926:1926:1926))
        (PORT sload (1545:1545:1545) (1621:1621:1621))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SD_COUNTER\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (334:334:334) (417:417:417))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD_COUNTER\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1960:1960:1960) (1926:1926:1926))
        (PORT sload (1545:1545:1545) (1621:1621:1621))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SD_COUNTER\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (385:385:385))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD_COUNTER\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1960:1960:1960) (1926:1926:1926))
        (PORT sload (1545:1545:1545) (1621:1621:1621))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SD_COUNTER\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (408:408:408))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD_COUNTER\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1960:1960:1960) (1926:1926:1926))
        (PORT sload (1545:1545:1545) (1621:1621:1621))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SD_COUNTER\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (375:375:375))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD_COUNTER\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1960:1960:1960) (1926:1926:1926))
        (PORT sload (1545:1545:1545) (1621:1621:1621))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SD_COUNTER\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (395:395:395))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD_COUNTER\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1960:1960:1960) (1926:1926:1926))
        (PORT sload (1545:1545:1545) (1621:1621:1621))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (400:400:400))
        (PORT datab (328:328:328) (411:411:411))
        (PORT datac (301:301:301) (386:386:386))
        (PORT datad (277:277:277) (350:350:350))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (430:430:430))
        (PORT datab (334:334:334) (416:416:416))
        (PORT datac (287:287:287) (366:366:366))
        (PORT datad (912:912:912) (872:872:872))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (599:599:599))
        (PORT datab (339:339:339) (427:427:427))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_DATA\[18\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datab (1518:1518:1518) (1419:1419:1419))
        (IOPATH datab combout (381:381:381) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_DATA\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3307:3307:3307) (3363:3363:3363))
        (PORT datab (674:674:674) (648:648:648))
        (PORT datac (735:735:735) (744:744:744))
        (PORT datad (1169:1169:1169) (1086:1086:1086))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2042:2042:2042) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SD\[22\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (788:788:788))
        (PORT datab (789:789:789) (786:786:786))
        (PORT datac (731:731:731) (742:742:742))
        (PORT datad (750:750:750) (754:754:754))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SD\[22\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2721:2721:2721) (2737:2737:2737))
        (PORT datab (731:731:731) (746:746:746))
        (PORT datac (729:729:729) (740:740:740))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1904:1904:1904))
        (PORT asdata (1274:1274:1274) (1241:1241:1241))
        (PORT ena (1075:1075:1075) (1035:1035:1035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1037:1037:1037))
        (PORT datab (2124:2124:2124) (1998:1998:1998))
        (PORT datac (720:720:720) (745:745:745))
        (PORT datad (720:720:720) (726:726:726))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux14\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1595:1595:1595) (1555:1555:1555))
        (PORT datab (1252:1252:1252) (1173:1173:1173))
        (PORT datac (632:632:632) (573:573:573))
        (PORT datad (1466:1466:1466) (1368:1368:1368))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (1036:1036:1036))
        (PORT datab (2627:2627:2627) (2484:2484:2484))
        (PORT datac (719:719:719) (744:744:744))
        (PORT datad (722:722:722) (728:728:728))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux14\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1038:1038:1038))
        (PORT datab (753:753:753) (776:776:776))
        (PORT datac (2595:2595:2595) (2455:2455:2455))
        (PORT datad (719:719:719) (724:724:724))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux14\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2141:2141:2141) (2037:2037:2037))
        (PORT datab (603:603:603) (549:549:549))
        (PORT datac (1443:1443:1443) (1347:1347:1347))
        (PORT datad (1317:1317:1317) (1175:1175:1175))
        (IOPATH dataa combout (367:367:367) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (339:339:339) (432:432:432))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (288:288:288) (367:367:367))
        (PORT datad (305:305:305) (382:382:382))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (307:307:307) (398:398:398))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE avc\|Mux1\~1clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1343:1343:1343) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_DATA\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (264:264:264))
        (PORT datac (869:869:869) (788:788:788))
        (PORT datad (1704:1704:1704) (1679:1679:1679))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_DATA\[13\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (220:220:220))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2091:2091:2091) (1943:1943:1943))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1904:1904:1904))
        (PORT asdata (1640:1640:1640) (1586:1586:1586))
        (PORT ena (1075:1075:1075) (1035:1035:1035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (776:776:776))
        (PORT datab (1084:1084:1084) (1052:1052:1052))
        (PORT datac (2112:2112:2112) (2033:2033:2033))
        (PORT datad (285:285:285) (360:360:360))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (775:775:775))
        (PORT datab (1083:1083:1083) (1052:1052:1052))
        (PORT datac (2112:2112:2112) (2032:2032:2032))
        (PORT datad (287:287:287) (363:363:363))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1216:1216:1216))
        (PORT datab (1613:1613:1613) (1573:1573:1573))
        (PORT datac (1920:1920:1920) (1857:1857:1857))
        (PORT datad (1357:1357:1357) (1215:1215:1215))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_DATA\[15\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1103:1103:1103) (1014:1014:1014))
        (PORT datac (378:378:378) (363:363:363))
        (PORT datad (1713:1713:1713) (1691:1691:1691))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_DATA\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (213:213:213) (232:232:232))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2064:2064:2064) (1919:1919:1919))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SD\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (950:950:950) (912:912:912))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1075:1075:1075) (1035:1035:1035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_DATA\[22\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (845:845:845) (771:771:771))
        (IOPATH datab combout (391:391:391) (399:399:399))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1897:1897:1897))
        (PORT asdata (1001:1001:1001) (951:951:951))
        (PORT ena (2042:2042:2042) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1904:1904:1904))
        (PORT asdata (1306:1306:1306) (1275:1275:1275))
        (PORT ena (1075:1075:1075) (1035:1035:1035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (571:571:571) (606:606:606))
        (PORT datad (751:751:751) (759:759:759))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (479:479:479))
        (PORT datab (513:513:513) (524:524:524))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux15\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (782:782:782) (801:801:801))
        (PORT datab (2497:2497:2497) (2368:2368:2368))
        (PORT datac (1214:1214:1214) (1143:1143:1143))
        (PORT datad (725:725:725) (731:731:731))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (806:806:806))
        (PORT datab (934:934:934) (916:916:916))
        (PORT datac (2223:2223:2223) (2129:2129:2129))
        (PORT datad (717:717:717) (722:722:722))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1034:1034:1034))
        (PORT datab (587:587:587) (547:547:547))
        (PORT datac (1182:1182:1182) (1124:1124:1124))
        (PORT datad (1466:1466:1466) (1368:1368:1368))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux15\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1065:1065:1065))
        (PORT datab (2156:2156:2156) (2074:2074:2074))
        (PORT datac (1878:1878:1878) (1833:1833:1833))
        (PORT datad (882:882:882) (811:811:811))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_DATA\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (841:841:841) (753:753:753))
        (PORT datab (229:229:229) (258:258:258))
        (PORT datad (1701:1701:1701) (1677:1677:1677))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_DATA\[14\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2091:2091:2091) (1943:1943:1943))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1904:1904:1904))
        (PORT asdata (1599:1599:1599) (1554:1554:1554))
        (PORT ena (1075:1075:1075) (1035:1035:1035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (479:479:479))
        (PORT datad (523:523:523) (569:569:569))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (825:825:825) (858:858:858))
        (PORT datab (1009:1009:1009) (997:997:997))
        (PORT datac (2113:2113:2113) (2029:2029:2029))
        (PORT datad (712:712:712) (713:713:713))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1341:1341:1341))
        (PORT datab (1012:1012:1012) (1000:1000:1000))
        (PORT datad (788:788:788) (809:809:809))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (777:777:777))
        (PORT datab (1193:1193:1193) (1126:1126:1126))
        (PORT datac (805:805:805) (726:726:726))
        (PORT datad (1387:1387:1387) (1240:1240:1240))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (857:857:857))
        (PORT datab (1009:1009:1009) (998:998:998))
        (PORT datac (2629:2629:2629) (2472:2472:2472))
        (PORT datad (713:713:713) (714:714:714))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (854:854:854))
        (PORT datab (1010:1010:1010) (999:999:999))
        (PORT datac (660:660:660) (661:661:661))
        (PORT datad (2193:2193:2193) (2104:2104:2104))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2133:2133:2133) (2034:2034:2034))
        (PORT datab (671:671:671) (615:615:615))
        (PORT datac (1462:1462:1462) (1354:1354:1354))
        (PORT datad (1398:1398:1398) (1285:1285:1285))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_DATA\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (762:762:762))
        (PORT datac (193:193:193) (223:223:223))
        (PORT datad (1703:1703:1703) (1678:1678:1678))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1899:1899:1899))
        (PORT asdata (565:565:565) (593:593:593))
        (PORT ena (2143:2143:2143) (1998:1998:1998))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1904:1904:1904))
        (PORT asdata (1620:1620:1620) (1565:1565:1565))
        (PORT ena (1075:1075:1075) (1035:1035:1035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (806:806:806))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (523:523:523) (569:569:569))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (571:571:571) (606:606:606))
        (PORT datad (750:750:750) (757:757:757))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (802:802:802))
        (PORT datab (461:461:461) (497:497:497))
        (PORT datad (525:525:525) (572:572:572))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (797:797:797))
        (PORT datab (466:466:466) (501:501:501))
        (PORT datac (359:359:359) (343:343:343))
        (PORT datad (350:350:350) (335:335:335))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (467:467:467) (502:502:502))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux7\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (739:739:739))
        (PORT datab (1559:1559:1559) (1484:1484:1484))
        (PORT datac (1006:1006:1006) (989:989:989))
        (PORT datad (286:286:286) (361:361:361))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux7\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1081:1081:1081) (1049:1049:1049))
        (PORT datac (600:600:600) (554:554:554))
        (PORT datad (2708:2708:2708) (2576:2576:2576))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux7\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1509:1509:1509) (1415:1415:1415))
        (PORT datab (1327:1327:1327) (1289:1289:1289))
        (PORT datad (1581:1581:1581) (1536:1536:1536))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux7\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1413:1413:1413))
        (PORT datab (1323:1323:1323) (1284:1284:1284))
        (PORT datac (1482:1482:1482) (1402:1402:1402))
        (PORT datad (290:290:290) (366:366:366))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux7\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (801:801:801))
        (PORT datab (378:378:378) (367:367:367))
        (PORT datac (3970:3970:3970) (3739:3739:3739))
        (PORT datad (627:627:627) (583:583:583))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_DATA\[6\])
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1170:1170:1170) (1090:1090:1090))
        (PORT datad (1713:1713:1713) (1690:1690:1690))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2064:2064:2064) (1919:1919:1919))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SD\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1244:1244:1244) (1187:1187:1187))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1075:1075:1075) (1035:1035:1035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux8\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1031:1031:1031))
        (PORT datab (2293:2293:2293) (2221:2221:2221))
        (PORT datac (1032:1032:1032) (1033:1033:1033))
        (PORT datad (503:503:503) (548:548:548))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux8\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1029:1029:1029) (1030:1030:1030))
        (PORT datab (1065:1065:1065) (1063:1063:1063))
        (PORT datac (2070:2070:2070) (1946:1946:1946))
        (PORT datad (504:504:504) (549:549:549))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1028:1028:1028) (1030:1030:1030))
        (PORT datab (2083:2083:2083) (2024:2024:2024))
        (PORT datac (1031:1031:1031) (1032:1032:1032))
        (PORT datad (504:504:504) (549:549:549))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1176:1176:1176))
        (PORT datab (1117:1117:1117) (1093:1093:1093))
        (PORT datac (809:809:809) (732:732:732))
        (PORT datad (945:945:945) (901:901:901))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux8\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1983:1983:1983) (1902:1902:1902))
        (PORT datab (2033:2033:2033) (1997:1997:1997))
        (PORT datac (1482:1482:1482) (1372:1372:1372))
        (PORT datad (916:916:916) (868:868:868))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_DATA\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (912:912:912) (825:825:825))
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (1705:1705:1705) (1681:1681:1681))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_DATA\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (194:194:194) (225:225:225))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2056:2056:2056) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1904:1904:1904))
        (PORT asdata (1052:1052:1052) (1054:1054:1054))
        (PORT ena (1075:1075:1075) (1035:1035:1035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (796:796:796))
        (PORT datab (262:262:262) (332:332:332))
        (PORT datad (525:525:525) (572:572:572))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (399:399:399))
        (PORT datab (327:327:327) (409:409:409))
        (PORT datac (350:350:350) (332:332:332))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1031:1031:1031) (1033:1033:1033))
        (PORT datab (2272:2272:2272) (2197:2197:2197))
        (PORT datac (1318:1318:1318) (1299:1299:1299))
        (PORT datad (502:502:502) (546:546:546))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1217:1217:1217) (1175:1175:1175))
        (PORT datab (1034:1034:1034) (1002:1002:1002))
        (PORT datac (2235:2235:2235) (2163:2163:2163))
        (PORT datad (509:509:509) (554:554:554))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1176:1176:1176))
        (PORT datab (1031:1031:1031) (998:998:998))
        (PORT datac (2238:2238:2238) (2166:2166:2166))
        (PORT datad (502:502:502) (547:547:547))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (605:605:605))
        (PORT datab (1117:1117:1117) (1093:1093:1093))
        (PORT datac (863:863:863) (782:782:782))
        (PORT datad (1390:1390:1390) (1375:1375:1375))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1176:1176:1176))
        (PORT datac (1620:1620:1620) (1576:1576:1576))
        (PORT datad (503:503:503) (548:548:548))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2245:2245:2245) (2146:2146:2146))
        (PORT datab (1229:1229:1229) (1135:1135:1135))
        (PORT datac (856:856:856) (773:773:773))
        (PORT datad (582:582:582) (528:528:528))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_DATA\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (263:263:263))
        (PORT datac (897:897:897) (852:852:852))
        (PORT datad (1705:1705:1705) (1681:1681:1681))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_DATA\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2056:2056:2056) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1904:1904:1904))
        (PORT asdata (1333:1333:1333) (1326:1326:1326))
        (PORT ena (1075:1075:1075) (1035:1035:1035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1678:1678:1678) (1639:1639:1639))
        (PORT datab (1591:1591:1591) (1482:1482:1482))
        (PORT datac (1578:1578:1578) (1535:1535:1535))
        (PORT datad (743:743:743) (767:767:767))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1359:1359:1359))
        (PORT datab (1642:1642:1642) (1610:1610:1610))
        (PORT datac (1576:1576:1576) (1532:1532:1532))
        (PORT datad (738:738:738) (761:761:761))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux12\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1078:1078:1078) (1085:1085:1085))
        (PORT datac (1007:1007:1007) (998:998:998))
        (PORT datad (1008:1008:1008) (983:983:983))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1083:1083:1083))
        (PORT datab (1055:1055:1055) (1021:1021:1021))
        (PORT datac (1006:1006:1006) (997:997:997))
        (PORT datad (741:741:741) (764:764:764))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux12\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1107:1107:1107) (1090:1090:1090))
        (PORT datab (3000:3000:3000) (2887:2887:2887))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux12\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (957:957:957) (897:897:897))
        (PORT datad (2451:2451:2451) (2326:2326:2326))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_DATA\[1\])
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (255:255:255))
        (PORT datac (916:916:916) (856:856:856))
        (PORT datad (1710:1710:1710) (1686:1686:1686))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_DATA\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1906:1906:1906))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2202:2202:2202) (2064:2064:2064))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1904:1904:1904))
        (PORT asdata (1304:1304:1304) (1266:1266:1266))
        (PORT ena (1075:1075:1075) (1035:1035:1035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (1859:1859:1859))
        (PORT datab (995:995:995) (974:974:974))
        (PORT datac (982:982:982) (951:951:951))
        (PORT datad (1013:1013:1013) (994:994:994))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (964:964:964) (949:949:949))
        (PORT datac (962:962:962) (945:945:945))
        (PORT datad (1014:1014:1014) (996:996:996))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (939:939:939))
        (PORT datab (1587:1587:1587) (1516:1516:1516))
        (PORT datac (963:963:963) (945:945:945))
        (PORT datad (933:933:933) (913:913:913))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (920:920:920))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1089:1089:1089) (995:995:995))
        (PORT datad (717:717:717) (721:721:721))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (978:978:978) (940:940:940))
        (PORT datab (997:997:997) (977:977:977))
        (PORT datac (2179:2179:2179) (2108:2108:2108))
        (PORT datad (933:933:933) (913:913:913))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1289:1289:1289))
        (PORT datab (812:812:812) (728:728:728))
        (PORT datac (1814:1814:1814) (1697:1697:1697))
        (PORT datad (2208:2208:2208) (2122:2122:2122))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_DATA\[9\])
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (1114:1114:1114) (1004:1004:1004))
        (PORT datad (1704:1704:1704) (1680:1680:1680))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_DATA\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2087:2087:2087) (1943:1943:1943))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1904:1904:1904))
        (PORT asdata (1903:1903:1903) (1837:1837:1837))
        (PORT ena (1075:1075:1075) (1035:1035:1035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux11\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (852:852:852))
        (PORT datab (1039:1039:1039) (1013:1013:1013))
        (PORT datac (2419:2419:2419) (2317:2317:2317))
        (PORT datad (796:796:796) (828:828:828))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux11\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (846:846:846))
        (PORT datab (1041:1041:1041) (1014:1014:1014))
        (PORT datac (2417:2417:2417) (2315:2315:2315))
        (PORT datad (794:794:794) (825:825:825))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux11\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (579:579:579))
        (PORT datab (1393:1393:1393) (1356:1356:1356))
        (PORT datac (627:627:627) (584:584:584))
        (PORT datad (1390:1390:1390) (1376:1376:1376))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (983:983:983))
        (PORT datab (747:747:747) (756:756:756))
        (PORT datac (2832:2832:2832) (2658:2658:2658))
        (PORT datad (797:797:797) (828:828:828))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (833:833:833) (846:846:846))
        (PORT datab (2450:2450:2450) (2346:2346:2346))
        (PORT datac (976:976:976) (946:946:946))
        (PORT datad (794:794:794) (825:825:825))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux11\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (552:552:552))
        (PORT datab (2268:2268:2268) (2173:2173:2173))
        (PORT datac (1412:1412:1412) (1298:1298:1298))
        (PORT datad (1211:1211:1211) (1149:1149:1149))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_DATA\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (819:819:819) (745:745:745))
        (PORT datad (1705:1705:1705) (1679:1679:1679))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_DATA\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2134:2134:2134) (1988:1988:1988))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SD\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (696:696:696) (702:702:702))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1075:1075:1075) (1035:1035:1035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (795:795:795))
        (PORT datab (574:574:574) (611:611:611))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (797:797:797))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1412:1412:1412))
        (PORT datab (1321:1321:1321) (1282:1282:1282))
        (PORT datac (1482:1482:1482) (1402:1402:1402))
        (PORT datad (292:292:292) (367:367:367))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux6\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (773:773:773) (773:773:773))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (2984:2984:2984) (2817:2817:2817))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1414:1414:1414))
        (PORT datab (1324:1324:1324) (1285:1285:1285))
        (PORT datac (1482:1482:1482) (1402:1402:1402))
        (PORT datad (289:289:289) (365:365:365))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2216:2216:2216) (2108:2108:2108))
        (PORT datab (381:381:381) (374:374:374))
        (PORT datac (1179:1179:1179) (1078:1078:1078))
        (PORT datad (586:586:586) (530:530:530))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_DATA\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (799:799:799))
        (PORT datab (228:228:228) (257:257:257))
        (PORT datad (1710:1710:1710) (1687:1687:1687))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_DATA\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2064:2064:2064) (1919:1919:1919))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SD\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1438:1438:1438) (1354:1354:1354))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1075:1075:1075) (1035:1035:1035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux13\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1037:1037:1037))
        (PORT datab (1023:1023:1023) (985:985:985))
        (PORT datac (2611:2611:2611) (2473:2473:2473))
        (PORT datad (713:713:713) (718:718:718))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux13\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1038:1038:1038))
        (PORT datab (963:963:963) (948:948:948))
        (PORT datac (2180:2180:2180) (2108:2108:2108))
        (PORT datad (713:713:713) (717:717:717))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (979:979:979) (940:940:940))
        (PORT datab (2213:2213:2213) (2139:2139:2139))
        (PORT datac (986:986:986) (955:955:955))
        (PORT datad (712:712:712) (717:717:717))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux13\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (587:587:587) (540:540:540))
        (PORT datab (636:636:636) (576:576:576))
        (PORT datac (961:961:961) (944:944:944))
        (PORT datad (1435:1435:1435) (1339:1339:1339))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux13\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1897:1897:1897) (1851:1851:1851))
        (PORT datab (2117:2117:2117) (2020:2020:2020))
        (PORT datac (1450:1450:1450) (1341:1341:1341))
        (PORT datad (852:852:852) (783:783:783))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_DATA\[0\])
    (DELAY
      (ABSOLUTE
        (PORT datab (837:837:837) (748:748:748))
        (PORT datac (195:195:195) (226:226:226))
        (PORT datad (1703:1703:1703) (1679:1679:1679))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_DATA\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (192:192:192) (223:223:223))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2087:2087:2087) (1943:1943:1943))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1904:1904:1904))
        (PORT asdata (1574:1574:1574) (1527:1527:1527))
        (PORT ena (1075:1075:1075) (1035:1035:1035))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (574:574:574) (610:610:610))
        (PORT datad (738:738:738) (749:749:749))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (851:851:851))
        (PORT datab (1040:1040:1040) (1013:1013:1013))
        (PORT datac (2214:2214:2214) (2127:2127:2127))
        (PORT datad (795:795:795) (827:827:827))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (855:855:855))
        (PORT datab (1039:1039:1039) (1013:1013:1013))
        (PORT datac (2420:2420:2420) (2318:2318:2318))
        (PORT datad (797:797:797) (829:829:829))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (615:615:615))
        (PORT datab (1427:1427:1427) (1406:1406:1406))
        (PORT datac (628:628:628) (584:584:584))
        (PORT datad (1346:1346:1346) (1317:1317:1317))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (835:835:835) (849:849:849))
        (PORT datab (1040:1040:1040) (1014:1014:1014))
        (PORT datac (2683:2683:2683) (2530:2530:2530))
        (PORT datad (795:795:795) (826:826:826))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2235:2235:2235) (2137:2137:2137))
        (PORT datab (654:654:654) (608:608:608))
        (PORT datac (1203:1203:1203) (1135:1135:1135))
        (PORT datad (1213:1213:1213) (1152:1152:1152))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_DATA\[10\])
    (DELAY
      (ABSOLUTE
        (PORT datab (618:618:618) (570:570:570))
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (1704:1704:1704) (1679:1679:1679))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_DATA\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (193:193:193) (224:224:224))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2134:2134:2134) (1988:1988:1988))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SD\[10\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (429:429:429) (449:449:449))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1317:1317:1317) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux10\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1089:1089:1089))
        (PORT datab (2546:2546:2546) (2447:2447:2447))
        (PORT datac (1006:1006:1006) (997:997:997))
        (PORT datad (739:739:739) (763:763:763))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1106:1106:1106) (1090:1090:1090))
        (PORT datab (2544:2544:2544) (2445:2445:2445))
        (PORT datac (1004:1004:1004) (994:994:994))
        (PORT datad (745:745:745) (768:768:768))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1084:1084:1084))
        (PORT datab (382:382:382) (377:377:377))
        (PORT datac (593:593:593) (564:564:564))
        (PORT datad (1339:1339:1339) (1311:1311:1311))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux10\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (561:561:561))
        (PORT datab (1164:1164:1164) (1050:1050:1050))
        (PORT datac (2175:2175:2175) (2124:2124:2124))
        (PORT datad (1501:1501:1501) (1405:1405:1405))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_DATA\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (263:263:263))
        (PORT datac (872:872:872) (794:794:794))
        (PORT datad (1711:1711:1711) (1687:1687:1687))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_DATA\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (222:222:222))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1906:1906:1906))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2202:2202:2202) (2064:2064:2064))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1897:1897:1897))
        (PORT asdata (1058:1058:1058) (1056:1056:1056))
        (PORT ena (1317:1317:1317) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (852:852:852))
        (PORT datab (1011:1011:1011) (1000:1000:1000))
        (PORT datac (2108:2108:2108) (2025:2025:2025))
        (PORT datad (716:716:716) (716:716:716))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux9\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (823:823:823) (855:855:855))
        (PORT datab (1010:1010:1010) (998:998:998))
        (PORT datac (1963:1963:1963) (1899:1899:1899))
        (PORT datad (714:714:714) (715:715:715))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux9\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (777:777:777))
        (PORT datab (1191:1191:1191) (1124:1124:1124))
        (PORT datac (841:841:841) (756:756:756))
        (PORT datad (826:826:826) (734:734:734))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (851:851:851))
        (PORT datab (1012:1012:1012) (1001:1001:1001))
        (PORT datac (2625:2625:2625) (2467:2467:2467))
        (PORT datad (717:717:717) (717:717:717))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux9\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (616:616:616))
        (PORT datab (2235:2235:2235) (2143:2143:2143))
        (PORT datac (1513:1513:1513) (1425:1425:1425))
        (PORT datad (1398:1398:1398) (1286:1286:1286))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_DATA\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (847:847:847) (762:762:762))
        (PORT datac (193:193:193) (223:223:223))
        (PORT datad (1705:1705:1705) (1681:1681:1681))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_DATA\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (195:195:195) (225:225:225))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2143:2143:2143) (1998:1998:1998))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SD\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1185:1185:1185) (1121:1121:1121))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1317:1317:1317) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (794:794:794))
        (PORT datab (471:471:471) (507:507:507))
        (PORT datac (769:769:769) (789:789:789))
        (PORT datad (2414:2414:2414) (2292:2292:2292))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (560:560:560))
        (PORT datac (1240:1240:1240) (1211:1211:1211))
        (PORT datad (1305:1305:1305) (1282:1282:1282))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (608:608:608) (559:559:559))
        (PORT datab (1411:1411:1411) (1411:1411:1411))
        (PORT datac (1372:1372:1372) (1346:1346:1346))
        (PORT datad (1309:1309:1309) (1286:1286:1286))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (797:797:797))
        (PORT datab (1410:1410:1410) (1410:1410:1410))
        (PORT datac (770:770:770) (791:791:791))
        (PORT datad (2742:2742:2742) (2595:2595:2595))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|Mux2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (561:561:561))
        (PORT datab (627:627:627) (565:565:565))
        (PORT datac (1381:1381:1381) (1255:1255:1255))
        (PORT datad (2442:2442:2442) (2329:2329:2329))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|LUT_DATA\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (263:263:263))
        (PORT datab (641:641:641) (605:605:605))
        (PORT datad (1697:1697:1697) (1670:1670:1670))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|mI2C_DATA\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|mI2C_DATA\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (2042:2042:2042) (1891:1891:1891))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SD\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1897:1897:1897))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT ena (1317:1317:1317) (1260:1260:1260))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (979:979:979))
        (PORT datab (424:424:424) (456:456:456))
        (PORT datad (962:962:962) (937:937:937))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (983:983:983))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (398:398:398))
        (PORT datab (305:305:305) (384:384:384))
        (PORT datac (300:300:300) (385:385:385))
        (PORT datad (652:652:652) (616:616:616))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (335:335:335) (418:418:418))
        (PORT datac (381:381:381) (364:364:364))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (372:372:372))
        (PORT datab (300:300:300) (377:377:377))
        (PORT datac (277:277:277) (361:361:361))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|Mux0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (395:395:395))
        (PORT datab (223:223:223) (250:250:250))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SDO)
    (DELAY
      (ABSOLUTE
        (PORT clk (1896:1896:1896) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1960:1960:1960) (1926:1926:1926))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE resetn\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (395:395:395))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (670:670:670))
        (PORT datab (449:449:449) (483:483:483))
        (PORT datac (638:638:638) (633:633:633))
        (PORT datad (681:681:681) (674:674:674))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (398:398:398))
        (PORT datad (220:220:220) (251:251:251))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (255:255:255))
        (PORT datab (479:479:479) (464:464:464))
        (PORT datad (429:429:429) (417:417:417))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4489:4489:4489) (4356:4356:4356))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (378:378:378))
        (PORT datab (486:486:486) (472:472:472))
        (PORT datad (431:431:431) (420:420:420))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4489:4489:4489) (4356:4356:4356))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (306:306:306) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (373:373:373))
        (PORT datab (487:487:487) (473:473:473))
        (PORT datad (432:432:432) (420:420:420))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4489:4489:4489) (4356:4356:4356))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (374:374:374))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (376:376:376))
        (PORT datab (487:487:487) (474:474:474))
        (PORT datad (432:432:432) (421:421:421))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4489:4489:4489) (4356:4356:4356))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (509:509:509))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (553:553:553))
        (PORT datab (250:250:250) (287:287:287))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4453:4453:4453) (4325:4325:4325))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[17\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (390:390:390))
        (PORT datab (315:315:315) (401:401:401))
        (PORT datac (259:259:259) (343:343:343))
        (PORT datad (214:214:214) (244:244:244))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4832:4832:4832) (4699:4699:4699))
        (PORT sclr (1435:1435:1435) (1411:1411:1411))
        (PORT ena (1735:1735:1735) (1617:1617:1617))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4832:4832:4832) (4699:4699:4699))
        (PORT sclr (1435:1435:1435) (1411:1411:1411))
        (PORT ena (1735:1735:1735) (1617:1617:1617))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[2\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4832:4832:4832) (4699:4699:4699))
        (PORT sclr (1435:1435:1435) (1411:1411:1411))
        (PORT ena (1735:1735:1735) (1617:1617:1617))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[3\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4832:4832:4832) (4699:4699:4699))
        (PORT sclr (1435:1435:1435) (1411:1411:1411))
        (PORT ena (1735:1735:1735) (1617:1617:1617))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (347:347:347))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4832:4832:4832) (4699:4699:4699))
        (PORT sclr (1435:1435:1435) (1411:1411:1411))
        (PORT ena (1735:1735:1735) (1617:1617:1617))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (340:340:340))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4832:4832:4832) (4699:4699:4699))
        (PORT sclr (1435:1435:1435) (1411:1411:1411))
        (PORT ena (1735:1735:1735) (1617:1617:1617))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (346:346:346))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4832:4832:4832) (4699:4699:4699))
        (PORT sclr (1435:1435:1435) (1411:1411:1411))
        (PORT ena (1735:1735:1735) (1617:1617:1617))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4832:4832:4832) (4699:4699:4699))
        (PORT sclr (1435:1435:1435) (1411:1411:1411))
        (PORT ena (1735:1735:1735) (1617:1617:1617))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4832:4832:4832) (4699:4699:4699))
        (PORT sclr (1435:1435:1435) (1411:1411:1411))
        (PORT ena (1735:1735:1735) (1617:1617:1617))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (238:238:238) (314:314:314))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (271:271:271) (345:345:345))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4860:4860:4860) (4714:4714:4714))
        (PORT sclr (756:756:756) (821:821:821))
        (PORT ena (1759:1759:1759) (1637:1637:1637))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4860:4860:4860) (4714:4714:4714))
        (PORT sclr (756:756:756) (821:821:821))
        (PORT ena (1759:1759:1759) (1637:1637:1637))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4860:4860:4860) (4714:4714:4714))
        (PORT sclr (756:756:756) (821:821:821))
        (PORT ena (1759:1759:1759) (1637:1637:1637))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4860:4860:4860) (4714:4714:4714))
        (PORT sclr (756:756:756) (821:821:821))
        (PORT ena (1759:1759:1759) (1637:1637:1637))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4860:4860:4860) (4714:4714:4714))
        (PORT sclr (756:756:756) (821:821:821))
        (PORT ena (1759:1759:1759) (1637:1637:1637))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4860:4860:4860) (4714:4714:4714))
        (PORT sclr (756:756:756) (821:821:821))
        (PORT ena (1759:1759:1759) (1637:1637:1637))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4860:4860:4860) (4714:4714:4714))
        (PORT sclr (756:756:756) (821:821:821))
        (PORT ena (1759:1759:1759) (1637:1637:1637))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4860:4860:4860) (4714:4714:4714))
        (PORT sclr (756:756:756) (821:821:821))
        (PORT ena (1759:1759:1759) (1637:1637:1637))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (238:238:238) (313:313:313))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datab (272:272:272) (345:345:345))
        (PORT datac (238:238:238) (313:313:313))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (307:307:307))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4860:4860:4860) (4714:4714:4714))
        (PORT sclr (756:756:756) (821:821:821))
        (PORT ena (1759:1759:1759) (1637:1637:1637))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (683:683:683))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (395:395:395))
        (PORT datab (295:295:295) (378:378:378))
        (PORT datad (248:248:248) (316:316:316))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|cstart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4453:4453:4453) (4325:4325:4325))
        (PORT ena (908:908:908) (906:906:906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|prestart\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (249:249:249) (319:319:319))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|prestart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4453:4453:4453) (4325:4325:4325))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|mstart\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (650:650:650))
        (PORT datab (280:280:280) (357:357:357))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|mstart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4453:4453:4453) (4325:4325:4325))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|state2\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (404:404:404))
        (PORT datad (707:707:707) (719:719:719))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4086:4086:4086))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (401:401:401))
        (PORT datab (300:300:300) (389:389:389))
        (PORT datac (252:252:252) (334:334:334))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (403:403:403))
        (PORT datab (300:300:300) (388:388:388))
        (PORT datac (253:253:253) (336:336:336))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (242:242:242) (280:280:280))
        (PORT datad (211:211:211) (239:239:239))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4086:4086:4086))
        (PORT ena (1398:1398:1398) (1388:1388:1388))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (335:335:335))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (377:377:377))
        (PORT datab (241:241:241) (279:279:279))
        (PORT datad (213:213:213) (240:240:240))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4086:4086:4086))
        (PORT ena (1398:1398:1398) (1388:1388:1388))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (335:335:335))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (241:241:241) (279:279:279))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4086:4086:4086))
        (PORT ena (1398:1398:1398) (1388:1388:1388))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (378:378:378))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datad (212:212:212) (240:240:240))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4086:4086:4086))
        (PORT ena (1398:1398:1398) (1388:1388:1388))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (367:367:367))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (302:302:302) (391:391:391))
        (PORT datad (276:276:276) (362:362:362))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4086:4086:4086))
        (PORT ena (1398:1398:1398) (1388:1388:1388))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector34\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (367:367:367))
        (PORT datad (270:270:270) (353:353:353))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4086:4086:4086))
        (PORT ena (1398:1398:1398) (1388:1388:1388))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|mstart\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (402:402:402))
        (PORT datab (299:299:299) (387:387:387))
        (PORT datad (706:706:706) (718:718:718))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|cdone\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (647:647:647))
        (PORT datab (279:279:279) (356:356:356))
        (PORT datad (243:243:243) (308:308:308))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|cdone)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4453:4453:4453) (4325:4325:4325))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (394:394:394))
        (PORT datab (1175:1175:1175) (1085:1085:1085))
        (PORT datad (249:249:249) (317:317:317))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4453:4453:4453) (4325:4325:4325))
        (PORT ena (908:908:908) (906:906:906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (378:378:378))
        (PORT datad (250:250:250) (318:318:318))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4453:4453:4453) (4325:4325:4325))
        (PORT ena (908:908:908) (906:906:906))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ps2_data\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3354:3354:3354) (3513:3513:3513))
        (PORT datac (4539:4539:4539) (4776:4776:4776))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|ps2_data_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (3349:3349:3349) (3517:3517:3517))
        (PORT datad (402:402:402) (427:427:427))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ps2_clock\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_clk_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4839:4839:4839) (5073:5073:5073))
        (PORT datac (3320:3320:3320) (3487:3487:3487))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|ps2_clk_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|last_ps2_clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (3315:3315:3315) (3481:3481:3481))
        (PORT datad (279:279:279) (354:354:354))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|last_ps2_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (385:385:385))
        (PORT datab (306:306:306) (388:388:388))
        (PORT datac (3318:3318:3318) (3486:3486:3486))
        (PORT datad (431:431:431) (455:455:455))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (383:383:383))
        (PORT datab (310:310:310) (391:391:391))
        (PORT datac (3314:3314:3314) (3481:3481:3481))
        (PORT datad (432:432:432) (456:456:456))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (357:357:357))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (356:356:356))
        (PORT datab (277:277:277) (353:353:353))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (PORT datac (231:231:231) (303:303:303))
        (PORT datad (248:248:248) (318:318:318))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (267:267:267))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (880:880:880) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (265:265:265))
        (PORT datab (306:306:306) (387:387:387))
        (PORT datac (231:231:231) (302:302:302))
        (PORT datad (272:272:272) (344:344:344))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|Selector1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (469:469:469))
        (PORT datac (453:453:453) (486:486:486))
        (PORT datad (470:470:470) (497:497:497))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_clk_posedge)
    (DELAY
      (ABSOLUTE
        (PORT datac (447:447:447) (480:480:480))
        (PORT datad (473:473:473) (501:501:501))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (390:390:390))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_3_PARITY_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4058:4058:4058) (3931:3931:3931))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datab (490:490:490) (521:521:521))
        (PORT datad (470:470:470) (498:498:498))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_4_STOP_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4058:4058:4058) (3931:3931:3931))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (PORT datab (517:517:517) (535:535:535))
        (PORT datac (454:454:454) (487:487:487))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4058:4058:4058) (3931:3931:3931))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3402:3402:3402) (3562:3562:3562))
        (PORT datab (275:275:275) (349:349:349))
        (PORT datac (193:193:193) (225:225:225))
        (PORT datad (417:417:417) (447:447:447))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\.PS2_STATE_0_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|Selector1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (263:263:263))
        (PORT datab (452:452:452) (488:488:488))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\.PS2_STATE_1_DATA_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4058:4058:4058) (3931:3931:3931))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (347:347:347))
        (PORT datad (417:417:417) (447:447:447))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3398:3398:3398) (3558:3558:3558))
        (PORT datab (228:228:228) (257:257:257))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_0_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (390:390:390))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datad (197:197:197) (220:220:220))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_2_DATA_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4058:4058:4058) (3931:3931:3931))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3397:3397:3397) (3556:3556:3556))
        (PORT datab (519:519:519) (538:538:538))
        (PORT datac (448:448:448) (481:481:481))
        (PORT datad (262:262:262) (326:326:326))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (905:905:905) (904:904:904))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3071:3071:3071) (3249:3249:3249))
        (PORT datac (1204:1204:1204) (1164:1164:1164))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (354:354:354))
        (PORT datac (3347:3347:3347) (3515:3515:3515))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1808:1808:1808) (1688:1688:1688))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (465:465:465))
        (PORT datad (3047:3047:3047) (3240:3240:3240))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1214:1214:1214) (1174:1174:1174))
        (PORT datad (3045:3045:3045) (3237:3237:3237))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1628:1628:1628) (1559:1559:1559))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (404:404:404) (426:426:426))
        (PORT datad (3019:3019:3019) (3206:3206:3206))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1628:1628:1628) (1559:1559:1559))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (337:337:337))
        (PORT datad (3013:3013:3013) (3199:3199:3199))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1808:1808:1808) (1688:1688:1688))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (401:401:401) (425:425:425))
        (PORT datad (3045:3045:3045) (3238:3238:3238))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT asdata (726:726:726) (705:705:705))
        (PORT ena (1808:1808:1808) (1688:1688:1688))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (404:404:404) (427:427:427))
        (PORT datad (3036:3036:3036) (3227:3227:3227))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1016:1016:1016) (990:990:990))
        (PORT datac (997:997:997) (990:990:990))
        (PORT datad (993:993:993) (990:990:990))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1628:1628:1628) (1559:1559:1559))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (434:434:434) (455:455:455))
        (PORT datad (3018:3018:3018) (3205:3205:3205))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1628:1628:1628) (1559:1559:1559))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datad (3014:3014:3014) (3201:3201:3201))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (356:356:356) (336:336:336))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1808:1808:1808) (1688:1688:1688))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (428:428:428) (447:447:447))
        (PORT datad (3040:3040:3040) (3232:3232:3232))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1628:1628:1628) (1559:1559:1559))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (233:233:233) (304:304:304))
        (PORT datad (3019:3019:3019) (3206:3206:3206))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1628:1628:1628) (1559:1559:1559))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (233:233:233) (305:305:305))
        (PORT datad (3013:3013:3013) (3199:3199:3199))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (358:358:358) (339:339:339))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1808:1808:1808) (1688:1688:1688))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (422:422:422) (450:450:450))
        (PORT datad (3049:3049:3049) (3242:3242:3242))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1023:1023:1023))
        (PORT datab (1013:1013:1013) (987:987:987))
        (PORT datac (931:931:931) (913:913:913))
        (PORT datad (956:956:956) (936:936:936))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT asdata (724:724:724) (714:714:714))
        (PORT ena (1808:1808:1808) (1688:1688:1688))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (465:465:465) (476:476:476))
        (PORT datad (3048:3048:3048) (3241:3241:3241))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (353:353:353) (335:335:335))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1808:1808:1808) (1688:1688:1688))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (429:429:429) (451:451:451))
        (PORT datad (3050:3050:3050) (3243:3243:3243))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1628:1628:1628) (1559:1559:1559))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (232:232:232) (304:304:304))
        (PORT datad (3016:3016:3016) (3202:3202:3202))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1808:1808:1808) (1688:1688:1688))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (488:488:488))
        (PORT datad (3041:3041:3041) (3233:3233:3233))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (845:845:845) (832:832:832))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1214:1214:1214))
        (PORT datab (966:966:966) (941:941:941))
        (PORT datac (1589:1589:1589) (1535:1535:1535))
        (PORT datad (1509:1509:1509) (1460:1460:1460))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (411:411:411) (407:407:407))
        (PORT datad (597:597:597) (547:547:547))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|buf_changed_ack\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (350:350:350))
        (PORT datab (317:317:317) (403:403:403))
        (PORT datad (214:214:214) (244:244:244))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|buf_changed_ack)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4453:4453:4453) (4325:4325:4325))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|buf_changed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (907:907:907))
        (PORT datab (921:921:921) (854:854:854))
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|buf_changed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1905:1905:1905) (1919:1919:1919))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4453:4453:4453) (4325:4325:4325))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (392:392:392))
        (PORT datab (248:248:248) (277:277:277))
        (PORT datac (260:260:260) (344:344:344))
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (624:624:624))
        (PORT datab (486:486:486) (473:473:473))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4489:4489:4489) (4356:4356:4356))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (436:436:436) (473:473:473))
        (PORT datad (270:270:270) (339:339:339))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1076:1076:1076))
        (PORT datab (1001:1001:1001) (990:990:990))
        (PORT datad (937:937:937) (923:923:923))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1077:1077:1077))
        (PORT datac (968:968:968) (960:960:960))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (470:470:470) (498:498:498))
        (PORT datab (411:411:411) (407:407:407))
        (PORT datad (597:597:597) (548:548:548))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3798:3798:3798) (3581:3581:3581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (499:499:499))
        (PORT datab (309:309:309) (399:399:399))
        (PORT datad (395:395:395) (381:381:381))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3798:3798:3798) (3581:3581:3581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (329:329:329) (428:428:428))
        (PORT datac (274:274:274) (367:367:367))
        (PORT datad (290:290:290) (370:370:370))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (503:503:503))
        (PORT datab (256:256:256) (289:289:289))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3798:3798:3798) (3581:3581:3581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (493:493:493))
        (PORT datab (411:411:411) (407:407:407))
        (PORT datac (269:269:269) (362:362:362))
        (PORT datad (597:597:597) (548:548:548))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (327:327:327) (426:426:426))
        (PORT datab (307:307:307) (396:396:396))
        (PORT datac (293:293:293) (386:386:386))
        (PORT datad (292:292:292) (372:372:372))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (500:500:500))
        (PORT datab (254:254:254) (287:287:287))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3798:3798:3798) (3581:3581:3581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (772:772:772))
        (PORT datab (937:937:937) (916:916:916))
        (PORT datac (919:919:919) (846:846:846))
        (PORT datad (681:681:681) (681:681:681))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (752:752:752) (735:735:735))
        (PORT datac (1262:1262:1262) (1216:1216:1216))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|printed_crlf\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (478:478:478) (507:507:507))
        (PORT datab (410:410:410) (405:405:405))
        (PORT datad (594:594:594) (545:545:545))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|printed_crlf)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3798:3798:3798) (3581:3581:3581))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (325:325:325) (424:424:424))
        (PORT datab (305:305:305) (394:394:394))
        (PORT datac (291:291:291) (384:384:384))
        (PORT datad (290:290:290) (370:370:370))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (506:506:506))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datac (224:224:224) (261:261:261))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[10\]\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (752:752:752) (735:735:735))
        (PORT datad (1154:1154:1154) (1076:1076:1076))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4001:4001:4001) (3811:3811:3811))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (773:773:773))
        (PORT datab (938:938:938) (917:917:917))
        (PORT datac (919:919:919) (847:847:847))
        (PORT datad (681:681:681) (682:682:682))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (675:675:675) (633:633:633))
        (PORT datac (1268:1268:1268) (1222:1222:1222))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[14\]\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (677:677:677) (636:636:636))
        (PORT datad (1152:1152:1152) (1074:1074:1074))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4001:4001:4001) (3811:3811:3811))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (762:762:762))
        (PORT datab (1006:1006:1006) (971:971:971))
        (PORT datac (938:938:938) (919:919:919))
        (PORT datad (909:909:909) (887:887:887))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (326:326:326) (425:425:425))
        (PORT datab (320:320:320) (406:406:406))
        (PORT datac (292:292:292) (384:384:384))
        (PORT datad (242:242:242) (267:267:267))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (254:254:254) (325:325:325))
        (PORT datad (911:911:911) (857:857:857))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[6\]\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (1111:1111:1111) (1013:1013:1013))
        (PORT datad (703:703:703) (685:685:685))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3865:3865:3865) (3627:3627:3627))
        (PORT ena (1296:1296:1296) (1225:1225:1225))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (427:427:427))
        (PORT datab (319:319:319) (404:404:404))
        (PORT datac (293:293:293) (386:386:386))
        (PORT datad (246:246:246) (272:272:272))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1867:1867:1867) (1766:1766:1766))
        (PORT datac (862:862:862) (806:806:806))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[2\]\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (929:929:929) (881:881:881))
        (PORT datad (936:936:936) (877:877:877))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4331:4331:4331) (4146:4146:4146))
        (PORT ena (1398:1398:1398) (1345:1345:1345))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (784:784:784) (762:762:762))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (931:931:931) (906:906:906))
        (PORT datad (422:422:422) (442:442:442))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (501:501:501))
        (PORT datab (328:328:328) (417:417:417))
        (PORT datac (272:272:272) (365:365:365))
        (PORT datad (397:397:397) (383:383:383))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (667:667:667))
        (PORT datab (823:823:823) (863:863:863))
        (PORT datac (779:779:779) (830:830:830))
        (PORT datad (988:988:988) (967:967:967))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[7\]\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (666:666:666))
        (PORT datab (822:822:822) (867:867:867))
        (PORT datac (783:783:783) (830:830:830))
        (PORT datad (591:591:591) (559:559:559))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4003:4003:4003) (3826:3826:3826))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1067:1067:1067))
        (PORT datab (1628:1628:1628) (1566:1566:1566))
        (PORT datac (704:704:704) (683:683:683))
        (PORT datad (808:808:808) (830:830:830))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[3\]\[2\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1081:1081:1081))
        (PORT datab (623:623:623) (598:598:598))
        (PORT datac (703:703:703) (682:682:682))
        (PORT datad (812:812:812) (835:835:835))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5151:5151:5151) (5030:5030:5030))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (505:505:505))
        (PORT datab (329:329:329) (418:418:418))
        (PORT datac (273:273:273) (366:366:366))
        (PORT datad (399:399:399) (385:385:385))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (694:694:694))
        (PORT datab (825:825:825) (865:865:865))
        (PORT datac (780:780:780) (831:831:831))
        (PORT datad (988:988:988) (968:968:968))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[15\]\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (699:699:699))
        (PORT datab (820:820:820) (864:864:864))
        (PORT datac (778:778:778) (824:824:824))
        (PORT datad (594:594:594) (563:563:563))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4003:4003:4003) (3826:3826:3826))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (700:700:700))
        (PORT datab (1007:1007:1007) (990:990:990))
        (PORT datac (1324:1324:1324) (1316:1316:1316))
        (PORT datad (705:705:705) (712:712:712))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[11\]\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (699:699:699))
        (PORT datab (622:622:622) (596:596:596))
        (PORT datac (1323:1323:1323) (1314:1314:1314))
        (PORT datad (704:704:704) (711:711:711))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4640:4640:4640) (4478:4478:4478))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (732:732:732))
        (PORT datab (1070:1070:1070) (1031:1031:1031))
        (PORT datac (747:747:747) (741:741:741))
        (PORT datad (401:401:401) (427:427:427))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (778:778:778))
        (PORT datab (748:748:748) (768:768:768))
        (PORT datac (622:622:622) (612:612:612))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (648:648:648))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1548:1548:1548) (1496:1496:1496))
        (PORT datad (1214:1214:1214) (1179:1179:1179))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (328:328:328) (427:427:427))
        (PORT datab (319:319:319) (405:405:405))
        (PORT datac (293:293:293) (386:386:386))
        (PORT datad (246:246:246) (271:271:271))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (794:794:794))
        (PORT datad (716:716:716) (697:697:697))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[12\]\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (953:953:953) (922:922:922))
        (PORT datad (719:719:719) (701:701:701))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4080:4080:4080) (3868:3868:3868))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (770:770:770))
        (PORT datab (935:935:935) (913:913:913))
        (PORT datac (916:916:916) (842:842:842))
        (PORT datad (679:679:679) (679:679:679))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1593:1593:1593) (1544:1544:1544))
        (PORT datac (1357:1357:1357) (1226:1226:1226))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[8\]\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1319:1319:1319) (1251:1251:1251))
        (PORT datad (921:921:921) (847:847:847))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4280:4280:4280) (4103:4103:4103))
        (PORT ena (1287:1287:1287) (1203:1203:1203))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (436:436:436))
        (PORT datab (775:775:775) (794:794:794))
        (PORT datac (771:771:771) (795:795:795))
        (PORT datad (420:420:420) (446:446:446))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (980:980:980) (974:974:974))
        (PORT datad (735:735:735) (715:715:715))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[0\]\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (930:930:930) (896:896:896))
        (PORT datad (738:738:738) (718:718:718))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4868:4868:4868) (4723:4723:4723))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (670:670:670))
        (PORT datab (1006:1006:1006) (971:971:971))
        (PORT datac (743:743:743) (729:729:729))
        (PORT datad (732:732:732) (744:744:744))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (771:771:771))
        (PORT datab (936:936:936) (915:915:915))
        (PORT datac (917:917:917) (844:844:844))
        (PORT datad (680:680:680) (681:681:681))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (725:725:725))
        (PORT datad (732:732:732) (715:715:715))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[4\]\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (927:927:927) (890:890:890))
        (PORT datad (730:730:730) (712:712:712))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4838:4838:4838) (4707:4707:4707))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (689:689:689))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (954:954:954) (929:929:929))
        (PORT datad (976:976:976) (936:936:936))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (679:679:679))
        (PORT datab (773:773:773) (790:790:790))
        (PORT datac (770:770:770) (794:794:794))
        (PORT datad (948:948:948) (932:932:932))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[13\]\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (666:666:666))
        (PORT datab (778:778:778) (796:796:796))
        (PORT datac (772:772:772) (798:798:798))
        (PORT datad (370:370:370) (361:361:361))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4634:4634:4634) (4465:4465:4465))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (968:968:968))
        (PORT datab (1320:1320:1320) (1281:1281:1281))
        (PORT datac (1823:1823:1823) (1751:1751:1751))
        (PORT datad (1035:1035:1035) (1026:1026:1026))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[1\]\[2\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (971:971:971))
        (PORT datab (1321:1321:1321) (1281:1281:1281))
        (PORT datac (963:963:963) (920:920:920))
        (PORT datad (1034:1034:1034) (1027:1027:1027))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4331:4331:4331) (4152:4152:4152))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (515:515:515))
        (PORT datab (835:835:835) (863:863:863))
        (PORT datac (711:711:711) (710:710:710))
        (PORT datad (787:787:787) (809:809:809))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[9\]\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (738:738:738))
        (PORT datab (749:749:749) (745:745:745))
        (PORT datac (795:795:795) (833:833:833))
        (PORT datad (788:788:788) (811:811:811))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4625:4625:4625) (4457:4457:4457))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (780:780:780))
        (PORT datab (1069:1069:1069) (1031:1031:1031))
        (PORT datac (723:723:723) (733:733:733))
        (PORT datad (649:649:649) (642:642:642))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1092:1092:1092) (1085:1085:1085))
        (PORT datab (1630:1630:1630) (1568:1568:1568))
        (PORT datac (703:703:703) (682:682:682))
        (PORT datad (813:813:813) (837:837:837))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[5\]\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1080:1080:1080))
        (PORT datab (623:623:623) (598:598:598))
        (PORT datac (703:703:703) (682:682:682))
        (PORT datad (811:811:811) (834:834:834))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5151:5151:5151) (5030:5030:5030))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (647:647:647))
        (PORT datab (1069:1069:1069) (1030:1030:1030))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (953:953:953) (924:924:924))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1578:1578:1578) (1520:1520:1520))
        (PORT datac (381:381:381) (361:361:361))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (399:399:399))
        (PORT datac (210:210:210) (238:238:238))
        (PORT datad (442:442:442) (473:473:473))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (403:403:403))
        (PORT datab (308:308:308) (391:391:391))
        (PORT datac (437:437:437) (473:473:473))
        (PORT datad (446:446:446) (477:477:477))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (409:409:409))
        (PORT datab (241:241:241) (267:267:267))
        (PORT datac (276:276:276) (360:360:360))
        (PORT datad (266:266:266) (335:335:335))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (758:758:758))
        (PORT datab (856:856:856) (878:878:878))
        (PORT datac (675:675:675) (646:646:646))
        (PORT datad (1040:1040:1040) (1041:1041:1041))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (402:402:402))
        (PORT datab (308:308:308) (390:390:390))
        (PORT datac (271:271:271) (354:354:354))
        (PORT datad (446:446:446) (477:477:477))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (396:396:396))
        (PORT datac (643:643:643) (639:639:639))
        (PORT datad (370:370:370) (352:352:352))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1926:1926:1926))
        (PORT asdata (1288:1288:1288) (1258:1258:1258))
        (PORT clrn (4331:4331:4331) (4146:4146:4146))
        (PORT ena (1924:1924:1924) (1837:1837:1837))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1539:1539:1539) (1485:1485:1485))
        (PORT datad (1216:1216:1216) (1180:1180:1180))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1926:1926:1926))
        (PORT asdata (814:814:814) (837:837:837))
        (PORT clrn (4331:4331:4331) (4146:4146:4146))
        (PORT ena (1924:1924:1924) (1837:1837:1837))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (982:982:982) (970:970:970))
        (PORT datac (1219:1219:1219) (1167:1167:1167))
        (PORT datad (944:944:944) (934:934:934))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1926:1926:1926))
        (PORT asdata (1332:1332:1332) (1293:1293:1293))
        (PORT clrn (4331:4331:4331) (4146:4146:4146))
        (PORT ena (1924:1924:1924) (1837:1837:1837))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (730:730:730) (741:741:741))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4331:4331:4331) (4146:4146:4146))
        (PORT ena (1924:1924:1924) (1837:1837:1837))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (749:749:749))
        (PORT datab (773:773:773) (773:773:773))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (773:773:773) (773:773:773))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1078:1078:1078))
        (PORT datab (1003:1003:1003) (992:992:992))
        (PORT datac (1280:1280:1280) (1255:1255:1255))
        (PORT datad (939:939:939) (925:925:925))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT asdata (814:814:814) (835:835:835))
        (PORT clrn (4640:4640:4640) (4478:4478:4478))
        (PORT ena (1244:1244:1244) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT asdata (985:985:985) (978:978:978))
        (PORT clrn (4640:4640:4640) (4478:4478:4478))
        (PORT ena (1244:1244:1244) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT asdata (807:807:807) (827:827:827))
        (PORT clrn (4640:4640:4640) (4478:4478:4478))
        (PORT ena (1244:1244:1244) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT asdata (1303:1303:1303) (1276:1276:1276))
        (PORT clrn (4640:4640:4640) (4478:4478:4478))
        (PORT ena (1244:1244:1244) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (722:722:722))
        (PORT datab (751:751:751) (744:744:744))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (940:940:940) (887:887:887))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1926:1926:1926))
        (PORT asdata (1309:1309:1309) (1286:1286:1286))
        (PORT clrn (4331:4331:4331) (4146:4146:4146))
        (PORT ena (1924:1924:1924) (1837:1837:1837))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1926:1926:1926))
        (PORT asdata (1028:1028:1028) (1008:1008:1008))
        (PORT clrn (4331:4331:4331) (4146:4146:4146))
        (PORT ena (1924:1924:1924) (1837:1837:1837))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (748:748:748))
        (PORT datab (772:772:772) (772:772:772))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT asdata (1323:1323:1323) (1302:1302:1302))
        (PORT clrn (4640:4640:4640) (4478:4478:4478))
        (PORT ena (1244:1244:1244) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (657:657:657) (640:640:640))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4640:4640:4640) (4478:4478:4478))
        (PORT ena (1244:1244:1244) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (685:685:685))
        (PORT datab (941:941:941) (889:889:889))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1163:1163:1163) (1078:1078:1078))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1704:1704:1704) (1611:1611:1611))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (736:736:736) (748:748:748))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4331:4331:4331) (4146:4146:4146))
        (PORT ena (1924:1924:1924) (1837:1837:1837))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1926:1926:1926))
        (PORT asdata (1327:1327:1327) (1298:1298:1298))
        (PORT clrn (4331:4331:4331) (4146:4146:4146))
        (PORT ena (1924:1924:1924) (1837:1837:1837))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1926:1926:1926))
        (PORT asdata (623:623:623) (692:692:692))
        (PORT clrn (4331:4331:4331) (4146:4146:4146))
        (PORT ena (1924:1924:1924) (1837:1837:1837))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1926:1926:1926))
        (PORT asdata (1304:1304:1304) (1276:1276:1276))
        (PORT clrn (4331:4331:4331) (4146:4146:4146))
        (PORT ena (1924:1924:1924) (1837:1837:1837))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (749:749:749))
        (PORT datab (772:772:772) (772:772:772))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datab (774:774:774) (775:775:775))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (990:990:990) (922:922:922))
        (PORT datac (638:638:638) (616:616:616))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (611:611:611))
        (PORT datab (260:260:260) (295:295:295))
        (PORT datac (1134:1134:1134) (1066:1066:1066))
        (PORT datad (886:886:886) (820:820:820))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (770:770:770))
        (PORT datab (863:863:863) (888:888:888))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1049:1049:1049) (1052:1052:1052))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (393:393:393))
        (PORT datab (313:313:313) (399:399:399))
        (PORT datac (260:260:260) (345:345:345))
        (PORT datad (220:220:220) (251:251:251))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3725:3725:3725) (3521:3521:3521))
        (PORT ena (1371:1371:1371) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1591:1591:1591))
        (PORT datab (1322:1322:1322) (1283:1283:1283))
        (PORT datac (971:971:971) (939:939:939))
        (PORT datad (1032:1032:1032) (1024:1024:1024))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4331:4331:4331) (4152:4152:4152))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (847:847:847))
        (PORT datab (746:746:746) (741:741:741))
        (PORT datac (791:791:791) (829:829:829))
        (PORT datad (445:445:445) (466:466:466))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4625:4625:4625) (4457:4457:4457))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (964:964:964))
        (PORT datab (776:776:776) (754:754:754))
        (PORT datac (680:680:680) (671:671:671))
        (PORT datad (709:709:709) (693:693:693))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (668:668:668))
        (PORT datab (814:814:814) (828:828:828))
        (PORT datac (736:736:736) (765:765:765))
        (PORT datad (957:957:957) (938:938:938))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4634:4634:4634) (4465:4465:4465))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1075:1075:1075))
        (PORT datab (1796:1796:1796) (1700:1700:1700))
        (PORT datac (703:703:703) (682:682:682))
        (PORT datad (810:810:810) (833:833:833))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5151:5151:5151) (5030:5030:5030))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (734:734:734))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (716:716:716) (724:724:724))
        (PORT datad (930:930:930) (908:908:908))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1213:1213:1213))
        (PORT datac (712:712:712) (706:706:706))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4001:4001:4001) (3811:3811:3811))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1236:1236:1236) (1211:1211:1211))
        (PORT datac (640:640:640) (611:611:611))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4001:4001:4001) (3811:3811:3811))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (507:507:507))
        (PORT datab (1503:1503:1503) (1427:1427:1427))
        (PORT datac (406:406:406) (440:440:440))
        (PORT datad (649:649:649) (608:608:608))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (PORT datad (916:916:916) (862:862:862))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3865:3865:3865) (3627:3627:3627))
        (PORT ena (1296:1296:1296) (1225:1225:1225))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1194:1194:1194))
        (PORT datad (934:934:934) (876:876:876))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4695:4695:4695) (4517:4517:4517))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1497:1497:1497) (1420:1420:1420))
        (PORT datac (941:941:941) (914:914:914))
        (PORT datad (240:240:240) (304:304:304))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (685:685:685))
        (PORT datab (830:830:830) (872:872:872))
        (PORT datac (783:783:783) (835:835:835))
        (PORT datad (1537:1537:1537) (1476:1476:1476))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4003:4003:4003) (3826:3826:3826))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (683:683:683))
        (PORT datab (1775:1775:1775) (1687:1687:1687))
        (PORT datac (1315:1315:1315) (1303:1303:1303))
        (PORT datad (708:708:708) (715:715:715))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4640:4640:4640) (4478:4478:4478))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (617:617:617))
        (PORT datab (1502:1502:1502) (1425:1425:1425))
        (PORT datac (439:439:439) (468:468:468))
        (PORT datad (633:633:633) (628:628:628))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (666:666:666))
        (PORT datab (830:830:830) (871:871:871))
        (PORT datac (782:782:782) (834:834:834))
        (PORT datad (1537:1537:1537) (1475:1475:1475))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4003:4003:4003) (3826:3826:3826))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1072:1072:1072))
        (PORT datab (1796:1796:1796) (1699:1699:1699))
        (PORT datac (704:704:704) (683:683:683))
        (PORT datad (809:809:809) (832:832:832))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5151:5151:5151) (5030:5030:5030))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (372:372:372))
        (PORT datab (1500:1500:1500) (1424:1424:1424))
        (PORT datac (685:685:685) (705:705:705))
        (PORT datad (711:711:711) (720:720:720))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (572:572:572))
        (PORT datab (1273:1273:1273) (1251:1251:1251))
        (PORT datac (1006:1006:1006) (989:989:989))
        (PORT datad (565:565:565) (516:516:516))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (717:717:717) (708:708:708))
        (PORT datac (1106:1106:1106) (1007:1007:1007))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4591:4591:4591) (4421:4421:4421))
        (PORT ena (1344:1344:1344) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~33)
    (DELAY
      (ABSOLUTE
        (PORT datac (2002:2002:2002) (1901:1901:1901))
        (PORT datad (736:736:736) (717:717:717))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4868:4868:4868) (4723:4723:4723))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (PORT datab (775:775:775) (753:753:753))
        (PORT datac (713:713:713) (730:730:730))
        (PORT datad (709:709:709) (693:693:693))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~32)
    (DELAY
      (ABSOLUTE
        (PORT datac (1705:1705:1705) (1615:1615:1615))
        (PORT datad (720:720:720) (703:703:703))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4080:4080:4080) (3868:3868:3868))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~35)
    (DELAY
      (ABSOLUTE
        (PORT datac (704:704:704) (696:696:696))
        (PORT datad (728:728:728) (709:709:709))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4838:4838:4838) (4707:4707:4707))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (734:734:734))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (615:615:615) (611:611:611))
        (PORT datad (887:887:887) (835:835:835))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (610:610:610) (561:561:561))
        (PORT datab (860:860:860) (883:883:883))
        (PORT datac (886:886:886) (824:824:824))
        (PORT datad (852:852:852) (778:778:778))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT asdata (810:810:810) (835:835:835))
        (PORT clrn (4695:4695:4695) (4517:4517:4517))
        (PORT ena (1592:1592:1592) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT asdata (982:982:982) (974:974:974))
        (PORT clrn (4695:4695:4695) (4517:4517:4517))
        (PORT ena (1592:1592:1592) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (687:687:687) (642:642:642))
        (PORT datad (979:979:979) (934:934:934))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT asdata (1057:1057:1057) (1074:1074:1074))
        (PORT clrn (4695:4695:4695) (4517:4517:4517))
        (PORT ena (1592:1592:1592) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (713:713:713) (723:723:723))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4695:4695:4695) (4517:4517:4517))
        (PORT ena (1592:1592:1592) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (689:689:689) (644:644:644))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4695:4695:4695) (4517:4517:4517))
        (PORT ena (1592:1592:1592) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT asdata (780:780:780) (810:810:810))
        (PORT clrn (4695:4695:4695) (4517:4517:4517))
        (PORT ena (1592:1592:1592) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT asdata (822:822:822) (846:846:846))
        (PORT clrn (4695:4695:4695) (4517:4517:4517))
        (PORT ena (1592:1592:1592) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (689:689:689) (645:645:645))
        (PORT datad (977:977:977) (932:932:932))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT asdata (1314:1314:1314) (1284:1284:1284))
        (PORT clrn (4695:4695:4695) (4517:4517:4517))
        (PORT ena (1592:1592:1592) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (464:464:464))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (643:643:643) (606:606:606))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (662:662:662))
        (PORT datab (718:718:718) (678:678:678))
        (PORT datac (1547:1547:1547) (1494:1494:1494))
        (PORT datad (1214:1214:1214) (1178:1178:1178))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (933:933:933) (910:910:910))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4591:4591:4591) (4421:4421:4421))
        (PORT ena (1355:1355:1355) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT asdata (1324:1324:1324) (1291:1291:1291))
        (PORT clrn (4591:4591:4591) (4421:4421:4421))
        (PORT ena (1355:1355:1355) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT asdata (1086:1086:1086) (1092:1092:1092))
        (PORT clrn (4591:4591:4591) (4421:4421:4421))
        (PORT ena (1355:1355:1355) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT asdata (1055:1055:1055) (1043:1043:1043))
        (PORT clrn (4591:4591:4591) (4421:4421:4421))
        (PORT ena (1355:1355:1355) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1132:1132:1132))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datad (613:613:613) (577:577:577))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1131:1131:1131))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT asdata (986:986:986) (980:980:980))
        (PORT clrn (4591:4591:4591) (4421:4421:4421))
        (PORT ena (1355:1355:1355) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT asdata (797:797:797) (816:816:816))
        (PORT clrn (4591:4591:4591) (4421:4421:4421))
        (PORT ena (1355:1355:1355) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (341:341:341))
        (PORT datab (1209:1209:1209) (1118:1118:1118))
        (PORT datad (613:613:613) (577:577:577))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT asdata (1243:1243:1243) (1189:1189:1189))
        (PORT clrn (4591:4591:4591) (4421:4421:4421))
        (PORT ena (1355:1355:1355) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT asdata (1086:1086:1086) (1101:1101:1101))
        (PORT clrn (4591:4591:4591) (4421:4421:4421))
        (PORT ena (1355:1355:1355) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1207:1207:1207) (1116:1116:1116))
        (PORT datad (406:406:406) (419:419:419))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (239:239:239) (265:265:265))
        (PORT datac (385:385:385) (370:370:370))
        (PORT datad (375:375:375) (357:357:357))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1171:1171:1171) (1099:1099:1099))
        (PORT datac (879:879:879) (798:798:798))
        (PORT datad (230:230:230) (259:259:259))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (762:762:762))
        (PORT datab (859:859:859) (883:883:883))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1043:1043:1043) (1045:1045:1045))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3725:3725:3725) (3521:3521:3521))
        (PORT ena (1371:1371:1371) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (1038:1038:1038) (1010:1010:1010))
        (PORT datad (720:720:720) (702:702:702))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4080:4080:4080) (3868:3868:3868))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (889:889:889) (867:867:867))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4868:4868:4868) (4723:4723:4723))
        (PORT ena (1623:1623:1623) (1555:1555:1555))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~51)
    (DELAY
      (ABSOLUTE
        (PORT datac (1237:1237:1237) (1191:1191:1191))
        (PORT datad (731:731:731) (713:713:713))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4838:4838:4838) (4707:4707:4707))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1922:1922:1922))
        (PORT asdata (1336:1336:1336) (1300:1300:1300))
        (PORT clrn (4275:4275:4275) (4094:4094:4094))
        (PORT ena (1849:1849:1849) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~59)
    (DELAY
      (ABSOLUTE
        (PORT datac (275:275:275) (347:347:347))
        (PORT datad (912:912:912) (858:858:858))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3865:3865:3865) (3627:3627:3627))
        (PORT ena (1296:1296:1296) (1225:1225:1225))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1923:1923:1923))
        (PORT asdata (1306:1306:1306) (1288:1288:1288))
        (PORT clrn (4242:4242:4242) (4075:4075:4075))
        (PORT ena (1674:1674:1674) (1606:1606:1606))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (1329:1329:1329) (1273:1273:1273))
        (PORT datac (635:635:635) (603:603:603))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4001:4001:4001) (3811:3811:3811))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1923:1923:1923))
        (PORT asdata (1562:1562:1562) (1500:1500:1500))
        (PORT clrn (4242:4242:4242) (4075:4075:4075))
        (PORT ena (1674:1674:1674) (1606:1606:1606))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (770:770:770))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (1000:1000:1000) (958:958:958))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (775:775:775))
        (PORT datab (745:745:745) (741:741:741))
        (PORT datad (357:357:357) (339:339:339))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (844:844:844))
        (PORT datab (743:743:743) (738:738:738))
        (PORT datac (788:788:788) (825:825:825))
        (PORT datad (437:437:437) (459:459:459))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4625:4625:4625) (4457:4457:4457))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4625:4625:4625) (4457:4457:4457))
        (PORT ena (1405:1405:1405) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (697:697:697))
        (PORT datab (711:711:711) (708:708:708))
        (PORT datac (1322:1322:1322) (1313:1313:1313))
        (PORT datad (705:705:705) (712:712:712))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4640:4640:4640) (4478:4478:4478))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1923:1923:1923))
        (PORT asdata (1076:1076:1076) (1089:1089:1089))
        (PORT clrn (4242:4242:4242) (4075:4075:4075))
        (PORT ena (1674:1674:1674) (1606:1606:1606))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (772:772:772))
        (PORT datab (915:915:915) (903:903:903))
        (PORT datad (999:999:999) (957:957:957))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1065:1065:1065) (1068:1068:1068))
        (PORT datab (1371:1371:1371) (1335:1335:1335))
        (PORT datac (964:964:964) (932:932:932))
        (PORT datad (1272:1272:1272) (1244:1244:1244))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4331:4331:4331) (4152:4152:4152))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1923:1923:1923))
        (PORT asdata (1300:1300:1300) (1272:1272:1272))
        (PORT clrn (4242:4242:4242) (4075:4075:4075))
        (PORT ena (1674:1674:1674) (1606:1606:1606))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (1082:1082:1082))
        (PORT datab (971:971:971) (945:945:945))
        (PORT datac (703:703:703) (682:682:682))
        (PORT datad (812:812:812) (835:835:835))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5151:5151:5151) (5030:5030:5030))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (752:752:752) (763:763:763))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4242:4242:4242) (4075:4075:4075))
        (PORT ena (1674:1674:1674) (1606:1606:1606))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1050:1050:1050) (997:997:997))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (1328:1328:1328) (1271:1271:1271))
        (PORT datac (710:710:710) (703:703:703))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4001:4001:4001) (3811:3811:3811))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1923:1923:1923))
        (PORT asdata (1103:1103:1103) (1110:1110:1110))
        (PORT clrn (4242:4242:4242) (4075:4075:4075))
        (PORT ena (1674:1674:1674) (1606:1606:1606))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1263:1263:1263))
        (PORT datac (1226:1226:1226) (1180:1180:1180))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4280:4280:4280) (4103:4103:4103))
        (PORT ena (1287:1287:1287) (1203:1203:1203))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (713:713:713) (720:720:720))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4242:4242:4242) (4075:4075:4075))
        (PORT ena (1674:1674:1674) (1606:1606:1606))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (769:769:769))
        (PORT datab (1049:1049:1049) (997:997:997))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~49)
    (DELAY
      (ABSOLUTE
        (PORT datac (1495:1495:1495) (1408:1408:1408))
        (PORT datad (737:737:737) (718:718:718))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4868:4868:4868) (4723:4723:4723))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1923:1923:1923))
        (PORT asdata (1105:1105:1105) (1115:1115:1115))
        (PORT clrn (4242:4242:4242) (4075:4075:4075))
        (PORT ena (1674:1674:1674) (1606:1606:1606))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~56)
    (DELAY
      (ABSOLUTE
        (PORT datac (1489:1489:1489) (1401:1401:1401))
        (PORT datad (933:933:933) (874:874:874))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4695:4695:4695) (4517:4517:4517))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1923:1923:1923))
        (PORT asdata (1102:1102:1102) (1109:1109:1109))
        (PORT clrn (4242:4242:4242) (4075:4075:4075))
        (PORT ena (1674:1674:1674) (1606:1606:1606))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1047:1047:1047) (994:994:994))
        (PORT datad (231:231:231) (293:293:293))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (410:410:410))
        (PORT datab (430:430:430) (401:401:401))
        (PORT datac (688:688:688) (676:676:676))
        (PORT datad (1486:1486:1486) (1423:1423:1423))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1079:1079:1079))
        (PORT datab (969:969:969) (944:944:944))
        (PORT datac (703:703:703) (682:682:682))
        (PORT datad (811:811:811) (834:834:834))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5151:5151:5151) (5030:5030:5030))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1208:1208:1208) (1170:1170:1170))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4275:4275:4275) (4094:4094:4094))
        (PORT ena (1849:1849:1849) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (674:674:674))
        (PORT datab (775:775:775) (793:793:793))
        (PORT datac (771:771:771) (796:796:796))
        (PORT datad (697:697:697) (698:698:698))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4634:4634:4634) (4465:4465:4465))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1922:1922:1922))
        (PORT asdata (1069:1069:1069) (1076:1076:1076))
        (PORT clrn (4275:4275:4275) (4094:4094:4094))
        (PORT ena (1849:1849:1849) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (689:689:689))
        (PORT datab (828:828:828) (869:869:869))
        (PORT datac (781:781:781) (833:833:833))
        (PORT datad (894:894:894) (864:864:864))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4003:4003:4003) (3826:3826:3826))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1923:1923:1923))
        (PORT asdata (1341:1341:1341) (1309:1309:1309))
        (PORT clrn (4242:4242:4242) (4075:4075:4075))
        (PORT ena (1674:1674:1674) (1606:1606:1606))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (667:667:667))
        (PORT datab (828:828:828) (870:870:870))
        (PORT datac (782:782:782) (833:833:833))
        (PORT datad (895:895:895) (865:865:865))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4003:4003:4003) (3826:3826:3826))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (713:713:713) (726:726:726))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4242:4242:4242) (4075:4075:4075))
        (PORT ena (1674:1674:1674) (1606:1606:1606))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (769:769:769))
        (PORT datab (1049:1049:1049) (997:997:997))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (745:745:745) (741:741:741))
        (PORT datad (584:584:584) (527:527:527))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (688:688:688) (676:676:676))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1260:1260:1260))
        (PORT datab (764:764:764) (773:773:773))
        (PORT datac (977:977:977) (932:932:932))
        (PORT datad (712:712:712) (720:720:720))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (681:681:681))
        (PORT datab (1070:1070:1070) (1032:1032:1032))
        (PORT datac (1246:1246:1246) (1202:1202:1202))
        (PORT datad (638:638:638) (625:625:625))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1301:1301:1301) (1258:1258:1258))
        (PORT datab (732:732:732) (745:745:745))
        (PORT datac (977:977:977) (933:933:933))
        (PORT datad (731:731:731) (739:739:739))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1261:1261:1261))
        (PORT datab (736:736:736) (755:755:755))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (749:749:749) (760:760:760))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1261:1261:1261))
        (PORT datab (768:768:768) (770:770:770))
        (PORT datac (977:977:977) (932:932:932))
        (PORT datad (737:737:737) (751:751:751))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1300:1300:1300) (1256:1256:1256))
        (PORT datab (966:966:966) (948:948:948))
        (PORT datac (734:734:734) (744:744:744))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (710:710:710))
        (PORT datab (719:719:719) (680:680:680))
        (PORT datac (1545:1545:1545) (1492:1492:1492))
        (PORT datad (1215:1215:1215) (1179:1179:1179))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (795:795:795) (780:780:780))
        (PORT datab (651:651:651) (641:641:641))
        (PORT datac (1028:1028:1028) (1000:1000:1000))
        (PORT datad (916:916:916) (893:893:893))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1070:1070:1070) (1032:1032:1032))
        (PORT datac (680:680:680) (690:690:690))
        (PORT datad (912:912:912) (889:889:889))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1543:1543:1543) (1490:1490:1490))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1037:1037:1037))
        (PORT datab (1172:1172:1172) (1100:1100:1100))
        (PORT datac (646:646:646) (588:588:588))
        (PORT datad (230:230:230) (258:258:258))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (761:761:761))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (1043:1043:1043) (1044:1044:1044))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3725:3725:3725) (3521:3521:3521))
        (PORT ena (1371:1371:1371) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (816:816:816) (847:847:847))
        (PORT datab (745:745:745) (741:741:741))
        (PORT datac (791:791:791) (828:828:828))
        (PORT datad (633:633:633) (634:634:634))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4625:4625:4625) (4457:4457:4457))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (999:999:999) (969:969:969))
        (PORT datab (1320:1320:1320) (1281:1281:1281))
        (PORT datac (1162:1162:1162) (1115:1115:1115))
        (PORT datad (1035:1035:1035) (1025:1025:1025))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4331:4331:4331) (4152:4152:4152))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (303:303:303))
        (PORT datab (258:258:258) (296:296:296))
        (PORT datac (706:706:706) (715:715:715))
        (PORT datad (988:988:988) (960:960:960))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (674:674:674))
        (PORT datab (965:965:965) (945:945:945))
        (PORT datac (771:771:771) (795:795:795))
        (PORT datad (675:675:675) (673:673:673))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4634:4634:4634) (4465:4465:4465))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1083:1083:1083))
        (PORT datab (1247:1247:1247) (1198:1198:1198))
        (PORT datac (703:703:703) (682:682:682))
        (PORT datad (813:813:813) (836:836:836))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5151:5151:5151) (5030:5030:5030))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (783:783:783) (785:785:785))
        (PORT datac (926:926:926) (890:890:890))
        (PORT datad (233:233:233) (264:264:264))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~64)
    (DELAY
      (ABSOLUTE
        (PORT datac (1004:1004:1004) (982:982:982))
        (PORT datad (717:717:717) (698:698:698))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4080:4080:4080) (3868:3868:3868))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~67)
    (DELAY
      (ABSOLUTE
        (PORT datab (931:931:931) (891:891:891))
        (PORT datad (728:728:728) (709:709:709))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4838:4838:4838) (4707:4707:4707))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1043:1043:1043))
        (PORT datac (639:639:639) (637:637:637))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4591:4591:4591) (4421:4421:4421))
        (PORT ena (1344:1344:1344) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~65)
    (DELAY
      (ABSOLUTE
        (PORT datac (1207:1207:1207) (1152:1152:1152))
        (PORT datad (735:735:735) (715:715:715))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4868:4868:4868) (4723:4723:4723))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (733:733:733))
        (PORT datab (777:777:777) (755:755:755))
        (PORT datac (250:250:250) (320:320:320))
        (PORT datad (734:734:734) (743:743:743))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (263:263:263) (303:303:303))
        (PORT datab (748:748:748) (755:755:755))
        (PORT datac (963:963:963) (936:936:936))
        (PORT datad (658:658:658) (626:626:626))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1091:1091:1091) (1084:1084:1084))
        (PORT datab (1248:1248:1248) (1198:1198:1198))
        (PORT datac (703:703:703) (682:682:682))
        (PORT datad (813:813:813) (836:836:836))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5151:5151:5151) (5030:5030:5030))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (667:667:667))
        (PORT datab (827:827:827) (868:868:868))
        (PORT datac (781:781:781) (833:833:833))
        (PORT datad (1170:1170:1170) (1124:1124:1124))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4003:4003:4003) (3826:3826:3826))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (695:695:695))
        (PORT datab (1268:1268:1268) (1204:1204:1204))
        (PORT datac (1321:1321:1321) (1312:1312:1312))
        (PORT datad (706:706:706) (713:713:713))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4640:4640:4640) (4478:4478:4478))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (691:691:691))
        (PORT datab (827:827:827) (867:867:867))
        (PORT datac (781:781:781) (832:832:832))
        (PORT datad (1170:1170:1170) (1124:1124:1124))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4003:4003:4003) (3826:3826:3826))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (740:740:740))
        (PORT datab (262:262:262) (301:301:301))
        (PORT datac (962:962:962) (937:937:937))
        (PORT datad (234:234:234) (265:265:265))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (935:935:935))
        (PORT datab (265:265:265) (304:304:304))
        (PORT datac (964:964:964) (934:934:934))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (993:993:993))
        (PORT datad (839:839:839) (779:779:779))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4668:4668:4668) (4495:4495:4495))
        (PORT ena (1381:1381:1381) (1326:1326:1326))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (867:867:867))
        (PORT datac (974:974:974) (959:959:959))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4668:4668:4668) (4495:4495:4495))
        (PORT ena (1280:1280:1280) (1209:1209:1209))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (681:681:681) (640:640:640))
        (PORT datad (1441:1441:1441) (1353:1353:1353))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4001:4001:4001) (3811:3811:3811))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (750:750:750) (733:733:733))
        (PORT datad (1439:1439:1439) (1350:1350:1350))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4001:4001:4001) (3811:3811:3811))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1271:1271:1271) (1222:1222:1222))
        (PORT datab (284:284:284) (353:353:353))
        (PORT datac (645:645:645) (607:607:607))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (PORT datab (264:264:264) (303:303:303))
        (PORT datac (250:250:250) (321:321:321))
        (PORT datad (612:612:612) (553:553:553))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1327:1327:1327) (1295:1295:1295))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1034:1034:1034) (1033:1033:1033))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1087:1087:1087) (1077:1077:1077))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (974:974:974) (950:950:950))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4625:4625:4625) (4457:4457:4457))
        (PORT ena (1405:1405:1405) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1080:1080:1080) (1085:1085:1085))
        (PORT clrn (4625:4625:4625) (4457:4457:4457))
        (PORT ena (1405:1405:1405) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (451:451:451) (469:469:469))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4625:4625:4625) (4457:4457:4457))
        (PORT ena (1405:1405:1405) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1353:1353:1353) (1314:1314:1314))
        (PORT clrn (4625:4625:4625) (4457:4457:4457))
        (PORT ena (1405:1405:1405) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (671:671:671) (636:636:636))
        (PORT datad (632:632:632) (602:602:602))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (466:466:466))
        (PORT datab (677:677:677) (638:638:638))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4625:4625:4625) (4457:4457:4457))
        (PORT ena (1405:1405:1405) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1545:1545:1545) (1478:1478:1478))
        (PORT clrn (4625:4625:4625) (4457:4457:4457))
        (PORT ena (1405:1405:1405) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (PORT datab (669:669:669) (634:634:634))
        (PORT datad (635:635:635) (606:606:606))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1316:1316:1316) (1289:1289:1289))
        (PORT clrn (4625:4625:4625) (4457:4457:4457))
        (PORT ena (1405:1405:1405) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT asdata (1613:1613:1613) (1543:1543:1543))
        (PORT clrn (4625:4625:4625) (4457:4457:4457))
        (PORT ena (1405:1405:1405) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (407:407:407))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (632:632:632) (602:602:602))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (683:683:683))
        (PORT datab (670:670:670) (649:649:649))
        (PORT datac (1283:1283:1283) (1258:1258:1258))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT asdata (993:993:993) (980:980:980))
        (PORT clrn (4868:4868:4868) (4723:4723:4723))
        (PORT ena (1623:1623:1623) (1555:1555:1555))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (438:438:438) (458:458:458))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4868:4868:4868) (4723:4723:4723))
        (PORT ena (1623:1623:1623) (1555:1555:1555))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (746:746:746))
        (PORT datab (733:733:733) (718:718:718))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT asdata (1307:1307:1307) (1275:1275:1275))
        (PORT clrn (4868:4868:4868) (4723:4723:4723))
        (PORT ena (1623:1623:1623) (1555:1555:1555))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4868:4868:4868) (4723:4723:4723))
        (PORT ena (1623:1623:1623) (1555:1555:1555))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (746:746:746))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (721:721:721) (732:732:732))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4652:4652:4652) (4485:4485:4485))
        (PORT ena (1624:1624:1624) (1551:1551:1551))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (1102:1102:1102) (1107:1107:1107))
        (PORT clrn (4652:4652:4652) (4485:4485:4485))
        (PORT ena (1624:1624:1624) (1551:1551:1551))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (PORT datab (756:756:756) (754:754:754))
        (PORT datad (1169:1169:1169) (1089:1089:1089))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (1294:1294:1294) (1267:1267:1267))
        (PORT clrn (4652:4652:4652) (4485:4485:4485))
        (PORT ena (1624:1624:1624) (1551:1551:1551))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (1331:1331:1331) (1293:1293:1293))
        (PORT clrn (4652:4652:4652) (4485:4485:4485))
        (PORT ena (1624:1624:1624) (1551:1551:1551))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1164:1164:1164))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (232:232:232) (293:293:293))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (371:371:371))
        (PORT datab (621:621:621) (584:584:584))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (575:575:575) (518:518:518))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (840:840:840))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (918:918:918) (863:863:863))
        (PORT datad (385:385:385) (368:368:368))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (770:770:770))
        (PORT datab (863:863:863) (887:887:887))
        (PORT datac (853:853:853) (789:789:789))
        (PORT datad (712:712:712) (685:685:685))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3725:3725:3725) (3521:3521:3521))
        (PORT ena (1371:1371:1371) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (529:529:529))
        (PORT datab (748:748:748) (744:744:744))
        (PORT datac (794:794:794) (833:833:833))
        (PORT datad (788:788:788) (810:810:810))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4625:4625:4625) (4457:4457:4457))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (975:975:975))
        (PORT datab (1322:1322:1322) (1282:1282:1282))
        (PORT datac (1515:1515:1515) (1454:1454:1454))
        (PORT datad (1033:1033:1033) (1025:1025:1025))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4331:4331:4331) (4152:4152:4152))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1303:1303:1303) (1232:1232:1232))
        (PORT datab (965:965:965) (915:915:915))
        (PORT datac (637:637:637) (622:622:622))
        (PORT datad (701:701:701) (710:710:710))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (675:675:675))
        (PORT datab (813:813:813) (826:826:826))
        (PORT datac (733:733:733) (761:761:761))
        (PORT datad (983:983:983) (969:969:969))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4634:4634:4634) (4465:4465:4465))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1071:1071:1071))
        (PORT datab (662:662:662) (630:630:630))
        (PORT datac (1229:1229:1229) (1183:1183:1183))
        (PORT datad (809:809:809) (831:831:831))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5151:5151:5151) (5030:5030:5030))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (966:966:966) (916:916:916))
        (PORT datac (956:956:956) (930:930:930))
        (PORT datad (703:703:703) (711:711:711))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~88)
    (DELAY
      (ABSOLUTE
        (PORT datac (1534:1534:1534) (1475:1475:1475))
        (PORT datad (896:896:896) (839:839:839))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4633:4633:4633) (4458:4458:4458))
        (PORT ena (1391:1391:1391) (1340:1340:1340))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~91)
    (DELAY
      (ABSOLUTE
        (PORT datac (255:255:255) (327:327:327))
        (PORT datad (912:912:912) (858:858:858))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3865:3865:3865) (3627:3627:3627))
        (PORT ena (1296:1296:1296) (1225:1225:1225))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (752:752:752) (735:735:735))
        (PORT datac (1496:1496:1496) (1431:1431:1431))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4001:4001:4001) (3811:3811:3811))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~89)
    (DELAY
      (ABSOLUTE
        (PORT datab (681:681:681) (640:640:640))
        (PORT datac (1497:1497:1497) (1431:1431:1431))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4001:4001:4001) (3811:3811:3811))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (984:984:984))
        (PORT datab (1289:1289:1289) (1211:1211:1211))
        (PORT datac (936:936:936) (909:909:909))
        (PORT datad (693:693:693) (704:704:704))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (PORT datab (1289:1289:1289) (1210:1210:1210))
        (PORT datac (645:645:645) (632:632:632))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (693:693:693))
        (PORT datab (1309:1309:1309) (1270:1270:1270))
        (PORT datac (1320:1320:1320) (1310:1310:1310))
        (PORT datad (706:706:706) (713:713:713))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4640:4640:4640) (4478:4478:4478))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (695:695:695))
        (PORT datab (822:822:822) (866:866:866))
        (PORT datac (781:781:781) (827:827:827))
        (PORT datad (990:990:990) (982:982:982))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4003:4003:4003) (3826:3826:3826))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (690:690:690))
        (PORT datab (270:270:270) (342:342:342))
        (PORT datac (401:401:401) (431:431:431))
        (PORT datad (967:967:967) (921:921:921))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1074:1074:1074))
        (PORT datab (661:661:661) (630:630:630))
        (PORT datac (1228:1228:1228) (1183:1183:1183))
        (PORT datad (810:810:810) (833:833:833))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5151:5151:5151) (5030:5030:5030))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (667:667:667))
        (PORT datab (820:820:820) (864:864:864))
        (PORT datac (778:778:778) (823:823:823))
        (PORT datad (992:992:992) (984:984:984))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4003:4003:4003) (3826:3826:3826))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (874:874:874))
        (PORT datab (1292:1292:1292) (1215:1215:1215))
        (PORT datac (686:686:686) (704:704:704))
        (PORT datad (406:406:406) (434:434:434))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1210:1210:1210) (1178:1178:1178))
        (PORT datac (1448:1448:1448) (1374:1374:1374))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~81)
    (DELAY
      (ABSOLUTE
        (PORT datac (1746:1746:1746) (1655:1655:1655))
        (PORT datad (740:740:740) (720:720:720))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4868:4868:4868) (4723:4723:4723))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1291:1291:1291))
        (PORT datad (1112:1112:1112) (1004:1004:1004))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4646:4646:4646) (4466:4466:4466))
        (PORT ena (1300:1300:1300) (1243:1243:1243))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (775:775:775))
        (PORT datab (1069:1069:1069) (1030:1030:1030))
        (PORT datac (748:748:748) (742:742:742))
        (PORT datad (254:254:254) (317:317:317))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~80)
    (DELAY
      (ABSOLUTE
        (PORT datac (741:741:741) (752:752:752))
        (PORT datad (716:716:716) (698:698:698))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4080:4080:4080) (3868:3868:3868))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1454:1454:1454))
        (PORT datad (728:728:728) (710:710:710))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4838:4838:4838) (4707:4707:4707))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (984:984:984))
        (PORT datab (387:387:387) (369:369:369))
        (PORT datac (913:913:913) (893:893:893))
        (PORT datad (448:448:448) (468:468:468))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1483:1483:1483) (1409:1409:1409))
        (PORT datab (429:429:429) (400:400:400))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1930:1930:1930))
        (PORT asdata (609:609:609) (682:682:682))
        (PORT clrn (4633:4633:4633) (4458:4458:4458))
        (PORT ena (1580:1580:1580) (1487:1487:1487))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1930:1930:1930))
        (PORT asdata (1016:1016:1016) (1000:1000:1000))
        (PORT clrn (4633:4633:4633) (4458:4458:4458))
        (PORT ena (1580:1580:1580) (1487:1487:1487))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1930:1930:1930))
        (PORT asdata (1308:1308:1308) (1279:1279:1279))
        (PORT clrn (4633:4633:4633) (4458:4458:4458))
        (PORT ena (1580:1580:1580) (1487:1487:1487))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (916:916:916) (895:895:895))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4838:4838:4838) (4707:4707:4707))
        (PORT ena (1586:1586:1586) (1517:1517:1517))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (661:661:661))
        (PORT datab (980:980:980) (932:932:932))
        (PORT datad (429:429:429) (447:447:447))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (979:979:979) (931:931:931))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT asdata (609:609:609) (682:682:682))
        (PORT clrn (4640:4640:4640) (4478:4478:4478))
        (PORT ena (1244:1244:1244) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT asdata (774:774:774) (802:802:802))
        (PORT clrn (4640:4640:4640) (4478:4478:4478))
        (PORT ena (1244:1244:1244) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (721:721:721))
        (PORT datab (1164:1164:1164) (1078:1078:1078))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1930:1930:1930))
        (PORT asdata (1063:1063:1063) (1069:1069:1069))
        (PORT clrn (4633:4633:4633) (4458:4458:4458))
        (PORT ena (1580:1580:1580) (1487:1487:1487))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1930:1930:1930))
        (PORT asdata (1060:1060:1060) (1076:1076:1076))
        (PORT clrn (4633:4633:4633) (4458:4458:4458))
        (PORT ena (1580:1580:1580) (1487:1487:1487))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (664:664:664))
        (PORT datab (981:981:981) (934:934:934))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1481:1481:1481) (1408:1408:1408))
        (PORT datab (1210:1210:1210) (1178:1178:1178))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1930:1930:1930))
        (PORT asdata (820:820:820) (837:837:837))
        (PORT clrn (4633:4633:4633) (4458:4458:4458))
        (PORT ena (1580:1580:1580) (1487:1487:1487))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1930:1930:1930))
        (PORT asdata (1287:1287:1287) (1264:1264:1264))
        (PORT clrn (4633:4633:4633) (4458:4458:4458))
        (PORT ena (1580:1580:1580) (1487:1487:1487))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (662:662:662))
        (PORT datab (979:979:979) (931:931:931))
        (PORT datad (233:233:233) (294:294:294))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1931:1931:1931))
        (PORT asdata (623:623:623) (691:691:691))
        (PORT clrn (4838:4838:4838) (4707:4707:4707))
        (PORT ena (1586:1586:1586) (1517:1517:1517))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1931:1931:1931))
        (PORT asdata (1334:1334:1334) (1305:1305:1305))
        (PORT clrn (4838:4838:4838) (4707:4707:4707))
        (PORT ena (1586:1586:1586) (1517:1517:1517))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (397:397:397))
        (PORT datab (1190:1190:1190) (1104:1104:1104))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (708:708:708) (717:717:717))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4838:4838:4838) (4707:4707:4707))
        (PORT ena (1586:1586:1586) (1517:1517:1517))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1931:1931:1931))
        (PORT asdata (1288:1288:1288) (1263:1263:1263))
        (PORT clrn (4838:4838:4838) (4707:4707:4707))
        (PORT ena (1586:1586:1586) (1517:1517:1517))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1930:1930:1930))
        (PORT asdata (980:980:980) (968:968:968))
        (PORT clrn (4633:4633:4633) (4458:4458:4458))
        (PORT ena (1580:1580:1580) (1487:1487:1487))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1931:1931:1931))
        (PORT asdata (1328:1328:1328) (1298:1298:1298))
        (PORT clrn (4838:4838:4838) (4707:4707:4707))
        (PORT ena (1586:1586:1586) (1517:1517:1517))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (659:659:659))
        (PORT datab (981:981:981) (934:934:934))
        (PORT datad (407:407:407) (428:428:428))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (1188:1188:1188) (1102:1102:1102))
        (PORT datad (371:371:371) (353:353:353))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (369:369:369))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (629:629:629) (592:592:592))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (880:880:880) (816:816:816))
        (PORT datab (753:753:753) (718:718:718))
        (PORT datac (1136:1136:1136) (1069:1069:1069))
        (PORT datad (854:854:854) (760:760:760))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (768:768:768))
        (PORT datab (862:862:862) (887:887:887))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1048:1048:1048) (1050:1050:1050))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3725:3725:3725) (3521:3521:3521))
        (PORT ena (1371:1371:1371) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1033:1033:1033) (1015:1015:1015))
        (PORT datab (988:988:988) (954:954:954))
        (PORT datad (1115:1115:1115) (1009:1009:1009))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4080:4080:4080) (3868:3868:3868))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1160:1160:1160))
        (PORT datab (746:746:746) (731:731:731))
        (PORT datad (944:944:944) (933:933:933))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4323:4323:4323) (4144:4144:4144))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (480:480:480) (496:496:496))
        (PORT datab (269:269:269) (341:341:341))
        (PORT datac (945:945:945) (933:933:933))
        (PORT datad (979:979:979) (969:969:969))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1018:1018:1018))
        (PORT datab (985:985:985) (951:951:951))
        (PORT datad (718:718:718) (700:700:700))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4080:4080:4080) (3868:3868:3868))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (975:975:975))
        (PORT datab (748:748:748) (733:733:733))
        (PORT datad (1106:1106:1106) (1004:1004:1004))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4323:4323:4323) (4144:4144:4144))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1213:1213:1213))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (432:432:432) (456:456:456))
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1029:1029:1029))
        (PORT datab (241:241:241) (268:268:268))
        (PORT datad (375:375:375) (367:367:367))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4634:4634:4634) (4465:4465:4465))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (973:973:973))
        (PORT datab (745:745:745) (730:730:730))
        (PORT datad (882:882:882) (816:816:816))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4323:4323:4323) (4144:4144:4144))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1020:1020:1020))
        (PORT datab (983:983:983) (949:949:949))
        (PORT datad (684:684:684) (656:656:656))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4080:4080:4080) (3868:3868:3868))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1036:1036:1036) (1019:1019:1019))
        (PORT datab (984:984:984) (949:949:949))
        (PORT datad (684:684:684) (657:657:657))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4080:4080:4080) (3868:3868:3868))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (494:494:494))
        (PORT datab (1007:1007:1007) (1003:1003:1003))
        (PORT datac (943:943:943) (930:930:930))
        (PORT datad (408:408:408) (425:425:425))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1211:1211:1211))
        (PORT datab (789:789:789) (792:792:792))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1265:1265:1265))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (758:758:758) (734:734:734))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1553:1553:1553) (1480:1480:1480))
        (PORT datac (700:700:700) (677:677:677))
        (PORT datad (819:819:819) (844:844:844))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (775:775:775))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (971:971:971) (959:959:959))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4305:4305:4305) (4127:4127:4127))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1555:1555:1555) (1482:1482:1482))
        (PORT datac (700:700:700) (676:676:676))
        (PORT datad (818:818:818) (844:844:844))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (777:777:777) (780:780:780))
        (PORT datab (1039:1039:1039) (1010:1010:1010))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4305:4305:4305) (4127:4127:4127))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (PORT datab (716:716:716) (713:713:713))
        (PORT datac (920:920:920) (893:893:893))
        (PORT datad (405:405:405) (432:432:432))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1321:1321:1321) (1282:1282:1282))
        (PORT datac (970:970:970) (938:938:938))
        (PORT datad (1032:1032:1032) (1024:1024:1024))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1139:1139:1139) (1108:1108:1108))
        (PORT datab (993:993:993) (948:948:948))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4331:4331:4331) (4152:4152:4152))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1552:1552:1552) (1479:1479:1479))
        (PORT datac (701:701:701) (677:677:677))
        (PORT datad (819:819:819) (844:844:844))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (780:780:780))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (967:967:967) (955:955:955))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4305:4305:4305) (4127:4127:4127))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (680:680:680) (665:665:665))
        (PORT datac (919:919:919) (892:892:892))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (665:665:665))
        (PORT datab (777:777:777) (796:796:796))
        (PORT datac (772:772:772) (797:797:797))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1025:1025:1025))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (372:372:372) (363:363:363))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4634:4634:4634) (4465:4465:4465))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1485:1485:1485))
        (PORT datac (720:720:720) (700:700:700))
        (PORT datad (816:816:816) (842:842:842))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (774:774:774))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (971:971:971) (960:960:960))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4305:4305:4305) (4127:4127:4127))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1485:1485:1485))
        (PORT datac (720:720:720) (700:700:700))
        (PORT datad (817:817:817) (842:842:842))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (773:773:773))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (972:972:972) (960:960:960))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4305:4305:4305) (4127:4127:4127))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1560:1560:1560) (1488:1488:1488))
        (PORT datac (719:719:719) (699:699:699))
        (PORT datad (815:815:815) (840:840:840))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (776:776:776))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (970:970:970) (958:958:958))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4305:4305:4305) (4127:4127:4127))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (PORT datab (716:716:716) (713:713:713))
        (PORT datac (920:920:920) (894:894:894))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (779:779:779))
        (PORT datab (470:470:470) (483:483:483))
        (PORT datac (936:936:936) (901:901:901))
        (PORT datad (356:356:356) (329:329:329))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (634:634:634))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datac (1276:1276:1276) (1244:1244:1244))
        (PORT datad (380:380:380) (357:357:357))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (410:410:410) (426:426:426))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4323:4323:4323) (4144:4144:4144))
        (PORT ena (1375:1375:1375) (1328:1328:1328))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT asdata (609:609:609) (681:681:681))
        (PORT clrn (4323:4323:4323) (4144:4144:4144))
        (PORT ena (1375:1375:1375) (1328:1328:1328))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (PORT datab (1002:1002:1002) (936:936:936))
        (PORT datad (993:993:993) (938:938:938))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT asdata (1124:1124:1124) (1132:1132:1132))
        (PORT clrn (4323:4323:4323) (4144:4144:4144))
        (PORT ena (1375:1375:1375) (1328:1328:1328))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4323:4323:4323) (4144:4144:4144))
        (PORT ena (1375:1375:1375) (1328:1328:1328))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (999:999:999) (934:934:934))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1922:1922:1922))
        (PORT asdata (817:817:817) (833:833:833))
        (PORT clrn (4275:4275:4275) (4094:4094:4094))
        (PORT ena (1849:1849:1849) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (402:402:402) (430:430:430))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4275:4275:4275) (4094:4094:4094))
        (PORT ena (1849:1849:1849) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1008:1008:1008) (943:943:943))
        (PORT datab (997:997:997) (930:930:930))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1922:1922:1922))
        (PORT asdata (1259:1259:1259) (1234:1234:1234))
        (PORT clrn (4275:4275:4275) (4094:4094:4094))
        (PORT ena (1849:1849:1849) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (427:427:427) (448:448:448))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4275:4275:4275) (4094:4094:4094))
        (PORT ena (1849:1849:1849) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (745:745:745) (741:741:741))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (692:692:692))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (689:689:689) (677:677:677))
        (PORT datad (1486:1486:1486) (1423:1423:1423))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (625:625:625) (619:619:619))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4275:4275:4275) (4094:4094:4094))
        (PORT ena (1849:1849:1849) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1922:1922:1922))
        (PORT asdata (1106:1106:1106) (1116:1116:1116))
        (PORT clrn (4275:4275:4275) (4094:4094:4094))
        (PORT ena (1849:1849:1849) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (416:416:416) (437:437:437))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4275:4275:4275) (4094:4094:4094))
        (PORT ena (1849:1849:1849) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1908:1908:1908) (1922:1922:1922))
        (PORT asdata (795:795:795) (814:814:814))
        (PORT clrn (4275:4275:4275) (4094:4094:4094))
        (PORT ena (1849:1849:1849) (1739:1739:1739))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (944:944:944))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (953:953:953) (895:895:895))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (744:744:744) (740:740:740))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT asdata (805:805:805) (826:826:826))
        (PORT clrn (4323:4323:4323) (4144:4144:4144))
        (PORT ena (1375:1375:1375) (1328:1328:1328))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT asdata (803:803:803) (822:822:822))
        (PORT clrn (4323:4323:4323) (4144:4144:4144))
        (PORT ena (1375:1375:1375) (1328:1328:1328))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (999:999:999) (933:933:933))
        (PORT datad (991:991:991) (936:936:936))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (425:425:425) (449:449:449))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4323:4323:4323) (4144:4144:4144))
        (PORT ena (1375:1375:1375) (1328:1328:1328))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT asdata (610:610:610) (682:682:682))
        (PORT clrn (4323:4323:4323) (4144:4144:4144))
        (PORT ena (1375:1375:1375) (1328:1328:1328))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (993:993:993) (937:937:937))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (727:727:727) (712:712:712))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (653:653:653) (621:621:621))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (867:867:867))
        (PORT datab (969:969:969) (888:888:888))
        (PORT datac (1129:1129:1129) (1060:1060:1060))
        (PORT datad (711:711:711) (684:684:684))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (766:766:766))
        (PORT datab (861:861:861) (885:885:885))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1046:1046:1046) (1048:1048:1048))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3725:3725:3725) (3521:3521:3521))
        (PORT ena (1371:1371:1371) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (673:673:673))
        (PORT datab (813:813:813) (827:827:827))
        (PORT datac (734:734:734) (763:763:763))
        (PORT datad (994:994:994) (991:991:991))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1929:1929:1929))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4634:4634:4634) (4465:4465:4465))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (666:666:666))
        (PORT datab (825:825:825) (870:870:870))
        (PORT datac (786:786:786) (834:834:834))
        (PORT datad (1032:1032:1032) (1019:1019:1019))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4003:4003:4003) (3826:3826:3826))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (698:698:698))
        (PORT datab (821:821:821) (865:865:865))
        (PORT datac (779:779:779) (825:825:825))
        (PORT datad (1038:1038:1038) (1026:1026:1026))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4003:4003:4003) (3826:3826:3826))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (804:804:804))
        (PORT datab (1562:1562:1562) (1505:1505:1505))
        (PORT datac (733:733:733) (744:744:744))
        (PORT datad (684:684:684) (657:657:657))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1540:1540:1540) (1501:1501:1501))
        (PORT datab (946:946:946) (907:907:907))
        (PORT datac (704:704:704) (683:683:683))
        (PORT datad (810:810:810) (832:832:832))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5151:5151:5151) (5030:5030:5030))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (742:742:742))
        (PORT datab (1565:1565:1565) (1509:1509:1509))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (932:932:932) (912:912:912))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1539:1539:1539) (1500:1500:1500))
        (PORT datab (945:945:945) (907:907:907))
        (PORT datac (704:704:704) (683:683:683))
        (PORT datad (809:809:809) (831:831:831))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5151:5151:5151) (5030:5030:5030))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (696:696:696))
        (PORT datab (1023:1023:1023) (1005:1005:1005))
        (PORT datac (1321:1321:1321) (1312:1312:1312))
        (PORT datad (706:706:706) (712:712:712))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4640:4640:4640) (4478:4478:4478))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1467:1467:1467))
        (PORT datab (1173:1173:1173) (1116:1116:1116))
        (PORT datac (721:721:721) (732:732:732))
        (PORT datad (684:684:684) (656:656:656))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1319:1319:1319))
        (PORT datab (836:836:836) (863:863:863))
        (PORT datac (712:712:712) (711:711:711))
        (PORT datad (788:788:788) (810:810:810))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4625:4625:4625) (4457:4457:4457))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (969:969:969))
        (PORT datab (1321:1321:1321) (1281:1281:1281))
        (PORT datac (1273:1273:1273) (1242:1242:1242))
        (PORT datad (1034:1034:1034) (1025:1025:1025))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4331:4331:4331) (4152:4152:4152))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1534:1534:1534) (1468:1468:1468))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (952:952:952) (921:921:921))
        (PORT datad (756:756:756) (768:768:768))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~123)
    (DELAY
      (ABSOLUTE
        (PORT datac (1033:1033:1033) (1023:1023:1023))
        (PORT datad (732:732:732) (712:712:712))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1919:1919:1919) (1932:1932:1932))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4868:4868:4868) (4723:4723:4723))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~121)
    (DELAY
      (ABSOLUTE
        (PORT datac (1019:1019:1019) (1004:1004:1004))
        (PORT datad (937:937:937) (878:878:878))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1933:1933:1933))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4695:4695:4695) (4517:4517:4517))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~122)
    (DELAY
      (ABSOLUTE
        (PORT datab (751:751:751) (733:733:733))
        (PORT datac (1209:1209:1209) (1170:1170:1170))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4001:4001:4001) (3811:3811:3811))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (906:906:906))
        (PORT datab (1151:1151:1151) (1099:1099:1099))
        (PORT datac (718:718:718) (739:739:739))
        (PORT datad (1517:1517:1517) (1467:1467:1467))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1393:1393:1393) (1262:1262:1262))
        (PORT datac (1507:1507:1507) (1462:1462:1462))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4280:4280:4280) (4103:4103:4103))
        (PORT ena (1287:1287:1287) (1203:1203:1203))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (699:699:699))
        (PORT datab (1543:1543:1543) (1499:1499:1499))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (700:700:700) (712:712:712))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~116)
    (DELAY
      (ABSOLUTE
        (PORT datab (752:752:752) (773:773:773))
        (PORT datad (717:717:717) (699:699:699))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1910:1910:1910) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4080:4080:4080) (3868:3868:3868))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~117)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (358:358:358))
        (PORT datad (915:915:915) (861:861:861))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1912:1912:1912) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3865:3865:3865) (3627:3627:3627))
        (PORT ena (1296:1296:1296) (1225:1225:1225))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~118)
    (DELAY
      (ABSOLUTE
        (PORT datab (682:682:682) (642:642:642))
        (PORT datac (1208:1208:1208) (1169:1169:1169))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4001:4001:4001) (3811:3811:3811))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (963:963:963) (904:904:904))
        (PORT datab (991:991:991) (960:960:960))
        (PORT datac (887:887:887) (865:865:865))
        (PORT datad (1515:1515:1515) (1465:1465:1465))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1524:1524:1524))
        (PORT datad (730:730:730) (712:712:712))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4838:4838:4838) (4707:4707:4707))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (928:928:928))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (953:953:953) (927:927:927))
        (PORT datad (1515:1515:1515) (1465:1465:1465))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1196:1196:1196))
        (PORT datab (1603:1603:1603) (1539:1539:1539))
        (PORT datac (612:612:612) (554:554:554))
        (PORT datad (380:380:380) (358:358:358))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (380:380:380) (377:377:377))
        (PORT datab (1605:1605:1605) (1541:1541:1541))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (946:946:946) (923:923:923))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4652:4652:4652) (4485:4485:4485))
        (PORT ena (1624:1624:1624) (1551:1551:1551))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (1327:1327:1327) (1297:1297:1297))
        (PORT clrn (4652:4652:4652) (4485:4485:4485))
        (PORT ena (1624:1624:1624) (1551:1551:1551))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (1474:1474:1474) (1416:1416:1416))
        (PORT clrn (4652:4652:4652) (4485:4485:4485))
        (PORT ena (1624:1624:1624) (1551:1551:1551))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (661:661:661) (652:652:652))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4652:4652:4652) (4485:4485:4485))
        (PORT ena (1624:1624:1624) (1551:1551:1551))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1220:1220:1220) (1159:1159:1159))
        (PORT datab (753:753:753) (751:751:751))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1161:1161:1161))
        (PORT datab (265:265:265) (334:334:334))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1094:1094:1094) (1102:1102:1102))
        (PORT clrn (4633:4633:4633) (4458:4458:4458))
        (PORT ena (1840:1840:1840) (1735:1735:1735))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1327:1327:1327) (1293:1293:1293))
        (PORT clrn (4633:4633:4633) (4458:4458:4458))
        (PORT ena (1840:1840:1840) (1735:1735:1735))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (750:750:750))
        (PORT datab (795:795:795) (785:785:785))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1067:1067:1067) (1078:1078:1078))
        (PORT clrn (4633:4633:4633) (4458:4458:4458))
        (PORT ena (1840:1840:1840) (1735:1735:1735))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1105:1105:1105) (1114:1114:1114))
        (PORT clrn (4633:4633:4633) (4458:4458:4458))
        (PORT ena (1840:1840:1840) (1735:1735:1735))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (796:796:796) (787:787:787))
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1509:1509:1509) (1450:1450:1450))
        (PORT clrn (4633:4633:4633) (4458:4458:4458))
        (PORT ena (1840:1840:1840) (1735:1735:1735))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (762:762:762) (775:775:775))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4633:4633:4633) (4458:4458:4458))
        (PORT ena (1840:1840:1840) (1735:1735:1735))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (751:751:751) (748:748:748))
        (PORT datab (797:797:797) (788:788:788))
        (PORT datad (231:231:231) (293:293:293))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1311:1311:1311) (1287:1287:1287))
        (PORT clrn (4633:4633:4633) (4458:4458:4458))
        (PORT ena (1840:1840:1840) (1735:1735:1735))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1920:1920:1920) (1934:1934:1934))
        (PORT asdata (1127:1127:1127) (1135:1135:1135))
        (PORT clrn (4633:4633:4633) (4458:4458:4458))
        (PORT ena (1840:1840:1840) (1735:1735:1735))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (406:406:406))
        (PORT datab (794:794:794) (785:785:785))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1605:1605:1605) (1541:1541:1541))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (1467:1467:1467) (1359:1359:1359))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (904:904:904) (888:888:888))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4652:4652:4652) (4485:4485:4485))
        (PORT ena (1624:1624:1624) (1551:1551:1551))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (1257:1257:1257) (1232:1232:1232))
        (PORT clrn (4652:4652:4652) (4485:4485:4485))
        (PORT ena (1624:1624:1624) (1551:1551:1551))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT asdata (1091:1091:1091) (1109:1109:1109))
        (PORT clrn (4652:4652:4652) (4485:4485:4485))
        (PORT ena (1624:1624:1624) (1551:1551:1551))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (704:704:704) (717:717:717))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1935:1935:1935))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4652:4652:4652) (4485:4485:4485))
        (PORT ena (1624:1624:1624) (1551:1551:1551))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1216:1216:1216) (1154:1154:1154))
        (PORT datab (756:756:756) (753:753:753))
        (PORT datad (395:395:395) (419:419:419))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1223:1223:1223) (1162:1162:1162))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (387:387:387))
        (PORT datab (1603:1603:1603) (1539:1539:1539))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (386:386:386) (368:368:368))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1154:1154:1154) (1047:1047:1047))
        (PORT datab (263:263:263) (297:297:297))
        (PORT datac (1128:1128:1128) (1059:1059:1059))
        (PORT datad (868:868:868) (803:803:803))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~153)
    (DELAY
      (ABSOLUTE
        (PORT datac (732:732:732) (725:725:725))
        (PORT datad (710:710:710) (683:683:683))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (741:741:741) (758:758:758))
        (PORT datad (974:974:974) (945:945:945))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (703:703:703) (671:671:671))
        (PORT datad (382:382:382) (359:359:359))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3725:3725:3725) (3521:3521:3521))
        (PORT ena (1371:1371:1371) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3725:3725:3725) (3521:3521:3521))
        (PORT ena (1371:1371:1371) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (402:402:402))
        (PORT datab (303:303:303) (392:392:392))
        (PORT datad (705:705:705) (717:717:717))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4086:4086:4086))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_rs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3725:3725:3725) (3521:3521:3521))
        (PORT ena (1371:1371:1371) (1312:1312:1312))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1615:1615:1615) (1589:1589:1589))
        (PORT datab (1272:1272:1272) (1243:1243:1243))
        (PORT datac (1827:1827:1827) (1756:1756:1756))
        (PORT datad (1325:1325:1325) (1300:1300:1300))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1620:1620:1620) (1594:1594:1594))
        (PORT datab (1271:1271:1271) (1242:1242:1242))
        (PORT datac (1822:1822:1822) (1751:1751:1751))
        (PORT datad (1320:1320:1320) (1294:1294:1294))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1614:1614:1614) (1588:1588:1588))
        (PORT datab (1272:1272:1272) (1243:1243:1243))
        (PORT datac (1828:1828:1828) (1757:1757:1757))
        (PORT datad (1326:1326:1326) (1302:1302:1302))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1591:1591:1591))
        (PORT datab (1272:1272:1272) (1243:1243:1243))
        (PORT datac (1826:1826:1826) (1755:1755:1755))
        (PORT datad (1324:1324:1324) (1299:1299:1299))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1618:1618:1618) (1592:1592:1592))
        (PORT datab (1272:1272:1272) (1242:1242:1242))
        (PORT datac (1824:1824:1824) (1753:1753:1753))
        (PORT datad (1322:1322:1322) (1297:1297:1297))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1618:1618:1618) (1593:1593:1593))
        (PORT datab (1271:1271:1271) (1242:1242:1242))
        (PORT datac (1824:1824:1824) (1752:1752:1752))
        (PORT datad (1321:1321:1321) (1296:1296:1296))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1616:1616:1616) (1590:1590:1590))
        (PORT datab (1272:1272:1272) (1243:1243:1243))
        (PORT datac (1826:1826:1826) (1755:1755:1755))
        (PORT datad (1324:1324:1324) (1299:1299:1299))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1126:1126:1126))
        (PORT datab (1081:1081:1081) (1061:1061:1061))
        (PORT datac (1424:1424:1424) (1366:1366:1366))
        (PORT datad (989:989:989) (981:981:981))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1125:1125:1125))
        (PORT datab (1080:1080:1080) (1060:1060:1060))
        (PORT datac (1423:1423:1423) (1365:1365:1365))
        (PORT datad (988:988:988) (980:980:980))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1054:1054:1054))
        (PORT datab (1498:1498:1498) (1434:1434:1434))
        (PORT datac (1741:1741:1741) (1650:1650:1650))
        (PORT datad (917:917:917) (901:901:901))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (931:931:931))
        (PORT datab (960:960:960) (950:950:950))
        (PORT datac (1009:1009:1009) (991:991:991))
        (PORT datad (1722:1722:1722) (1629:1629:1629))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1005:1005:1005) (998:998:998))
        (PORT datab (1036:1036:1036) (1024:1024:1024))
        (PORT datac (993:993:993) (986:986:986))
        (PORT datad (966:966:966) (948:948:948))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (998:998:998))
        (PORT datab (1035:1035:1035) (1023:1023:1023))
        (PORT datac (991:991:991) (984:984:984))
        (PORT datad (965:965:965) (947:947:947))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1054:1054:1054))
        (PORT datab (1499:1499:1499) (1435:1435:1435))
        (PORT datac (1740:1740:1740) (1649:1649:1649))
        (PORT datad (917:917:917) (901:901:901))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[0\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (742:742:742) (706:706:706))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1332:1332:1332) (1329:1329:1329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1332:1332:1332) (1329:1329:1329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1332:1332:1332) (1329:1329:1329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1332:1332:1332) (1329:1329:1329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1332:1332:1332) (1329:1329:1329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1332:1332:1332) (1329:1329:1329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (347:347:347))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1332:1332:1332) (1329:1329:1329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1332:1332:1332) (1329:1329:1329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1332:1332:1332) (1329:1329:1329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (347:347:347))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (PORT datab (271:271:271) (345:345:345))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (243:243:243) (309:309:309))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (796:796:796) (797:797:797))
        (PORT datab (273:273:273) (347:347:347))
        (PORT datac (452:452:452) (474:474:474))
        (PORT datad (243:243:243) (309:309:309))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[16\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[17\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[18\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (345:345:345))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[19\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (890:890:890) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (354:354:354))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (237:237:237) (312:312:312))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (240:240:240) (316:316:316))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (239:239:239) (315:315:315))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (656:656:656) (619:619:619))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|oRESET\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (238:238:238))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|oRESET)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1941:1941:1941))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE p1\|altpll_component\|pll)
    (DELAY
      (ABSOLUTE
        (PORT areset (3567:3567:3567) (3567:3567:3567))
        (PORT inclk[0] (1964:1964:1964) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE p1\|altpll_component\|_clk2\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1963:1963:1963) (1936:1936:1936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (340:340:340))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2831:2831:2831) (2889:2889:2889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (339:339:339))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2831:2831:2831) (2889:2889:2889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2831:2831:2831) (2889:2889:2889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (440:440:440) (464:464:464))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2831:2831:2831) (2889:2889:2889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (290:290:290) (362:362:362))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2831:2831:2831) (2889:2889:2889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (314:314:314) (393:393:393))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (349:349:349))
        (PORT datac (241:241:241) (316:316:316))
        (PORT datad (244:244:244) (310:310:310))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (364:364:364))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (458:458:458))
        (PORT datab (255:255:255) (289:289:289))
        (PORT datac (222:222:222) (256:256:256))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2831:2831:2831) (2889:2889:2889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2831:2831:2831) (2889:2889:2889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (494:494:494) (517:517:517))
        (PORT datab (503:503:503) (520:520:520))
        (PORT datac (459:459:459) (486:486:486))
        (PORT datad (434:434:434) (462:462:462))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (372:372:372))
        (PORT datab (255:255:255) (289:289:289))
        (PORT datac (222:222:222) (256:256:256))
        (PORT datad (422:422:422) (411:411:411))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2831:2831:2831) (2889:2889:2889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (313:313:313) (392:392:392))
        (PORT datab (445:445:445) (468:468:468))
        (PORT datac (260:260:260) (335:335:335))
        (PORT datad (260:260:260) (326:326:326))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (255:255:255) (288:288:288))
        (PORT datac (222:222:222) (255:255:255))
        (PORT datad (423:423:423) (412:412:412))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2831:2831:2831) (2889:2889:2889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (434:434:434) (467:467:467))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2831:2831:2831) (2889:2889:2889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1929:1929:1929) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2831:2831:2831) (2889:2889:2889))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (519:519:519))
        (PORT datab (494:494:494) (508:508:508))
        (PORT datac (458:458:458) (484:484:484))
        (PORT datad (433:433:433) (454:454:454))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (506:506:506))
        (PORT datab (503:503:503) (520:520:520))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|HS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|oHS\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (933:933:933) (914:914:914))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oHS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (425:425:425))
        (PORT datac (210:210:210) (247:247:247))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (415:415:415))
        (PORT datac (207:207:207) (235:235:235))
        (PORT datad (368:368:368) (351:351:351))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2768:2768:2768) (2828:2828:2828))
        (PORT ena (1045:1045:1045) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (431:431:431))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (208:208:208) (245:245:245))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2768:2768:2768) (2828:2828:2828))
        (PORT ena (1045:1045:1045) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (483:483:483))
        (PORT datab (273:273:273) (347:347:347))
        (PORT datac (259:259:259) (335:335:335))
        (PORT datad (262:262:262) (327:327:327))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2768:2768:2768) (2828:2828:2828))
        (PORT ena (1045:1045:1045) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (486:486:486))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (432:432:432))
        (PORT datac (207:207:207) (244:244:244))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2768:2768:2768) (2828:2828:2828))
        (PORT ena (1045:1045:1045) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (372:372:372))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2768:2768:2768) (2828:2828:2828))
        (PORT ena (1045:1045:1045) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2768:2768:2768) (2828:2828:2828))
        (PORT ena (1045:1045:1045) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (343:343:343))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2768:2768:2768) (2828:2828:2828))
        (PORT ena (1045:1045:1045) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2768:2768:2768) (2828:2828:2828))
        (PORT ena (1045:1045:1045) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2768:2768:2768) (2828:2828:2828))
        (PORT ena (1045:1045:1045) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (PORT datac (238:238:238) (313:313:313))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (650:650:650) (598:598:598))
        (PORT datab (504:504:504) (518:518:518))
        (PORT datac (429:429:429) (462:462:462))
        (PORT datad (456:456:456) (478:478:478))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (432:432:432))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datac (207:207:207) (244:244:244))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1951:1951:1951))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2768:2768:2768) (2828:2828:2828))
        (PORT ena (1045:1045:1045) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (545:545:545))
        (PORT datab (459:459:459) (496:496:496))
        (PORT datac (214:214:214) (245:245:245))
        (PORT datad (465:465:465) (490:490:490))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|VS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oVS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1939:1939:1939))
        (PORT asdata (1291:1291:1291) (1273:1273:1273))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (519:519:519))
        (PORT datac (456:456:456) (482:482:482))
        (PORT datad (413:413:413) (436:436:436))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (505:505:505))
        (PORT datab (493:493:493) (507:507:507))
        (PORT datac (647:647:647) (639:639:639))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (519:519:519) (540:540:540))
        (PORT datab (455:455:455) (492:492:492))
        (PORT datac (215:215:215) (246:246:246))
        (PORT datad (461:461:461) (486:486:486))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (529:529:529))
        (PORT datab (464:464:464) (495:495:495))
        (PORT datac (471:471:471) (499:499:499))
        (PORT datad (423:423:423) (454:454:454))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (600:600:600))
        (PORT datab (505:505:505) (519:519:519))
        (PORT datac (358:358:358) (341:341:341))
        (PORT datad (465:465:465) (491:491:491))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (504:504:504) (521:521:521))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|blank_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1950:1950:1950))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oBLANK_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1821:1821:1821) (1842:1842:1842))
        (PORT asdata (3468:3468:3468) (3327:3327:3327))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1456:1456:1456) (1467:1467:1467))
        (PORT datab (298:298:298) (375:375:375))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (920:920:920) (906:906:906))
        (PORT datad (930:930:930) (910:910:910))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2811:2811:2811) (2861:2861:2861))
        (PORT sclr (2866:2866:2866) (2745:2745:2745))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (298:298:298) (375:375:375))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2811:2811:2811) (2861:2861:2861))
        (PORT sclr (2866:2866:2866) (2745:2745:2745))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (503:503:503))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2811:2811:2811) (2861:2861:2861))
        (PORT sclr (2866:2866:2866) (2745:2745:2745))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (373:373:373))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2811:2811:2811) (2861:2861:2861))
        (PORT sclr (2866:2866:2866) (2745:2745:2745))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (391:391:391))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2811:2811:2811) (2861:2861:2861))
        (PORT sclr (2866:2866:2866) (2745:2745:2745))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (362:362:362))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2811:2811:2811) (2861:2861:2861))
        (PORT sclr (2866:2866:2866) (2745:2745:2745))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (393:393:393))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2811:2811:2811) (2861:2861:2861))
        (PORT sclr (2866:2866:2866) (2745:2745:2745))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (682:682:682) (683:683:683))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2811:2811:2811) (2861:2861:2861))
        (PORT sclr (2866:2866:2866) (2745:2745:2745))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1966:1966:1966))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2811:2811:2811) (2861:2861:2861))
        (PORT sclr (2866:2866:2866) (2745:2745:2745))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (362:362:362))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2820:2820:2820) (2882:2882:2882))
        (PORT sclr (2318:2318:2318) (2251:2251:2251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (362:362:362))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2820:2820:2820) (2882:2882:2882))
        (PORT sclr (2318:2318:2318) (2251:2251:2251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2820:2820:2820) (2882:2882:2882))
        (PORT sclr (2318:2318:2318) (2251:2251:2251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2820:2820:2820) (2882:2882:2882))
        (PORT sclr (2318:2318:2318) (2251:2251:2251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (374:374:374))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2820:2820:2820) (2882:2882:2882))
        (PORT sclr (2318:2318:2318) (2251:2251:2251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2820:2820:2820) (2882:2882:2882))
        (PORT sclr (2318:2318:2318) (2251:2251:2251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (450:450:450) (481:481:481))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2820:2820:2820) (2882:2882:2882))
        (PORT sclr (2318:2318:2318) (2251:2251:2251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2820:2820:2820) (2882:2882:2882))
        (PORT sclr (2318:2318:2318) (2251:2251:2251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2820:2820:2820) (2882:2882:2882))
        (PORT sclr (2318:2318:2318) (2251:2251:2251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[18\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (481:481:481))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2820:2820:2820) (2882:2882:2882))
        (PORT sclr (2318:2318:2318) (2251:2251:2251))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1053:1053:1053) (1028:1028:1028))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1036:1036:1036) (1005:1005:1005))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (966:966:966))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[10\]\~6)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[108\]\~163)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (253:253:253) (288:288:288))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[108\]\~162)
    (DELAY
      (ABSOLUTE
        (PORT datab (782:782:782) (790:790:790))
        (PORT datad (1183:1183:1183) (1122:1122:1122))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[107\]\~164)
    (DELAY
      (ABSOLUTE
        (PORT datab (780:780:780) (805:805:805))
        (PORT datad (1185:1185:1185) (1124:1124:1124))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[107\]\~165)
    (DELAY
      (ABSOLUTE
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (251:251:251) (286:286:286))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]\~166)
    (DELAY
      (ABSOLUTE
        (PORT datac (1014:1014:1014) (996:996:996))
        (PORT datad (254:254:254) (289:289:289))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[106\]\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (265:265:265))
        (PORT datad (250:250:250) (285:285:285))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[105\]\~169)
    (DELAY
      (ABSOLUTE
        (PORT datab (766:766:766) (792:792:792))
        (PORT datad (1178:1178:1178) (1091:1091:1091))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[105\]\~168)
    (DELAY
      (ABSOLUTE
        (PORT datab (766:766:766) (791:791:791))
        (PORT datad (1172:1172:1172) (1085:1085:1085))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (682:682:682))
        (PORT datab (676:676:676) (655:655:655))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (390:390:390))
        (PORT datab (372:372:372) (364:364:364))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (384:384:384))
        (PORT datab (375:375:375) (368:368:368))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (366:366:366))
        (PORT datab (426:426:426) (400:400:400))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (408:408:408))
        (PORT datab (1036:1036:1036) (1004:1004:1004))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (411:411:411) (405:405:405))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]\~170)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (655:655:655) (610:610:610))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]\~290)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (265:265:265))
        (PORT datab (280:280:280) (321:321:321))
        (PORT datac (1020:1020:1020) (1003:1003:1003))
        (PORT datad (411:411:411) (404:404:404))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]\~171)
    (DELAY
      (ABSOLUTE
        (PORT datac (356:356:356) (349:349:349))
        (PORT datad (655:655:655) (610:610:610))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datad (654:654:654) (608:608:608))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]\~172)
    (DELAY
      (ABSOLUTE
        (PORT datac (953:953:953) (941:941:941))
        (PORT datad (655:655:655) (610:610:610))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[104\]\~176)
    (DELAY
      (ABSOLUTE
        (PORT datab (818:818:818) (828:828:828))
        (PORT datad (952:952:952) (907:907:907))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[104\]\~175)
    (DELAY
      (ABSOLUTE
        (PORT datab (818:818:818) (828:828:828))
        (PORT datad (951:951:951) (905:905:905))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (977:977:977))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]\~174)
    (DELAY
      (ABSOLUTE
        (PORT datab (1343:1343:1343) (1290:1290:1290))
        (PORT datad (655:655:655) (610:610:610))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (850:850:850))
        (PORT datab (217:217:217) (244:244:244))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (247:247:247))
        (PORT datab (217:217:217) (244:244:244))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (405:405:405))
        (PORT datab (218:218:218) (244:244:244))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (581:581:581))
        (PORT datab (218:218:218) (245:245:245))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[129\]\~291)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (714:714:714))
        (PORT datab (766:766:766) (791:791:791))
        (PORT datac (702:702:702) (671:671:671))
        (PORT datad (727:727:727) (706:706:706))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]\~252)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (650:650:650))
        (PORT datab (390:390:390) (379:379:379))
        (PORT datac (386:386:386) (371:371:371))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[130\]\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (723:723:723))
        (PORT datac (669:669:669) (635:635:635))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[129\]\~179)
    (DELAY
      (ABSOLUTE
        (PORT datac (672:672:672) (645:645:645))
        (PORT datad (946:946:946) (892:892:892))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[128\]\~180)
    (DELAY
      (ABSOLUTE
        (PORT datab (670:670:670) (651:651:651))
        (PORT datad (947:947:947) (892:892:892))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[128\]\~292)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (977:977:977))
        (PORT datab (819:819:819) (829:829:829))
        (PORT datac (939:939:939) (887:887:887))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[103\]\~183)
    (DELAY
      (ABSOLUTE
        (PORT datab (825:825:825) (834:834:834))
        (PORT datad (1173:1173:1173) (1086:1086:1086))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[103\]\~182)
    (DELAY
      (ABSOLUTE
        (PORT datab (824:824:824) (833:833:833))
        (PORT datad (1172:1172:1172) (1084:1084:1084))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]\~184)
    (DELAY
      (ABSOLUTE
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (727:727:727) (706:706:706))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]\~181)
    (DELAY
      (ABSOLUTE
        (PORT datab (827:827:827) (836:836:836))
        (PORT datad (728:728:728) (707:707:707))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[127\]\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (378:378:378))
        (PORT datac (960:960:960) (923:923:923))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[127\]\~293)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (716:716:716))
        (PORT datab (827:827:827) (836:836:836))
        (PORT datac (191:191:191) (222:222:222))
        (PORT datad (728:728:728) (707:707:707))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (656:656:656) (635:635:635))
        (PORT datab (660:660:660) (626:626:626))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (699:699:699) (661:661:661))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (673:673:673))
        (PORT datab (216:216:216) (242:242:242))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (640:640:640))
        (PORT datab (370:370:370) (359:359:359))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[141\]\~253)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (675:675:675))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (670:670:670) (643:643:643))
        (PORT datad (944:944:944) (889:889:889))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[141\]\~186)
    (DELAY
      (ABSOLUTE
        (PORT datab (705:705:705) (680:680:680))
        (PORT datac (340:340:340) (330:330:330))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[140\]\~254)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (420:420:420))
        (PORT datab (671:671:671) (651:651:651))
        (PORT datac (663:663:663) (633:633:633))
        (PORT datad (947:947:947) (893:893:893))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[140\]\~187)
    (DELAY
      (ABSOLUTE
        (PORT datac (673:673:673) (653:653:653))
        (PORT datad (377:377:377) (359:359:359))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[139\]\~188)
    (DELAY
      (ABSOLUTE
        (PORT datab (704:704:704) (679:679:679))
        (PORT datac (380:380:380) (362:362:362))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[139\]\~255)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (404:404:404))
        (PORT datab (732:732:732) (723:723:723))
        (PORT datac (964:964:964) (929:929:929))
        (PORT datad (362:362:362) (339:339:339))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[102\]\~191)
    (DELAY
      (ABSOLUTE
        (PORT datac (767:767:767) (793:793:793))
        (PORT datad (959:959:959) (914:914:914))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[102\]\~190)
    (DELAY
      (ABSOLUTE
        (PORT datac (766:766:766) (792:792:792))
        (PORT datad (957:957:957) (912:912:912))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[126\]\~294)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (918:918:918))
        (PORT datab (1002:1002:1002) (950:950:950))
        (PORT datac (1046:1046:1046) (1045:1045:1045))
        (PORT datad (651:651:651) (621:621:621))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]\~192)
    (DELAY
      (ABSOLUTE
        (PORT datac (929:929:929) (883:883:883))
        (PORT datad (653:653:653) (624:624:624))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (918:918:918))
        (PORT datac (1046:1046:1046) (1045:1045:1045))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (247:247:247))
        (PORT datac (186:186:186) (214:214:214))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[126\]\~193)
    (DELAY
      (ABSOLUTE
        (PORT datab (999:999:999) (947:947:947))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (262:262:262))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[138\]\~194)
    (DELAY
      (ABSOLUTE
        (PORT datac (671:671:671) (644:644:644))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[138\]\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datab (999:999:999) (946:946:946))
        (PORT datac (675:675:675) (648:648:648))
        (PORT datad (193:193:193) (215:215:215))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (382:382:382))
        (PORT datab (434:434:434) (408:408:408))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (662:662:662) (628:628:628))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (407:407:407))
        (PORT datab (218:218:218) (244:244:244))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (403:403:403))
        (PORT datab (216:216:216) (242:242:242))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[150\]\~259)
    (DELAY
      (ABSOLUTE
        (PORT dataa (423:423:423) (422:422:422))
        (PORT datab (446:446:446) (417:417:417))
        (PORT datac (672:672:672) (652:652:652))
        (PORT datad (386:386:386) (367:367:367))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[152\]\~195)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (320:320:320))
        (PORT datac (187:187:187) (215:215:215))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[152\]\~257)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (403:403:403))
        (PORT datab (706:706:706) (682:682:682))
        (PORT datac (242:242:242) (286:286:286))
        (PORT datad (380:380:380) (363:363:363))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[151\]\~258)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (406:406:406))
        (PORT datab (710:710:710) (686:686:686))
        (PORT datac (633:633:633) (601:601:601))
        (PORT datad (396:396:396) (385:385:385))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[151\]\~196)
    (DELAY
      (ABSOLUTE
        (PORT datac (242:242:242) (286:286:286))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[150\]\~197)
    (DELAY
      (ABSOLUTE
        (PORT datac (240:240:240) (284:284:284))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[101\]\~200)
    (DELAY
      (ABSOLUTE
        (PORT datac (954:954:954) (942:942:942))
        (PORT datad (253:253:253) (289:289:289))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[101\]\~199)
    (DELAY
      (ABSOLUTE
        (PORT datac (954:954:954) (942:942:942))
        (PORT datad (253:253:253) (289:289:289))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[113\]\~201)
    (DELAY
      (ABSOLUTE
        (PORT datab (239:239:239) (265:265:265))
        (PORT datad (412:412:412) (405:405:405))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[113\]\~198)
    (DELAY
      (ABSOLUTE
        (PORT datac (955:955:955) (943:943:943))
        (PORT datad (411:411:411) (404:404:404))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]\~295)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (918:918:918))
        (PORT datab (922:922:922) (868:868:868))
        (PORT datac (1233:1233:1233) (1189:1189:1189))
        (PORT datad (954:954:954) (913:913:913))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[137\]\~260)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (825:825:825))
        (PORT datab (1001:1001:1001) (949:949:949))
        (PORT datac (673:673:673) (647:647:647))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (883:883:883) (825:825:825))
        (PORT datad (952:952:952) (911:911:911))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (258:258:258))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[149\]\~261)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (404:404:404))
        (PORT datab (705:705:705) (676:676:676))
        (PORT datac (192:192:192) (224:224:224))
        (PORT datad (192:192:192) (213:213:213))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[137\]\~203)
    (DELAY
      (ABSOLUTE
        (PORT datac (675:675:675) (648:648:648))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (186:186:186) (213:213:213))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[149\]\~204)
    (DELAY
      (ABSOLUTE
        (PORT datac (244:244:244) (288:288:288))
        (PORT datad (589:589:589) (535:535:535))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (587:587:587))
        (PORT datab (424:424:424) (395:395:395))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (385:385:385))
        (PORT datab (426:426:426) (400:400:400))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (420:420:420))
        (PORT datab (424:424:424) (395:395:395))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (552:552:552))
        (PORT datab (382:382:382) (370:370:370))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[162\]\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (378:378:378))
        (PORT datab (447:447:447) (429:429:429))
        (PORT datac (243:243:243) (287:287:287))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[162\]\~206)
    (DELAY
      (ABSOLUTE
        (PORT datac (679:679:679) (664:664:664))
        (PORT datad (388:388:388) (369:369:369))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[161\]\~264)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (582:582:582))
        (PORT datab (245:245:245) (274:274:274))
        (PORT datac (655:655:655) (608:608:608))
        (PORT datad (596:596:596) (544:544:544))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[161\]\~207)
    (DELAY
      (ABSOLUTE
        (PORT datac (679:679:679) (663:663:663))
        (PORT datad (362:362:362) (343:343:343))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[100\]\~210)
    (DELAY
      (ABSOLUTE
        (PORT datab (810:810:810) (830:830:830))
        (PORT datad (950:950:950) (905:905:905))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[100\]\~209)
    (DELAY
      (ABSOLUTE
        (PORT datab (814:814:814) (834:834:834))
        (PORT datad (954:954:954) (909:909:909))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[112\]\~211)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (978:978:978))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[112\]\~208)
    (DELAY
      (ABSOLUTE
        (PORT datab (817:817:817) (838:838:838))
        (PORT datad (987:987:987) (938:938:938))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]\~212)
    (DELAY
      (ABSOLUTE
        (PORT datac (957:957:957) (920:920:920))
        (PORT datad (386:386:386) (366:366:366))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]\~296)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (977:977:977))
        (PORT datab (817:817:817) (837:837:837))
        (PORT datac (941:941:941) (889:889:889))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (391:391:391) (376:376:376))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[136\]\~213)
    (DELAY
      (ABSOLUTE
        (PORT datab (732:732:732) (723:723:723))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[136\]\~265)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (423:423:423))
        (PORT datab (731:731:731) (722:722:722))
        (PORT datac (956:956:956) (919:919:919))
        (PORT datad (385:385:385) (365:365:365))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[148\]\~214)
    (DELAY
      (ABSOLUTE
        (PORT datac (943:943:943) (885:885:885))
        (PORT datad (195:195:195) (217:217:217))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[148\]\~266)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (391:391:391))
        (PORT datab (223:223:223) (251:251:251))
        (PORT datac (943:943:943) (885:885:885))
        (PORT datad (702:702:702) (687:687:687))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[160\]\~215)
    (DELAY
      (ABSOLUTE
        (PORT datac (670:670:670) (654:654:654))
        (PORT datad (588:588:588) (535:535:535))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[160\]\~267)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (920:920:920))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (728:728:728) (703:703:703))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (374:374:374))
        (PORT datab (700:700:700) (662:662:662))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (419:419:419))
        (PORT datab (216:216:216) (241:241:241))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (616:616:616) (574:574:574))
        (PORT datab (216:216:216) (242:242:242))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[163\]\~205)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (699:699:699))
        (PORT datac (352:352:352) (342:342:342))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[163\]\~262)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (419:419:419))
        (PORT datab (245:245:245) (274:274:274))
        (PORT datac (655:655:655) (608:608:608))
        (PORT datad (381:381:381) (365:365:365))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (385:385:385) (375:375:375))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[174\]\~216)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (237:237:237) (272:272:272))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[174\]\~268)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (575:575:575))
        (PORT datab (267:267:267) (307:307:307))
        (PORT datac (677:677:677) (661:661:661))
        (PORT datad (387:387:387) (368:368:368))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[173\]\~217)
    (DELAY
      (ABSOLUTE
        (PORT datac (410:410:410) (392:392:392))
        (PORT datad (447:447:447) (449:449:449))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[173\]\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (417:417:417))
        (PORT datab (267:267:267) (307:307:307))
        (PORT datac (671:671:671) (655:655:655))
        (PORT datad (361:361:361) (342:342:342))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[172\]\~218)
    (DELAY
      (ABSOLUTE
        (PORT datac (360:360:360) (354:354:354))
        (PORT datad (448:448:448) (450:450:450))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[172\]\~270)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (690:690:690))
        (PORT datab (267:267:267) (307:307:307))
        (PORT datac (666:666:666) (636:636:636))
        (PORT datad (588:588:588) (534:534:534))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[99\]\~221)
    (DELAY
      (ABSOLUTE
        (PORT datab (539:539:539) (576:576:576))
        (PORT datad (1129:1129:1129) (1045:1045:1045))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[99\]\~220)
    (DELAY
      (ABSOLUTE
        (PORT datab (539:539:539) (576:576:576))
        (PORT datad (1129:1129:1129) (1045:1045:1045))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[111\]\~222)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (259:259:259))
        (PORT datac (695:695:695) (675:675:675))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[111\]\~219)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (707:707:707))
        (PORT datac (496:496:496) (539:539:539))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]\~223)
    (DELAY
      (ABSOLUTE
        (PORT datab (725:725:725) (700:700:700))
        (PORT datac (192:192:192) (223:223:223))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]\~297)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (707:707:707))
        (PORT datab (534:534:534) (571:571:571))
        (PORT datac (690:690:690) (667:667:667))
        (PORT datad (196:196:196) (220:220:220))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (193:193:193) (215:215:215))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[135\]\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (966:966:966) (929:929:929))
        (PORT datac (191:191:191) (221:221:221))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[135\]\~271)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (931:931:931))
        (PORT datab (724:724:724) (699:699:699))
        (PORT datac (192:192:192) (223:223:223))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (194:194:194) (215:215:215))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]\~225)
    (DELAY
      (ABSOLUTE
        (PORT datab (982:982:982) (935:935:935))
        (PORT datad (195:195:195) (218:218:218))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[147\]\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (965:965:965) (928:928:928))
        (PORT datab (982:982:982) (936:936:936))
        (PORT datac (190:190:190) (221:221:221))
        (PORT datad (196:196:196) (217:217:217))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (209:209:209) (228:228:228))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[159\]\~226)
    (DELAY
      (ABSOLUTE
        (PORT datab (666:666:666) (631:631:631))
        (PORT datac (669:669:669) (653:653:653))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[159\]\~273)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (978:978:978))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (378:378:378) (364:364:364))
        (PORT datad (952:952:952) (900:900:900))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (424:424:424) (394:394:394))
        (PORT datac (675:675:675) (644:644:644))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[171\]\~227)
    (DELAY
      (ABSOLUTE
        (PORT datab (494:494:494) (488:488:488))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[171\]\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (672:672:672))
        (PORT datab (713:713:713) (675:675:675))
        (PORT datac (646:646:646) (612:612:612))
        (PORT datad (447:447:447) (449:449:449))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (402:402:402))
        (PORT datab (225:225:225) (255:255:255))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (377:377:377))
        (PORT datab (393:393:393) (383:383:383))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (449:449:449) (422:422:422))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (378:378:378))
        (PORT datab (425:425:425) (399:399:399))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[185\]\~275)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1225:1225:1225))
        (PORT datab (267:267:267) (308:308:308))
        (PORT datac (206:206:206) (233:233:233))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[185\]\~228)
    (DELAY
      (ABSOLUTE
        (PORT datac (228:228:228) (265:265:265))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[184\]\~229)
    (DELAY
      (ABSOLUTE
        (PORT datab (260:260:260) (295:295:295))
        (PORT datac (192:192:192) (224:224:224))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[184\]\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (435:435:435))
        (PORT datab (492:492:492) (486:486:486))
        (PORT datac (362:362:362) (356:356:356))
        (PORT datad (361:361:361) (344:344:344))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[183\]\~230)
    (DELAY
      (ABSOLUTE
        (PORT datac (436:436:436) (438:438:438))
        (PORT datad (363:363:363) (347:347:347))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[183\]\~277)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (643:643:643))
        (PORT datab (223:223:223) (253:253:253))
        (PORT datac (227:227:227) (265:265:265))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[110\]\~233)
    (DELAY
      (ABSOLUTE
        (PORT datac (690:690:690) (689:689:689))
        (PORT datad (1158:1158:1158) (1067:1067:1067))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[110\]\~232)
    (DELAY
      (ABSOLUTE
        (PORT datac (688:688:688) (687:687:687))
        (PORT datad (1157:1157:1157) (1066:1066:1066))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (242:242:242))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[122\]\~234)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (403:403:403))
        (PORT datad (713:713:713) (689:689:689))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[122\]\~231)
    (DELAY
      (ABSOLUTE
        (PORT datac (725:725:725) (716:716:716))
        (PORT datad (716:716:716) (692:692:692))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (242:242:242))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]\~298)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (737:737:737))
        (PORT datab (980:980:980) (924:924:924))
        (PORT datac (723:723:723) (714:714:714))
        (PORT datad (378:378:378) (363:363:363))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[146\]\~278)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (261:261:261))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (944:944:944) (896:896:896))
        (PORT datad (955:955:955) (902:902:902))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[134\]\~235)
    (DELAY
      (ABSOLUTE
        (PORT datac (943:943:943) (896:896:896))
        (PORT datad (197:197:197) (221:221:221))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (223:223:223) (253:253:253))
        (PORT datac (185:185:185) (213:213:213))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[146\]\~236)
    (DELAY
      (ABSOLUTE
        (PORT datab (1002:1002:1002) (940:940:940))
        (PORT datad (193:193:193) (214:214:214))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datac (185:185:185) (213:213:213))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[158\]\~237)
    (DELAY
      (ABSOLUTE
        (PORT datac (936:936:936) (892:892:892))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[158\]\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (261:261:261))
        (PORT datab (1001:1001:1001) (939:939:939))
        (PORT datac (934:934:934) (890:890:890))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[170\]\~238)
    (DELAY
      (ABSOLUTE
        (PORT datac (765:765:765) (754:754:754))
        (PORT datad (192:192:192) (214:214:214))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[170\]\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (809:809:809) (792:792:792))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (930:930:930) (885:885:885))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[182\]\~239)
    (DELAY
      (ABSOLUTE
        (PORT datab (662:662:662) (626:626:626))
        (PORT datac (227:227:227) (264:264:264))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[182\]\~281)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (692:692:692))
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (759:759:759) (747:747:747))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (384:384:384))
        (PORT datab (695:695:695) (671:671:671))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[8\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (451:451:451))
        (PORT datab (390:390:390) (381:381:381))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[9\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (377:377:377))
        (PORT datab (445:445:445) (416:416:416))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (600:600:600))
        (PORT datab (424:424:424) (395:395:395))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[196\]\~240)
    (DELAY
      (ABSOLUTE
        (PORT datac (237:237:237) (280:280:280))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[196\]\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (672:672:672))
        (PORT datab (225:225:225) (255:255:255))
        (PORT datac (205:205:205) (233:233:233))
        (PORT datad (404:404:404) (395:395:395))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[195\]\~241)
    (DELAY
      (ABSOLUTE
        (PORT datac (237:237:237) (281:281:281))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[195\]\~283)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (315:315:315))
        (PORT datab (391:391:391) (381:381:381))
        (PORT datac (436:436:436) (438:438:438))
        (PORT datad (366:366:366) (351:351:351))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[194\]\~242)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (315:315:315))
        (PORT datac (186:186:186) (214:214:214))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[194\]\~284)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (318:318:318))
        (PORT datab (698:698:698) (675:675:675))
        (PORT datac (436:436:436) (438:438:438))
        (PORT datad (654:654:654) (618:618:618))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[121\]\~245)
    (DELAY
      (ABSOLUTE
        (PORT datab (1279:1279:1279) (1226:1226:1226))
        (PORT datac (963:963:963) (927:927:927))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[121\]\~244)
    (DELAY
      (ABSOLUTE
        (PORT datab (1279:1279:1279) (1226:1226:1226))
        (PORT datac (962:962:962) (927:927:927))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]\~299)
    (DELAY
      (ABSOLUTE
        (PORT dataa (609:609:609) (564:564:564))
        (PORT datab (992:992:992) (986:986:986))
        (PORT datac (947:947:947) (893:893:893))
        (PORT datad (966:966:966) (907:907:907))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[133\]\~246)
    (DELAY
      (ABSOLUTE
        (PORT dataa (606:606:606) (561:561:561))
        (PORT datac (945:945:945) (890:890:890))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[133\]\~243)
    (DELAY
      (ABSOLUTE
        (PORT datab (1277:1277:1277) (1223:1223:1223))
        (PORT datad (702:702:702) (687:687:687))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (415:415:415) (389:389:389))
        (PORT datad (378:378:378) (356:356:356))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[157\]\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (257:257:257))
        (PORT datab (996:996:996) (942:942:942))
        (PORT datac (966:966:966) (918:918:918))
        (PORT datad (388:388:388) (368:368:368))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[145\]\~247)
    (DELAY
      (ABSOLUTE
        (PORT datab (995:995:995) (941:941:941))
        (PORT datad (384:384:384) (364:364:364))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_14_result_int\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[169\]\~286)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (956:956:956))
        (PORT datab (222:222:222) (251:251:251))
        (PORT datac (750:750:750) (732:732:732))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[157\]\~248)
    (DELAY
      (ABSOLUTE
        (PORT datac (967:967:967) (919:919:919))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_15_result_int\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (185:185:185) (213:213:213))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[181\]\~287)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (766:766:766))
        (PORT datab (224:224:224) (253:253:253))
        (PORT datac (686:686:686) (669:669:669))
        (PORT datad (195:195:195) (216:216:216))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[169\]\~249)
    (DELAY
      (ABSOLUTE
        (PORT datac (744:744:744) (725:725:725))
        (PORT datad (194:194:194) (216:216:216))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_16_result_int\[5\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (192:192:192) (215:215:215))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[193\]\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (967:967:967))
        (PORT datab (224:224:224) (255:255:255))
        (PORT datac (687:687:687) (670:670:670))
        (PORT datad (193:193:193) (214:214:214))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[181\]\~250)
    (DELAY
      (ABSOLUTE
        (PORT datac (684:684:684) (667:667:667))
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_17_result_int\[6\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (255:255:255))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|StageOut\[193\]\~251)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (969:969:969))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1023:1023:1023) (986:986:986))
        (PORT datab (700:700:700) (656:656:656))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[8\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (215:215:215) (241:241:241))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[9\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (420:420:420))
        (PORT datab (217:217:217) (244:244:244))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[10\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (425:425:425) (396:396:396))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Div0\|auto_generated\|divider\|divider\|add_sub_18_result_int\[11\]\~8)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1261:1261:1261) (1200:1200:1200))
        (PORT datab (1469:1469:1469) (1442:1442:1442))
        (PORT datac (1229:1229:1229) (1152:1152:1152))
        (PORT datad (916:916:916) (863:863:863))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1202:1202:1202))
        (PORT datac (1231:1231:1231) (1153:1153:1153))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1190:1190:1190))
        (PORT datab (1220:1220:1220) (1164:1164:1164))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (727:727:727))
        (PORT datab (1469:1469:1469) (1441:1441:1441))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (369:369:369))
        (PORT datab (291:291:291) (364:364:364))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (217:217:217) (247:247:247))
        (PORT datab (291:291:291) (365:365:365))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1657:1657:1657) (1639:1639:1639))
        (PORT datab (1694:1694:1694) (1656:1656:1656))
        (PORT datac (1275:1275:1275) (1249:1249:1249))
        (PORT datad (1437:1437:1437) (1451:1451:1451))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan20\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (983:983:983) (937:937:937))
        (PORT datab (1469:1469:1469) (1416:1416:1416))
        (PORT datac (717:717:717) (698:698:698))
        (PORT datad (928:928:928) (855:855:855))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan20\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1280:1280:1280) (1200:1200:1200))
        (PORT datac (904:904:904) (856:856:856))
        (PORT datad (914:914:914) (863:863:863))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan20\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (931:931:931))
        (PORT datab (785:785:785) (755:755:755))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan20\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (994:994:994) (937:937:937))
        (PORT datad (399:399:399) (382:382:382))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_b\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1082:1082:1082) (1086:1086:1086))
        (PORT datac (352:352:352) (334:334:334))
        (PORT datad (1527:1527:1527) (1551:1551:1551))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1660:1660:1660) (1643:1643:1643))
        (PORT datac (1655:1655:1655) (1623:1623:1623))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_c\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1678:1678:1678) (1619:1619:1619))
        (PORT datad (1389:1389:1389) (1383:1383:1383))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan22\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1470:1470:1470) (1418:1418:1418))
        (PORT datac (934:934:934) (894:894:894))
        (PORT datad (1249:1249:1249) (1163:1163:1163))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan22\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (890:890:890))
        (PORT datab (785:785:785) (754:754:754))
        (PORT datac (720:720:720) (702:702:702))
        (PORT datad (910:910:910) (859:859:859))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan22\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (931:931:931))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1449:1449:1449) (1351:1351:1351))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_b\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (698:698:698))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (650:650:650) (620:620:620))
        (PORT datad (1732:1732:1732) (1720:1720:1720))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_b\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1515:1515:1515) (1412:1412:1412))
        (PORT datab (1014:1014:1014) (961:961:961))
        (PORT datac (4246:4246:4246) (4175:4175:4175))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_b\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1161:1161:1161))
        (PORT datab (995:995:995) (965:965:965))
        (PORT datac (698:698:698) (662:662:662))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_f\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1492:1492:1492) (1498:1498:1498))
        (PORT datab (1571:1571:1571) (1583:1583:1583))
        (PORT datac (1275:1275:1275) (1250:1250:1250))
        (PORT datad (218:218:218) (240:240:240))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_a\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1643:1643:1643))
        (PORT datab (1305:1305:1305) (1277:1277:1277))
        (PORT datac (1655:1655:1655) (1623:1623:1623))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_f\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1483:1483:1483) (1486:1486:1486))
        (PORT datab (1579:1579:1579) (1595:1595:1595))
        (PORT datac (190:190:190) (221:221:221))
        (PORT datad (954:954:954) (907:907:907))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_f\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (420:420:420))
        (PORT datab (1580:1580:1580) (1595:1595:1595))
        (PORT datac (382:382:382) (366:366:366))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_f\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4376:4376:4376) (4302:4302:4302))
        (PORT datab (1082:1082:1082) (1087:1087:1087))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_d\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1486:1486:1486) (1491:1491:1491))
        (PORT datab (1576:1576:1576) (1589:1589:1589))
        (PORT datac (1273:1273:1273) (1247:1247:1247))
        (PORT datad (216:216:216) (238:238:238))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_a\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1660:1660:1660) (1643:1643:1643))
        (PORT datab (1577:1577:1577) (1590:1590:1590))
        (PORT datac (1655:1655:1655) (1624:1624:1624))
        (PORT datad (1431:1431:1431) (1444:1444:1444))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_a\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4376:4376:4376) (4302:4302:4302))
        (PORT datab (1081:1081:1081) (1086:1086:1086))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan22\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (784:784:784) (754:754:754))
        (PORT datad (908:908:908) (857:857:857))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan22\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (739:739:739))
        (PORT datab (923:923:923) (882:882:882))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1250:1250:1250) (1164:1164:1164))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LessThan22\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (931:931:931))
        (PORT datab (1470:1470:1470) (1418:1418:1418))
        (PORT datac (934:934:934) (893:893:893))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_a\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1495:1495:1495))
        (PORT datab (1574:1574:1574) (1586:1586:1586))
        (PORT datac (193:193:193) (223:223:223))
        (PORT datad (1052:1052:1052) (1051:1051:1051))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_a\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1482:1482:1482) (1382:1382:1382))
        (PORT datac (4274:4274:4274) (4206:4206:4206))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE a_note\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (4052:4052:4052) (4259:4259:4259))
        (PORT datad (676:676:676) (652:652:652))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (378:378:378))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1413:1413:1413))
        (PORT datab (1677:1677:1677) (1619:1619:1619))
        (PORT datac (4247:4247:4247) (4176:4176:4176))
        (PORT datad (1389:1389:1389) (1384:1384:1384))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE e_note\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (698:698:698))
        (PORT datab (223:223:223) (253:253:253))
        (PORT datac (4350:4350:4350) (4545:4545:4545))
        (PORT datad (1732:1732:1732) (1720:1720:1720))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE g_note\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_g\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1518:1518:1518))
        (PORT datac (3575:3575:3575) (3506:3506:3506))
        (PORT datad (1329:1329:1329) (1301:1301:1301))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_g\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1739:1739:1739) (1736:1736:1736))
        (PORT datac (1544:1544:1544) (1499:1499:1499))
        (PORT datad (1396:1396:1396) (1390:1390:1390))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_g\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1210:1210:1210))
        (PORT datab (1444:1444:1444) (1428:1428:1428))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1328:1328:1328) (1297:1297:1297))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_g\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (730:730:730))
        (PORT datab (1444:1444:1444) (1428:1428:1428))
        (PORT datac (658:658:658) (629:629:629))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_g\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1737:1737:1737) (1734:1734:1734))
        (PORT datac (1524:1524:1524) (1482:1482:1482))
        (PORT datad (1326:1326:1326) (1298:1298:1298))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_g\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (679:679:679))
        (PORT datab (1738:1738:1738) (1735:1735:1735))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1394:1394:1394) (1388:1388:1388))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_g\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1277:1277:1277) (1205:1205:1205))
        (PORT datab (1442:1442:1442) (1425:1425:1425))
        (PORT datac (1768:1768:1768) (1694:1694:1694))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_g\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (728:728:728))
        (PORT datab (695:695:695) (664:664:664))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1394:1394:1394) (1387:1387:1387))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_g\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1172:1172:1172))
        (PORT datab (216:216:216) (241:241:241))
        (PORT datac (4212:4212:4212) (4117:4117:4117))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (695:695:695) (652:652:652))
        (PORT datac (4046:4046:4046) (4254:4254:4254))
        (PORT datad (681:681:681) (637:637:637))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE f_note\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (553:553:553))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (4050:4050:4050) (4258:4258:4258))
        (PORT datad (678:678:678) (654:654:654))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (636:636:636))
        (PORT datab (991:991:991) (960:960:960))
        (PORT datac (1203:1203:1203) (1119:1119:1119))
        (PORT datad (965:965:965) (920:920:920))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE b_note\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|pressed_e\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (312:312:312) (400:400:400))
        (PORT datab (297:297:297) (373:373:373))
        (PORT datac (428:428:428) (470:470:470))
        (PORT datad (269:269:269) (339:339:339))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|pressed_e\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (310:310:310) (398:398:398))
        (PORT datab (297:297:297) (375:375:375))
        (PORT datac (274:274:274) (358:358:358))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|pressed_e\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (290:290:290) (363:363:363))
        (PORT datac (277:277:277) (363:363:363))
        (PORT datad (1185:1185:1185) (1124:1124:1124))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|pressed_e\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (692:692:692) (663:663:663))
        (PORT datab (2027:2027:2027) (1957:1957:1957))
        (PORT datac (651:651:651) (622:622:622))
        (PORT datad (979:979:979) (926:926:926))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1415:1415:1415))
        (PORT datab (989:989:989) (957:957:957))
        (PORT datac (4350:4350:4350) (4544:4544:4544))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE d_note\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (697:697:697))
        (PORT datab (997:997:997) (967:967:967))
        (PORT datac (4326:4326:4326) (4513:4513:4513))
        (PORT datad (1734:1734:1734) (1722:1722:1722))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_c\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1391:1391:1391) (1384:1384:1384))
        (PORT datab (1579:1579:1579) (1594:1594:1594))
        (PORT datac (1271:1271:1271) (1246:1246:1246))
        (PORT datad (954:954:954) (906:906:906))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_c\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1644:1644:1644))
        (PORT datab (1578:1578:1578) (1593:1593:1593))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (1430:1430:1430) (1442:1442:1442))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_c\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (421:421:421))
        (PORT datab (1573:1573:1573) (1586:1586:1586))
        (PORT datac (386:386:386) (371:371:371))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_c\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1440:1440:1440) (1427:1427:1427))
        (PORT datac (4246:4246:4246) (4175:4175:4175))
        (PORT datad (641:641:641) (610:610:610))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE c_note\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1413:1413:1413))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (4629:4629:4629) (4799:4799:4799))
        (PORT datad (962:962:962) (926:926:926))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (248:248:248))
        (PORT datab (224:224:224) (254:254:254))
        (PORT datac (645:645:645) (616:616:616))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_d\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1518:1518:1518))
        (PORT datab (1373:1373:1373) (1334:1334:1334))
        (PORT datac (3575:3575:3575) (3507:3507:3507))
        (PORT datad (1328:1328:1328) (1301:1301:1301))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_d\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1441:1441:1441) (1424:1424:1424))
        (PORT datac (705:705:705) (671:671:671))
        (PORT datad (1708:1708:1708) (1699:1699:1699))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_d\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (731:731:731))
        (PORT datab (1375:1375:1375) (1337:1337:1337))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (1397:1397:1397) (1391:1391:1391))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_d\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1281:1281:1281) (1209:1209:1209))
        (PORT datab (1443:1443:1443) (1427:1427:1427))
        (PORT datac (660:660:660) (631:631:631))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_d\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (502:502:502))
        (PORT datab (297:297:297) (374:374:374))
        (PORT datac (274:274:274) (357:357:357))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_d\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (391:391:391))
        (PORT datab (297:297:297) (373:373:373))
        (PORT datac (264:264:264) (342:342:342))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_d\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1279:1279:1279) (1207:1207:1207))
        (PORT datab (1372:1372:1372) (1332:1332:1332))
        (PORT datac (1180:1180:1180) (1089:1089:1089))
        (PORT datad (1395:1395:1395) (1388:1388:1388))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_d\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (729:729:729))
        (PORT datab (1443:1443:1443) (1426:1426:1426))
        (PORT datac (661:661:661) (633:633:633))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|in_d\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1173:1173:1173))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (4214:4214:4214) (4119:4119:4119))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4130:4130:4130) (4358:4358:4358))
        (PORT datab (999:999:999) (968:968:968))
        (PORT datac (183:183:183) (211:211:211))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1253:1253:1253) (1164:1164:1164))
        (PORT datab (1016:1016:1016) (964:964:964))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (186:186:186) (204:204:204))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (4434:4434:4434) (4624:4624:4624))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1178:1178:1178) (1111:1111:1111))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1958:1958:1958))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1948:1948:1948) (1968:1968:1968))
        (PORT asdata (1130:1130:1130) (1158:1158:1158))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1954:1954:1954))
        (PORT asdata (1398:1398:1398) (1386:1386:1386))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1293:1293:1293) (1271:1271:1271))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1690w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (785:785:785) (812:812:812))
        (PORT datac (754:754:754) (782:782:782))
        (PORT datad (778:778:778) (804:804:804))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1713w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1137:1137:1137) (1178:1178:1178))
        (PORT datab (426:426:426) (414:414:414))
        (PORT datac (1111:1111:1111) (1128:1128:1128))
        (PORT datad (1124:1124:1124) (1149:1149:1149))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4290:4290:4290) (4338:4338:4338))
        (PORT d[1] (4379:4379:4379) (4330:4330:4330))
        (PORT d[2] (5406:5406:5406) (5391:5391:5391))
        (PORT d[3] (5794:5794:5794) (5911:5911:5911))
        (PORT d[4] (7355:7355:7355) (7308:7308:7308))
        (PORT d[5] (3817:3817:3817) (3848:3848:3848))
        (PORT d[6] (5770:5770:5770) (5709:5709:5709))
        (PORT d[7] (6307:6307:6307) (6145:6145:6145))
        (PORT d[8] (4485:4485:4485) (4378:4378:4378))
        (PORT d[9] (4209:4209:4209) (4227:4227:4227))
        (PORT d[10] (2409:2409:2409) (2368:2368:2368))
        (PORT d[11] (6813:6813:6813) (6675:6675:6675))
        (PORT d[12] (4024:4024:4024) (4008:4008:4008))
        (PORT clk (2197:2197:2197) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2234:2234:2234))
        (PORT d[0] (2722:2722:2722) (2723:2723:2723))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1954:1954:1954))
        (PORT asdata (1812:1812:1812) (1794:1794:1794))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1733w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1187:1187:1187))
        (PORT datab (429:429:429) (417:417:417))
        (PORT datac (1116:1116:1116) (1133:1133:1133))
        (PORT datad (1120:1120:1120) (1143:1143:1143))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3215:3215:3215) (3257:3257:3257))
        (PORT d[1] (4315:4315:4315) (4248:4248:4248))
        (PORT d[2] (8535:8535:8535) (8539:8539:8539))
        (PORT d[3] (4068:4068:4068) (4184:4184:4184))
        (PORT d[4] (7848:7848:7848) (7732:7732:7732))
        (PORT d[5] (3505:3505:3505) (3525:3525:3525))
        (PORT d[6] (2887:2887:2887) (2782:2782:2782))
        (PORT d[7] (2823:2823:2823) (2719:2719:2719))
        (PORT d[8] (3121:3121:3121) (2997:2997:2997))
        (PORT d[9] (4575:4575:4575) (4590:4590:4590))
        (PORT d[10] (5367:5367:5367) (5255:5255:5255))
        (PORT d[11] (6499:6499:6499) (6372:6372:6372))
        (PORT d[12] (4811:4811:4811) (4768:4768:4768))
        (PORT clk (2218:2218:2218) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2252:2252:2252))
        (PORT d[0] (3031:3031:3031) (2999:2999:2999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a280.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1723w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1181:1181:1181))
        (PORT datab (427:427:427) (415:415:415))
        (PORT datac (1112:1112:1112) (1130:1130:1130))
        (PORT datad (1123:1123:1123) (1147:1147:1147))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2941:2941:2941) (3002:3002:3002))
        (PORT d[1] (4830:4830:4830) (4833:4833:4833))
        (PORT d[2] (5729:5729:5729) (5725:5725:5725))
        (PORT d[3] (3975:3975:3975) (4068:4068:4068))
        (PORT d[4] (5451:5451:5451) (5350:5350:5350))
        (PORT d[5] (3206:3206:3206) (3285:3285:3285))
        (PORT d[6] (5842:5842:5842) (5824:5824:5824))
        (PORT d[7] (5184:5184:5184) (5084:5084:5084))
        (PORT d[8] (5004:5004:5004) (4957:4957:4957))
        (PORT d[9] (6734:6734:6734) (6381:6381:6381))
        (PORT d[10] (6256:6256:6256) (6229:6229:6229))
        (PORT d[11] (5502:5502:5502) (5432:5432:5432))
        (PORT d[12] (3227:3227:3227) (3270:3270:3270))
        (PORT clk (2198:2198:2198) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2235:2235:2235))
        (PORT d[0] (2034:2034:2034) (2005:2005:2005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a272.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1954:1954:1954))
        (PORT asdata (1372:1372:1372) (1374:1374:1374))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1702w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1182:1182:1182))
        (PORT datab (427:427:427) (415:415:415))
        (PORT datac (1113:1113:1113) (1130:1130:1130))
        (PORT datad (1122:1122:1122) (1146:1146:1146))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2956:2956:2956) (3021:3021:3021))
        (PORT d[1] (5132:5132:5132) (5111:5111:5111))
        (PORT d[2] (5726:5726:5726) (5734:5734:5734))
        (PORT d[3] (4244:4244:4244) (4316:4316:4316))
        (PORT d[4] (5431:5431:5431) (5329:5329:5329))
        (PORT d[5] (3239:3239:3239) (3317:3317:3317))
        (PORT d[6] (5541:5541:5541) (5543:5543:5543))
        (PORT d[7] (5229:5229:5229) (5126:5126:5126))
        (PORT d[8] (4997:4997:4997) (4950:4950:4950))
        (PORT d[9] (6731:6731:6731) (6370:6370:6370))
        (PORT d[10] (6224:6224:6224) (6198:6198:6198))
        (PORT d[11] (5513:5513:5513) (5439:5439:5439))
        (PORT d[12] (3218:3218:3218) (3260:3260:3260))
        (PORT clk (2209:2209:2209) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2243:2243:2243))
        (PORT d[0] (4021:4021:4021) (3861:3861:3861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2100:2100:2100) (1992:1992:1992))
        (PORT datab (2145:2145:2145) (2210:2210:2210))
        (PORT datac (2296:2296:2296) (2262:2262:2262))
        (PORT datad (1751:1751:1751) (1736:1736:1736))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1434:1434:1434) (1311:1311:1311))
        (PORT datab (2144:2144:2144) (2209:2209:2209))
        (PORT datac (686:686:686) (644:644:644))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1396w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (868:868:868))
        (PORT datab (787:787:787) (814:814:814))
        (PORT datac (753:753:753) (780:780:780))
        (PORT datad (776:776:776) (802:802:802))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1336w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1132:1132:1132))
        (PORT datab (403:403:403) (398:398:398))
        (PORT datac (1046:1046:1046) (1056:1056:1056))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4031:4031:4031) (4010:4010:4010))
        (PORT d[1] (5508:5508:5508) (5512:5512:5512))
        (PORT d[2] (4574:4574:4574) (4494:4494:4494))
        (PORT d[3] (3213:3213:3213) (3272:3272:3272))
        (PORT d[4] (4773:4773:4773) (4651:4651:4651))
        (PORT d[5] (3232:3232:3232) (3283:3283:3283))
        (PORT d[6] (6003:6003:6003) (6060:6060:6060))
        (PORT d[7] (6706:6706:6706) (6693:6693:6693))
        (PORT d[8] (6731:6731:6731) (6731:6731:6731))
        (PORT d[9] (3206:3206:3206) (3270:3270:3270))
        (PORT d[10] (4359:4359:4359) (4234:4234:4234))
        (PORT d[11] (5787:5787:5787) (5695:5695:5695))
        (PORT d[12] (4731:4731:4731) (4590:4590:4590))
        (PORT clk (2243:2243:2243) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2279:2279:2279))
        (PORT d[0] (2929:2929:2929) (2858:2858:2858))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1356w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1128:1128:1128))
        (PORT datab (406:406:406) (402:402:402))
        (PORT datac (1052:1052:1052) (1062:1062:1062))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2463:2463:2463) (2502:2502:2502))
        (PORT d[1] (4049:4049:4049) (4011:4011:4011))
        (PORT d[2] (5458:5458:5458) (5453:5453:5453))
        (PORT d[3] (5136:5136:5136) (5270:5270:5270))
        (PORT d[4] (4127:4127:4127) (3942:3942:3942))
        (PORT d[5] (3194:3194:3194) (3242:3242:3242))
        (PORT d[6] (5315:5315:5315) (5243:5243:5243))
        (PORT d[7] (5103:5103:5103) (4913:4913:4913))
        (PORT d[8] (3907:3907:3907) (3825:3825:3825))
        (PORT d[9] (2796:2796:2796) (2821:2821:2821))
        (PORT d[10] (4438:4438:4438) (4424:4424:4424))
        (PORT d[11] (6425:6425:6425) (6256:6256:6256))
        (PORT d[12] (2448:2448:2448) (2462:2462:2462))
        (PORT clk (2219:2219:2219) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2256:2256:2256))
        (PORT d[0] (4192:4192:4192) (4121:4121:4121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1366w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (836:836:836) (869:869:869))
        (PORT datab (785:785:785) (811:811:811))
        (PORT datac (755:755:755) (783:783:783))
        (PORT datad (778:778:778) (805:805:805))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1346w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1130:1130:1130))
        (PORT datab (241:241:241) (280:280:280))
        (PORT datac (1050:1050:1050) (1060:1060:1060))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4868:4868:4868) (4766:4766:4766))
        (PORT d[1] (5283:5283:5283) (5215:5215:5215))
        (PORT d[2] (5073:5073:5073) (5044:5044:5044))
        (PORT d[3] (2899:2899:2899) (2946:2946:2946))
        (PORT d[4] (4769:4769:4769) (4670:4670:4670))
        (PORT d[5] (3275:3275:3275) (3317:3317:3317))
        (PORT d[6] (7168:7168:7168) (7152:7152:7152))
        (PORT d[7] (6886:6886:6886) (6793:6793:6793))
        (PORT d[8] (6776:6776:6776) (6752:6752:6752))
        (PORT d[9] (6347:6347:6347) (5963:5963:5963))
        (PORT d[10] (5862:5862:5862) (5817:5817:5817))
        (PORT d[11] (4831:4831:4831) (4729:4729:4729))
        (PORT d[12] (5249:5249:5249) (5040:5040:5040))
        (PORT clk (2248:2248:2248) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2284:2284:2284))
        (PORT d[0] (2320:2320:2320) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1319w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1132:1132:1132))
        (PORT datab (237:237:237) (275:275:275))
        (PORT datac (1045:1045:1045) (1055:1055:1055))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3497:3497:3497))
        (PORT d[1] (4749:4749:4749) (4758:4758:4758))
        (PORT d[2] (4469:4469:4469) (4361:4361:4361))
        (PORT d[3] (3804:3804:3804) (3802:3802:3802))
        (PORT d[4] (5875:5875:5875) (5767:5767:5767))
        (PORT d[5] (3208:3208:3208) (3255:3255:3255))
        (PORT d[6] (5678:5678:5678) (5717:5717:5717))
        (PORT d[7] (4135:4135:4135) (3906:3906:3906))
        (PORT d[8] (6125:6125:6125) (6161:6161:6161))
        (PORT d[9] (2439:2439:2439) (2464:2464:2464))
        (PORT d[10] (4390:4390:4390) (4270:4270:4270))
        (PORT d[11] (7169:7169:7169) (7064:7064:7064))
        (PORT d[12] (4884:4884:4884) (4694:4694:4694))
        (PORT clk (2215:2215:2215) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2248:2248:2248))
        (PORT d[0] (2688:2688:2688) (2540:2540:2540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (932:932:932))
        (PORT datab (1951:1951:1951) (1888:1888:1888))
        (PORT datac (852:852:852) (907:907:907))
        (PORT datad (2041:2041:2041) (2041:2041:2041))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (952:952:952))
        (PORT datab (1749:1749:1749) (1745:1745:1745))
        (PORT datac (2783:2783:2783) (2753:2753:2753))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1956:1956:1956) (1913:1913:1913))
        (PORT datab (1674:1674:1674) (1633:1633:1633))
        (PORT datac (1285:1285:1285) (1237:1237:1237))
        (PORT datad (1110:1110:1110) (1016:1016:1016))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1743w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (869:869:869))
        (PORT datab (1086:1086:1086) (1094:1094:1094))
        (PORT datac (1075:1075:1075) (1090:1090:1090))
        (PORT datad (218:218:218) (239:239:239))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1939:1939:1939) (1889:1889:1889))
        (PORT d[1] (4853:4853:4853) (4743:4743:4743))
        (PORT d[2] (2258:2258:2258) (2182:2182:2182))
        (PORT d[3] (3455:3455:3455) (3438:3438:3438))
        (PORT d[4] (2841:2841:2841) (2733:2733:2733))
        (PORT d[5] (2059:2059:2059) (2057:2057:2057))
        (PORT d[6] (1848:1848:1848) (1771:1771:1771))
        (PORT d[7] (1595:1595:1595) (1557:1557:1557))
        (PORT d[8] (1621:1621:1621) (1545:1545:1545))
        (PORT d[9] (1548:1548:1548) (1490:1490:1490))
        (PORT d[10] (4054:4054:4054) (3889:3889:3889))
        (PORT d[11] (2083:2083:2083) (2035:2035:2035))
        (PORT d[12] (3494:3494:3494) (3362:3362:3362))
        (PORT clk (2268:2268:2268) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2303:2303:2303))
        (PORT d[0] (1664:1664:1664) (1479:1479:1479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a288.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1753w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (871:871:871))
        (PORT datab (1081:1081:1081) (1088:1088:1088))
        (PORT datac (1078:1078:1078) (1094:1094:1094))
        (PORT datad (216:216:216) (237:237:237))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4593:4593:4593) (4597:4597:4597))
        (PORT d[1] (4530:4530:4530) (4417:4417:4417))
        (PORT d[2] (4349:4349:4349) (4164:4164:4164))
        (PORT d[3] (2806:2806:2806) (2820:2820:2820))
        (PORT d[4] (3129:3129:3129) (3007:3007:3007))
        (PORT d[5] (3830:3830:3830) (3843:3843:3843))
        (PORT d[6] (2167:2167:2167) (2076:2076:2076))
        (PORT d[7] (1593:1593:1593) (1557:1557:1557))
        (PORT d[8] (7089:7089:7089) (7058:7058:7058))
        (PORT d[9] (1582:1582:1582) (1530:1530:1530))
        (PORT d[10] (3817:3817:3817) (3681:3681:3681))
        (PORT d[11] (4530:4530:4530) (4379:4379:4379))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
        (PORT d[0] (1361:1361:1361) (1217:1217:1217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a296.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1957:1957:1957) (1914:1914:1914))
        (PORT datac (1636:1636:1636) (1602:1602:1602))
        (PORT datad (924:924:924) (902:902:902))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1074:1074:1074) (1012:1012:1012))
        (PORT datab (1273:1273:1273) (1217:1217:1217))
        (PORT datac (879:879:879) (806:806:806))
        (PORT datad (227:227:227) (255:255:255))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1083:1083:1083))
        (PORT datab (1561:1561:1561) (1517:1517:1517))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1408w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (788:788:788) (815:815:815))
        (PORT datac (752:752:752) (780:780:780))
        (PORT datad (776:776:776) (802:802:802))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1471w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1145:1145:1145) (1187:1187:1187))
        (PORT datab (1169:1169:1169) (1186:1186:1186))
        (PORT datac (1115:1115:1115) (1133:1133:1133))
        (PORT datad (409:409:409) (395:395:395))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2815:2815:2815))
        (PORT d[1] (4313:4313:4313) (4244:4244:4244))
        (PORT d[2] (5809:5809:5809) (5794:5794:5794))
        (PORT d[3] (4459:4459:4459) (4592:4592:4592))
        (PORT d[4] (3803:3803:3803) (3633:3633:3633))
        (PORT d[5] (3787:3787:3787) (3808:3808:3808))
        (PORT d[6] (5653:5653:5653) (5568:5568:5568))
        (PORT d[7] (5444:5444:5444) (5241:5241:5241))
        (PORT d[8] (3520:3520:3520) (3426:3426:3426))
        (PORT d[9] (3126:3126:3126) (3141:3141:3141))
        (PORT d[10] (4356:4356:4356) (4328:4328:4328))
        (PORT d[11] (6782:6782:6782) (6609:6609:6609))
        (PORT d[12] (3032:3032:3032) (3013:3013:3013))
        (PORT clk (2194:2194:2194) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2232:2232:2232))
        (PORT d[0] (1970:1970:1970) (1929:1929:1929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1461w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1148:1148:1148) (1191:1191:1191))
        (PORT datab (1167:1167:1167) (1184:1184:1184))
        (PORT datac (1117:1117:1117) (1135:1135:1135))
        (PORT datad (410:410:410) (396:396:396))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4481:4481:4481) (4459:4459:4459))
        (PORT d[1] (4380:4380:4380) (4368:4368:4368))
        (PORT d[2] (5843:5843:5843) (5692:5692:5692))
        (PORT d[3] (5078:5078:5078) (5032:5032:5032))
        (PORT d[4] (2146:2146:2146) (2030:2030:2030))
        (PORT d[5] (4184:4184:4184) (4213:4213:4213))
        (PORT d[6] (6586:6586:6586) (6585:6585:6585))
        (PORT d[7] (4447:4447:4447) (4230:4230:4230))
        (PORT d[8] (4964:4964:4964) (4844:4844:4844))
        (PORT d[9] (3500:3500:3500) (3499:3499:3499))
        (PORT d[10] (5383:5383:5383) (5233:5233:5233))
        (PORT d[11] (5856:5856:5856) (5738:5738:5738))
        (PORT d[12] (4008:4008:4008) (3957:3957:3957))
        (PORT clk (2247:2247:2247) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (PORT d[0] (2060:2060:2060) (2055:2055:2055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2110:2110:2110) (2120:2120:2120))
        (PORT datab (1617:1617:1617) (1595:1595:1595))
        (PORT datac (938:938:938) (889:889:889))
        (PORT datad (1549:1549:1549) (1491:1491:1491))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1491w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1186:1186:1186))
        (PORT datab (1169:1169:1169) (1187:1187:1187))
        (PORT datac (1115:1115:1115) (1132:1132:1132))
        (PORT datad (408:408:408) (395:395:395))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (3065:3065:3065))
        (PORT d[1] (4393:4393:4393) (4350:4350:4350))
        (PORT d[2] (5822:5822:5822) (5805:5805:5805))
        (PORT d[3] (4761:4761:4761) (4858:4858:4858))
        (PORT d[4] (3146:3146:3146) (2999:2999:2999))
        (PORT d[5] (4134:4134:4134) (4147:4147:4147))
        (PORT d[6] (4757:4757:4757) (4714:4714:4714))
        (PORT d[7] (6050:6050:6050) (5825:5825:5825))
        (PORT d[8] (3817:3817:3817) (3714:3714:3714))
        (PORT d[9] (3772:3772:3772) (3760:3760:3760))
        (PORT d[10] (4699:4699:4699) (4671:4671:4671))
        (PORT d[11] (7088:7088:7088) (6905:6905:6905))
        (PORT d[12] (2418:2418:2418) (2432:2432:2432))
        (PORT clk (2189:2189:2189) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2225:2225:2225))
        (PORT d[0] (2357:2357:2357) (2326:2326:2326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1481w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1179:1179:1179))
        (PORT datab (1172:1172:1172) (1190:1190:1190))
        (PORT datac (1111:1111:1111) (1129:1129:1129))
        (PORT datad (407:407:407) (393:393:393))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3221:3221:3221) (3164:3164:3164))
        (PORT d[1] (5122:5122:5122) (5115:5115:5115))
        (PORT d[2] (4486:4486:4486) (4378:4378:4378))
        (PORT d[3] (3747:3747:3747) (3745:3745:3745))
        (PORT d[4] (5528:5528:5528) (5430:5430:5430))
        (PORT d[5] (2919:2919:2919) (3003:3003:3003))
        (PORT d[6] (6010:6010:6010) (6034:6034:6034))
        (PORT d[7] (3842:3842:3842) (3624:3624:3624))
        (PORT d[8] (5849:5849:5849) (5898:5898:5898))
        (PORT d[9] (3506:3506:3506) (3525:3525:3525))
        (PORT d[10] (4362:4362:4362) (4242:4242:4242))
        (PORT d[11] (6831:6831:6831) (6737:6737:6737))
        (PORT d[12] (4242:4242:4242) (4078:4078:4078))
        (PORT clk (2199:2199:2199) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2236:2236:2236))
        (PORT d[0] (3071:3071:3071) (3050:3050:3050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1987:1987:1987) (1919:1919:1919))
        (PORT datab (1544:1544:1544) (1493:1493:1493))
        (PORT datac (1578:1578:1578) (1559:1559:1559))
        (PORT datad (1483:1483:1483) (1380:1380:1380))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1604:1604:1604) (1551:1551:1551))
        (PORT datab (2105:2105:2105) (1997:1997:1997))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1451w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1181:1181:1181))
        (PORT datab (1171:1171:1171) (1189:1189:1189))
        (PORT datac (1112:1112:1112) (1130:1130:1130))
        (PORT datad (407:407:407) (393:393:393))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4281:4281:4281) (4219:4219:4219))
        (PORT d[1] (6031:6031:6031) (5995:5995:5995))
        (PORT d[2] (5170:5170:5170) (5051:5051:5051))
        (PORT d[3] (2893:2893:2893) (2930:2930:2930))
        (PORT d[4] (5918:5918:5918) (5511:5511:5511))
        (PORT d[5] (3941:3941:3941) (4012:4012:4012))
        (PORT d[6] (7022:7022:7022) (7051:7051:7051))
        (PORT d[7] (4904:4904:4904) (4736:4736:4736))
        (PORT d[8] (6821:6821:6821) (6855:6855:6855))
        (PORT d[9] (2530:2530:2530) (2577:2577:2577))
        (PORT d[10] (5038:5038:5038) (4910:4910:4910))
        (PORT d[11] (6166:6166:6166) (6063:6063:6063))
        (PORT d[12] (5300:5300:5300) (5121:5121:5121))
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
        (PORT d[0] (3684:3684:3684) (3450:3450:3450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1441w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1182:1182:1182))
        (PORT datab (1171:1171:1171) (1188:1188:1188))
        (PORT datac (1113:1113:1113) (1130:1130:1130))
        (PORT datad (408:408:408) (394:394:394))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3385:3385:3385) (3380:3380:3380))
        (PORT d[1] (4659:4659:4659) (4613:4613:4613))
        (PORT d[2] (6043:6043:6043) (5987:5987:5987))
        (PORT d[3] (3266:3266:3266) (3324:3324:3324))
        (PORT d[4] (4204:4204:4204) (3950:3950:3950))
        (PORT d[5] (4418:4418:4418) (4541:4541:4541))
        (PORT d[6] (5753:5753:5753) (5708:5708:5708))
        (PORT d[7] (5251:5251:5251) (5070:5070:5070))
        (PORT d[8] (4552:4552:4552) (4465:4465:4465))
        (PORT d[9] (2147:2147:2147) (2179:2179:2179))
        (PORT d[10] (3967:3967:3967) (3917:3917:3917))
        (PORT d[11] (6904:6904:6904) (6836:6836:6836))
        (PORT d[12] (3224:3224:3224) (3273:3273:3273))
        (PORT clk (2259:2259:2259) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2294:2294:2294))
        (PORT d[0] (2857:2857:2857) (2658:2658:2658))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2603:2603:2603) (2389:2389:2389))
        (PORT datab (1544:1544:1544) (1494:1494:1494))
        (PORT datac (1579:1579:1579) (1560:1560:1560))
        (PORT datad (2218:2218:2218) (2129:2129:2129))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1420w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1186:1186:1186))
        (PORT datab (1169:1169:1169) (1186:1186:1186))
        (PORT datac (1115:1115:1115) (1133:1133:1133))
        (PORT datad (408:408:408) (395:395:395))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4217:4217:4217) (4129:4129:4129))
        (PORT d[1] (5798:5798:5798) (5774:5774:5774))
        (PORT d[2] (5503:5503:5503) (5364:5364:5364))
        (PORT d[3] (4725:4725:4725) (4689:4689:4689))
        (PORT d[4] (2496:2496:2496) (2374:2374:2374))
        (PORT d[5] (3830:3830:3830) (3866:3866:3866))
        (PORT d[6] (6306:6306:6306) (6318:6318:6318))
        (PORT d[7] (4451:4451:4451) (4226:4226:4226))
        (PORT d[8] (7121:7121:7121) (7120:7120:7120))
        (PORT d[9] (3142:3142:3142) (3147:3147:3147))
        (PORT d[10] (5044:5044:5044) (4906:4906:4906))
        (PORT d[11] (5436:5436:5436) (5314:5314:5314))
        (PORT d[12] (5596:5596:5596) (5401:5401:5401))
        (PORT clk (2243:2243:2243) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2280:2280:2280))
        (PORT d[0] (1870:1870:1870) (1696:1696:1696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1431w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1146:1146:1146) (1188:1188:1188))
        (PORT datab (1168:1168:1168) (1185:1185:1185))
        (PORT datac (1116:1116:1116) (1134:1134:1134))
        (PORT datad (409:409:409) (395:395:395))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3954:3954:3954) (3904:3904:3904))
        (PORT d[1] (5090:5090:5090) (5082:5082:5082))
        (PORT d[2] (5035:5035:5035) (4867:4867:4867))
        (PORT d[3] (3116:3116:3116) (3135:3135:3135))
        (PORT d[4] (4853:4853:4853) (4773:4773:4773))
        (PORT d[5] (3269:3269:3269) (3371:3371:3371))
        (PORT d[6] (6333:6333:6333) (6368:6368:6368))
        (PORT d[7] (4053:4053:4053) (3810:3810:3810))
        (PORT d[8] (6390:6390:6390) (6414:6414:6414))
        (PORT d[9] (2824:2824:2824) (2864:2864:2864))
        (PORT d[10] (5099:5099:5099) (4986:4986:4986))
        (PORT d[11] (6200:6200:6200) (6134:6134:6134))
        (PORT d[12] (4610:4610:4610) (4442:4442:4442))
        (PORT clk (2201:2201:2201) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2237:2237:2237))
        (PORT d[0] (3385:3385:3385) (3147:3147:3147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1330:1330:1330))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1600:1600:1600) (1535:1535:1535))
        (PORT datab (665:665:665) (600:600:600))
        (PORT datac (1577:1577:1577) (1557:1557:1557))
        (PORT datad (2417:2417:2417) (2257:2257:2257))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1552:1552:1552))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1494:1494:1494) (1433:1433:1433))
        (PORT datad (1495:1495:1495) (1445:1445:1445))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1396w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1129:1129:1129))
        (PORT datab (406:406:406) (401:401:401))
        (PORT datac (1051:1051:1051) (1062:1062:1062))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4742:4742:4742) (4706:4706:4706))
        (PORT d[1] (5384:5384:5384) (5330:5330:5330))
        (PORT d[2] (7386:7386:7386) (7364:7364:7364))
        (PORT d[3] (4655:4655:4655) (4746:4746:4746))
        (PORT d[4] (7853:7853:7853) (7736:7736:7736))
        (PORT d[5] (3918:3918:3918) (3967:3967:3967))
        (PORT d[6] (5126:5126:5126) (5096:5096:5096))
        (PORT d[7] (6194:6194:6194) (6029:6029:6029))
        (PORT d[8] (4611:4611:4611) (4574:4574:4574))
        (PORT d[9] (8279:8279:8279) (7969:7969:7969))
        (PORT d[10] (5677:5677:5677) (5567:5567:5567))
        (PORT d[11] (7122:7122:7122) (6972:6972:6972))
        (PORT d[12] (3489:3489:3489) (3487:3487:3487))
        (PORT clk (2222:2222:2222) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2259:2259:2259))
        (PORT d[0] (1873:1873:1873) (1804:1804:1804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1376w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1138:1138:1138) (1179:1179:1179))
        (PORT datab (1171:1171:1171) (1189:1189:1189))
        (PORT datad (374:374:374) (355:355:355))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2588:2588:2588))
        (PORT d[1] (4007:4007:4007) (3937:3937:3937))
        (PORT d[2] (7178:7178:7178) (7223:7223:7223))
        (PORT d[3] (4414:4414:4414) (4538:4538:4538))
        (PORT d[4] (6317:6317:6317) (6292:6292:6292))
        (PORT d[5] (2824:2824:2824) (2858:2858:2858))
        (PORT d[6] (4570:4570:4570) (4461:4461:4461))
        (PORT d[7] (4012:4012:4012) (3848:3848:3848))
        (PORT d[8] (5259:5259:5259) (5240:5240:5240))
        (PORT d[9] (2816:2816:2816) (2876:2876:2876))
        (PORT d[10] (5439:5439:5439) (5362:5362:5362))
        (PORT d[11] (5042:5042:5042) (4911:4911:4911))
        (PORT d[12] (3080:3080:3080) (3084:3084:3084))
        (PORT clk (2250:2250:2250) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2287:2287:2287))
        (PORT d[0] (3998:3998:3998) (3711:3711:3711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1366w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1110:1110:1110) (1129:1129:1129))
        (PORT datab (243:243:243) (282:282:282))
        (PORT datad (1382:1382:1382) (1365:1365:1365))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3633:3633:3633) (3705:3705:3705))
        (PORT d[1] (4590:4590:4590) (4533:4533:4533))
        (PORT d[2] (7849:7849:7849) (7887:7887:7887))
        (PORT d[3] (4718:4718:4718) (4849:4849:4849))
        (PORT d[4] (6732:6732:6732) (6709:6709:6709))
        (PORT d[5] (3130:3130:3130) (3184:3184:3184))
        (PORT d[6] (5100:5100:5100) (5057:5057:5057))
        (PORT d[7] (5616:5616:5616) (5468:5468:5468))
        (PORT d[8] (4485:4485:4485) (4387:4387:4387))
        (PORT d[9] (3865:3865:3865) (3893:3893:3893))
        (PORT d[10] (3013:3013:3013) (2956:2956:2956))
        (PORT d[11] (6174:6174:6174) (6058:6058:6058))
        (PORT d[12] (3403:3403:3403) (3414:3414:3414))
        (PORT clk (2236:2236:2236) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (PORT d[0] (2829:2829:2829) (2729:2729:2729))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1386w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1111:1111:1111) (1130:1130:1130))
        (PORT datab (241:241:241) (279:279:279))
        (PORT datac (1049:1049:1049) (1059:1059:1059))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4143:4143:4143) (4134:4134:4134))
        (PORT d[1] (5097:5097:5097) (5065:5065:5065))
        (PORT d[2] (5824:5824:5824) (5674:5674:5674))
        (PORT d[3] (4072:4072:4072) (4023:4023:4023))
        (PORT d[4] (1854:1854:1854) (1755:1755:1755))
        (PORT d[5] (4487:4487:4487) (4504:4504:4504))
        (PORT d[6] (5381:5381:5381) (5314:5314:5314))
        (PORT d[7] (4448:4448:4448) (4231:4231:4231))
        (PORT d[8] (4963:4963:4963) (4845:4845:4845))
        (PORT d[9] (1729:1729:1729) (1726:1726:1726))
        (PORT d[10] (5384:5384:5384) (5233:5233:5233))
        (PORT d[11] (5849:5849:5849) (5731:5731:5731))
        (PORT d[12] (3961:3961:3961) (3913:3913:3913))
        (PORT clk (2259:2259:2259) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2295:2295:2295))
        (PORT d[0] (4357:4357:4357) (4221:4221:4221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (934:934:934))
        (PORT datab (1990:1990:1990) (1931:1931:1931))
        (PORT datac (847:847:847) (900:900:900))
        (PORT datad (1688:1688:1688) (1642:1642:1642))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2582:2582:2582) (2517:2517:2517))
        (PORT datab (1273:1273:1273) (1218:1218:1218))
        (PORT datac (3554:3554:3554) (3343:3343:3343))
        (PORT datad (1129:1129:1129) (1043:1043:1043))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1301:1301:1301))
        (PORT datab (1326:1326:1326) (1296:1296:1296))
        (PORT datac (1095:1095:1095) (1004:1004:1004))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1408w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (790:790:790) (817:817:817))
        (PORT datac (750:750:750) (778:778:778))
        (PORT datad (774:774:774) (800:800:800))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1565w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1185:1185:1185) (1233:1233:1233))
        (PORT datab (917:917:917) (974:974:974))
        (PORT datac (901:901:901) (941:941:941))
        (PORT datad (757:757:757) (748:748:748))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (3140:3140:3140))
        (PORT d[1] (4366:4366:4366) (4318:4318:4318))
        (PORT d[2] (6119:6119:6119) (6083:6083:6083))
        (PORT d[3] (4714:4714:4714) (4837:4837:4837))
        (PORT d[4] (3145:3145:3145) (2998:2998:2998))
        (PORT d[5] (4135:4135:4135) (4148:4148:4148))
        (PORT d[6] (4757:4757:4757) (4713:4713:4713))
        (PORT d[7] (6057:6057:6057) (5833:5833:5833))
        (PORT d[8] (3573:3573:3573) (3484:3484:3484))
        (PORT d[9] (3773:3773:3773) (3761:3761:3761))
        (PORT d[10] (4701:4701:4701) (4675:4675:4675))
        (PORT d[11] (7068:7068:7068) (6884:6884:6884))
        (PORT d[12] (2660:2660:2660) (2656:2656:2656))
        (PORT clk (2209:2209:2209) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2244:2244:2244))
        (PORT d[0] (3634:3634:3634) (3343:3343:3343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1575w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1238:1238:1238))
        (PORT datab (920:920:920) (977:977:977))
        (PORT datac (905:905:905) (945:945:945))
        (PORT datad (757:757:757) (747:747:747))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2945:2945:2945))
        (PORT d[1] (3965:3965:3965) (3904:3904:3904))
        (PORT d[2] (8526:8526:8526) (8529:8529:8529))
        (PORT d[3] (4649:4649:4649) (4723:4723:4723))
        (PORT d[4] (7593:7593:7593) (7511:7511:7511))
        (PORT d[5] (3529:3529:3529) (3548:3548:3548))
        (PORT d[6] (2881:2881:2881) (2777:2777:2777))
        (PORT d[7] (2843:2843:2843) (2742:2742:2742))
        (PORT d[8] (3127:3127:3127) (3002:3002:3002))
        (PORT d[9] (4572:4572:4572) (4587:4587:4587))
        (PORT d[10] (3092:3092:3092) (2969:2969:2969))
        (PORT d[11] (6276:6276:6276) (6091:6091:6091))
        (PORT d[12] (4479:4479:4479) (4447:4447:4447))
        (PORT clk (2199:2199:2199) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2236:2236:2236))
        (PORT d[0] (2142:2142:2142) (2055:2055:2055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1555w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1179:1179:1179) (1226:1226:1226))
        (PORT datab (914:914:914) (970:970:970))
        (PORT datac (895:895:895) (935:935:935))
        (PORT datad (757:757:757) (748:748:748))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3584:3584:3584) (3622:3622:3622))
        (PORT d[1] (4678:4678:4678) (4601:4601:4601))
        (PORT d[2] (8869:8869:8869) (8858:8858:8858))
        (PORT d[3] (4378:4378:4378) (4480:4480:4480))
        (PORT d[4] (8171:8171:8171) (8042:8042:8042))
        (PORT d[5] (2448:2448:2448) (2464:2464:2464))
        (PORT d[6] (2539:2539:2539) (2442:2442:2442))
        (PORT d[7] (2513:2513:2513) (2420:2420:2420))
        (PORT d[8] (3464:3464:3464) (3334:3334:3334))
        (PORT d[9] (4856:4856:4856) (4859:4859:4859))
        (PORT d[10] (2448:2448:2448) (2354:2354:2354))
        (PORT d[11] (6824:6824:6824) (6686:6686:6686))
        (PORT d[12] (5145:5145:5145) (5088:5088:5088))
        (PORT clk (2240:2240:2240) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2275:2275:2275))
        (PORT d[0] (2447:2447:2447) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1043:1043:1043) (980:980:980))
        (PORT datab (2131:2131:2131) (2192:2192:2192))
        (PORT datac (2286:2286:2286) (2249:2249:2249))
        (PORT datad (999:999:999) (945:945:945))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1585w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1188:1188:1188) (1236:1236:1236))
        (PORT datab (919:919:919) (976:976:976))
        (PORT datac (903:903:903) (944:944:944))
        (PORT datad (757:757:757) (747:747:747))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3458:3458:3458) (3462:3462:3462))
        (PORT d[1] (4744:4744:4744) (4715:4715:4715))
        (PORT d[2] (6508:6508:6508) (6556:6556:6556))
        (PORT d[3] (4353:4353:4353) (4474:4474:4474))
        (PORT d[4] (6547:6547:6547) (6475:6475:6475))
        (PORT d[5] (2831:2831:2831) (2894:2894:2894))
        (PORT d[6] (5823:5823:5823) (5781:5781:5781))
        (PORT d[7] (4836:4836:4836) (4699:4699:4699))
        (PORT d[8] (4927:4927:4927) (4877:4877:4877))
        (PORT d[9] (6974:6974:6974) (6718:6718:6718))
        (PORT d[10] (6161:6161:6161) (6073:6073:6073))
        (PORT d[11] (5823:5823:5823) (5711:5711:5711))
        (PORT d[12] (2542:2542:2542) (2575:2575:2575))
        (PORT clk (2200:2200:2200) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2235:2235:2235))
        (PORT d[0] (2446:2446:2446) (2351:2351:2351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2030:2030:2030) (1881:1881:1881))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2093:2093:2093) (2161:2161:2161))
        (PORT datad (1700:1700:1700) (1658:1658:1658))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1514w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1232:1232:1232))
        (PORT datab (917:917:917) (974:974:974))
        (PORT datac (900:900:900) (940:940:940))
        (PORT datad (757:757:757) (748:748:748))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4297:4297:4297) (4347:4347:4347))
        (PORT d[1] (2437:2437:2437) (2367:2367:2367))
        (PORT d[2] (8183:8183:8183) (8207:8207:8207))
        (PORT d[3] (5781:5781:5781) (5896:5896:5896))
        (PORT d[4] (7392:7392:7392) (7345:7345:7345))
        (PORT d[5] (3823:3823:3823) (3856:3856:3856))
        (PORT d[6] (3918:3918:3918) (3840:3840:3840))
        (PORT d[7] (6314:6314:6314) (6152:6152:6152))
        (PORT d[8] (4459:4459:4459) (4354:4354:4354))
        (PORT d[9] (4485:4485:4485) (4489:4489:4489))
        (PORT d[10] (2376:2376:2376) (2336:2336:2336))
        (PORT d[11] (6852:6852:6852) (6713:6713:6713))
        (PORT d[12] (4031:4031:4031) (4023:4023:4023))
        (PORT clk (2188:2188:2188) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2226:2226:2226))
        (PORT d[0] (3465:3465:3465) (3375:3375:3375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1535w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (837:837:837) (870:870:870))
        (PORT datab (1081:1081:1081) (1088:1088:1088))
        (PORT datac (1077:1077:1077) (1093:1093:1093))
        (PORT datad (211:211:211) (230:230:230))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3657:3657:3657) (3729:3729:3729))
        (PORT d[1] (4890:4890:4890) (4815:4815:4815))
        (PORT d[2] (7557:7557:7557) (7609:7609:7609))
        (PORT d[3] (5091:5091:5091) (5218:5218:5218))
        (PORT d[4] (6693:6693:6693) (6670:6670:6670))
        (PORT d[5] (2947:2947:2947) (3018:3018:3018))
        (PORT d[6] (5100:5100:5100) (5056:5056:5056))
        (PORT d[7] (5640:5640:5640) (5491:5491:5491))
        (PORT d[8] (4517:4517:4517) (4415:4415:4415))
        (PORT d[9] (3818:3818:3818) (3844:3844:3844))
        (PORT d[10] (3061:3061:3061) (3005:3005:3005))
        (PORT d[11] (6206:6206:6206) (6088:6088:6088))
        (PORT d[12] (3107:3107:3107) (3126:3126:3126))
        (PORT clk (2240:2240:2240) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2278:2278:2278))
        (PORT d[0] (2562:2562:2562) (2407:2407:2407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1452:1452:1452) (1321:1321:1321))
        (PORT datab (2135:2135:2135) (2197:2197:2197))
        (PORT datac (2289:2289:2289) (2253:2253:2253))
        (PORT datad (1960:1960:1960) (1908:1908:1908))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1545w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1223:1223:1223))
        (PORT datab (913:913:913) (969:969:969))
        (PORT datac (894:894:894) (933:933:933))
        (PORT datad (757:757:757) (748:748:748))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2555:2555:2555))
        (PORT d[1] (4019:4019:4019) (3957:3957:3957))
        (PORT d[2] (7509:7509:7509) (7543:7543:7543))
        (PORT d[3] (4405:4405:4405) (4526:4526:4526))
        (PORT d[4] (6590:6590:6590) (6548:6548:6548))
        (PORT d[5] (2747:2747:2747) (2781:2781:2781))
        (PORT d[6] (4494:4494:4494) (4395:4395:4395))
        (PORT d[7] (4029:4029:4029) (3870:3870:3870))
        (PORT d[8] (5885:5885:5885) (5837:5837:5837))
        (PORT d[9] (3552:3552:3552) (3592:3592:3592))
        (PORT d[10] (6310:6310:6310) (6176:6176:6176))
        (PORT d[11] (5479:5479:5479) (5378:5378:5378))
        (PORT d[12] (3805:3805:3805) (3793:3793:3793))
        (PORT clk (2236:2236:2236) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (PORT d[0] (4082:4082:4082) (3913:3913:3913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1525w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1189:1189:1189) (1237:1237:1237))
        (PORT datab (920:920:920) (977:977:977))
        (PORT datac (904:904:904) (945:945:945))
        (PORT datad (757:757:757) (747:747:747))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2735:2735:2735) (2758:2758:2758))
        (PORT d[1] (3997:3997:3997) (3946:3946:3946))
        (PORT d[2] (6093:6093:6093) (6057:6057:6057))
        (PORT d[3] (5143:5143:5143) (5277:5277:5277))
        (PORT d[4] (3798:3798:3798) (3630:3630:3630))
        (PORT d[5] (3199:3199:3199) (3254:3254:3254))
        (PORT d[6] (5631:5631:5631) (5545:5545:5545))
        (PORT d[7] (5447:5447:5447) (5236:5236:5236))
        (PORT d[8] (3893:3893:3893) (3816:3816:3816))
        (PORT d[9] (3085:3085:3085) (3100:3100:3100))
        (PORT d[10] (4456:4456:4456) (4440:4440:4440))
        (PORT d[11] (6408:6408:6408) (6242:6242:6242))
        (PORT d[12] (2791:2791:2791) (2802:2802:2802))
        (PORT clk (2208:2208:2208) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2245:2245:2245))
        (PORT d[0] (3001:3001:3001) (2983:2983:2983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2132:2132:2132) (2193:2193:2193))
        (PORT datac (1656:1656:1656) (1597:1597:1597))
        (PORT datad (2241:2241:2241) (2161:2161:2161))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1957:1957:1957) (1914:1914:1914))
        (PORT datab (1671:1671:1671) (1611:1611:1611))
        (PORT datac (1522:1522:1522) (1485:1485:1485))
        (PORT datad (1242:1242:1242) (1200:1200:1200))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1408w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (792:792:792) (819:819:819))
        (PORT datac (748:748:748) (775:775:775))
        (PORT datad (772:772:772) (797:797:797))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1659w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1175:1175:1175) (1221:1221:1221))
        (PORT datab (912:912:912) (967:967:967))
        (PORT datac (892:892:892) (931:931:931))
        (PORT datad (738:738:738) (732:732:732))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4543:4543:4543) (4457:4457:4457))
        (PORT d[1] (5184:5184:5184) (5184:5184:5184))
        (PORT d[2] (6148:6148:6148) (6047:6047:6047))
        (PORT d[3] (3482:3482:3482) (3477:3477:3477))
        (PORT d[4] (4974:4974:4974) (4807:4807:4807))
        (PORT d[5] (2558:2558:2558) (2612:2612:2612))
        (PORT d[6] (6678:6678:6678) (6735:6735:6735))
        (PORT d[7] (5003:5003:5003) (4851:4851:4851))
        (PORT d[8] (5323:5323:5323) (5327:5327:5327))
        (PORT d[9] (4989:4989:4989) (4764:4764:4764))
        (PORT d[10] (6421:6421:6421) (6322:6322:6322))
        (PORT d[11] (5137:5137:5137) (5037:5037:5037))
        (PORT d[12] (5389:5389:5389) (5103:5103:5103))
        (PORT clk (2211:2211:2211) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2246:2246:2246))
        (PORT d[0] (4143:4143:4143) (3801:3801:3801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1679w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1176:1176:1176) (1222:1222:1222))
        (PORT datab (912:912:912) (968:968:968))
        (PORT datac (893:893:893) (932:932:932))
        (PORT datad (737:737:737) (731:731:731))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3931:3931:3931) (3880:3880:3880))
        (PORT d[1] (5416:5416:5416) (5417:5417:5417))
        (PORT d[2] (4450:4450:4450) (4324:4324:4324))
        (PORT d[3] (2796:2796:2796) (2812:2812:2812))
        (PORT d[4] (5123:5123:5123) (5003:5003:5003))
        (PORT d[5] (3323:3323:3323) (3425:3425:3425))
        (PORT d[6] (6307:6307:6307) (6343:6343:6343))
        (PORT d[7] (3909:3909:3909) (3721:3721:3721))
        (PORT d[8] (6388:6388:6388) (6414:6414:6414))
        (PORT d[9] (2495:2495:2495) (2543:2543:2543))
        (PORT d[10] (5148:5148:5148) (5032:5032:5032))
        (PORT d[11] (6176:6176:6176) (6109:6109:6109))
        (PORT d[12] (4582:4582:4582) (4411:4411:4411))
        (PORT clk (2212:2212:2212) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2248:2248:2248))
        (PORT d[0] (3798:3798:3798) (3566:3566:3566))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2126:2126:2126) (2122:2122:2122))
        (PORT datab (2468:2468:2468) (2328:2328:2328))
        (PORT datac (856:856:856) (911:911:911))
        (PORT datad (837:837:837) (886:886:886))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1669w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1178:1178:1178) (1225:1225:1225))
        (PORT datab (913:913:913) (969:969:969))
        (PORT datac (894:894:894) (934:934:934))
        (PORT datad (736:736:736) (729:729:729))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4259:4259:4259) (4189:4189:4189))
        (PORT d[1] (4976:4976:4976) (4933:4933:4933))
        (PORT d[2] (4817:4817:4817) (4708:4708:4708))
        (PORT d[3] (3173:3173:3173) (3178:3178:3178))
        (PORT d[4] (5920:5920:5920) (5506:5506:5506))
        (PORT d[5] (3927:3927:3927) (3997:3997:3997))
        (PORT d[6] (7045:7045:7045) (7073:7073:7073))
        (PORT d[7] (4871:4871:4871) (4704:4704:4704))
        (PORT d[8] (6820:6820:6820) (6854:6854:6854))
        (PORT d[9] (2502:2502:2502) (2552:2552:2552))
        (PORT d[10] (5023:5023:5023) (4894:4894:4894))
        (PORT d[11] (6195:6195:6195) (6098:6098:6098))
        (PORT d[12] (5299:5299:5299) (5120:5120:5120))
        (PORT clk (2236:2236:2236) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2269:2269:2269))
        (PORT d[0] (3687:3687:3687) (3549:3549:3549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1649w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1187:1187:1187) (1235:1235:1235))
        (PORT datab (919:919:919) (976:976:976))
        (PORT datac (903:903:903) (943:943:943))
        (PORT datad (730:730:730) (722:722:722))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2670:2670:2670))
        (PORT d[1] (4850:4850:4850) (4864:4864:4864))
        (PORT d[2] (6518:6518:6518) (6372:6372:6372))
        (PORT d[3] (1980:1980:1980) (1958:1958:1958))
        (PORT d[4] (2193:2193:2193) (2174:2174:2174))
        (PORT d[5] (2881:2881:2881) (2930:2930:2930))
        (PORT d[6] (5615:5615:5615) (5652:5652:5652))
        (PORT d[7] (4568:4568:4568) (4380:4380:4380))
        (PORT d[8] (6582:6582:6582) (6526:6526:6526))
        (PORT d[9] (4551:4551:4551) (4576:4576:4576))
        (PORT d[10] (4035:4035:4035) (3897:3897:3897))
        (PORT d[11] (3158:3158:3158) (3046:3046:3046))
        (PORT d[12] (3924:3924:3924) (3757:3757:3757))
        (PORT clk (2229:2229:2229) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2265:2265:2265))
        (PORT d[0] (1521:1521:1521) (1413:1413:1413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (931:931:931))
        (PORT datab (2338:2338:2338) (2278:2278:2278))
        (PORT datac (858:858:858) (915:915:915))
        (PORT datad (1010:1010:1010) (956:956:956))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1608w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1228:1228:1228))
        (PORT datab (915:915:915) (971:971:971))
        (PORT datac (897:897:897) (937:937:937))
        (PORT datad (735:735:735) (727:727:727))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4284:4284:4284) (4213:4213:4213))
        (PORT d[1] (5484:5484:5484) (5470:5470:5470))
        (PORT d[2] (5147:5147:5147) (5018:5018:5018))
        (PORT d[3] (3116:3116:3116) (3116:3116:3116))
        (PORT d[4] (2832:2832:2832) (2704:2704:2704))
        (PORT d[5] (3878:3878:3878) (3912:3912:3912))
        (PORT d[6] (5970:5970:5970) (5998:5998:5998))
        (PORT d[7] (4451:4451:4451) (4225:4225:4225))
        (PORT d[8] (6805:6805:6805) (6820:6820:6820))
        (PORT d[9] (3097:3097:3097) (3100:3100:3100))
        (PORT d[10] (5055:5055:5055) (4914:4914:4914))
        (PORT d[11] (5167:5167:5167) (5064:5064:5064))
        (PORT d[12] (5275:5275:5275) (5091:5091:5091))
        (PORT clk (2241:2241:2241) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2277:2277:2277))
        (PORT d[0] (2179:2179:2179) (1962:1962:1962))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1629w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1226:1226:1226))
        (PORT datab (914:914:914) (970:970:970))
        (PORT datac (896:896:896) (936:936:936))
        (PORT datad (735:735:735) (728:728:728))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3896:3896:3896) (3847:3847:3847))
        (PORT d[1] (5693:5693:5693) (5681:5681:5681))
        (PORT d[2] (4719:4719:4719) (4569:4569:4569))
        (PORT d[3] (2819:2819:2819) (2848:2848:2848))
        (PORT d[4] (5115:5115:5115) (4995:4995:4995))
        (PORT d[5] (3309:3309:3309) (3409:3409:3409))
        (PORT d[6] (6025:6025:6025) (6080:6080:6080))
        (PORT d[7] (3908:3908:3908) (3720:3720:3720))
        (PORT d[8] (6068:6068:6068) (6117:6117:6117))
        (PORT d[9] (2815:2815:2815) (2854:2854:2854))
        (PORT d[10] (5130:5130:5130) (5016:5016:5016))
        (PORT d[11] (6191:6191:6191) (6125:6125:6125))
        (PORT d[12] (4592:4592:4592) (4425:4425:4425))
        (PORT clk (2207:2207:2207) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2242:2242:2242))
        (PORT d[0] (3184:3184:3184) (3086:3086:3086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2111:2111:2111) (2008:2008:2008))
        (PORT datab (705:705:705) (631:631:631))
        (PORT datac (2024:2024:2024) (1908:1908:1908))
        (PORT datad (2017:2017:2017) (1865:1865:1865))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1619w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1231:1231:1231))
        (PORT datab (916:916:916) (973:973:973))
        (PORT datac (899:899:899) (939:939:939))
        (PORT datad (732:732:732) (725:725:725))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3842:3842:3842) (3762:3762:3762))
        (PORT d[1] (5084:5084:5084) (5094:5094:5094))
        (PORT d[2] (4457:4457:4457) (4346:4346:4346))
        (PORT d[3] (3180:3180:3180) (3230:3230:3230))
        (PORT d[4] (4638:4638:4638) (4289:4289:4289))
        (PORT d[5] (3307:3307:3307) (3404:3404:3404))
        (PORT d[6] (6025:6025:6025) (6071:6071:6071))
        (PORT d[7] (4852:4852:4852) (4687:4687:4687))
        (PORT d[8] (6103:6103:6103) (6146:6146:6146))
        (PORT d[9] (2562:2562:2562) (2614:2614:2614))
        (PORT d[10] (4746:4746:4746) (4625:4625:4625))
        (PORT d[11] (5782:5782:5782) (5684:5684:5684))
        (PORT d[12] (4549:4549:4549) (4383:4383:4383))
        (PORT clk (2180:2180:2180) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2216:2216:2216))
        (PORT d[0] (3372:3372:3372) (3217:3217:3217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode1639w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1234:1234:1234))
        (PORT datab (918:918:918) (975:975:975))
        (PORT datac (902:902:902) (942:942:942))
        (PORT datad (731:731:731) (723:723:723))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3277:3277:3277))
        (PORT d[1] (5434:5434:5434) (5413:5413:5413))
        (PORT d[2] (6540:6540:6540) (6394:6394:6394))
        (PORT d[3] (4535:4535:4535) (4557:4557:4557))
        (PORT d[4] (1901:1901:1901) (1883:1883:1883))
        (PORT d[5] (3241:3241:3241) (3280:3280:3280))
        (PORT d[6] (5628:5628:5628) (5665:5665:5665))
        (PORT d[7] (4839:4839:4839) (4640:4640:4640))
        (PORT d[8] (6590:6590:6590) (6535:6535:6535))
        (PORT d[9] (2107:2107:2107) (2074:2074:2074))
        (PORT d[10] (4303:4303:4303) (4151:4151:4151))
        (PORT d[11] (3193:3193:3193) (3082:3082:3082))
        (PORT d[12] (4229:4229:4229) (4049:4049:4049))
        (PORT clk (2250:2250:2250) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2284:2284:2284))
        (PORT d[0] (1518:1518:1518) (1399:1399:1399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (934:934:934))
        (PORT datab (2457:2457:2457) (2453:2453:2453))
        (PORT datac (848:848:848) (901:901:901))
        (PORT datad (905:905:905) (831:831:831))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1194:1194:1194) (1086:1086:1086))
        (PORT datac (1065:1065:1065) (1065:1065:1065))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (1065:1065:1065) (1066:1066:1066))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1078:1078:1078))
        (PORT datab (1560:1560:1560) (1516:1516:1516))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1141:1141:1141) (1049:1049:1049))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1674:1674:1674) (1633:1633:1633))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (3141:3141:3141))
        (PORT d[1] (4705:4705:4705) (4647:4647:4647))
        (PORT d[2] (5369:5369:5369) (5327:5327:5327))
        (PORT d[3] (5048:5048:5048) (5152:5152:5152))
        (PORT d[4] (2815:2815:2815) (2679:2679:2679))
        (PORT d[5] (4796:4796:4796) (4784:4784:4784))
        (PORT d[6] (4675:4675:4675) (4616:4616:4616))
        (PORT d[7] (6364:6364:6364) (6123:6123:6123))
        (PORT d[8] (3918:3918:3918) (3823:3823:3823))
        (PORT d[9] (2366:2366:2366) (2380:2380:2380))
        (PORT d[10] (5010:5010:5010) (4968:4968:4968))
        (PORT d[11] (7418:7418:7418) (7225:7225:7225))
        (PORT d[12] (2686:2686:2686) (2683:2683:2683))
        (PORT clk (2214:2214:2214) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2251:2251:2251))
        (PORT d[0] (3955:3955:3955) (3638:3638:3638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4636:4636:4636) (4556:4556:4556))
        (PORT d[1] (6090:6090:6090) (6053:6053:6053))
        (PORT d[2] (5197:5197:5197) (5082:5082:5082))
        (PORT d[3] (3435:3435:3435) (3428:3428:3428))
        (PORT d[4] (6225:6225:6225) (5804:5804:5804))
        (PORT d[5] (3641:3641:3641) (3755:3755:3755))
        (PORT d[6] (7023:7023:7023) (7042:7042:7042))
        (PORT d[7] (5206:5206:5206) (5029:5029:5029))
        (PORT d[8] (6832:6832:6832) (6866:6866:6866))
        (PORT d[9] (2458:2458:2458) (2479:2479:2479))
        (PORT d[10] (5079:5079:5079) (4951:4951:4951))
        (PORT d[11] (6529:6529:6529) (6421:6421:6421))
        (PORT d[12] (5605:5605:5605) (5417:5417:5417))
        (PORT clk (2242:2242:2242) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
        (PORT d[0] (2976:2976:2976) (2967:2967:2967))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4576:4576:4576) (4463:4463:4463))
        (PORT d[1] (5057:5057:5057) (5010:5010:5010))
        (PORT d[2] (4991:4991:4991) (4934:4934:4934))
        (PORT d[3] (4193:4193:4193) (4179:4179:4179))
        (PORT d[4] (3568:3568:3568) (3393:3393:3393))
        (PORT d[5] (1749:1749:1749) (1760:1760:1760))
        (PORT d[6] (6380:6380:6380) (6306:6306:6306))
        (PORT d[7] (6975:6975:6975) (6889:6889:6889))
        (PORT d[8] (4652:4652:4652) (4615:4615:4615))
        (PORT d[9] (5251:5251:5251) (5005:5005:5005))
        (PORT d[10] (4753:4753:4753) (4650:4650:4650))
        (PORT d[11] (4443:4443:4443) (4325:4325:4325))
        (PORT d[12] (5285:5285:5285) (5049:5049:5049))
        (PORT clk (2239:2239:2239) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2271:2271:2271))
        (PORT d[0] (3927:3927:3927) (3735:3735:3735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5153:5153:5153) (5038:5038:5038))
        (PORT d[1] (5603:5603:5603) (5522:5522:5522))
        (PORT d[2] (5388:5388:5388) (5350:5350:5350))
        (PORT d[3] (3238:3238:3238) (3277:3277:3277))
        (PORT d[4] (5091:5091:5091) (4979:4979:4979))
        (PORT d[5] (3599:3599:3599) (3628:3628:3628))
        (PORT d[6] (5569:5569:5569) (5587:5587:5587))
        (PORT d[7] (7243:7243:7243) (7138:7138:7138))
        (PORT d[8] (7098:7098:7098) (7059:7059:7059))
        (PORT d[9] (6398:6398:6398) (6013:6013:6013))
        (PORT d[10] (5818:5818:5818) (5775:5775:5775))
        (PORT d[11] (4859:4859:4859) (4761:4761:4761))
        (PORT d[12] (5532:5532:5532) (5304:5304:5304))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (PORT d[0] (3167:3167:3167) (3070:3070:3070))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1345:1345:1345))
        (PORT datab (1551:1551:1551) (1594:1594:1594))
        (PORT datac (1724:1724:1724) (1713:1713:1713))
        (PORT datad (2449:2449:2449) (2498:2498:2498))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2305:2305:2305) (2218:2218:2218))
        (PORT datab (2477:2477:2477) (2532:2532:2532))
        (PORT datac (2766:2766:2766) (2640:2640:2640))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4438:4438:4438) (4275:4275:4275))
        (PORT d[1] (3933:3933:3933) (3878:3878:3878))
        (PORT d[2] (4067:4067:4067) (3900:3900:3900))
        (PORT d[3] (2521:2521:2521) (2546:2546:2546))
        (PORT d[4] (2859:2859:2859) (2745:2745:2745))
        (PORT d[5] (3179:3179:3179) (3224:3224:3224))
        (PORT d[6] (6743:6743:6743) (6791:6791:6791))
        (PORT d[7] (8310:8310:8310) (8217:8217:8217))
        (PORT d[8] (6738:6738:6738) (6720:6720:6720))
        (PORT d[9] (2206:2206:2206) (2123:2123:2123))
        (PORT d[10] (3402:3402:3402) (3261:3261:3261))
        (PORT d[11] (3866:3866:3866) (3745:3745:3745))
        (PORT d[12] (2819:2819:2819) (2708:2708:2708))
        (PORT clk (2248:2248:2248) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (PORT d[0] (1505:1505:1505) (1421:1421:1421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4248:4248:4248) (4146:4146:4146))
        (PORT d[1] (4385:4385:4385) (4374:4374:4374))
        (PORT d[2] (4696:4696:4696) (4650:4650:4650))
        (PORT d[3] (4149:4149:4149) (4135:4135:4135))
        (PORT d[4] (3571:3571:3571) (3396:3396:3396))
        (PORT d[5] (2180:2180:2180) (2216:2216:2216))
        (PORT d[6] (7313:7313:7313) (7336:7336:7336))
        (PORT d[7] (6291:6291:6291) (6233:6233:6233))
        (PORT d[8] (4620:4620:4620) (4584:4584:4584))
        (PORT d[9] (4919:4919:4919) (4681:4681:4681))
        (PORT d[10] (6765:6765:6765) (6657:6657:6657))
        (PORT d[11] (4417:4417:4417) (4296:4296:4296))
        (PORT d[12] (4937:4937:4937) (4709:4709:4709))
        (PORT clk (2232:2232:2232) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2267:2267:2267))
        (PORT d[0] (3460:3460:3460) (3299:3299:3299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4604:4604:4604) (4522:4522:4522))
        (PORT d[1] (5824:5824:5824) (5800:5800:5800))
        (PORT d[2] (5486:5486:5486) (5349:5349:5349))
        (PORT d[3] (4751:4751:4751) (4714:4714:4714))
        (PORT d[4] (2449:2449:2449) (2317:2317:2317))
        (PORT d[5] (4153:4153:4153) (4180:4180:4180))
        (PORT d[6] (5284:5284:5284) (5303:5303:5303))
        (PORT d[7] (4076:4076:4076) (3871:3871:3871))
        (PORT d[8] (7128:7128:7128) (7127:7127:7127))
        (PORT d[9] (3135:3135:3135) (3141:3141:3141))
        (PORT d[10] (5045:5045:5045) (4907:4907:4907))
        (PORT d[11] (5437:5437:5437) (5315:5315:5315))
        (PORT d[12] (5577:5577:5577) (5376:5376:5376))
        (PORT clk (2248:2248:2248) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2281:2281:2281))
        (PORT d[0] (2271:2271:2271) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3274:3274:3274))
        (PORT d[1] (4316:4316:4316) (4249:4249:4249))
        (PORT d[2] (8822:8822:8822) (8812:8812:8812))
        (PORT d[3] (4403:4403:4403) (4512:4512:4512))
        (PORT d[4] (7866:7866:7866) (7775:7775:7775))
        (PORT d[5] (2107:2107:2107) (2135:2135:2135))
        (PORT d[6] (2827:2827:2827) (2721:2721:2721))
        (PORT d[7] (2534:2534:2534) (2444:2444:2444))
        (PORT d[8] (3122:3122:3122) (2998:2998:2998))
        (PORT d[9] (4882:4882:4882) (4891:4891:4891))
        (PORT d[10] (2853:2853:2853) (2739:2739:2739))
        (PORT d[11] (2692:2692:2692) (2612:2612:2612))
        (PORT d[12] (4826:4826:4826) (4785:4785:4785))
        (PORT clk (2211:2211:2211) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2247:2247:2247))
        (PORT d[0] (2328:2328:2328) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1901:1901:1901) (1805:1805:1805))
        (PORT datab (1541:1541:1541) (1582:1582:1582))
        (PORT datac (1951:1951:1951) (1902:1902:1902))
        (PORT datad (2444:2444:2444) (2493:2493:2493))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1332:1332:1332) (1268:1268:1268))
        (PORT datab (2480:2480:2480) (2536:2536:2536))
        (PORT datac (1372:1372:1372) (1346:1346:1346))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2174:2174:2174) (2093:2093:2093))
        (PORT datab (2159:2159:2159) (2067:2067:2067))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4704:4704:4704) (4664:4664:4664))
        (PORT d[1] (5231:5231:5231) (5254:5254:5254))
        (PORT d[2] (5504:5504:5504) (5390:5390:5390))
        (PORT d[3] (3563:3563:3563) (3611:3611:3611))
        (PORT d[4] (5170:5170:5170) (5051:5051:5051))
        (PORT d[5] (3837:3837:3837) (3865:3865:3865))
        (PORT d[6] (5698:5698:5698) (5737:5737:5737))
        (PORT d[7] (7414:7414:7414) (7384:7384:7384))
        (PORT d[8] (6065:6065:6065) (6092:6092:6092))
        (PORT d[9] (3585:3585:3585) (3641:3641:3641))
        (PORT d[10] (4340:4340:4340) (4214:4214:4214))
        (PORT d[11] (5096:5096:5096) (4965:4965:4965))
        (PORT d[12] (4761:4761:4761) (4624:4624:4624))
        (PORT clk (2212:2212:2212) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (PORT d[0] (2631:2631:2631) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5211:5211:5211) (5113:5113:5113))
        (PORT d[1] (5246:5246:5246) (5275:5275:5275))
        (PORT d[2] (4619:4619:4619) (4542:4542:4542))
        (PORT d[3] (3234:3234:3234) (3297:3297:3297))
        (PORT d[4] (4737:4737:4737) (4614:4614:4614))
        (PORT d[5] (3449:3449:3449) (3491:3491:3491))
        (PORT d[6] (6803:6803:6803) (6883:6883:6883))
        (PORT d[7] (6644:6644:6644) (6598:6598:6598))
        (PORT d[8] (6349:6349:6349) (6349:6349:6349))
        (PORT d[9] (3305:3305:3305) (3401:3401:3401))
        (PORT d[10] (6449:6449:6449) (6343:6343:6343))
        (PORT d[11] (5776:5776:5776) (5691:5691:5691))
        (PORT d[12] (4147:4147:4147) (4006:4006:4006))
        (PORT clk (2232:2232:2232) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2266:2266:2266))
        (PORT d[0] (3930:3930:3930) (3766:3766:3766))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (943:943:943))
        (PORT datab (1978:1978:1978) (1892:1892:1892))
        (PORT datac (2525:2525:2525) (2421:2421:2421))
        (PORT datad (838:838:838) (888:888:888))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4892:4892:4892) (4790:4790:4790))
        (PORT d[1] (5294:5294:5294) (5232:5232:5232))
        (PORT d[2] (5364:5364:5364) (5324:5324:5324))
        (PORT d[3] (3257:3257:3257) (3294:3294:3294))
        (PORT d[4] (5046:5046:5046) (4934:4934:4934))
        (PORT d[5] (3606:3606:3606) (3632:3632:3632))
        (PORT d[6] (7179:7179:7179) (7163:7163:7163))
        (PORT d[7] (6890:6890:6890) (6796:6796:6796))
        (PORT d[8] (6783:6783:6783) (6760:6760:6760))
        (PORT d[9] (6390:6390:6390) (6005:6005:6005))
        (PORT d[10] (5819:5819:5819) (5774:5774:5774))
        (PORT d[11] (4820:4820:4820) (4722:4722:4722))
        (PORT d[12] (5547:5547:5547) (5325:5325:5325))
        (PORT clk (2244:2244:2244) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2280:2280:2280))
        (PORT d[0] (2921:2921:2921) (2831:2831:2831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4086:4086:4086) (3936:3936:3936))
        (PORT d[1] (5123:5123:5123) (5111:5111:5111))
        (PORT d[2] (3411:3411:3411) (3266:3266:3266))
        (PORT d[3] (4300:4300:4300) (4339:4339:4339))
        (PORT d[4] (5109:5109:5109) (4985:4985:4985))
        (PORT d[5] (4138:4138:4138) (4161:4161:4161))
        (PORT d[6] (6409:6409:6409) (6472:6472:6472))
        (PORT d[7] (7704:7704:7704) (7637:7637:7637))
        (PORT d[8] (6095:6095:6095) (6093:6093:6093))
        (PORT d[9] (3203:3203:3203) (3082:3082:3082))
        (PORT d[10] (3059:3059:3059) (2927:2927:2927))
        (PORT d[11] (3516:3516:3516) (3398:3398:3398))
        (PORT d[12] (5490:5490:5490) (5316:5316:5316))
        (PORT clk (2223:2223:2223) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2256:2256:2256))
        (PORT d[0] (3107:3107:3107) (2985:2985:2985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (869:869:869) (931:931:931))
        (PORT datab (2145:2145:2145) (2114:2114:2114))
        (PORT datac (857:857:857) (912:912:912))
        (PORT datad (1790:1790:1790) (1677:1677:1677))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4608:4608:4608) (4533:4533:4533))
        (PORT d[1] (6358:6358:6358) (6307:6307:6307))
        (PORT d[2] (5507:5507:5507) (5384:5384:5384))
        (PORT d[3] (3207:3207:3207) (3227:3227:3227))
        (PORT d[4] (6208:6208:6208) (5789:5789:5789))
        (PORT d[5] (4273:4273:4273) (4334:4334:4334))
        (PORT d[6] (7359:7359:7359) (7379:7379:7379))
        (PORT d[7] (4475:4475:4475) (4285:4285:4285))
        (PORT d[8] (7128:7128:7128) (7144:7144:7144))
        (PORT d[9] (2496:2496:2496) (2545:2545:2545))
        (PORT d[10] (5373:5373:5373) (5234:5234:5234))
        (PORT d[11] (6495:6495:6495) (6382:6382:6382))
        (PORT d[12] (5646:5646:5646) (5460:5460:5460))
        (PORT clk (2245:2245:2245) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2281:2281:2281))
        (PORT d[0] (2390:2390:2390) (2174:2174:2174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3491:3491:3491))
        (PORT d[1] (5783:5783:5783) (5764:5764:5764))
        (PORT d[2] (5030:5030:5030) (4864:4864:4864))
        (PORT d[3] (3141:3141:3141) (3164:3164:3164))
        (PORT d[4] (5194:5194:5194) (5107:5107:5107))
        (PORT d[5] (3302:3302:3302) (3401:3401:3401))
        (PORT d[6] (6328:6328:6328) (6365:6365:6365))
        (PORT d[7] (3565:3565:3565) (3381:3381:3381))
        (PORT d[8] (5826:5826:5826) (5864:5864:5864))
        (PORT d[9] (3120:3120:3120) (3149:3149:3149))
        (PORT d[10] (5406:5406:5406) (5276:5276:5276))
        (PORT d[11] (6529:6529:6529) (6454:6454:6454))
        (PORT d[12] (4281:4281:4281) (4121:4121:4121))
        (PORT clk (2189:2189:2189) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2226:2226:2226))
        (PORT d[0] (3170:3170:3170) (3072:3072:3072))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (934:934:934))
        (PORT datab (2065:2065:2065) (2008:2008:2008))
        (PORT datac (848:848:848) (902:902:902))
        (PORT datad (1768:1768:1768) (1758:1758:1758))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4719:4719:4719) (4680:4680:4680))
        (PORT d[1] (5178:5178:5178) (5180:5180:5180))
        (PORT d[2] (5536:5536:5536) (5422:5422:5422))
        (PORT d[3] (3571:3571:3571) (3627:3627:3627))
        (PORT d[4] (5412:5412:5412) (5268:5268:5268))
        (PORT d[5] (3197:3197:3197) (3243:3243:3243))
        (PORT d[6] (5697:5697:5697) (5736:5736:5736))
        (PORT d[7] (7772:7772:7772) (7731:7731:7731))
        (PORT d[8] (6065:6065:6065) (6091:6091:6091))
        (PORT d[9] (3860:3860:3860) (3905:3905:3905))
        (PORT d[10] (4328:4328:4328) (4203:4203:4203))
        (PORT d[11] (4758:4758:4758) (4642:4642:4642))
        (PORT d[12] (3576:3576:3576) (3413:3413:3413))
        (PORT clk (2206:2206:2206) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2243:2243:2243))
        (PORT d[0] (2646:2646:2646) (2610:2610:2610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (3867:3867:3867))
        (PORT d[1] (5141:5141:5141) (5138:5138:5138))
        (PORT d[2] (4808:4808:4808) (4690:4690:4690))
        (PORT d[3] (4120:4120:4120) (4108:4108:4108))
        (PORT d[4] (3150:3150:3150) (3005:3005:3005))
        (PORT d[5] (3530:3530:3530) (3570:3570:3570))
        (PORT d[6] (6000:6000:6000) (6024:6024:6024))
        (PORT d[7] (4489:4489:4489) (4242:4242:4242))
        (PORT d[8] (6442:6442:6442) (6468:6468:6468))
        (PORT d[9] (2832:2832:2832) (2851:2851:2851))
        (PORT d[10] (4722:4722:4722) (4592:4592:4592))
        (PORT d[11] (7511:7511:7511) (7395:7395:7395))
        (PORT d[12] (4944:4944:4944) (4768:4768:4768))
        (PORT clk (2233:2233:2233) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2267:2267:2267))
        (PORT d[0] (3736:3736:3736) (3611:3611:3611))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (930:930:930))
        (PORT datab (1926:1926:1926) (1851:1851:1851))
        (PORT datac (860:860:860) (917:917:917))
        (PORT datad (1660:1660:1660) (1510:1510:1510))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datac (1063:1063:1063) (1064:1064:1064))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1064:1064:1064) (1065:1065:1065))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (910:910:910) (846:846:846))
        (PORT datab (1323:1323:1323) (1293:1293:1293))
        (PORT datac (1521:1521:1521) (1485:1485:1485))
        (PORT datad (1199:1199:1199) (1108:1108:1108))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2199:2199:2199) (2127:2127:2127))
        (PORT d[1] (1434:1434:1434) (1414:1414:1414))
        (PORT d[2] (831:831:831) (841:841:841))
        (PORT d[3] (861:861:861) (871:871:871))
        (PORT d[4] (831:831:831) (840:840:840))
        (PORT d[5] (1669:1669:1669) (1633:1633:1633))
        (PORT d[6] (1738:1738:1738) (1694:1694:1694))
        (PORT d[7] (815:815:815) (838:838:838))
        (PORT d[8] (2838:2838:2838) (2724:2724:2724))
        (PORT d[9] (807:807:807) (831:831:831))
        (PORT d[10] (1822:1822:1822) (1810:1810:1810))
        (PORT d[11] (4226:4226:4226) (4087:4087:4087))
        (PORT d[12] (1110:1110:1110) (1124:1124:1124))
        (PORT clk (2276:2276:2276) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2312:2312:2312))
        (PORT d[0] (557:557:557) (486:486:486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1405:1405:1405))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (3013:3013:3013))
        (PORT d[1] (4590:4590:4590) (4519:4519:4519))
        (PORT d[2] (7207:7207:7207) (7262:7262:7262))
        (PORT d[3] (4756:4756:4756) (4892:4892:4892))
        (PORT d[4] (6290:6290:6290) (6263:6263:6263))
        (PORT d[5] (3308:3308:3308) (3312:3312:3312))
        (PORT d[6] (4655:4655:4655) (4591:4591:4591))
        (PORT d[7] (5887:5887:5887) (5712:5712:5712))
        (PORT d[8] (3830:3830:3830) (3740:3740:3740))
        (PORT d[9] (2830:2830:2830) (2891:2891:2891))
        (PORT d[10] (5808:5808:5808) (5738:5738:5738))
        (PORT d[11] (5481:5481:5481) (5386:5386:5386))
        (PORT d[12] (2803:2803:2803) (2836:2836:2836))
        (PORT clk (2259:2259:2259) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2296:2296:2296))
        (PORT d[0] (3246:3246:3246) (3022:3022:3022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2526:2526:2526))
        (PORT d[1] (4328:4328:4328) (4264:4264:4264))
        (PORT d[2] (6418:6418:6418) (6363:6363:6363))
        (PORT d[3] (4445:4445:4445) (4578:4578:4578))
        (PORT d[4] (3475:3475:3475) (3319:3319:3319))
        (PORT d[5] (3801:3801:3801) (3825:3825:3825))
        (PORT d[6] (5686:5686:5686) (5600:5600:5600))
        (PORT d[7] (5716:5716:5716) (5501:5501:5501))
        (PORT d[8] (3515:3515:3515) (3420:3420:3420))
        (PORT d[9] (2443:2443:2443) (2468:2468:2468))
        (PORT d[10] (4410:4410:4410) (4394:4394:4394))
        (PORT d[11] (6758:6758:6758) (6586:6586:6586))
        (PORT d[12] (2460:2460:2460) (2483:2483:2483))
        (PORT clk (2189:2189:2189) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2225:2225:2225))
        (PORT d[0] (4512:4512:4512) (4346:4346:4346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1318:1318:1318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3972:3972:3972) (4032:4032:4032))
        (PORT d[1] (4892:4892:4892) (4817:4817:4817))
        (PORT d[2] (7878:7878:7878) (7918:7918:7918))
        (PORT d[3] (5445:5445:5445) (5567:5567:5567))
        (PORT d[4] (7074:7074:7074) (7044:7044:7044))
        (PORT d[5] (3536:3536:3536) (3575:3575:3575))
        (PORT d[6] (5452:5452:5452) (5402:5402:5402))
        (PORT d[7] (5990:5990:5990) (5834:5834:5834))
        (PORT d[8] (4163:4163:4163) (4071:4071:4071))
        (PORT d[9] (4154:4154:4154) (4171:4171:4171))
        (PORT d[10] (2712:2712:2712) (2664:2664:2664))
        (PORT d[11] (6529:6529:6529) (6400:6400:6400))
        (PORT d[12] (3712:3712:3712) (3713:3713:3713))
        (PORT clk (2219:2219:2219) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2256:2256:2256))
        (PORT d[0] (2523:2523:2523) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1366:1366:1366))
        (PORT datab (1672:1672:1672) (1651:1651:1651))
        (PORT datac (2365:2365:2365) (2212:2212:2212))
        (PORT datad (2648:2648:2648) (2605:2605:2605))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (909:909:909))
        (PORT datab (1672:1672:1672) (1651:1651:1651))
        (PORT datac (3248:3248:3248) (3066:3066:3066))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4246:4246:4246) (4181:4181:4181))
        (PORT d[1] (4761:4761:4761) (4771:4771:4771))
        (PORT d[2] (5083:5083:5083) (4931:4931:4931))
        (PORT d[3] (3453:3453:3453) (3458:3458:3458))
        (PORT d[4] (5523:5523:5523) (5432:5432:5432))
        (PORT d[5] (3291:3291:3291) (3392:3392:3392))
        (PORT d[6] (5740:5740:5740) (5776:5776:5776))
        (PORT d[7] (3217:3217:3217) (3041:3041:3041))
        (PORT d[8] (5757:5757:5757) (5785:5785:5785))
        (PORT d[9] (3172:3172:3172) (3195:3195:3195))
        (PORT d[10] (4442:4442:4442) (4321:4321:4321))
        (PORT d[11] (6509:6509:6509) (6431:6431:6431))
        (PORT d[12] (4230:4230:4230) (4073:4073:4073))
        (PORT clk (2178:2178:2178) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2214:2214:2214))
        (PORT d[0] (3121:3121:3121) (2885:2885:2885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1307:1307:1307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1303:1303:1303) (1307:1307:1307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3513:3513:3513))
        (PORT d[1] (5344:5344:5344) (5329:5329:5329))
        (PORT d[2] (4142:4142:4142) (4029:4029:4029))
        (PORT d[3] (3117:3117:3117) (3123:3123:3123))
        (PORT d[4] (5463:5463:5463) (5359:5359:5359))
        (PORT d[5] (3648:3648:3648) (3735:3735:3735))
        (PORT d[6] (6353:6353:6353) (6389:6389:6389))
        (PORT d[7] (4533:4533:4533) (4317:4317:4317))
        (PORT d[8] (6384:6384:6384) (6411:6411:6411))
        (PORT d[9] (2831:2831:2831) (2863:2863:2863))
        (PORT d[10] (4739:4739:4739) (4632:4632:4632))
        (PORT d[11] (5853:5853:5853) (5796:5796:5796))
        (PORT d[12] (4465:4465:4465) (4336:4336:4336))
        (PORT clk (2224:2224:2224) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2259:2259:2259))
        (PORT d[0] (3686:3686:3686) (3430:3430:3430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1358:1358:1358))
        (PORT datab (1672:1672:1672) (1651:1651:1651))
        (PORT datac (1882:1882:1882) (1787:1787:1787))
        (PORT datad (2411:2411:2411) (2401:2401:2401))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3900:3900:3900) (3834:3834:3834))
        (PORT d[1] (5090:5090:5090) (5088:5088:5088))
        (PORT d[2] (4807:4807:4807) (4689:4689:4689))
        (PORT d[3] (4094:4094:4094) (4084:4084:4084))
        (PORT d[4] (3156:3156:3156) (3012:3012:3012))
        (PORT d[5] (3490:3490:3490) (3535:3535:3535))
        (PORT d[6] (5967:5967:5967) (5992:5992:5992))
        (PORT d[7] (4091:4091:4091) (3872:3872:3872))
        (PORT d[8] (6128:6128:6128) (6167:6167:6167))
        (PORT d[9] (2490:2490:2490) (2516:2516:2516))
        (PORT d[10] (4380:4380:4380) (4263:4263:4263))
        (PORT d[11] (7505:7505:7505) (7389:7389:7389))
        (PORT d[12] (4935:4935:4935) (4758:4758:4758))
        (PORT clk (2230:2230:2230) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2263:2263:2263))
        (PORT d[0] (3211:3211:3211) (3028:3028:3028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3801:3801:3801) (3803:3803:3803))
        (PORT d[1] (5335:5335:5335) (5249:5249:5249))
        (PORT d[2] (6007:6007:6007) (5940:5940:5940))
        (PORT d[3] (5650:5650:5650) (5725:5725:5725))
        (PORT d[4] (2147:2147:2147) (2030:2030:2030))
        (PORT d[5] (5425:5425:5425) (5387:5387:5387))
        (PORT d[6] (5055:5055:5055) (5004:5004:5004))
        (PORT d[7] (4465:4465:4465) (4267:4267:4267))
        (PORT d[8] (4612:4612:4612) (4502:4502:4502))
        (PORT d[9] (1816:1816:1816) (1831:1831:1831))
        (PORT d[10] (3624:3624:3624) (3568:3568:3568))
        (PORT d[11] (8073:8073:8073) (7855:7855:7855))
        (PORT d[12] (3317:3317:3317) (3291:3291:3291))
        (PORT clk (2256:2256:2256) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (PORT d[0] (2060:2060:2060) (1832:1832:1832))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1376:1376:1376) (1360:1360:1360))
        (PORT datab (1672:1672:1672) (1651:1651:1651))
        (PORT datac (1882:1882:1882) (1775:1775:1775))
        (PORT datad (1173:1173:1173) (1069:1069:1069))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3165:3165:3165))
        (PORT d[1] (4717:4717:4717) (4663:4663:4663))
        (PORT d[2] (6460:6460:6460) (6418:6418:6418))
        (PORT d[3] (5017:5017:5017) (5121:5121:5121))
        (PORT d[4] (3148:3148:3148) (3000:3000:3000))
        (PORT d[5] (4451:4451:4451) (4452:4452:4452))
        (PORT d[6] (4740:4740:4740) (4696:4696:4696))
        (PORT d[7] (6386:6386:6386) (6141:6141:6141))
        (PORT d[8] (3870:3870:3870) (3774:3774:3774))
        (PORT d[9] (2107:2107:2107) (2126:2126:2126))
        (PORT d[10] (3910:3910:3910) (3837:3837:3837))
        (PORT d[11] (7442:7442:7442) (7248:7248:7248))
        (PORT d[12] (2685:2685:2685) (2682:2682:2682))
        (PORT clk (2208:2208:2208) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2245:2245:2245))
        (PORT d[0] (1961:1961:1961) (1921:1921:1921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3301:3301:3301) (3386:3386:3386))
        (PORT d[1] (4311:4311:4311) (4263:4263:4263))
        (PORT d[2] (7582:7582:7582) (7633:7633:7633))
        (PORT d[3] (5116:5116:5116) (5243:5243:5243))
        (PORT d[4] (6638:6638:6638) (6602:6602:6602))
        (PORT d[5] (3206:3206:3206) (3259:3259:3259))
        (PORT d[6] (5084:5084:5084) (5037:5037:5037))
        (PORT d[7] (5625:5625:5625) (5473:5473:5473))
        (PORT d[8] (4445:4445:4445) (4337:4337:4337))
        (PORT d[9] (3486:3486:3486) (3522:3522:3522))
        (PORT d[10] (3037:3037:3037) (2982:2982:2982))
        (PORT d[11] (6166:6166:6166) (6050:6050:6050))
        (PORT d[12] (3163:3163:3163) (3184:3184:3184))
        (PORT clk (2245:2245:2245) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2282:2282:2282))
        (PORT d[0] (1628:1628:1628) (1597:1597:1597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1382:1382:1382) (1367:1367:1367))
        (PORT datab (1672:1672:1672) (1651:1651:1651))
        (PORT datac (1838:1838:1838) (1735:1735:1735))
        (PORT datad (1864:1864:1864) (1772:1772:1772))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3110:3110:3110) (3131:3131:3131))
        (PORT d[1] (4672:4672:4672) (4615:4615:4615))
        (PORT d[2] (6433:6433:6433) (6392:6392:6392))
        (PORT d[3] (5028:5028:5028) (5130:5130:5130))
        (PORT d[4] (3137:3137:3137) (2990:2990:2990))
        (PORT d[5] (4445:4445:4445) (4445:4445:4445))
        (PORT d[6] (4723:4723:4723) (4680:4680:4680))
        (PORT d[7] (6091:6091:6091) (5865:5865:5865))
        (PORT d[8] (3580:3580:3580) (3494:3494:3494))
        (PORT d[9] (2078:2078:2078) (2084:2084:2084))
        (PORT d[10] (4705:4705:4705) (4678:4678:4678))
        (PORT d[11] (7442:7442:7442) (7248:7248:7248))
        (PORT d[12] (2676:2676:2676) (2673:2673:2673))
        (PORT clk (2202:2202:2202) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2239:2239:2239))
        (PORT d[0] (2351:2351:2351) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3460:3460:3460) (3472:3472:3472))
        (PORT d[1] (5015:5015:5015) (4943:4943:4943))
        (PORT d[2] (5401:5401:5401) (5374:5374:5374))
        (PORT d[3] (5379:5379:5379) (5471:5471:5471))
        (PORT d[4] (2481:2481:2481) (2355:2355:2355))
        (PORT d[5] (5126:5126:5126) (5101:5101:5101))
        (PORT d[6] (4722:4722:4722) (4681:4681:4681))
        (PORT d[7] (4751:4751:4751) (4555:4555:4555))
        (PORT d[8] (4265:4265:4265) (4163:4163:4163))
        (PORT d[9] (2150:2150:2150) (2167:2167:2167))
        (PORT d[10] (3621:3621:3621) (3562:3562:3562))
        (PORT d[11] (7748:7748:7748) (7545:7545:7545))
        (PORT d[12] (3006:3006:3006) (2995:2995:2995))
        (PORT clk (2242:2242:2242) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2279:2279:2279))
        (PORT d[0] (2362:2362:2362) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1378:1378:1378) (1362:1362:1362))
        (PORT datab (1672:1672:1672) (1651:1651:1651))
        (PORT datac (1438:1438:1438) (1341:1341:1341))
        (PORT datad (1449:1449:1449) (1325:1325:1325))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1350:1350:1350))
        (PORT datab (2091:2091:2091) (2006:2006:2006))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1333:1333:1333) (1310:1310:1310))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1402:1402:1402) (1435:1435:1435))
        (PORT datac (1800:1800:1800) (1735:1735:1735))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4300:4300:4300) (4324:4324:4324))
        (PORT d[1] (5929:5929:5929) (5834:5834:5834))
        (PORT d[2] (5767:5767:5767) (5725:5725:5725))
        (PORT d[3] (3900:3900:3900) (3912:3912:3912))
        (PORT d[4] (5094:5094:5094) (4984:4984:4984))
        (PORT d[5] (4275:4275:4275) (4279:4279:4279))
        (PORT d[6] (5899:5899:5899) (5909:5909:5909))
        (PORT d[7] (6190:6190:6190) (6062:6062:6062))
        (PORT d[8] (5314:5314:5314) (5258:5258:5258))
        (PORT d[9] (6733:6733:6733) (6338:6338:6338))
        (PORT d[10] (5870:5870:5870) (5826:5826:5826))
        (PORT d[11] (5188:5188:5188) (5077:5077:5077))
        (PORT d[12] (4792:4792:4792) (4763:4763:4763))
        (PORT clk (2266:2266:2266) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2301:2301:2301))
        (PORT d[0] (2433:2433:2433) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a281.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5851:5851:5851) (5725:5725:5725))
        (PORT d[1] (5176:5176:5176) (5208:5208:5208))
        (PORT d[2] (5302:5302:5302) (5206:5206:5206))
        (PORT d[3] (3596:3596:3596) (3654:3654:3654))
        (PORT d[4] (4626:4626:4626) (4484:4484:4484))
        (PORT d[5] (3489:3489:3489) (3535:3535:3535))
        (PORT d[6] (6306:6306:6306) (6343:6343:6343))
        (PORT d[7] (7043:7043:7043) (6996:6996:6996))
        (PORT d[8] (6989:6989:6989) (6962:6962:6962))
        (PORT d[9] (3966:3966:3966) (4037:4037:4037))
        (PORT d[10] (5529:5529:5529) (5475:5475:5475))
        (PORT d[11] (3534:3534:3534) (3402:3402:3402))
        (PORT d[12] (4823:4823:4823) (4671:4671:4671))
        (PORT clk (2197:2197:2197) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2234:2234:2234))
        (PORT d[0] (2286:2286:2286) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a265.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5063:5063:5063) (5017:5017:5017))
        (PORT d[1] (5437:5437:5437) (5392:5392:5392))
        (PORT d[2] (7389:7389:7389) (7375:7375:7375))
        (PORT d[3] (4980:4980:4980) (5051:5051:5051))
        (PORT d[4] (8159:8159:8159) (8022:8022:8022))
        (PORT d[5] (3934:3934:3934) (3982:3982:3982))
        (PORT d[6] (5191:5191:5191) (5160:5160:5160))
        (PORT d[7] (6510:6510:6510) (6332:6332:6332))
        (PORT d[8] (4636:4636:4636) (4598:4598:4598))
        (PORT d[9] (8254:8254:8254) (7948:7948:7948))
        (PORT d[10] (5991:5991:5991) (5864:5864:5864))
        (PORT d[11] (7128:7128:7128) (6978:6978:6978))
        (PORT d[12] (3523:3523:3523) (3520:3520:3520))
        (PORT clk (2241:2241:2241) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2276:2276:2276))
        (PORT d[0] (3964:3964:3964) (3775:3775:3775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a257.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4742:4742:4742) (4705:4705:4705))
        (PORT d[1] (5115:5115:5115) (5086:5086:5086))
        (PORT d[2] (7073:7073:7073) (7068:7068:7068))
        (PORT d[3] (4673:4673:4673) (4763:4763:4763))
        (PORT d[4] (7842:7842:7842) (7723:7723:7723))
        (PORT d[5] (3580:3580:3580) (3635:3635:3635))
        (PORT d[6] (4803:4803:4803) (4782:4782:4782))
        (PORT d[7] (6186:6186:6186) (6020:6020:6020))
        (PORT d[8] (4226:4226:4226) (4176:4176:4176))
        (PORT d[9] (7946:7946:7946) (7656:7656:7656))
        (PORT d[10] (7122:7122:7122) (7000:7000:7000))
        (PORT d[11] (6818:6818:6818) (6684:6684:6684))
        (PORT d[12] (3196:3196:3196) (3204:3204:3204))
        (PORT clk (2215:2215:2215) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2251:2251:2251))
        (PORT d[0] (2431:2431:2431) (2422:2422:2422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a273.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1148:1148:1148))
        (PORT datab (1898:1898:1898) (1936:1936:1936))
        (PORT datac (1492:1492:1492) (1386:1386:1386))
        (PORT datad (2519:2519:2519) (2587:2587:2587))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2588:2588:2588) (2425:2425:2425))
        (PORT datab (2566:2566:2566) (2626:2626:2626))
        (PORT datac (2838:2838:2838) (2796:2796:2796))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4577:4577:4577) (4464:4464:4464))
        (PORT d[1] (4789:4789:4789) (4772:4772:4772))
        (PORT d[2] (5041:5041:5041) (4985:4985:4985))
        (PORT d[3] (4438:4438:4438) (4408:4408:4408))
        (PORT d[4] (3561:3561:3561) (3386:3386:3386))
        (PORT d[5] (1737:1737:1737) (1747:1747:1747))
        (PORT d[6] (6115:6115:6115) (6058:6058:6058))
        (PORT d[7] (6601:6601:6601) (6527:6527:6527))
        (PORT d[8] (4601:4601:4601) (4571:4571:4571))
        (PORT d[9] (5565:5565:5565) (5296:5296:5296))
        (PORT d[10] (5036:5036:5036) (4925:4925:4925))
        (PORT d[11] (4804:4804:4804) (4674:4674:4674))
        (PORT d[12] (5251:5251:5251) (5004:5004:5004))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (PORT d[0] (2190:2190:2190) (2103:2103:2103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3132:3132:3132) (3147:3147:3147))
        (PORT d[1] (4004:4004:4004) (3949:3949:3949))
        (PORT d[2] (6830:6830:6830) (6850:6850:6850))
        (PORT d[3] (4339:4339:4339) (4458:4458:4458))
        (PORT d[4] (6210:6210:6210) (6147:6147:6147))
        (PORT d[5] (2819:2819:2819) (2878:2878:2878))
        (PORT d[6] (5170:5170:5170) (5151:5151:5151))
        (PORT d[7] (4450:4450:4450) (4321:4321:4321))
        (PORT d[8] (5506:5506:5506) (5424:5424:5424))
        (PORT d[9] (7214:7214:7214) (6897:6897:6897))
        (PORT d[10] (5503:5503:5503) (5435:5435:5435))
        (PORT d[11] (5176:5176:5176) (5084:5084:5084))
        (PORT d[12] (2863:2863:2863) (2887:2887:2887))
        (PORT clk (2226:2226:2226) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2262:2262:2262))
        (PORT d[0] (3382:3382:3382) (3269:3269:3269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4626:4626:4626) (4558:4558:4558))
        (PORT d[1] (4681:4681:4681) (4654:4654:4654))
        (PORT d[2] (5173:5173:5173) (5057:5057:5057))
        (PORT d[3] (3436:3436:3436) (3429:3429:3429))
        (PORT d[4] (6251:6251:6251) (5830:5830:5830))
        (PORT d[5] (4259:4259:4259) (4319:4319:4319))
        (PORT d[6] (7358:7358:7358) (7379:7379:7379))
        (PORT d[7] (5239:5239:5239) (5060:5060:5060))
        (PORT d[8] (7127:7127:7127) (7143:7143:7143))
        (PORT d[9] (2509:2509:2509) (2558:2558:2558))
        (PORT d[10] (5359:5359:5359) (5219:5219:5219))
        (PORT d[11] (6494:6494:6494) (6381:6381:6381))
        (PORT d[12] (5645:5645:5645) (5459:5459:5459))
        (PORT clk (2243:2243:2243) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2279:2279:2279))
        (PORT d[0] (3410:3410:3410) (3284:3284:3284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3105:3105:3105) (2973:2973:2973))
        (PORT d[1] (5493:5493:5493) (5472:5472:5472))
        (PORT d[2] (6848:6848:6848) (6687:6687:6687))
        (PORT d[3] (1818:1818:1818) (1789:1789:1789))
        (PORT d[4] (1856:1856:1856) (1848:1848:1848))
        (PORT d[5] (3223:3223:3223) (3264:3264:3264))
        (PORT d[6] (5635:5635:5635) (5671:5671:5671))
        (PORT d[7] (4914:4914:4914) (4721:4721:4721))
        (PORT d[8] (6904:6904:6904) (6831:6831:6831))
        (PORT d[9] (2440:2440:2440) (2394:2394:2394))
        (PORT d[10] (4355:4355:4355) (4200:4200:4200))
        (PORT d[11] (3575:3575:3575) (3458:3458:3458))
        (PORT d[12] (4250:4250:4250) (4071:4071:4071))
        (PORT clk (2257:2257:2257) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2289:2289:2289))
        (PORT d[0] (2047:2047:2047) (1907:1907:1907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (933:933:933))
        (PORT datab (1716:1716:1716) (1693:1693:1693))
        (PORT datac (851:851:851) (905:905:905))
        (PORT datad (928:928:928) (853:853:853))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1345:1345:1345) (1296:1296:1296))
        (PORT datab (1271:1271:1271) (1215:1215:1215))
        (PORT datac (2118:2118:2118) (2128:2128:2128))
        (PORT datad (1167:1167:1167) (1067:1067:1067))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1960:1960:1960) (1917:1917:1917))
        (PORT datab (1380:1380:1380) (1375:1375:1375))
        (PORT datac (1636:1636:1636) (1603:1603:1603))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4307:4307:4307) (4329:4329:4329))
        (PORT d[1] (5784:5784:5784) (5745:5745:5745))
        (PORT d[2] (5741:5741:5741) (5698:5698:5698))
        (PORT d[3] (3549:3549:3549) (3573:3573:3573))
        (PORT d[4] (4763:4763:4763) (4653:4653:4653))
        (PORT d[5] (3907:3907:3907) (3927:3927:3927))
        (PORT d[6] (5861:5861:5861) (5869:5869:5869))
        (PORT d[7] (6523:6523:6523) (6378:6378:6378))
        (PORT d[8] (5282:5282:5282) (5229:5229:5229))
        (PORT d[9] (6732:6732:6732) (6337:6337:6337))
        (PORT d[10] (5831:5831:5831) (5789:5789:5789))
        (PORT d[11] (5187:5187:5187) (5076:5076:5076))
        (PORT d[12] (5909:5909:5909) (5670:5670:5670))
        (PORT clk (2267:2267:2267) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2302:2302:2302))
        (PORT d[0] (2801:2801:2801) (2582:2582:2582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a289.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (294:294:294))
        (PORT datab (1277:1277:1277) (1222:1222:1222))
        (PORT datac (2483:2483:2483) (2306:2306:2306))
        (PORT datad (909:909:909) (836:836:836))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1084:1084:1084))
        (PORT datab (1561:1561:1561) (1517:1517:1517))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1674:1674:1674) (1633:1633:1633))
        (PORT datac (1580:1580:1580) (1525:1525:1525))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5064:5064:5064) (5018:5018:5018))
        (PORT d[1] (5419:5419:5419) (5375:5375:5375))
        (PORT d[2] (7681:7681:7681) (7650:7650:7650))
        (PORT d[3] (4984:4984:4984) (5055:5055:5055))
        (PORT d[4] (8164:8164:8164) (8031:8031:8031))
        (PORT d[5] (3869:3869:3869) (3911:3911:3911))
        (PORT d[6] (5466:5466:5466) (5423:5423:5423))
        (PORT d[7] (6543:6543:6543) (6364:6364:6364))
        (PORT d[8] (4590:4590:4590) (4553:4553:4553))
        (PORT d[9] (6204:6204:6204) (5917:5917:5917))
        (PORT d[10] (5997:5997:5997) (5871:5871:5871))
        (PORT d[11] (5445:5445:5445) (5290:5290:5290))
        (PORT d[12] (3790:3790:3790) (3776:3776:3776))
        (PORT clk (2231:2231:2231) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2267:2267:2267))
        (PORT d[0] (2759:2759:2759) (2493:2493:2493))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a290.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4749:4749:4749) (4572:4572:4572))
        (PORT d[1] (4521:4521:4521) (4417:4417:4417))
        (PORT d[2] (4385:4385:4385) (4201:4201:4201))
        (PORT d[3] (2850:2850:2850) (2869:2869:2869))
        (PORT d[4] (2472:2472:2472) (2375:2375:2375))
        (PORT d[5] (3501:3501:3501) (3532:3532:3532))
        (PORT d[6] (7061:7061:7061) (7091:7091:7091))
        (PORT d[7] (8323:8323:8323) (8233:8233:8233))
        (PORT d[8] (6761:6761:6761) (6745:6745:6745))
        (PORT d[9] (1877:1877:1877) (1807:1807:1807))
        (PORT d[10] (3754:3754:3754) (3602:3602:3602))
        (PORT d[11] (4190:4190:4190) (4056:4056:4056))
        (PORT clk (2250:2250:2250) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2286:2286:2286))
        (PORT d[0] (1644:1644:1644) (1487:1487:1487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a298.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2479:2479:2479) (2527:2527:2527))
        (PORT datab (1419:1419:1419) (1384:1384:1384))
        (PORT datac (1081:1081:1081) (1051:1051:1051))
        (PORT datad (1266:1266:1266) (1193:1193:1193))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2516:2516:2516) (2563:2563:2563))
        (PORT d[1] (4732:4732:4732) (4719:4719:4719))
        (PORT d[2] (5445:5445:5445) (5429:5429:5429))
        (PORT d[3] (3550:3550:3550) (3620:3620:3620))
        (PORT d[4] (4153:4153:4153) (3883:3883:3883))
        (PORT d[5] (4306:4306:4306) (4412:4412:4412))
        (PORT d[6] (5063:5063:5063) (5026:5026:5026))
        (PORT d[7] (5248:5248:5248) (5092:5092:5092))
        (PORT d[8] (4133:4133:4133) (4032:4032:4032))
        (PORT d[9] (2477:2477:2477) (2515:2515:2515))
        (PORT d[10] (4256:4256:4256) (4210:4210:4210))
        (PORT d[11] (6258:6258:6258) (6213:6213:6213))
        (PORT d[12] (2811:2811:2811) (2848:2848:2848))
        (PORT clk (2212:2212:2212) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2246:2246:2246))
        (PORT d[0] (2453:2453:2453) (2359:2359:2359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2963:2963:2963) (3028:3028:3028))
        (PORT d[1] (4813:4813:4813) (4821:4821:4821))
        (PORT d[2] (6009:6009:6009) (6003:6003:6003))
        (PORT d[3] (3986:3986:3986) (4075:4075:4075))
        (PORT d[4] (5143:5143:5143) (5066:5066:5066))
        (PORT d[5] (3502:3502:3502) (3566:3566:3566))
        (PORT d[6] (5870:5870:5870) (5853:5853:5853))
        (PORT d[7] (5135:5135:5135) (5019:5019:5019))
        (PORT d[8] (4950:4950:4950) (4904:4904:4904))
        (PORT d[9] (6985:6985:6985) (6618:6618:6618))
        (PORT d[10] (6235:6235:6235) (6207:6207:6207))
        (PORT d[11] (5501:5501:5501) (5427:5427:5427))
        (PORT d[12] (3557:3557:3557) (3575:3575:3575))
        (PORT clk (2216:2216:2216) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2251:2251:2251))
        (PORT d[0] (2279:2279:2279) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4428:4428:4428) (4406:4406:4406))
        (PORT d[1] (4756:4756:4756) (4735:4735:4735))
        (PORT d[2] (7073:7073:7073) (7060:7060:7060))
        (PORT d[3] (4336:4336:4336) (4438:4438:4438))
        (PORT d[4] (7531:7531:7531) (7427:7427:7427))
        (PORT d[5] (3188:3188:3188) (3248:3248:3248))
        (PORT d[6] (6480:6480:6480) (6416:6416:6416))
        (PORT d[7] (5871:5871:5871) (5710:5710:5710))
        (PORT d[8] (4221:4221:4221) (4162:4162:4162))
        (PORT d[9] (7973:7973:7973) (7681:7681:7681))
        (PORT d[10] (5359:5359:5359) (5260:5260:5260))
        (PORT d[11] (6494:6494:6494) (6369:6369:6369))
        (PORT d[12] (3162:3162:3162) (3171:3171:3171))
        (PORT clk (2206:2206:2206) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2242:2242:2242))
        (PORT d[0] (3953:3953:3953) (3801:3801:3801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1661:1661:1661))
        (PORT d[1] (2102:2102:2102) (2059:2059:2059))
        (PORT d[2] (5781:5781:5781) (5760:5760:5760))
        (PORT d[3] (6107:6107:6107) (6216:6216:6216))
        (PORT d[4] (2235:2235:2235) (2216:2216:2216))
        (PORT d[5] (4133:4133:4133) (4154:4154:4154))
        (PORT d[6] (4257:4257:4257) (4169:4169:4169))
        (PORT d[7] (6638:6638:6638) (6460:6460:6460))
        (PORT d[8] (4811:4811:4811) (4696:4696:4696))
        (PORT d[9] (4838:4838:4838) (4835:4835:4835))
        (PORT d[10] (2072:2072:2072) (2045:2045:2045))
        (PORT d[11] (7152:7152:7152) (7006:7006:7006))
        (PORT d[12] (4351:4351:4351) (4328:4328:4328))
        (PORT clk (2226:2226:2226) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2261:2261:2261))
        (PORT d[0] (1237:1237:1237) (1160:1160:1160))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2340:2340:2340) (2295:2295:2295))
        (PORT datab (1430:1430:1430) (1388:1388:1388))
        (PORT datac (2097:2097:2097) (2167:2167:2167))
        (PORT datad (1071:1071:1071) (952:952:952))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2609:2609:2609) (2498:2498:2498))
        (PORT datab (1906:1906:1906) (1795:1795:1795))
        (PORT datac (2100:2100:2100) (2171:2171:2171))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4119:4119:4119) (4097:4097:4097))
        (PORT d[1] (4759:4759:4759) (4738:4738:4738))
        (PORT d[2] (6416:6416:6416) (6421:6421:6421))
        (PORT d[3] (4000:4000:4000) (4115:4115:4115))
        (PORT d[4] (6852:6852:6852) (6755:6755:6755))
        (PORT d[5] (2840:2840:2840) (2908:2908:2908))
        (PORT d[6] (6163:6163:6163) (6112:6112:6112))
        (PORT d[7] (5175:5175:5175) (5030:5030:5030))
        (PORT d[8] (4933:4933:4933) (4887:4887:4887))
        (PORT d[9] (7291:7291:7291) (7023:7023:7023))
        (PORT d[10] (6495:6495:6495) (6397:6397:6397))
        (PORT d[11] (6181:6181:6181) (6063:6063:6063))
        (PORT d[12] (2541:2541:2541) (2571:2571:2571))
        (PORT clk (2171:2171:2171) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2208:2208:2208))
        (PORT d[0] (2313:2313:2313) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1300:1300:1300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1301:1301:1301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4257:4257:4257) (4279:4279:4279))
        (PORT d[1] (5778:5778:5778) (5739:5739:5739))
        (PORT d[2] (5747:5747:5747) (5695:5695:5695))
        (PORT d[3] (4282:4282:4282) (4362:4362:4362))
        (PORT d[4] (4795:4795:4795) (4697:4697:4697))
        (PORT d[5] (4231:4231:4231) (4238:4238:4238))
        (PORT d[6] (6177:6177:6177) (6175:6175:6175))
        (PORT d[7] (6189:6189:6189) (6061:6061:6061))
        (PORT d[8] (5314:5314:5314) (5257:5257:5257))
        (PORT d[9] (6786:6786:6786) (6443:6443:6443))
        (PORT d[10] (5842:5842:5842) (5802:5802:5802))
        (PORT d[11] (5163:5163:5163) (5072:5072:5072))
        (PORT d[12] (4810:4810:4810) (4780:4780:4780))
        (PORT clk (2266:2266:2266) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2301:2301:2301))
        (PORT d[0] (2421:2421:2421) (2399:2399:2399))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a282.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4100:4100:4100) (4080:4080:4080))
        (PORT d[1] (4792:4792:4792) (4770:4770:4770))
        (PORT d[2] (6125:6125:6125) (6141:6141:6141))
        (PORT d[3] (4335:4335:4335) (4437:4437:4437))
        (PORT d[4] (7199:7199:7199) (7105:7105:7105))
        (PORT d[5] (2866:2866:2866) (2937:2937:2937))
        (PORT d[6] (6186:6186:6186) (6138:6138:6138))
        (PORT d[7] (5481:5481:5481) (5325:5325:5325))
        (PORT d[8] (4999:4999:4999) (4953:4953:4953))
        (PORT d[9] (7298:7298:7298) (7031:7031:7031))
        (PORT d[10] (5091:5091:5091) (5008:5008:5008))
        (PORT d[11] (6172:6172:6172) (6057:6057:6057))
        (PORT d[12] (2821:2821:2821) (2840:2840:2840))
        (PORT clk (2182:2182:2182) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2219:2219:2219))
        (PORT d[0] (2440:2440:2440) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1306:1306:1306) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a274.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3286:3286:3286))
        (PORT d[1] (4318:4318:4318) (4244:4244:4244))
        (PORT d[2] (8861:8861:8861) (8850:8850:8850))
        (PORT d[3] (4385:4385:4385) (4494:4494:4494))
        (PORT d[4] (7931:7931:7931) (7840:7840:7840))
        (PORT d[5] (2398:2398:2398) (2414:2414:2414))
        (PORT d[6] (2529:2529:2529) (2434:2434:2434))
        (PORT d[7] (2533:2533:2533) (2443:2443:2443))
        (PORT d[8] (3482:3482:3482) (3350:3350:3350))
        (PORT d[9] (4914:4914:4914) (4922:4922:4922))
        (PORT d[10] (2755:2755:2755) (2647:2647:2647))
        (PORT d[11] (2724:2724:2724) (2642:2642:2642))
        (PORT d[12] (4820:4820:4820) (4778:4778:4778))
        (PORT clk (2217:2217:2217) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2253:2253:2253))
        (PORT d[0] (3521:3521:3521) (3329:3329:3329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2837:2837:2837) (2744:2744:2744))
        (PORT datab (1492:1492:1492) (1468:1468:1468))
        (PORT datac (2257:2257:2257) (2250:2250:2250))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2913:2913:2913) (2839:2839:2839))
        (PORT datab (1522:1522:1522) (1453:1453:1453))
        (PORT datac (2431:2431:2431) (2488:2488:2488))
        (PORT datad (1220:1220:1220) (1158:1158:1158))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1670:1670:1670) (1626:1626:1626))
        (PORT datab (2116:2116:2116) (2154:2154:2154))
        (PORT datac (2442:2442:2442) (2351:2351:2351))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1548:1548:1548))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (773:773:773) (798:798:798))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5501:5501:5501) (5387:5387:5387))
        (PORT d[1] (5181:5181:5181) (5210:5210:5210))
        (PORT d[2] (4963:4963:4963) (4880:4880:4880))
        (PORT d[3] (3235:3235:3235) (3301:3301:3301))
        (PORT d[4] (4465:4465:4465) (4357:4357:4357))
        (PORT d[5] (3475:3475:3475) (3513:3513:3513))
        (PORT d[6] (6786:6786:6786) (6868:6868:6868))
        (PORT d[7] (6654:6654:6654) (6611:6611:6611))
        (PORT d[8] (6667:6667:6667) (6652:6652:6652))
        (PORT d[9] (3313:3313:3313) (3410:3410:3410))
        (PORT d[10] (5906:5906:5906) (5839:5839:5839))
        (PORT d[11] (5785:5785:5785) (5700:5700:5700))
        (PORT d[12] (4448:4448:4448) (4299:4299:4299))
        (PORT clk (2225:2225:2225) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2259:2259:2259))
        (PORT d[0] (3209:3209:3209) (2978:2978:2978))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3814:3814:3814) (3704:3704:3704))
        (PORT d[1] (5498:5498:5498) (5488:5488:5488))
        (PORT d[2] (6835:6835:6835) (6719:6719:6719))
        (PORT d[3] (3094:3094:3094) (3101:3101:3101))
        (PORT d[4] (4033:4033:4033) (3895:3895:3895))
        (PORT d[5] (2518:2518:2518) (2577:2577:2577))
        (PORT d[6] (6346:6346:6346) (6405:6405:6405))
        (PORT d[7] (5619:5619:5619) (5443:5443:5443))
        (PORT d[8] (5003:5003:5003) (4997:4997:4997))
        (PORT d[9] (4552:4552:4552) (4306:4306:4306))
        (PORT d[10] (5778:5778:5778) (5701:5701:5701))
        (PORT d[11] (4844:4844:4844) (4738:4738:4738))
        (PORT d[12] (4415:4415:4415) (4175:4175:4175))
        (PORT clk (2158:2158:2158) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2195:2195:2195))
        (PORT d[0] (4596:4596:4596) (4430:4430:4430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1282:1282:1282) (1287:1287:1287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1288:1288:1288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1283:1283:1283) (1288:1288:1288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1827:1827:1827) (1801:1801:1801))
        (PORT datab (1549:1549:1549) (1592:1592:1592))
        (PORT datac (2017:2017:2017) (1877:1877:1877))
        (PORT datad (2448:2448:2448) (2497:2497:2497))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4399:4399:4399) (4231:4231:4231))
        (PORT d[1] (4250:4250:4250) (4169:4169:4169))
        (PORT d[2] (4043:4043:4043) (3877:3877:3877))
        (PORT d[3] (2505:2505:2505) (2532:2532:2532))
        (PORT d[4] (2833:2833:2833) (2719:2719:2719))
        (PORT d[5] (3162:3162:3162) (3204:3204:3204))
        (PORT d[6] (6743:6743:6743) (6792:6792:6792))
        (PORT d[7] (8315:8315:8315) (8224:8224:8224))
        (PORT d[8] (6753:6753:6753) (6735:6735:6735))
        (PORT d[9] (2228:2228:2228) (2136:2136:2136))
        (PORT d[10] (3397:3397:3397) (3258:3258:3258))
        (PORT d[11] (4215:4215:4215) (4079:4079:4079))
        (PORT d[12] (3134:3134:3134) (3013:3013:3013))
        (PORT clk (2247:2247:2247) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2281:2281:2281))
        (PORT d[0] (1683:1683:1683) (1530:1530:1530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3133:3133:3133))
        (PORT d[1] (4673:4673:4673) (4629:4629:4629))
        (PORT d[2] (6089:6089:6089) (6052:6052:6052))
        (PORT d[3] (3527:3527:3527) (3574:3574:3574))
        (PORT d[4] (4223:4223:4223) (3967:3967:3967))
        (PORT d[5] (4385:4385:4385) (4508:4508:4508))
        (PORT d[6] (5414:5414:5414) (5377:5377:5377))
        (PORT d[7] (5244:5244:5244) (5063:5063:5063))
        (PORT d[8] (4272:4272:4272) (4197:4197:4197))
        (PORT d[9] (2408:2408:2408) (2418:2418:2418))
        (PORT d[10] (3966:3966:3966) (3917:3917:3917))
        (PORT d[11] (6630:6630:6630) (6577:6577:6577))
        (PORT d[12] (3497:3497:3497) (3524:3524:3524))
        (PORT clk (2258:2258:2258) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (PORT d[0] (3795:3795:3795) (3692:3692:3692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (932:932:932))
        (PORT datab (1548:1548:1548) (1591:1591:1591))
        (PORT datac (2391:2391:2391) (2336:2336:2336))
        (PORT datad (2448:2448:2448) (2497:2497:2497))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4945:4945:4945) (4865:4865:4865))
        (PORT d[1] (6416:6416:6416) (6364:6364:6364))
        (PORT d[2] (5515:5515:5515) (5392:5392:5392))
        (PORT d[3] (3458:3458:3458) (3463:3463:3463))
        (PORT d[4] (6540:6540:6540) (6108:6108:6108))
        (PORT d[5] (4282:4282:4282) (4343:4343:4343))
        (PORT d[6] (7333:7333:7333) (7335:7335:7335))
        (PORT d[7] (4557:4557:4557) (4374:4374:4374))
        (PORT d[8] (7408:7408:7408) (7419:7419:7419))
        (PORT d[9] (2521:2521:2521) (2571:2571:2571))
        (PORT d[10] (5414:5414:5414) (5275:5275:5275))
        (PORT d[11] (6832:6832:6832) (6711:6711:6711))
        (PORT d[12] (5921:5921:5921) (5721:5721:5721))
        (PORT clk (2250:2250:2250) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (PORT d[0] (2977:2977:2977) (2726:2726:2726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3817:3817:3817) (3734:3734:3734))
        (PORT d[1] (5378:5378:5378) (5365:5365:5365))
        (PORT d[2] (4486:4486:4486) (4382:4382:4382))
        (PORT d[3] (3190:3190:3190) (3242:3242:3242))
        (PORT d[4] (5234:5234:5234) (4844:4844:4844))
        (PORT d[5] (3326:3326:3326) (3422:3422:3422))
        (PORT d[6] (6353:6353:6353) (6394:6394:6394))
        (PORT d[7] (4839:4839:4839) (4668:4668:4668))
        (PORT d[8] (6160:6160:6160) (6219:6219:6219))
        (PORT d[9] (2555:2555:2555) (2606:2606:2606))
        (PORT d[10] (4771:4771:4771) (4648:4648:4648))
        (PORT d[11] (5521:5521:5521) (5444:5444:5444))
        (PORT d[12] (4575:4575:4575) (4410:4410:4410))
        (PORT clk (2199:2199:2199) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2232:2232:2232))
        (PORT d[0] (3542:3542:3542) (3450:3450:3450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2092:2092:2092) (1997:1997:1997))
        (PORT datab (1534:1534:1534) (1460:1460:1460))
        (PORT datac (1643:1643:1643) (1605:1605:1605))
        (PORT datad (1976:1976:1976) (1921:1921:1921))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5533:5533:5533) (5419:5419:5419))
        (PORT d[1] (5462:5462:5462) (5468:5468:5468))
        (PORT d[2] (4970:4970:4970) (4889:4889:4889))
        (PORT d[3] (3250:3250:3250) (3316:3316:3316))
        (PORT d[4] (4457:4457:4457) (4350:4350:4350))
        (PORT d[5] (3195:3195:3195) (3246:3246:3246))
        (PORT d[6] (7074:7074:7074) (7140:7140:7140))
        (PORT d[7] (6637:6637:6637) (6595:6595:6595))
        (PORT d[8] (6674:6674:6674) (6659:6659:6659))
        (PORT d[9] (3631:3631:3631) (3716:3716:3716))
        (PORT d[10] (5849:5849:5849) (5783:5783:5783))
        (PORT d[11] (6141:6141:6141) (6046:6046:6046))
        (PORT d[12] (4487:4487:4487) (4337:4337:4337))
        (PORT clk (2220:2220:2220) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2256:2256:2256))
        (PORT d[0] (3985:3985:3985) (3837:3837:3837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1618:1618:1618) (1580:1580:1580))
        (PORT d[1] (4533:4533:4533) (4435:4435:4435))
        (PORT d[2] (4374:4374:4374) (4187:4187:4187))
        (PORT d[3] (2832:2832:2832) (2852:2852:2852))
        (PORT d[4] (2863:2863:2863) (2751:2751:2751))
        (PORT d[5] (3476:3476:3476) (3502:3502:3502))
        (PORT d[6] (2527:2527:2527) (2424:2424:2424))
        (PORT d[7] (1594:1594:1594) (1558:1558:1558))
        (PORT d[8] (7082:7082:7082) (7050:7050:7050))
        (PORT d[9] (1882:1882:1882) (1811:1811:1811))
        (PORT d[10] (4061:4061:4061) (3894:3894:3894))
        (PORT d[11] (2453:2453:2453) (2399:2399:2399))
        (PORT d[12] (3472:3472:3472) (3341:3341:3341))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
        (PORT d[0] (1501:1501:1501) (1415:1415:1415))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2329:2329:2329) (2259:2259:2259))
        (PORT datab (1548:1548:1548) (1590:1590:1590))
        (PORT datac (703:703:703) (660:660:660))
        (PORT datad (2447:2447:2447) (2496:2496:2496))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (2159:2159:2159) (2067:2067:2067))
        (PORT datac (1299:1299:1299) (1268:1268:1268))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (2159:2159:2159) (2067:2067:2067))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5819:5819:5819) (5693:5693:5693))
        (PORT d[1] (5484:5484:5484) (5501:5501:5501))
        (PORT d[2] (5296:5296:5296) (5199:5199:5199))
        (PORT d[3] (3580:3580:3580) (3637:3637:3637))
        (PORT d[4] (4414:4414:4414) (4307:4307:4307))
        (PORT d[5] (3520:3520:3520) (3565:3565:3565))
        (PORT d[6] (7101:7101:7101) (7167:7167:7167))
        (PORT d[7] (7002:7002:7002) (6956:6956:6956))
        (PORT d[8] (6983:6983:6983) (6955:6955:6955))
        (PORT d[9] (3654:3654:3654) (3741:3741:3741))
        (PORT d[10] (5803:5803:5803) (5720:5720:5720))
        (PORT d[11] (3539:3539:3539) (3406:3406:3406))
        (PORT d[12] (4854:4854:4854) (4702:4702:4702))
        (PORT clk (2203:2203:2203) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2239:2239:2239))
        (PORT d[0] (3415:3415:3415) (3289:3289:3289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4750:4750:4750) (4572:4572:4572))
        (PORT d[1] (4532:4532:4532) (4431:4431:4431))
        (PORT d[2] (4360:4360:4360) (4178:4178:4178))
        (PORT d[3] (2857:2857:2857) (2877:2877:2877))
        (PORT d[4] (2498:2498:2498) (2398:2398:2398))
        (PORT d[5] (3502:3502:3502) (3533:3533:3533))
        (PORT d[6] (2174:2174:2174) (2083:2083:2083))
        (PORT d[7] (1913:1913:1913) (1855:1855:1855))
        (PORT d[8] (7069:7069:7069) (7037:7037:7037))
        (PORT d[9] (1876:1876:1876) (1804:1804:1804))
        (PORT d[10] (3722:3722:3722) (3571:3571:3571))
        (PORT d[11] (4182:4182:4182) (4050:4050:4050))
        (PORT d[12] (3149:3149:3149) (3029:3029:3029))
        (PORT clk (2241:2241:2241) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2276:2276:2276))
        (PORT d[0] (2031:2031:2031) (1876:1876:1876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1679:1679:1679) (1618:1618:1618))
        (PORT datab (1543:1543:1543) (1585:1585:1585))
        (PORT datac (941:941:941) (888:888:888))
        (PORT datad (2445:2445:2445) (2494:2494:2494))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (2944:2944:2944))
        (PORT d[1] (4307:4307:4307) (4240:4240:4240))
        (PORT d[2] (8534:8534:8534) (8540:8540:8540))
        (PORT d[3] (4042:4042:4042) (4159:4159:4159))
        (PORT d[4] (7574:7574:7574) (7494:7494:7494))
        (PORT d[5] (3511:3511:3511) (3532:3532:3532))
        (PORT d[6] (2872:2872:2872) (2767:2767:2767))
        (PORT d[7] (2804:2804:2804) (2703:2703:2703))
        (PORT d[8] (3137:3137:3137) (3010:3010:3010))
        (PORT d[9] (4574:4574:4574) (4589:4589:4589))
        (PORT d[10] (3077:3077:3077) (2954:2954:2954))
        (PORT d[11] (6473:6473:6473) (6347:6347:6347))
        (PORT d[12] (4803:4803:4803) (4760:4760:4760))
        (PORT clk (2211:2211:2211) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2245:2245:2245))
        (PORT d[0] (2583:2583:2583) (2379:2379:2379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3785:3785:3785) (3781:3781:3781))
        (PORT d[1] (4780:4780:4780) (4745:4745:4745))
        (PORT d[2] (6701:6701:6701) (6697:6697:6697))
        (PORT d[3] (4031:4031:4031) (4136:4136:4136))
        (PORT d[4] (6876:6876:6876) (6795:6795:6795))
        (PORT d[5] (2820:2820:2820) (2882:2882:2882))
        (PORT d[6] (5814:5814:5814) (5775:5775:5775))
        (PORT d[7] (5168:5168:5168) (5021:5021:5021))
        (PORT d[8] (4918:4918:4918) (4870:4870:4870))
        (PORT d[9] (7345:7345:7345) (7081:7081:7081))
        (PORT d[10] (6486:6486:6486) (6388:6388:6388))
        (PORT d[11] (5831:5831:5831) (5723:5723:5723))
        (PORT d[12] (2508:2508:2508) (2539:2539:2539))
        (PORT clk (2180:2180:2180) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2216:2216:2216))
        (PORT d[0] (2515:2515:2515) (2436:2436:2436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (2192:2192:2192) (2084:2084:2084))
        (PORT datac (2067:2067:2067) (2061:2061:2061))
        (PORT datad (2448:2448:2448) (2498:2498:2498))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3454:3454:3454) (3455:3455:3455))
        (PORT d[1] (4078:4078:4078) (4041:4041:4041))
        (PORT d[2] (6777:6777:6777) (6799:6799:6799))
        (PORT d[3] (4355:4355:4355) (4472:4472:4472))
        (PORT d[4] (6545:6545:6545) (6474:6474:6474))
        (PORT d[5] (2848:2848:2848) (2909:2909:2909))
        (PORT d[6] (5503:5503:5503) (5474:5474:5474))
        (PORT d[7] (4780:4780:4780) (4640:4640:4640))
        (PORT d[8] (4621:4621:4621) (4587:4587:4587))
        (PORT d[9] (6996:6996:6996) (6725:6725:6725))
        (PORT d[10] (5802:5802:5802) (5726:5726:5726))
        (PORT d[11] (5509:5509:5509) (5410:5410:5410))
        (PORT d[12] (2574:2574:2574) (2613:2613:2613))
        (PORT clk (2215:2215:2215) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2251:2251:2251))
        (PORT d[0] (1982:1982:1982) (1956:1956:1956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2918:2918:2918))
        (PORT d[1] (3974:3974:3974) (3907:3907:3907))
        (PORT d[2] (8194:8194:8194) (8208:8208:8208))
        (PORT d[3] (3929:3929:3929) (4024:4024:4024))
        (PORT d[4] (7546:7546:7546) (7448:7448:7448))
        (PORT d[5] (3181:3181:3181) (3216:3216:3216))
        (PORT d[6] (3225:3225:3225) (3107:3107:3107))
        (PORT d[7] (4711:4711:4711) (4532:4532:4532))
        (PORT d[8] (3037:3037:3037) (2898:2898:2898))
        (PORT d[9] (4214:4214:4214) (4231:4231:4231))
        (PORT d[10] (3132:3132:3132) (3009:3009:3009))
        (PORT d[11] (6139:6139:6139) (6015:6015:6015))
        (PORT d[12] (4470:4470:4470) (4436:4436:4436))
        (PORT clk (2188:2188:2188) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2226:2226:2226))
        (PORT d[0] (2347:2347:2347) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1312:1312:1312) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (2809:2809:2809))
        (PORT d[1] (4048:4048:4048) (4011:4011:4011))
        (PORT d[2] (5466:5466:5466) (5448:5448:5448))
        (PORT d[3] (4390:4390:4390) (4517:4517:4517))
        (PORT d[4] (3475:3475:3475) (3318:3318:3318))
        (PORT d[5] (3809:3809:3809) (3833:3833:3833))
        (PORT d[6] (5103:5103:5103) (5052:5052:5052))
        (PORT d[7] (5730:5730:5730) (5516:5516:5516))
        (PORT d[8] (3502:3502:3502) (3409:3409:3409))
        (PORT d[9] (3450:3450:3450) (3453:3453:3453))
        (PORT d[10] (4661:4661:4661) (4623:4623:4623))
        (PORT d[11] (6738:6738:6738) (6564:6564:6564))
        (PORT d[12] (2749:2749:2749) (2746:2746:2746))
        (PORT clk (2180:2180:2180) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2217:2217:2217))
        (PORT d[0] (3268:3268:3268) (3199:3199:3199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2335:2335:2335) (2290:2290:2290))
        (PORT datab (2133:2133:2133) (2194:2194:2194))
        (PORT datac (1269:1269:1269) (1197:1197:1197))
        (PORT datad (1667:1667:1667) (1618:1618:1618))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2530:2530:2530) (2585:2585:2585))
        (PORT d[1] (3647:3647:3647) (3583:3583:3583))
        (PORT d[2] (7803:7803:7803) (7827:7827:7827))
        (PORT d[3] (5098:5098:5098) (5200:5200:5200))
        (PORT d[4] (6860:6860:6860) (6798:6798:6798))
        (PORT d[5] (2488:2488:2488) (2537:2537:2537))
        (PORT d[6] (4834:4834:4834) (4718:4718:4718))
        (PORT d[7] (4350:4350:4350) (4181:4181:4181))
        (PORT d[8] (6193:6193:6193) (6128:6128:6128))
        (PORT d[9] (3553:3553:3553) (3593:3593:3593))
        (PORT d[10] (6317:6317:6317) (6183:6183:6183))
        (PORT d[11] (5455:5455:5455) (5356:5356:5356))
        (PORT d[12] (3813:3813:3813) (3802:3802:3802))
        (PORT clk (2232:2232:2232) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2269:2269:2269))
        (PORT d[0] (4074:4074:4074) (3905:3905:3905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1800:1800:1800) (1794:1794:1794))
        (PORT datab (2146:2146:2146) (2211:2211:2211))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (1628:1628:1628) (1541:1541:1541))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2175:2175:2175) (2094:2094:2094))
        (PORT datab (2159:2159:2159) (2068:2068:2068))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1344:1344:1344) (1298:1298:1298))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2173:2173:2173) (2092:2092:2092))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1087:1087:1087) (1095:1095:1095))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3904:3904:3904) (3925:3925:3925))
        (PORT d[1] (5345:5345:5345) (5251:5251:5251))
        (PORT d[2] (1643:1643:1643) (1586:1586:1586))
        (PORT d[3] (5039:5039:5039) (5118:5118:5118))
        (PORT d[4] (2484:2484:2484) (2471:2471:2471))
        (PORT d[5] (3107:3107:3107) (3105:3105:3105))
        (PORT d[6] (1512:1512:1512) (1446:1446:1446))
        (PORT d[7] (2828:2828:2828) (2727:2727:2727))
        (PORT d[8] (4111:4111:4111) (3958:3958:3958))
        (PORT d[9] (2265:2265:2265) (2201:2201:2201))
        (PORT d[10] (3196:3196:3196) (3084:3084:3084))
        (PORT d[11] (7491:7491:7491) (7329:7329:7329))
        (PORT d[12] (2240:2240:2240) (2168:2168:2168))
        (PORT clk (2250:2250:2250) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2287:2287:2287))
        (PORT d[0] (1602:1602:1602) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3784:3784:3784) (3780:3780:3780))
        (PORT d[1] (4406:4406:4406) (4396:4396:4396))
        (PORT d[2] (6817:6817:6817) (6854:6854:6854))
        (PORT d[3] (4018:4018:4018) (4123:4123:4123))
        (PORT d[4] (6877:6877:6877) (6797:6797:6797))
        (PORT d[5] (2813:2813:2813) (2876:2876:2876))
        (PORT d[6] (5845:5845:5845) (5805:5805:5805))
        (PORT d[7] (5134:5134:5134) (4988:4988:4988))
        (PORT d[8] (4606:4606:4606) (4571:4571:4571))
        (PORT d[9] (6982:6982:6982) (6728:6728:6728))
        (PORT d[10] (5391:5391:5391) (5287:5287:5287))
        (PORT d[11] (5829:5829:5829) (5718:5718:5718))
        (PORT d[12] (2494:2494:2494) (2524:2524:2524))
        (PORT clk (2186:2186:2186) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2223:2223:2223))
        (PORT d[0] (2510:2510:2510) (2413:2413:2413))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1316:1316:1316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1316:1316:1316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2613:2613:2613))
        (PORT d[1] (3948:3948:3948) (3883:3883:3883))
        (PORT d[2] (8193:8193:8193) (8209:8209:8209))
        (PORT d[3] (4028:4028:4028) (4143:4143:4143))
        (PORT d[4] (7243:7243:7243) (7173:7173:7173))
        (PORT d[5] (3187:3187:3187) (3223:3223:3223))
        (PORT d[6] (3206:3206:3206) (3089:3089:3089))
        (PORT d[7] (4711:4711:4711) (4531:4531:4531))
        (PORT d[8] (3082:3082:3082) (2948:2948:2948))
        (PORT d[9] (4181:4181:4181) (4198:4198:4198))
        (PORT d[10] (6656:6656:6656) (6505:6505:6505))
        (PORT d[11] (6106:6106:6106) (5983:5983:5983))
        (PORT d[12] (4462:4462:4462) (4428:4428:4428))
        (PORT clk (2197:2197:2197) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2233:2233:2233))
        (PORT d[0] (1882:1882:1882) (1821:1821:1821))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2553:2553:2553) (2612:2612:2612))
        (PORT d[1] (3665:3665:3665) (3615:3615:3615))
        (PORT d[2] (7852:7852:7852) (7876:7876:7876))
        (PORT d[3] (4051:4051:4051) (4169:4169:4169))
        (PORT d[4] (7817:7817:7817) (7704:7704:7704))
        (PORT d[5] (2837:2837:2837) (2877:2877:2877))
        (PORT d[6] (4823:4823:4823) (4709:4709:4709))
        (PORT d[7] (4374:4374:4374) (4207:4207:4207))
        (PORT d[8] (6214:6214:6214) (6150:6150:6150))
        (PORT d[9] (3883:3883:3883) (3912:3912:3912))
        (PORT d[10] (6628:6628:6628) (6485:6485:6485))
        (PORT d[11] (5805:5805:5805) (5694:5694:5694))
        (PORT d[12] (4131:4131:4131) (4107:4107:4107))
        (PORT clk (2217:2217:2217) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2253:2253:2253))
        (PORT d[0] (3551:3551:3551) (3353:3353:3353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2427:2427:2427) (2455:2455:2455))
        (PORT datab (1537:1537:1537) (1494:1494:1494))
        (PORT datac (2203:2203:2203) (2087:2087:2087))
        (PORT datad (2498:2498:2498) (2367:2367:2367))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2429:2429:2429) (2457:2457:2457))
        (PORT datab (981:981:981) (926:926:926))
        (PORT datac (1762:1762:1762) (1750:1750:1750))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3721:3721:3721) (3697:3697:3697))
        (PORT d[1] (4979:4979:4979) (4924:4924:4924))
        (PORT d[2] (6110:6110:6110) (6075:6075:6075))
        (PORT d[3] (3204:3204:3204) (3263:3263:3263))
        (PORT d[4] (3899:3899:3899) (3629:3629:3629))
        (PORT d[5] (4747:4747:4747) (4859:4859:4859))
        (PORT d[6] (5761:5761:5761) (5717:5717:5717))
        (PORT d[7] (4909:4909:4909) (4718:4718:4718))
        (PORT d[8] (4564:4564:4564) (4483:4483:4483))
        (PORT d[9] (2153:2153:2153) (2182:2182:2182))
        (PORT d[10] (4299:4299:4299) (4240:4240:4240))
        (PORT d[11] (6957:6957:6957) (6888:6888:6888))
        (PORT d[12] (3467:3467:3467) (3507:3507:3507))
        (PORT clk (2261:2261:2261) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2296:2296:2296))
        (PORT d[0] (3112:3112:3112) (2898:2898:2898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (2704:2704:2704))
        (PORT d[1] (4862:4862:4862) (4870:4870:4870))
        (PORT d[2] (6176:6176:6176) (6040:6040:6040))
        (PORT d[3] (4204:4204:4204) (4237:4237:4237))
        (PORT d[4] (5752:5752:5752) (5603:5603:5603))
        (PORT d[5] (3512:3512:3512) (3552:3552:3552))
        (PORT d[6] (5619:5619:5619) (5653:5653:5653))
        (PORT d[7] (4251:4251:4251) (4072:4072:4072))
        (PORT d[8] (5688:5688:5688) (5682:5682:5682))
        (PORT d[9] (4234:4234:4234) (4274:4274:4274))
        (PORT d[10] (3958:3958:3958) (3814:3814:3814))
        (PORT d[11] (3146:3146:3146) (3026:3026:3026))
        (PORT d[12] (3599:3599:3599) (3441:3441:3441))
        (PORT clk (2217:2217:2217) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2253:2253:2253))
        (PORT d[0] (2143:2143:2143) (2007:2007:2007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1346:1346:1346))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2429:2429:2429) (2457:2457:2457))
        (PORT datab (2291:2291:2291) (2207:2207:2207))
        (PORT datac (1503:1503:1503) (1464:1464:1464))
        (PORT datad (2504:2504:2504) (2318:2318:2318))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4063:4063:4063) (4043:4043:4043))
        (PORT d[1] (5210:5210:5210) (5228:5228:5228))
        (PORT d[2] (4784:4784:4784) (4680:4680:4680))
        (PORT d[3] (3517:3517:3517) (3555:3555:3555))
        (PORT d[4] (4773:4773:4773) (4665:4665:4665))
        (PORT d[5] (3205:3205:3205) (3261:3261:3261))
        (PORT d[6] (6031:6031:6031) (6083:6083:6083))
        (PORT d[7] (7073:7073:7073) (7046:7046:7046))
        (PORT d[8] (6717:6717:6717) (6717:6717:6717))
        (PORT d[9] (3512:3512:3512) (3565:3565:3565))
        (PORT d[10] (4340:4340:4340) (4214:4214:4214))
        (PORT d[11] (5833:5833:5833) (5742:5742:5742))
        (PORT d[12] (4451:4451:4451) (4323:4323:4323))
        (PORT clk (2241:2241:2241) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2276:2276:2276))
        (PORT d[0] (2783:2783:2783) (2630:2630:2630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4214:4214:4214) (4154:4154:4154))
        (PORT d[1] (5756:5756:5756) (5740:5740:5740))
        (PORT d[2] (5031:5031:5031) (4865:4865:4865))
        (PORT d[3] (3166:3166:3166) (3188:3188:3188))
        (PORT d[4] (5214:5214:5214) (5118:5118:5118))
        (PORT d[5] (3284:3284:3284) (3384:3384:3384))
        (PORT d[6] (6362:6362:6362) (6397:6397:6397))
        (PORT d[7] (3557:3557:3557) (3373:3373:3373))
        (PORT d[8] (5812:5812:5812) (5851:5851:5851))
        (PORT d[9] (3182:3182:3182) (3218:3218:3218))
        (PORT d[10] (5446:5446:5446) (5315:5315:5315))
        (PORT d[11] (6535:6535:6535) (6461:6461:6461))
        (PORT d[12] (4247:4247:4247) (4087:4087:4087))
        (PORT clk (2183:2183:2183) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2219:2219:2219))
        (PORT d[0] (3090:3090:3090) (2848:2848:2848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2241:2241:2241) (2303:2303:2303))
        (PORT datab (1641:1641:1641) (1591:1591:1591))
        (PORT datac (1846:1846:1846) (1720:1720:1720))
        (PORT datad (2189:2189:2189) (1986:1986:1986))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2465:2465:2465) (2502:2502:2502))
        (PORT d[1] (4057:4057:4057) (4020:4020:4020))
        (PORT d[2] (5759:5759:5759) (5733:5733:5733))
        (PORT d[3] (4806:4806:4806) (4952:4952:4952))
        (PORT d[4] (4115:4115:4115) (3931:3931:3931))
        (PORT d[5] (3091:3091:3091) (3121:3121:3121))
        (PORT d[6] (5332:5332:5332) (5259:5259:5259))
        (PORT d[7] (5097:5097:5097) (4903:4903:4903))
        (PORT d[8] (3915:3915:3915) (3832:3832:3832))
        (PORT d[9] (2757:2757:2757) (2783:2783:2783))
        (PORT d[10] (4711:4711:4711) (4682:4682:4682))
        (PORT d[11] (6384:6384:6384) (6214:6214:6214))
        (PORT d[12] (2461:2461:2461) (2475:2475:2475))
        (PORT clk (2223:2223:2223) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2261:2261:2261))
        (PORT d[0] (2012:2012:2012) (2000:2000:2000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3948:3948:3948) (4008:4008:4008))
        (PORT d[1] (4904:4904:4904) (4829:4829:4829))
        (PORT d[2] (8173:8173:8173) (8200:8200:8200))
        (PORT d[3] (5761:5761:5761) (5878:5878:5878))
        (PORT d[4] (7327:7327:7327) (7282:7282:7282))
        (PORT d[5] (3504:3504:3504) (3545:3545:3545))
        (PORT d[6] (5711:5711:5711) (5646:5646:5646))
        (PORT d[7] (5993:5993:5993) (5835:5835:5835))
        (PORT d[8] (4140:4140:4140) (4048:4048:4048))
        (PORT d[9] (4200:4200:4200) (4218:4218:4218))
        (PORT d[10] (2357:2357:2357) (2315:2315:2315))
        (PORT d[11] (6497:6497:6497) (6370:6370:6370))
        (PORT d[12] (4018:4018:4018) (4003:4003:4003))
        (PORT clk (2212:2212:2212) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (PORT d[0] (1299:1299:1299) (1252:1252:1252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2432:2432:2432) (2461:2461:2461))
        (PORT datab (1540:1540:1540) (1497:1497:1497))
        (PORT datac (2295:2295:2295) (2250:2250:2250))
        (PORT datad (2404:2404:2404) (2363:2363:2363))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2802:2802:2802) (2834:2834:2834))
        (PORT d[1] (4670:4670:4670) (4599:4599:4599))
        (PORT d[2] (6136:6136:6136) (6109:6109:6109))
        (PORT d[3] (4739:4739:4739) (4848:4848:4848))
        (PORT d[4] (3427:3427:3427) (3270:3270:3270))
        (PORT d[5] (4126:4126:4126) (4139:4139:4139))
        (PORT d[6] (5102:5102:5102) (5051:5051:5051))
        (PORT d[7] (5770:5770:5770) (5557:5557:5557))
        (PORT d[8] (3524:3524:3524) (3435:3435:3435))
        (PORT d[9] (3765:3765:3765) (3752:3752:3752))
        (PORT d[10] (4635:4635:4635) (4600:4600:4600))
        (PORT d[11] (7112:7112:7112) (6928:6928:6928))
        (PORT d[12] (2734:2734:2734) (2734:2734:2734))
        (PORT clk (2180:2180:2180) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2217:2217:2217))
        (PORT d[0] (2344:2344:2344) (2317:2317:2317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1310:1310:1310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4271:4271:4271) (4206:4206:4206))
        (PORT d[1] (4767:4767:4767) (4776:4776:4776))
        (PORT d[2] (5077:5077:5077) (4925:4925:4925))
        (PORT d[3] (2767:2767:2767) (2792:2792:2792))
        (PORT d[4] (5204:5204:5204) (5119:5119:5119))
        (PORT d[5] (3323:3323:3323) (3423:3423:3423))
        (PORT d[6] (6319:6319:6319) (6351:6351:6351))
        (PORT d[7] (3755:3755:3755) (3530:3530:3530))
        (PORT d[8] (5774:5774:5774) (5815:5815:5815))
        (PORT d[9] (3191:3191:3191) (3226:3226:3226))
        (PORT d[10] (5414:5414:5414) (5285:5285:5285))
        (PORT d[11] (6536:6536:6536) (6462:6462:6462))
        (PORT d[12] (4500:4500:4500) (4323:4323:4323))
        (PORT clk (2174:2174:2174) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2211:2211:2211))
        (PORT d[0] (3069:3069:3069) (3042:3042:3042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2434:2434:2434) (2463:2463:2463))
        (PORT datab (1541:1541:1541) (1499:1499:1499))
        (PORT datac (1939:1939:1939) (1892:1892:1892))
        (PORT datad (2059:2059:2059) (2060:2060:2060))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (383:383:383))
        (PORT datab (1524:1524:1524) (1481:1481:1481))
        (PORT datac (1466:1466:1466) (1409:1409:1409))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (1496:1496:1496) (1435:1435:1435))
        (PORT datac (1468:1468:1468) (1391:1391:1391))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (316:316:316))
        (PORT datab (309:309:309) (391:391:391))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (2476:2476:2476) (2383:2383:2383))
        (PORT datac (958:958:958) (908:908:908))
        (PORT datad (635:635:635) (602:602:602))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4287:4287:4287) (4310:4310:4310))
        (PORT d[1] (5601:5601:5601) (5521:5521:5521))
        (PORT d[2] (5695:5695:5695) (5643:5643:5643))
        (PORT d[3] (3593:3593:3593) (3622:3622:3622))
        (PORT d[4] (4807:4807:4807) (4702:4702:4702))
        (PORT d[5] (3902:3902:3902) (3922:3922:3922))
        (PORT d[6] (5840:5840:5840) (5845:5845:5845))
        (PORT d[7] (7203:7203:7203) (7094:7094:7094))
        (PORT d[8] (7106:7106:7106) (7067:7067:7067))
        (PORT d[9] (6722:6722:6722) (6325:6325:6325))
        (PORT d[10] (5873:5873:5873) (5829:5829:5829))
        (PORT d[11] (5166:5166:5166) (5050:5050:5050))
        (PORT d[12] (5866:5866:5866) (5630:5630:5630))
        (PORT clk (2250:2250:2250) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (PORT d[0] (2814:2814:2814) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a291.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2838:2838:2838) (2640:2640:2640))
        (PORT datab (1748:1748:1748) (1706:1706:1706))
        (PORT datac (2686:2686:2686) (2717:2717:2717))
        (PORT datad (1146:1146:1146) (1039:1039:1039))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2476:2476:2476) (2379:2379:2379))
        (PORT d[1] (5154:5154:5154) (5145:5145:5145))
        (PORT d[2] (6174:6174:6174) (6039:6039:6039))
        (PORT d[3] (4217:4217:4217) (4252:4252:4252))
        (PORT d[4] (2237:2237:2237) (2206:2206:2206))
        (PORT d[5] (2859:2859:2859) (2905:2905:2905))
        (PORT d[6] (5633:5633:5633) (5669:5669:5669))
        (PORT d[7] (4567:4567:4567) (4379:4379:4379))
        (PORT d[8] (6258:6258:6258) (6213:6213:6213))
        (PORT d[9] (4551:4551:4551) (4574:4574:4574))
        (PORT d[10] (3981:3981:3981) (3842:3842:3842))
        (PORT d[11] (2821:2821:2821) (2715:2715:2715))
        (PORT d[12] (3904:3904:3904) (3735:3735:3735))
        (PORT clk (2232:2232:2232) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2266:2266:2266))
        (PORT d[0] (1205:1205:1205) (1114:1114:1114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a267.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4841:4841:4841) (4746:4746:4746))
        (PORT d[1] (5234:5234:5234) (5262:5262:5262))
        (PORT d[2] (4567:4567:4567) (4481:4481:4481))
        (PORT d[3] (3282:3282:3282) (3345:3345:3345))
        (PORT d[4] (4742:4742:4742) (4626:4626:4626))
        (PORT d[5] (3189:3189:3189) (3240:3240:3240))
        (PORT d[6] (6462:6462:6462) (6556:6556:6556))
        (PORT d[7] (6659:6659:6659) (6614:6614:6614))
        (PORT d[8] (5989:5989:5989) (5998:5998:5998))
        (PORT d[9] (3302:3302:3302) (3389:3389:3389))
        (PORT d[10] (6104:6104:6104) (6016:6016:6016))
        (PORT d[11] (5767:5767:5767) (5672:5672:5672))
        (PORT d[12] (3787:3787:3787) (3659:3659:3659))
        (PORT clk (2238:2238:2238) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2274:2274:2274))
        (PORT d[0] (2634:2634:2634) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a275.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4440:4440:4440) (4410:4410:4410))
        (PORT d[1] (4441:4441:4441) (4426:4426:4426))
        (PORT d[2] (6756:6756:6756) (6759:6759:6759))
        (PORT d[3] (3998:3998:3998) (4111:4111:4111))
        (PORT d[4] (7188:7188:7188) (7090:7090:7090))
        (PORT d[5] (3239:3239:3239) (3302:3302:3302))
        (PORT d[6] (6493:6493:6493) (6426:6426:6426))
        (PORT d[7] (5521:5521:5521) (5367:5367:5367))
        (PORT d[8] (5273:5273:5273) (5218:5218:5218))
        (PORT d[9] (7614:7614:7614) (7334:7334:7334))
        (PORT d[10] (6821:6821:6821) (6713:6713:6713))
        (PORT d[11] (6485:6485:6485) (6358:6358:6358))
        (PORT d[12] (2868:2868:2868) (2887:2887:2887))
        (PORT clk (2201:2201:2201) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2234:2234:2234))
        (PORT d[0] (3656:3656:3656) (3477:3477:3477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2153:2153:2153) (2034:2034:2034))
        (PORT datab (2279:2279:2279) (2277:2277:2277))
        (PORT datac (2800:2800:2800) (2868:2868:2868))
        (PORT datad (1673:1673:1673) (1643:1643:1643))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3503:3503:3503) (3404:3404:3404))
        (PORT d[1] (5475:5475:5475) (5471:5471:5471))
        (PORT d[2] (6819:6819:6819) (6704:6704:6704))
        (PORT d[3] (2842:2842:2842) (2873:2873:2873))
        (PORT d[4] (4692:4692:4692) (4534:4534:4534))
        (PORT d[5] (2205:2205:2205) (2244:2244:2244))
        (PORT d[6] (6321:6321:6321) (6382:6382:6382))
        (PORT d[7] (5625:5625:5625) (5450:5450:5450))
        (PORT d[8] (4997:4997:4997) (4991:4991:4991))
        (PORT d[9] (4002:4002:4002) (3800:3800:3800))
        (PORT d[10] (5811:5811:5811) (5735:5735:5735))
        (PORT d[11] (4786:4786:4786) (4682:4682:4682))
        (PORT d[12] (3924:3924:3924) (3721:3721:3721))
        (PORT clk (2177:2177:2177) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2211:2211:2211))
        (PORT d[0] (1634:1634:1634) (1580:1580:1580))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1301:1301:1301) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a283.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1302:1302:1302) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1629:1629:1629) (1474:1474:1474))
        (PORT datab (2846:2846:2846) (2907:2907:2907))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1186:1186:1186) (1104:1104:1104))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2873:2873:2873) (2780:2780:2780))
        (PORT d[1] (5540:5540:5540) (5562:5562:5562))
        (PORT d[2] (3090:3090:3090) (2949:2949:2949))
        (PORT d[3] (3948:3948:3948) (4000:4000:4000))
        (PORT d[4] (4927:4927:4927) (4766:4766:4766))
        (PORT d[5] (3833:3833:3833) (3872:3872:3872))
        (PORT d[6] (6081:6081:6081) (6151:6151:6151))
        (PORT d[7] (7374:7374:7374) (7318:7318:7318))
        (PORT d[8] (5708:5708:5708) (5712:5712:5712))
        (PORT d[9] (2863:2863:2863) (2756:2756:2756))
        (PORT d[10] (5526:5526:5526) (5468:5468:5468))
        (PORT d[11] (3220:3220:3220) (3108:3108:3108))
        (PORT d[12] (2838:2838:2838) (2713:2713:2713))
        (PORT clk (2193:2193:2193) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2229:2229:2229))
        (PORT d[0] (2918:2918:2918) (2732:2732:2732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5187:5187:5187) (5090:5090:5090))
        (PORT d[1] (5542:5542:5542) (5561:5561:5561))
        (PORT d[2] (4620:4620:4620) (4543:4543:4543))
        (PORT d[3] (3224:3224:3224) (3270:3270:3270))
        (PORT d[4] (4466:4466:4466) (4360:4360:4360))
        (PORT d[5] (3448:3448:3448) (3491:3491:3491))
        (PORT d[6] (6785:6785:6785) (6868:6868:6868))
        (PORT d[7] (6327:6327:6327) (6297:6297:6297))
        (PORT d[8] (6318:6318:6318) (6318:6318:6318))
        (PORT d[9] (3345:3345:3345) (3441:3441:3441))
        (PORT d[10] (6417:6417:6417) (6313:6313:6313))
        (PORT d[11] (5784:5784:5784) (5699:5699:5699))
        (PORT d[12] (4442:4442:4442) (4290:4290:4290))
        (PORT clk (2228:2228:2228) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2263:2263:2263))
        (PORT d[0] (2671:2671:2671) (2632:2632:2632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4200:4200:4200) (4123:4123:4123))
        (PORT d[1] (4991:4991:4991) (4934:4934:4934))
        (PORT d[2] (5371:5371:5371) (5315:5315:5315))
        (PORT d[3] (3481:3481:3481) (3497:3497:3497))
        (PORT d[4] (4697:4697:4697) (4563:4563:4563))
        (PORT d[5] (2617:2617:2617) (2684:2684:2684))
        (PORT d[6] (6241:6241:6241) (6260:6260:6260))
        (PORT d[7] (5968:5968:5968) (5901:5901:5901))
        (PORT d[8] (5791:5791:5791) (5803:5803:5803))
        (PORT d[9] (5381:5381:5381) (5027:5027:5027))
        (PORT d[10] (5391:5391:5391) (5319:5319:5319))
        (PORT d[11] (5172:5172:5172) (5058:5058:5058))
        (PORT d[12] (4902:4902:4902) (4692:4692:4692))
        (PORT clk (2212:2212:2212) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2250:2250:2250))
        (PORT d[0] (2388:2388:2388) (2340:2340:2340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3897:3897:3897) (3839:3839:3839))
        (PORT d[1] (5085:5085:5085) (5086:5086:5086))
        (PORT d[2] (4486:4486:4486) (4385:4385:4385))
        (PORT d[3] (2895:2895:2895) (2931:2931:2931))
        (PORT d[4] (5566:5566:5566) (5168:5168:5168))
        (PORT d[5] (3598:3598:3598) (3679:3679:3679))
        (PORT d[6] (6716:6716:6716) (6750:6750:6750))
        (PORT d[7] (4883:4883:4883) (4712:4712:4712))
        (PORT d[8] (6467:6467:6467) (6516:6516:6516))
        (PORT d[9] (2490:2490:2490) (2541:2541:2541))
        (PORT d[10] (4690:4690:4690) (4573:4573:4573))
        (PORT d[11] (5855:5855:5855) (5766:5766:5766))
        (PORT d[12] (5254:5254:5254) (5059:5059:5059))
        (PORT clk (2218:2218:2218) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (PORT d[0] (2991:2991:2991) (2839:2839:2839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1946:1946:1946) (1858:1858:1858))
        (PORT datab (2847:2847:2847) (2908:2908:2908))
        (PORT datac (2246:2246:2246) (2249:2249:2249))
        (PORT datad (2151:2151:2151) (2151:2151:2151))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1485:1485:1485) (1339:1339:1339))
        (PORT datab (2107:2107:2107) (1948:1948:1948))
        (PORT datac (2803:2803:2803) (2872:2872:2872))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (2580:2580:2580) (2645:2645:2645))
        (PORT datac (2248:2248:2248) (2244:2244:2244))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (371:371:371))
        (PORT datab (2134:2134:2134) (2190:2190:2190))
        (PORT datac (2744:2744:2744) (2691:2691:2691))
        (PORT datad (973:973:973) (925:925:925))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4262:4262:4262) (4281:4281:4281))
        (PORT d[1] (3573:3573:3573) (3502:3502:3502))
        (PORT d[2] (1949:1949:1949) (1887:1887:1887))
        (PORT d[3] (5377:5377:5377) (5445:5445:5445))
        (PORT d[4] (2766:2766:2766) (2738:2738:2738))
        (PORT d[5] (3065:3065:3065) (3055:3055:3055))
        (PORT d[6] (1851:1851:1851) (1769:1769:1769))
        (PORT d[7] (2835:2835:2835) (2735:2735:2735))
        (PORT d[8] (4075:4075:4075) (3917:3917:3917))
        (PORT d[9] (1923:1923:1923) (1866:1866:1866))
        (PORT d[10] (3173:3173:3173) (3062:3062:3062))
        (PORT d[11] (2399:2399:2399) (2329:2329:2329))
        (PORT d[12] (2543:2543:2543) (2453:2453:2453))
        (PORT clk (2266:2266:2266) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2301:2301:2301))
        (PORT d[0] (2410:2410:2410) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2828:2828:2828) (2846:2846:2846))
        (PORT d[1] (4037:4037:4037) (3999:3999:3999))
        (PORT d[2] (6536:6536:6536) (6587:6587:6587))
        (PORT d[3] (4393:4393:4393) (4508:4508:4508))
        (PORT d[4] (5892:5892:5892) (5844:5844:5844))
        (PORT d[5] (2836:2836:2836) (2895:2895:2895))
        (PORT d[6] (5149:5149:5149) (5126:5126:5126))
        (PORT d[7] (4396:4396:4396) (4249:4249:4249))
        (PORT d[8] (5170:5170:5170) (5105:5105:5105))
        (PORT d[9] (7239:7239:7239) (6957:6957:6957))
        (PORT d[10] (5809:5809:5809) (5726:5726:5726))
        (PORT d[11] (5189:5189:5189) (5094:5094:5094))
        (PORT d[12] (3177:3177:3177) (3178:3178:3178))
        (PORT clk (2231:2231:2231) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2267:2267:2267))
        (PORT d[0] (4466:4466:4466) (4115:4115:4115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2533:2533:2533) (2590:2590:2590))
        (PORT d[1] (4024:4024:4024) (3959:3959:3959))
        (PORT d[2] (7460:7460:7460) (7492:7492:7492))
        (PORT d[3] (4758:4758:4758) (4873:4873:4873))
        (PORT d[4] (6272:6272:6272) (6250:6250:6250))
        (PORT d[5] (2849:2849:2849) (2881:2881:2881))
        (PORT d[6] (4720:4720:4720) (4672:4672:4672))
        (PORT d[7] (4005:4005:4005) (3843:3843:3843))
        (PORT d[8] (5862:5862:5862) (5811:5811:5811))
        (PORT d[9] (3236:3236:3236) (3286:3286:3286))
        (PORT d[10] (5990:5990:5990) (5869:5869:5869))
        (PORT d[11] (5167:5167:5167) (5071:5071:5071))
        (PORT d[12] (3477:3477:3477) (3467:3467:3467))
        (PORT clk (2246:2246:2246) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2283:2283:2283))
        (PORT d[0] (3541:3541:3541) (3339:3339:3339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3561:3561:3561) (3594:3594:3594))
        (PORT d[1] (4986:4986:4986) (4899:4899:4899))
        (PORT d[2] (5061:5061:5061) (5011:5011:5011))
        (PORT d[3] (4695:4695:4695) (4782:4782:4782))
        (PORT d[4] (8226:8226:8226) (8119:8119:8119))
        (PORT d[5] (2790:2790:2790) (2800:2800:2800))
        (PORT d[6] (2183:2183:2183) (2098:2098:2098))
        (PORT d[7] (2499:2499:2499) (2413:2413:2413))
        (PORT d[8] (3788:3788:3788) (3645:3645:3645))
        (PORT d[9] (2610:2610:2610) (2536:2536:2536))
        (PORT d[10] (2853:2853:2853) (2749:2749:2749))
        (PORT d[11] (7156:7156:7156) (7010:7010:7010))
        (PORT d[12] (1880:1880:1880) (1821:1821:1821))
        (PORT clk (2239:2239:2239) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2276:2276:2276))
        (PORT d[0] (1546:1546:1546) (1495:1495:1495))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2426:2426:2426) (2454:2454:2454))
        (PORT datab (1537:1537:1537) (1493:1493:1493))
        (PORT datac (2137:2137:2137) (2053:2053:2053))
        (PORT datad (1296:1296:1296) (1228:1228:1228))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2434:2434:2434) (2464:2464:2464))
        (PORT datab (1034:1034:1034) (970:970:970))
        (PORT datac (2690:2690:2690) (2620:2620:2620))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4167:4167:4167) (4159:4159:4159))
        (PORT d[1] (5053:5053:5053) (5023:5023:5023))
        (PORT d[2] (6042:6042:6042) (5978:5978:5978))
        (PORT d[3] (3766:3766:3766) (3740:3740:3740))
        (PORT d[4] (2149:2149:2149) (2029:2029:2029))
        (PORT d[5] (4500:4500:4500) (4517:4517:4517))
        (PORT d[6] (5380:5380:5380) (5313:5313:5313))
        (PORT d[7] (5124:5124:5124) (4911:4911:4911))
        (PORT d[8] (4913:4913:4913) (4794:4794:4794))
        (PORT d[9] (1797:1797:1797) (1813:1813:1813))
        (PORT d[10] (3967:3967:3967) (3905:3905:3905))
        (PORT d[11] (6126:6126:6126) (5993:5993:5993))
        (PORT d[12] (3661:3661:3661) (3628:3628:3628))
        (PORT clk (2259:2259:2259) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2294:2294:2294))
        (PORT d[0] (1817:1817:1817) (1601:1601:1601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2514:2514:2514))
        (PORT d[1] (5502:5502:5502) (5493:5493:5493))
        (PORT d[2] (1500:1500:1500) (1491:1491:1491))
        (PORT d[3] (1508:1508:1508) (1495:1495:1495))
        (PORT d[4] (1557:1557:1557) (1546:1546:1546))
        (PORT d[5] (1503:1503:1503) (1502:1502:1502))
        (PORT d[6] (5299:5299:5299) (5315:5315:5315))
        (PORT d[7] (5232:5232:5232) (5030:5030:5030))
        (PORT d[8] (6872:6872:6872) (6796:6796:6796))
        (PORT d[9] (1777:1777:1777) (1757:1757:1757))
        (PORT d[10] (1483:1483:1483) (1474:1474:1474))
        (PORT d[11] (3865:3865:3865) (3739:3739:3739))
        (PORT d[12] (1437:1437:1437) (1443:1443:1443))
        (PORT clk (2259:2259:2259) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2296:2296:2296))
        (PORT d[0] (952:952:952) (884:884:884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (841:841:841))
        (PORT datab (775:775:775) (780:780:780))
        (PORT datac (1744:1744:1744) (1588:1588:1588))
        (PORT datad (925:925:925) (844:844:844))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4134:4134:4134) (4124:4124:4124))
        (PORT d[1] (5054:5054:5054) (5023:5023:5023))
        (PORT d[2] (6020:6020:6020) (5946:5946:5946))
        (PORT d[3] (3797:3797:3797) (3771:3771:3771))
        (PORT d[4] (2138:2138:2138) (2021:2021:2021))
        (PORT d[5] (5432:5432:5432) (5395:5395:5395))
        (PORT d[6] (5373:5373:5373) (5306:5306:5306))
        (PORT d[7] (5091:5091:5091) (4880:4880:4880))
        (PORT d[8] (4621:4621:4621) (4513:4513:4513))
        (PORT d[9] (1806:1806:1806) (1821:1821:1821))
        (PORT d[10] (4018:4018:4018) (3952:3952:3952))
        (PORT d[11] (6164:6164:6164) (6029:6029:6029))
        (PORT d[12] (3660:3660:3660) (3627:3627:3627))
        (PORT clk (2258:2258:2258) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2293:2293:2293))
        (PORT d[0] (1587:1587:1587) (1414:1414:1414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3934:3934:3934) (3868:3868:3868))
        (PORT d[1] (5461:5461:5461) (5444:5444:5444))
        (PORT d[2] (5150:5150:5150) (5020:5020:5020))
        (PORT d[3] (2820:2820:2820) (2831:2831:2831))
        (PORT d[4] (2863:2863:2863) (2718:2718:2718))
        (PORT d[5] (3489:3489:3489) (3535:3535:3535))
        (PORT d[6] (5652:5652:5652) (5692:5692:5692))
        (PORT d[7] (4457:4457:4457) (4213:4213:4213))
        (PORT d[8] (6483:6483:6483) (6508:6508:6508))
        (PORT d[9] (2832:2832:2832) (2852:2852:2852))
        (PORT d[10] (4704:4704:4704) (4576:4576:4576))
        (PORT d[11] (4850:4850:4850) (4746:4746:4746))
        (PORT d[12] (4945:4945:4945) (4769:4769:4769))
        (PORT clk (2237:2237:2237) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2270:2270:2270))
        (PORT d[0] (2175:2175:2175) (1995:1995:1995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (843:843:843))
        (PORT datab (1917:1917:1917) (1828:1828:1828))
        (PORT datac (2040:2040:2040) (1874:1874:1874))
        (PORT datad (737:737:737) (754:754:754))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2507:2507:2507))
        (PORT d[1] (4356:4356:4356) (4302:4302:4302))
        (PORT d[2] (5807:5807:5807) (5772:5772:5772))
        (PORT d[3] (4789:4789:4789) (4932:4932:4932))
        (PORT d[4] (4123:4123:4123) (3940:3940:3940))
        (PORT d[5] (3217:3217:3217) (3261:3261:3261))
        (PORT d[6] (4957:4957:4957) (4895:4895:4895))
        (PORT d[7] (4847:4847:4847) (4667:4667:4667))
        (PORT d[8] (3856:3856:3856) (3770:3770:3770))
        (PORT d[9] (2445:2445:2445) (2484:2484:2484))
        (PORT d[10] (4751:4751:4751) (4720:4720:4720))
        (PORT d[11] (5738:5738:5738) (5599:5599:5599))
        (PORT d[12] (2468:2468:2468) (2482:2482:2482))
        (PORT clk (2230:2230:2230) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2267:2267:2267))
        (PORT d[0] (2004:2004:2004) (1995:1995:1995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2509:2509:2509) (2566:2566:2566))
        (PORT d[1] (3660:3660:3660) (3603:3603:3603))
        (PORT d[2] (7508:7508:7508) (7544:7544:7544))
        (PORT d[3] (5055:5055:5055) (5158:5158:5158))
        (PORT d[4] (6582:6582:6582) (6541:6541:6541))
        (PORT d[5] (2492:2492:2492) (2535:2535:2535))
        (PORT d[6] (4540:4540:4540) (4429:4429:4429))
        (PORT d[7] (4029:4029:4029) (3869:3869:3869))
        (PORT d[8] (5884:5884:5884) (5836:5836:5836))
        (PORT d[9] (3519:3519:3519) (3559:3559:3559))
        (PORT d[10] (6032:6032:6032) (5912:5912:5912))
        (PORT d[11] (5365:5365:5365) (5226:5226:5226))
        (PORT d[12] (3455:3455:3455) (3445:3445:3445))
        (PORT clk (2239:2239:2239) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2276:2276:2276))
        (PORT d[0] (2497:2497:2497) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (842:842:842))
        (PORT datab (778:778:778) (783:783:783))
        (PORT datac (2118:2118:2118) (2108:2108:2108))
        (PORT datad (2195:2195:2195) (2114:2114:2114))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1113:1113:1113) (1111:1111:1111))
        (PORT d[1] (3629:3629:3629) (3566:3566:3566))
        (PORT d[2] (1111:1111:1111) (1115:1115:1115))
        (PORT d[3] (1210:1210:1210) (1211:1211:1211))
        (PORT d[4] (1209:1209:1209) (1210:1210:1210))
        (PORT d[5] (1150:1150:1150) (1163:1163:1163))
        (PORT d[6] (1166:1166:1166) (1165:1165:1165))
        (PORT d[7] (1166:1166:1166) (1171:1171:1171))
        (PORT d[8] (3155:3155:3155) (3027:3027:3027))
        (PORT d[9] (1411:1411:1411) (1398:1398:1398))
        (PORT d[10] (1734:1734:1734) (1718:1718:1718))
        (PORT d[11] (3852:3852:3852) (3724:3724:3724))
        (PORT d[12] (1191:1191:1191) (1200:1200:1200))
        (PORT clk (2265:2265:2265) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2298:2298:2298))
        (PORT d[0] (1864:1864:1864) (1777:1777:1777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5073:5073:5073) (5018:5018:5018))
        (PORT d[1] (4844:4844:4844) (4858:4858:4858))
        (PORT d[2] (3675:3675:3675) (3541:3541:3541))
        (PORT d[3] (3897:3897:3897) (3945:3945:3945))
        (PORT d[4] (5740:5740:5740) (5580:5580:5580))
        (PORT d[5] (3505:3505:3505) (3544:3544:3544))
        (PORT d[6] (5706:5706:5706) (5740:5740:5740))
        (PORT d[7] (4167:4167:4167) (3983:3983:3983))
        (PORT d[8] (5646:5646:5646) (5642:5642:5642))
        (PORT d[9] (4233:4233:4233) (4272:4272:4272))
        (PORT d[10] (3975:3975:3975) (3831:3831:3831))
        (PORT d[11] (6813:6813:6813) (6698:6698:6698))
        (PORT d[12] (3575:3575:3575) (3415:3415:3415))
        (PORT clk (2191:2191:2191) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2228:2228:2228))
        (PORT d[0] (1830:1830:1830) (1714:1714:1714))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (841:841:841))
        (PORT datab (776:776:776) (781:781:781))
        (PORT datac (587:587:587) (529:529:529))
        (PORT datad (1347:1347:1347) (1317:1317:1317))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1062:1062:1062))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (450:450:450) (482:482:482))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (450:450:450) (482:482:482))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (312:312:312))
        (PORT datab (305:305:305) (387:387:387))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1423:1423:1423) (1300:1300:1300))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4119:4119:4119) (3968:3968:3968))
        (PORT d[1] (3949:3949:3949) (3895:3895:3895))
        (PORT d[2] (4640:4640:4640) (4587:4587:4587))
        (PORT d[3] (4301:4301:4301) (4340:4340:4340))
        (PORT d[4] (5093:5093:5093) (4962:4962:4962))
        (PORT d[5] (2830:2830:2830) (2881:2881:2881))
        (PORT d[6] (6443:6443:6443) (6503:6503:6503))
        (PORT d[7] (7672:7672:7672) (7606:7606:7606))
        (PORT d[8] (6078:6078:6078) (6077:6077:6077))
        (PORT d[9] (3172:3172:3172) (3051:3051:3051))
        (PORT d[10] (3075:3075:3075) (2945:2945:2945))
        (PORT d[11] (3556:3556:3556) (3441:3441:3441))
        (PORT d[12] (2477:2477:2477) (2362:2362:2362))
        (PORT clk (2229:2229:2229) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2261:2261:2261))
        (PORT d[0] (2409:2409:2409) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3759:3759:3759) (3614:3614:3614))
        (PORT d[1] (5842:5842:5842) (5853:5853:5853))
        (PORT d[2] (3025:3025:3025) (2870:2870:2870))
        (PORT d[3] (3974:3974:3974) (4025:4025:4025))
        (PORT d[4] (4776:4776:4776) (4660:4660:4660))
        (PORT d[5] (4145:4145:4145) (4171:4171:4171))
        (PORT d[6] (6096:6096:6096) (6170:6170:6170))
        (PORT d[7] (7343:7343:7343) (7287:7287:7287))
        (PORT d[8] (5723:5723:5723) (5728:5728:5728))
        (PORT d[9] (2833:2833:2833) (2726:2726:2726))
        (PORT d[10] (5526:5526:5526) (5469:5469:5469))
        (PORT d[11] (3205:3205:3205) (3086:3086:3086))
        (PORT d[12] (5448:5448:5448) (5277:5277:5277))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2227:2227:2227))
        (PORT d[0] (3415:3415:3415) (3276:3276:3276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2264:2264:2264) (2370:2370:2370))
        (PORT datab (970:970:970) (892:892:892))
        (PORT datac (1652:1652:1652) (1654:1654:1654))
        (PORT datad (1399:1399:1399) (1282:1282:1282))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4015:4015:4015) (3994:3994:3994))
        (PORT d[1] (5187:5187:5187) (5218:5218:5218))
        (PORT d[2] (4545:4545:4545) (4454:4454:4454))
        (PORT d[3] (3245:3245:3245) (3304:3304:3304))
        (PORT d[4] (4752:4752:4752) (4640:4640:4640))
        (PORT d[5] (3485:3485:3485) (3523:3523:3523))
        (PORT d[6] (5979:5979:5979) (6030:6030:6030))
        (PORT d[7] (4537:4537:4537) (4342:4342:4342))
        (PORT d[8] (6732:6732:6732) (6732:6732:6732))
        (PORT d[9] (2971:2971:2971) (3046:3046:3046))
        (PORT d[10] (4406:4406:4406) (4283:4283:4283))
        (PORT d[11] (5456:5456:5456) (5378:5378:5378))
        (PORT d[12] (4803:4803:4803) (4656:4656:4656))
        (PORT clk (2245:2245:2245) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2281:2281:2281))
        (PORT d[0] (3716:3716:3716) (3588:3588:3588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4406:4406:4406) (4376:4376:4376))
        (PORT d[1] (5198:5198:5198) (5222:5222:5222))
        (PORT d[2] (5184:5184:5184) (5075:5075:5075))
        (PORT d[3] (2782:2782:2782) (2796:2796:2796))
        (PORT d[4] (5100:5100:5100) (4981:4981:4981))
        (PORT d[5] (3172:3172:3172) (3222:3222:3222))
        (PORT d[6] (6010:6010:6010) (6067:6067:6067))
        (PORT d[7] (7438:7438:7438) (7406:7406:7406))
        (PORT d[8] (6388:6388:6388) (6402:6402:6402))
        (PORT d[9] (3571:3571:3571) (3636:3636:3636))
        (PORT d[10] (4379:4379:4379) (4251:4251:4251))
        (PORT d[11] (6156:6156:6156) (6059:6059:6059))
        (PORT d[12] (4721:4721:4721) (4585:4585:4585))
        (PORT clk (2224:2224:2224) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2260:2260:2260))
        (PORT d[0] (2655:2655:2655) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2258:2258:2258) (2363:2363:2363))
        (PORT datab (1881:1881:1881) (1801:1801:1801))
        (PORT datac (1642:1642:1642) (1641:1641:1641))
        (PORT datad (1844:1844:1844) (1727:1727:1727))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3570:3570:3570) (3508:3508:3508))
        (PORT d[1] (5117:5117:5117) (5112:5112:5112))
        (PORT d[2] (4811:4811:4811) (4691:4691:4691))
        (PORT d[3] (3803:3803:3803) (3803:3803:3803))
        (PORT d[4] (3174:3174:3174) (3025:3025:3025))
        (PORT d[5] (3229:3229:3229) (3281:3281:3281))
        (PORT d[6] (5978:5978:5978) (6000:6000:6000))
        (PORT d[7] (4175:4175:4175) (3946:3946:3946))
        (PORT d[8] (6165:6165:6165) (6199:6199:6199))
        (PORT d[9] (2480:2480:2480) (2505:2505:2505))
        (PORT d[10] (4372:4372:4372) (4254:4254:4254))
        (PORT d[11] (7175:7175:7175) (7071:7071:7071))
        (PORT d[12] (4582:4582:4582) (4410:4410:4410))
        (PORT clk (2207:2207:2207) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2242:2242:2242))
        (PORT d[0] (2582:2582:2582) (2424:2424:2424))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4751:4751:4751) (4712:4712:4712))
        (PORT d[1] (5172:5172:5172) (5174:5174:5174))
        (PORT d[2] (5563:5563:5563) (5449:5449:5449))
        (PORT d[3] (2584:2584:2584) (2519:2519:2519))
        (PORT d[4] (5421:5421:5421) (5288:5288:5288))
        (PORT d[5] (2931:2931:2931) (2996:2996:2996))
        (PORT d[6] (5697:5697:5697) (5736:5736:5736))
        (PORT d[7] (7754:7754:7754) (7715:7715:7715))
        (PORT d[8] (6050:6050:6050) (6074:6074:6074))
        (PORT d[9] (3886:3886:3886) (3938:3938:3938))
        (PORT d[10] (4346:4346:4346) (4221:4221:4221))
        (PORT d[11] (5080:5080:5080) (4946:4946:4946))
        (PORT d[12] (5034:5034:5034) (4884:4884:4884))
        (PORT clk (2200:2200:2200) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2236:2236:2236))
        (PORT d[0] (2062:2062:2062) (1906:1906:1906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1329:1329:1329))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1329:1329:1329))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2267:2267:2267) (2374:2374:2374))
        (PORT datab (1518:1518:1518) (1446:1446:1446))
        (PORT datac (1656:1656:1656) (1659:1659:1659))
        (PORT datad (1461:1461:1461) (1332:1332:1332))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datac (2206:2206:2206) (2274:2274:2274))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4253:4253:4253) (4178:4178:4178))
        (PORT d[1] (4675:4675:4675) (4614:4614:4614))
        (PORT d[2] (5022:5022:5022) (4995:4995:4995))
        (PORT d[3] (2880:2880:2880) (2923:2923:2923))
        (PORT d[4] (4698:4698:4698) (4572:4572:4572))
        (PORT d[5] (2626:2626:2626) (2693:2693:2693))
        (PORT d[6] (6545:6545:6545) (6557:6557:6557))
        (PORT d[7] (6254:6254:6254) (6178:6178:6178))
        (PORT d[8] (6106:6106:6106) (6104:6104:6104))
        (PORT d[9] (5731:5731:5731) (5363:5363:5363))
        (PORT d[10] (5699:5699:5699) (5609:5609:5609))
        (PORT d[11] (5165:5165:5165) (5049:5049:5049))
        (PORT d[12] (4903:4903:4903) (4705:4705:4705))
        (PORT clk (2228:2228:2228) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
        (PORT d[0] (4721:4721:4721) (4274:4274:4274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3940:3940:3940) (3868:3868:3868))
        (PORT d[1] (4858:4858:4858) (4868:4868:4868))
        (PORT d[2] (5779:5779:5779) (5686:5686:5686))
        (PORT d[3] (3471:3471:3471) (3476:3476:3476))
        (PORT d[4] (5031:5031:5031) (4859:4859:4859))
        (PORT d[5] (2513:2513:2513) (2571:2571:2571))
        (PORT d[6] (6711:6711:6711) (6767:6767:6767))
        (PORT d[7] (4667:4667:4667) (4529:4529:4529))
        (PORT d[8] (5359:5359:5359) (5362:5362:5362))
        (PORT d[9] (4997:4997:4997) (4773:4773:4773))
        (PORT d[10] (6356:6356:6356) (6259:6259:6259))
        (PORT d[11] (5099:5099:5099) (5001:5001:5001))
        (PORT d[12] (5388:5388:5388) (5102:5102:5102))
        (PORT clk (2215:2215:2215) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2249:2249:2249))
        (PORT d[0] (3944:3944:3944) (3786:3786:3786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1339:1339:1339) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1342:1342:1342))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2263:2263:2263) (2370:2370:2370))
        (PORT datab (1907:1907:1907) (1813:1813:1813))
        (PORT datac (1651:1651:1651) (1653:1653:1653))
        (PORT datad (2418:2418:2418) (2369:2369:2369))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2210:2210:2210) (2279:2279:2279))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3600:3600:3600) (3644:3644:3644))
        (PORT d[1] (5453:5453:5453) (5431:5431:5431))
        (PORT d[2] (6397:6397:6397) (6380:6380:6380))
        (PORT d[3] (4256:4256:4256) (4323:4323:4323))
        (PORT d[4] (5372:5372:5372) (5267:5267:5267))
        (PORT d[5] (4111:4111:4111) (4143:4143:4143))
        (PORT d[6] (5493:5493:5493) (5466:5466:5466))
        (PORT d[7] (5841:5841:5841) (5723:5723:5723))
        (PORT d[8] (4651:4651:4651) (4623:4623:4623))
        (PORT d[9] (6177:6177:6177) (5861:5861:5861))
        (PORT d[10] (6199:6199:6199) (6139:6139:6139))
        (PORT d[11] (5175:5175:5175) (5082:5082:5082))
        (PORT d[12] (4149:4149:4149) (4149:4149:4149))
        (PORT clk (2257:2257:2257) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2293:2293:2293))
        (PORT d[0] (3890:3890:3890) (3748:3748:3748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1386:1386:1386))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5364:5364:5364) (5298:5298:5298))
        (PORT d[1] (5761:5761:5761) (5708:5708:5708))
        (PORT d[2] (7689:7689:7689) (7657:7657:7657))
        (PORT d[3] (3062:3062:3062) (3070:3070:3070))
        (PORT d[4] (4212:4212:4212) (4008:4008:4008))
        (PORT d[5] (1800:1800:1800) (1817:1817:1817))
        (PORT d[6] (5749:5749:5749) (5701:5701:5701))
        (PORT d[7] (6840:6840:6840) (6648:6648:6648))
        (PORT d[8] (4611:4611:4611) (4573:4573:4573))
        (PORT d[9] (5904:5904:5904) (5624:5624:5624))
        (PORT d[10] (5400:5400:5400) (5271:5271:5271))
        (PORT d[11] (5100:5100:5100) (4965:4965:4965))
        (PORT d[12] (3842:3842:3842) (3826:3826:3826))
        (PORT clk (2250:2250:2250) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2284:2284:2284))
        (PORT d[0] (1864:1864:1864) (1787:1787:1787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (3629:3629:3629))
        (PORT d[1] (4654:4654:4654) (4578:4578:4578))
        (PORT d[2] (5058:5058:5058) (5012:5012:5012))
        (PORT d[3] (4742:4742:4742) (4838:4838:4838))
        (PORT d[4] (8244:8244:8244) (8144:8144:8144))
        (PORT d[5] (2449:2449:2449) (2465:2465:2465))
        (PORT d[6] (2224:2224:2224) (2138:2138:2138))
        (PORT d[7] (2786:2786:2786) (2681:2681:2681))
        (PORT d[8] (3445:3445:3445) (3313:3313:3313))
        (PORT d[9] (2619:2619:2619) (2545:2545:2545))
        (PORT d[10] (2500:2500:2500) (2400:2400:2400))
        (PORT d[11] (2375:2375:2375) (2312:2312:2312))
        (PORT d[12] (5159:5159:5159) (5103:5103:5103))
        (PORT clk (2232:2232:2232) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2269:2269:2269))
        (PORT d[0] (2692:2692:2692) (2546:2546:2546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3093:3093:3093) (3109:3109:3109))
        (PORT d[1] (4078:4078:4078) (4035:4035:4035))
        (PORT d[2] (6529:6529:6529) (6579:6579:6579))
        (PORT d[3] (4367:4367:4367) (4484:4484:4484))
        (PORT d[4] (6195:6195:6195) (6129:6129:6129))
        (PORT d[5] (3047:3047:3047) (3069:3069:3069))
        (PORT d[6] (5163:5163:5163) (5143:5143:5143))
        (PORT d[7] (4435:4435:4435) (4306:4306:4306))
        (PORT d[8] (5468:5468:5468) (5387:5387:5387))
        (PORT d[9] (6955:6955:6955) (6694:6694:6694))
        (PORT d[10] (5534:5534:5534) (5469:5469:5469))
        (PORT d[11] (5169:5169:5169) (5077:5077:5077))
        (PORT d[12] (2897:2897:2897) (2918:2918:2918))
        (PORT clk (2229:2229:2229) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2265:2265:2265))
        (PORT d[0] (2471:2471:2471) (2403:2403:2403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1579:1579:1579) (1457:1457:1457))
        (PORT datab (1900:1900:1900) (1939:1939:1939))
        (PORT datac (1999:1999:1999) (1950:1950:1950))
        (PORT datad (2521:2521:2521) (2589:2589:2589))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2525:2525:2525) (2339:2339:2339))
        (PORT datab (2569:2569:2569) (2629:2629:2629))
        (PORT datac (940:940:940) (861:861:861))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4846:4846:4846) (4735:4735:4735))
        (PORT d[1] (5154:5154:5154) (5158:5158:5158))
        (PORT d[2] (6176:6176:6176) (6081:6081:6081))
        (PORT d[3] (3818:3818:3818) (3815:3815:3815))
        (PORT d[4] (5330:5330:5330) (5141:5141:5141))
        (PORT d[5] (2541:2541:2541) (2598:2598:2598))
        (PORT d[6] (6376:6376:6376) (6443:6443:6443))
        (PORT d[7] (5000:5000:5000) (4851:4851:4851))
        (PORT d[8] (5367:5367:5367) (5377:5377:5377))
        (PORT d[9] (4636:4636:4636) (4415:4415:4415))
        (PORT d[10] (6693:6693:6693) (6590:6590:6590))
        (PORT d[11] (4785:4785:4785) (4682:4682:4682))
        (PORT d[12] (5726:5726:5726) (5434:5434:5434))
        (PORT clk (2199:2199:2199) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2233:2233:2233))
        (PORT d[0] (3520:3520:3520) (3318:3318:3318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1323:1323:1323) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3918:3918:3918) (3828:3828:3828))
        (PORT d[1] (4429:4429:4429) (4418:4418:4418))
        (PORT d[2] (4634:4634:4634) (4579:4579:4579))
        (PORT d[3] (3537:3537:3537) (3546:3546:3546))
        (PORT d[4] (4623:4623:4623) (4466:4466:4466))
        (PORT d[5] (2133:2133:2133) (2168:2168:2168))
        (PORT d[6] (7012:7012:7012) (7049:7049:7049))
        (PORT d[7] (6004:6004:6004) (5956:5956:5956))
        (PORT d[8] (5029:5029:5029) (5023:5023:5023))
        (PORT d[9] (4581:4581:4581) (4359:4359:4359))
        (PORT d[10] (6439:6439:6439) (6344:6344:6344))
        (PORT d[11] (4805:4805:4805) (4698:4698:4698))
        (PORT d[12] (4627:4627:4627) (4410:4410:4410))
        (PORT clk (2208:2208:2208) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2242:2242:2242))
        (PORT d[0] (3520:3520:3520) (3437:3437:3437))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4404:4404:4404) (4243:4243:4243))
        (PORT d[1] (4215:4215:4215) (4142:4142:4142))
        (PORT d[2] (3728:3728:3728) (3575:3575:3575))
        (PORT d[3] (4626:4626:4626) (4649:4649:4649))
        (PORT d[4] (5423:5423:5423) (5281:5281:5281))
        (PORT d[5] (3171:3171:3171) (3216:3216:3216))
        (PORT d[6] (6722:6722:6722) (6773:6773:6773))
        (PORT d[7] (8033:8033:8033) (7956:7956:7956))
        (PORT d[8] (6424:6424:6424) (6419:6419:6419))
        (PORT d[9] (2235:2235:2235) (2160:2160:2160))
        (PORT d[10] (3395:3395:3395) (3253:3253:3253))
        (PORT d[11] (3865:3865:3865) (3731:3731:3731))
        (PORT d[12] (2784:2784:2784) (2674:2674:2674))
        (PORT clk (2228:2228:2228) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2263:2263:2263))
        (PORT d[0] (2656:2656:2656) (2463:2463:2463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1218:1218:1218) (1134:1134:1134))
        (PORT datab (2024:2024:2024) (2014:2014:2014))
        (PORT datac (2684:2684:2684) (2715:2715:2715))
        (PORT datad (1099:1099:1099) (1000:1000:1000))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4437:4437:4437) (4275:4275:4275))
        (PORT d[1] (4218:4218:4218) (4144:4144:4144))
        (PORT d[2] (4627:4627:4627) (4566:4566:4566))
        (PORT d[3] (4627:4627:4627) (4650:4650:4650))
        (PORT d[4] (5408:5408:5408) (5260:5260:5260))
        (PORT d[5] (3178:3178:3178) (3223:3223:3223))
        (PORT d[6] (6755:6755:6755) (6804:6804:6804))
        (PORT d[7] (8002:8002:8002) (7926:7926:7926))
        (PORT d[8] (6425:6425:6425) (6419:6419:6419))
        (PORT d[9] (2207:2207:2207) (2126:2126:2126))
        (PORT d[10] (3434:3434:3434) (3290:3290:3290))
        (PORT d[11] (3897:3897:3897) (3776:3776:3776))
        (PORT d[12] (2849:2849:2849) (2740:2740:2740))
        (PORT clk (2246:2246:2246) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2278:2278:2278))
        (PORT d[0] (2096:2096:2096) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1582:1582:1582) (1494:1494:1494))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2678:2678:2678) (2708:2708:2708))
        (PORT datad (880:880:880) (784:784:784))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2666:2666:2666) (2739:2739:2739))
        (PORT datab (2821:2821:2821) (2746:2746:2746))
        (PORT datac (1263:1263:1263) (1210:1210:1210))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1522:1522:1522))
        (PORT datab (2134:2134:2134) (2190:2190:2190))
        (PORT datac (2747:2747:2747) (2693:2693:2693))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1496:1496:1496) (1435:1435:1435))
        (PORT datac (2920:2920:2920) (2889:2889:2889))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4251:4251:4251) (4148:4148:4148))
        (PORT d[1] (4758:4758:4758) (4738:4738:4738))
        (PORT d[2] (4647:4647:4647) (4599:4599:4599))
        (PORT d[3] (3846:3846:3846) (3846:3846:3846))
        (PORT d[4] (4652:4652:4652) (4492:4492:4492))
        (PORT d[5] (2138:2138:2138) (2168:2168:2168))
        (PORT d[6] (7020:7020:7020) (7058:7058:7058))
        (PORT d[7] (6302:6302:6302) (6246:6246:6246))
        (PORT d[8] (5005:5005:5005) (5000:5000:5000))
        (PORT d[9] (4929:4929:4929) (4684:4684:4684))
        (PORT d[10] (6480:6480:6480) (6386:6386:6386))
        (PORT d[11] (4390:4390:4390) (4260:4260:4260))
        (PORT d[12] (4893:4893:4893) (4668:4668:4668))
        (PORT clk (2229:2229:2229) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (PORT d[0] (3000:3000:3000) (2718:2718:2718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a292.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4717:4717:4717) (4540:4540:4540))
        (PORT d[1] (3938:3938:3938) (3872:3872:3872))
        (PORT d[2] (4040:4040:4040) (3870:3870:3870))
        (PORT d[3] (2481:2481:2481) (2507:2507:2507))
        (PORT d[4] (2518:2518:2518) (2415:2415:2415))
        (PORT d[5] (3494:3494:3494) (3525:3525:3525))
        (PORT d[6] (7026:7026:7026) (7061:7061:7061))
        (PORT d[7] (8355:8355:8355) (8263:8263:8263))
        (PORT d[8] (6761:6761:6761) (6744:6744:6744))
        (PORT d[9] (1906:1906:1906) (1840:1840:1840))
        (PORT d[10] (3714:3714:3714) (3562:3562:3562))
        (PORT d[11] (4222:4222:4222) (4086:4086:4086))
        (PORT clk (2249:2249:2249) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2285:2285:2285))
        (PORT d[0] (1665:1665:1665) (1504:1504:1504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a300.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1165:1165:1165) (1070:1070:1070))
        (PORT datab (1747:1747:1747) (1705:1705:1705))
        (PORT datac (2685:2685:2685) (2715:2715:2715))
        (PORT datad (1161:1161:1161) (1053:1053:1053))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4921:4921:4921) (4829:4829:4829))
        (PORT d[1] (5135:5135:5135) (5142:5142:5142))
        (PORT d[2] (6501:6501:6501) (6400:6400:6400))
        (PORT d[3] (2842:2842:2842) (2871:2871:2871))
        (PORT d[4] (4381:4381:4381) (4235:4235:4235))
        (PORT d[5] (2557:2557:2557) (2614:2614:2614))
        (PORT d[6] (6335:6335:6335) (6402:6402:6402))
        (PORT d[7] (5293:5293:5293) (5132:5132:5132))
        (PORT d[8] (5044:5044:5044) (5038:5038:5038))
        (PORT d[9] (4937:4937:4937) (4707:4707:4707))
        (PORT d[10] (6733:6733:6733) (6630:6630:6630))
        (PORT d[11] (4789:4789:4789) (4685:4685:4685))
        (PORT d[12] (4402:4402:4402) (4160:4160:4160))
        (PORT clk (2186:2186:2186) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2222:2222:2222))
        (PORT d[0] (3383:3383:3383) (3238:3238:3238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1310:1310:1310) (1314:1314:1314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1315:1315:1315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1311:1311:1311) (1315:1315:1315))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5177:5177:5177) (5077:5077:5077))
        (PORT d[1] (5219:5219:5219) (5245:5245:5245))
        (PORT d[2] (4586:4586:4586) (4510:4510:4510))
        (PORT d[3] (3274:3274:3274) (3336:3336:3336))
        (PORT d[4] (4729:4729:4729) (4612:4612:4612))
        (PORT d[5] (3219:3219:3219) (3269:3269:3269))
        (PORT d[6] (6770:6770:6770) (6851:6851:6851))
        (PORT d[7] (6658:6658:6658) (6613:6613:6613))
        (PORT d[8] (5790:5790:5790) (5821:5821:5821))
        (PORT d[9] (3290:3290:3290) (3385:3385:3385))
        (PORT d[10] (6215:6215:6215) (6128:6128:6128))
        (PORT d[11] (5761:5761:5761) (5675:5675:5675))
        (PORT d[12] (4083:4083:4083) (3943:3943:3943))
        (PORT clk (2235:2235:2235) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2270:2270:2270))
        (PORT d[0] (2661:2661:2661) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3509:3509:3509))
        (PORT d[1] (5782:5782:5782) (5762:5762:5762))
        (PORT d[2] (7148:7148:7148) (7021:7021:7021))
        (PORT d[3] (3150:3150:3150) (3161:3161:3161))
        (PORT d[4] (4358:4358:4358) (4206:4206:4206))
        (PORT d[5] (2150:2150:2150) (2188:2188:2188))
        (PORT d[6] (6679:6679:6679) (6727:6727:6727))
        (PORT d[7] (5920:5920:5920) (5864:5864:5864))
        (PORT d[8] (4990:4990:4990) (4982:4982:4982))
        (PORT d[9] (4285:4285:4285) (4073:4073:4073))
        (PORT d[10] (6105:6105:6105) (6020:6020:6020))
        (PORT d[11] (4746:4746:4746) (4637:4637:4637))
        (PORT d[12] (4246:4246:4246) (4037:4037:4037))
        (PORT clk (2196:2196:2196) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2233:2233:2233))
        (PORT d[0] (2000:2000:2000) (1942:1942:1942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1326:1326:1326))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4847:4847:4847) (4736:4736:4736))
        (PORT d[1] (4819:4819:4819) (4834:4834:4834))
        (PORT d[2] (6544:6544:6544) (6441:6441:6441))
        (PORT d[3] (3829:3829:3829) (3816:3816:3816))
        (PORT d[4] (4077:4077:4077) (3938:3938:3938))
        (PORT d[5] (2503:2503:2503) (2562:2562:2562))
        (PORT d[6] (6343:6343:6343) (6410:6410:6410))
        (PORT d[7] (5336:5336:5336) (5172:5172:5172))
        (PORT d[8] (5050:5050:5050) (5044:5044:5044))
        (PORT d[9] (4926:4926:4926) (4694:4694:4694))
        (PORT d[10] (6700:6700:6700) (6598:6598:6598))
        (PORT d[11] (4772:4772:4772) (4670:4670:4670))
        (PORT d[12] (5998:5998:5998) (5691:5691:5691))
        (PORT clk (2193:2193:2193) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2227:2227:2227))
        (PORT d[0] (3801:3801:3801) (3602:3602:3602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1138:1138:1138))
        (PORT datab (2279:2279:2279) (2277:2277:2277))
        (PORT datac (2800:2800:2800) (2869:2869:2869))
        (PORT datad (1735:1735:1735) (1614:1614:1614))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1642:1642:1642) (1563:1563:1563))
        (PORT datab (2084:2084:2084) (1923:1923:1923))
        (PORT datac (2802:2802:2802) (2871:2871:2871))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3935:3935:3935) (3868:3868:3868))
        (PORT d[1] (4828:4828:4828) (4837:4837:4837))
        (PORT d[2] (5500:5500:5500) (5420:5420:5420))
        (PORT d[3] (3130:3130:3130) (3151:3151:3151))
        (PORT d[4] (4365:4365:4365) (4227:4227:4227))
        (PORT d[5] (2508:2508:2508) (2564:2564:2564))
        (PORT d[6] (6670:6670:6670) (6726:6726:6726))
        (PORT d[7] (4645:4645:4645) (4505:4505:4505))
        (PORT d[8] (5357:5357:5357) (5365:5365:5365))
        (PORT d[9] (5314:5314:5314) (5074:5074:5074))
        (PORT d[10] (5800:5800:5800) (5728:5728:5728))
        (PORT d[11] (5102:5102:5102) (5005:5005:5005))
        (PORT d[12] (5039:5039:5039) (4760:4760:4760))
        (PORT clk (2221:2221:2221) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2256:2256:2256))
        (PORT d[0] (2253:2253:2253) (2204:2204:2204))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a276.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4833:4833:4833) (4730:4730:4730))
        (PORT d[1] (5336:5336:5336) (5271:5271:5271))
        (PORT d[2] (5047:5047:5047) (5018:5018:5018))
        (PORT d[3] (3190:3190:3190) (3218:3218:3218))
        (PORT d[4] (5081:5081:5081) (4937:4937:4937))
        (PORT d[5] (3268:3268:3268) (3310:3310:3310))
        (PORT d[6] (7167:7167:7167) (7155:7155:7155))
        (PORT d[7] (6918:6918:6918) (6820:6820:6820))
        (PORT d[8] (6458:6458:6458) (6448:6448:6448))
        (PORT d[9] (6076:6076:6076) (5703:5703:5703))
        (PORT d[10] (5813:5813:5813) (5768:5768:5768))
        (PORT d[11] (4829:4829:4829) (4717:4717:4717))
        (PORT d[12] (5232:5232:5232) (5022:5022:5022))
        (PORT clk (2246:2246:2246) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2280:2280:2280))
        (PORT d[0] (4934:4934:4934) (4751:4751:4751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a260.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1934:1934:1934) (1848:1848:1848))
        (PORT datab (2281:2281:2281) (2279:2279:2279))
        (PORT datac (2804:2804:2804) (2873:2873:2873))
        (PORT datad (1887:1887:1887) (1815:1815:1815))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3577:3577:3577) (3493:3493:3493))
        (PORT d[1] (5468:5468:5468) (5445:5445:5445))
        (PORT d[2] (6503:6503:6503) (6398:6398:6398))
        (PORT d[3] (4150:4150:4150) (4135:4135:4135))
        (PORT d[4] (4377:4377:4377) (4235:4235:4235))
        (PORT d[5] (2532:2532:2532) (2592:2592:2592))
        (PORT d[6] (6254:6254:6254) (6306:6306:6306))
        (PORT d[7] (5333:5333:5333) (5172:5172:5172))
        (PORT d[8] (4998:4998:4998) (4992:4992:4992))
        (PORT d[9] (4298:4298:4298) (4087:4087:4087))
        (PORT d[10] (5455:5455:5455) (5381:5381:5381))
        (PORT d[11] (4828:4828:4828) (4720:4720:4720))
        (PORT d[12] (6044:6044:6044) (5737:5737:5737))
        (PORT clk (2175:2175:2175) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2209:2209:2209))
        (PORT d[0] (1918:1918:1918) (1877:1877:1877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a268.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3593:3593:3593) (3512:3512:3512))
        (PORT d[1] (5808:5808:5808) (5782:5782:5782))
        (PORT d[2] (6845:6845:6845) (6731:6731:6731))
        (PORT d[3] (3128:3128:3128) (3138:3138:3138))
        (PORT d[4] (4692:4692:4692) (4534:4534:4534))
        (PORT d[5] (2198:2198:2198) (2235:2235:2235))
        (PORT d[6] (6354:6354:6354) (6414:6414:6414))
        (PORT d[7] (5658:5658:5658) (5481:5481:5481))
        (PORT d[8] (4985:4985:4985) (4979:4979:4979))
        (PORT d[9] (4262:4262:4262) (4047:4047:4047))
        (PORT d[10] (5812:5812:5812) (5736:5736:5736))
        (PORT d[11] (4804:4804:4804) (4698:4698:4698))
        (PORT d[12] (4437:4437:4437) (4197:4197:4197))
        (PORT clk (2175:2175:2175) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2209:2209:2209))
        (PORT d[0] (1628:1628:1628) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a284.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2845:2845:2845) (2906:2906:2906))
        (PORT datac (1498:1498:1498) (1408:1408:1408))
        (PORT datad (1175:1175:1175) (1091:1091:1091))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (371:371:371))
        (PORT datab (2287:2287:2287) (2281:2281:2281))
        (PORT datac (2552:2552:2552) (2620:2620:2620))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2133:2133:2133) (2189:2189:2189))
        (PORT datac (2747:2747:2747) (2693:2693:2693))
        (PORT datad (943:943:943) (894:894:894))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3768:3768:3768) (3624:3624:3624))
        (PORT d[1] (4689:4689:4689) (4683:4683:4683))
        (PORT d[2] (3403:3403:3403) (3257:3257:3257))
        (PORT d[3] (3950:3950:3950) (3995:3995:3995))
        (PORT d[4] (4752:4752:4752) (4629:4629:4629))
        (PORT d[5] (4185:4185:4185) (4209:4209:4209))
        (PORT d[6] (6104:6104:6104) (6178:6178:6178))
        (PORT d[7] (7656:7656:7656) (7589:7589:7589))
        (PORT d[8] (5731:5731:5731) (5737:5737:5737))
        (PORT d[9] (3174:3174:3174) (3051:3051:3051))
        (PORT d[10] (5824:5824:5824) (5748:5748:5748))
        (PORT d[11] (3163:3163:3163) (3045:3045:3045))
        (PORT d[12] (5489:5489:5489) (5314:5314:5314))
        (PORT clk (2208:2208:2208) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2244:2244:2244))
        (PORT d[0] (3442:3442:3442) (3301:3301:3301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4544:4544:4544) (4454:4454:4454))
        (PORT d[1] (4987:4987:4987) (4933:4933:4933))
        (PORT d[2] (5040:5040:5040) (5011:5011:5011))
        (PORT d[3] (2898:2898:2898) (2939:2939:2939))
        (PORT d[4] (4710:4710:4710) (4586:4586:4586))
        (PORT d[5] (2894:2894:2894) (2948:2948:2948))
        (PORT d[6] (6584:6584:6584) (6595:6595:6595))
        (PORT d[7] (6223:6223:6223) (6147:6147:6147))
        (PORT d[8] (6120:6120:6120) (6119:6119:6119))
        (PORT d[9] (5738:5738:5738) (5370:5370:5370))
        (PORT d[10] (5453:5453:5453) (5387:5387:5387))
        (PORT d[11] (5151:5151:5151) (5034:5034:5034))
        (PORT d[12] (4942:4942:4942) (4743:4743:4743))
        (PORT clk (2232:2232:2232) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2264:2264:2264))
        (PORT d[0] (2564:2564:2564) (2491:2491:2491))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2261:2261:2261) (2367:2367:2367))
        (PORT datab (1446:1446:1446) (1334:1334:1334))
        (PORT datac (1647:1647:1647) (1648:1648:1648))
        (PORT datad (1664:1664:1664) (1630:1630:1630))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5438:5438:5438) (5309:5309:5309))
        (PORT d[1] (5525:5525:5525) (5546:5546:5546))
        (PORT d[2] (4571:4571:4571) (4493:4493:4493))
        (PORT d[3] (3282:3282:3282) (3346:3346:3346))
        (PORT d[4] (4781:4781:4781) (4656:4656:4656))
        (PORT d[5] (3416:3416:3416) (3448:3448:3448))
        (PORT d[6] (6463:6463:6463) (6557:6557:6557))
        (PORT d[7] (6658:6658:6658) (6613:6613:6613))
        (PORT d[8] (6319:6319:6319) (6313:6313:6313))
        (PORT d[9] (3293:3293:3293) (3379:3379:3379))
        (PORT d[10] (6397:6397:6397) (6291:6291:6291))
        (PORT d[11] (5449:5449:5449) (5371:5371:5371))
        (PORT d[12] (4101:4101:4101) (3960:3960:3960))
        (PORT clk (2236:2236:2236) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2272:2272:2272))
        (PORT d[0] (4024:4024:4024) (3878:3878:3878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5827:5827:5827) (5702:5702:5702))
        (PORT d[1] (5502:5502:5502) (5519:5519:5519))
        (PORT d[2] (5303:5303:5303) (5207:5207:5207))
        (PORT d[3] (3605:3605:3605) (3664:3664:3664))
        (PORT d[4] (4720:4720:4720) (4585:4585:4585))
        (PORT d[5] (3808:3808:3808) (3845:3845:3845))
        (PORT d[6] (6097:6097:6097) (6157:6157:6157))
        (PORT d[7] (7011:7011:7011) (6966:6966:6966))
        (PORT d[8] (6958:6958:6958) (6932:6932:6932))
        (PORT d[9] (3980:3980:3980) (4051:4051:4051))
        (PORT d[10] (5466:5466:5466) (5405:5405:5405))
        (PORT d[11] (3533:3533:3533) (3401:3401:3401))
        (PORT d[12] (5145:5145:5145) (4983:4983:4983))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2227:2227:2227))
        (PORT d[0] (1884:1884:1884) (1809:1809:1809))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2259:2259:2259) (2364:2364:2364))
        (PORT datab (1847:1847:1847) (1734:1734:1734))
        (PORT datac (1644:1644:1644) (1643:1643:1643))
        (PORT datad (1721:1721:1721) (1598:1598:1598))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3119:3119:3119) (2996:2996:2996))
        (PORT d[1] (5114:5114:5114) (5105:5105:5105))
        (PORT d[2] (6225:6225:6225) (6089:6089:6089))
        (PORT d[3] (2303:2303:2303) (2253:2253:2253))
        (PORT d[4] (2236:2236:2236) (2205:2205:2205))
        (PORT d[5] (2906:2906:2906) (2954:2954:2954))
        (PORT d[6] (5660:5660:5660) (5693:5693:5693))
        (PORT d[7] (4600:4600:4600) (4411:4411:4411))
        (PORT d[8] (6259:6259:6259) (6215:6215:6215))
        (PORT d[9] (4525:4525:4525) (4551:4551:4551))
        (PORT d[10] (3995:3995:3995) (3857:3857:3857))
        (PORT d[11] (3141:3141:3141) (3027:3027:3027))
        (PORT d[12] (3902:3902:3902) (3728:3728:3728))
        (PORT clk (2224:2224:2224) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2260:2260:2260))
        (PORT d[0] (1486:1486:1486) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5048:5048:5048) (4994:4994:4994))
        (PORT d[1] (4856:4856:4856) (4869:4869:4869))
        (PORT d[2] (5884:5884:5884) (5757:5757:5757))
        (PORT d[3] (2018:2018:2018) (1991:1991:1991))
        (PORT d[4] (5740:5740:5740) (5591:5591:5591))
        (PORT d[5] (3511:3511:3511) (3551:3551:3551))
        (PORT d[6] (5635:5635:5635) (5672:5672:5672))
        (PORT d[7] (4216:4216:4216) (4037:4037:4037))
        (PORT d[8] (5670:5670:5670) (5669:5669:5669))
        (PORT d[9] (4208:4208:4208) (4249:4249:4249))
        (PORT d[10] (4365:4365:4365) (4240:4240:4240))
        (PORT d[11] (3185:3185:3185) (3062:3062:3062))
        (PORT d[12] (3590:3590:3590) (3432:3432:3432))
        (PORT clk (2213:2213:2213) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2248:2248:2248))
        (PORT d[0] (1797:1797:1797) (1665:1665:1665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2261:2261:2261) (2368:2368:2368))
        (PORT datab (914:914:914) (815:815:815))
        (PORT datac (1648:1648:1648) (1649:1649:1649))
        (PORT datad (1177:1177:1177) (1069:1069:1069))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datac (2209:2209:2209) (2278:2278:2278))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4727:4727:4727) (4687:4687:4687))
        (PORT d[1] (5111:5111:5111) (5093:5093:5093))
        (PORT d[2] (3784:3784:3784) (3659:3659:3659))
        (PORT d[3] (3878:3878:3878) (3919:3919:3919))
        (PORT d[4] (5433:5433:5433) (5301:5301:5301))
        (PORT d[5] (3205:3205:3205) (3260:3260:3260))
        (PORT d[6] (5683:5683:5683) (5721:5721:5721))
        (PORT d[7] (7755:7755:7755) (7716:7716:7716))
        (PORT d[8] (6010:6010:6010) (6035:6035:6035))
        (PORT d[9] (3912:3912:3912) (3963:3963:3963))
        (PORT d[10] (4321:4321:4321) (4196:4196:4196))
        (PORT d[11] (4769:4769:4769) (4656:4656:4656))
        (PORT d[12] (3557:3557:3557) (3392:3392:3392))
        (PORT clk (2191:2191:2191) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2228:2228:2228))
        (PORT d[0] (2323:2323:2323) (2144:2144:2144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1321:1321:1321))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4531:4531:4531) (4455:4455:4455))
        (PORT d[1] (5116:5116:5116) (5109:5109:5109))
        (PORT d[2] (4446:4446:4446) (4336:4336:4336))
        (PORT d[3] (3488:3488:3488) (3502:3502:3502))
        (PORT d[4] (5556:5556:5556) (5465:5465:5465))
        (PORT d[5] (2931:2931:2931) (3015:3015:3015))
        (PORT d[6] (6003:6003:6003) (6027:6027:6027))
        (PORT d[7] (3834:3834:3834) (3615:3615:3615))
        (PORT d[8] (5808:5808:5808) (5856:5856:5856))
        (PORT d[9] (3497:3497:3497) (3517:3517:3517))
        (PORT d[10] (4402:4402:4402) (4281:4281:4281))
        (PORT d[11] (6825:6825:6825) (6730:6730:6730))
        (PORT d[12] (4235:4235:4235) (4070:4070:4070))
        (PORT clk (2197:2197:2197) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2230:2230:2230))
        (PORT d[0] (3507:3507:3507) (3289:3289:3289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1323:1323:1323))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2258:2258:2258) (2364:2364:2364))
        (PORT datab (1243:1243:1243) (1148:1148:1148))
        (PORT datac (1643:1643:1643) (1642:1642:1642))
        (PORT datad (1531:1531:1531) (1448:1448:1448))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2251:2251:2251) (2312:2312:2312))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4855:4855:4855) (4752:4752:4752))
        (PORT d[1] (5297:5297:5297) (5225:5225:5225))
        (PORT d[2] (5326:5326:5326) (5278:5278:5278))
        (PORT d[3] (2914:2914:2914) (2958:2958:2958))
        (PORT d[4] (4766:4766:4766) (4664:4664:4664))
        (PORT d[5] (3222:3222:3222) (3264:3264:3264))
        (PORT d[6] (6909:6909:6909) (6910:6910:6910))
        (PORT d[7] (6546:6546:6546) (6458:6458:6458))
        (PORT d[8] (6457:6457:6457) (6447:6447:6447))
        (PORT d[9] (6075:6075:6075) (5702:5702:5702))
        (PORT d[10] (5758:5758:5758) (5676:5676:5676))
        (PORT d[11] (4825:4825:4825) (4717:4717:4717))
        (PORT d[12] (5267:5267:5267) (5056:5056:5056))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (PORT d[0] (3862:3862:3862) (3721:3721:3721))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4571:4571:4571) (4482:4482:4482))
        (PORT d[1] (4963:4963:4963) (4909:4909:4909))
        (PORT d[2] (5024:5024:5024) (4993:4993:4993))
        (PORT d[3] (3184:3184:3184) (3210:3210:3210))
        (PORT d[4] (5037:5037:5037) (4897:4897:4897))
        (PORT d[5] (2947:2947:2947) (3001:3001:3001))
        (PORT d[6] (6869:6869:6869) (6870:6870:6870))
        (PORT d[7] (6556:6556:6556) (6473:6473:6473))
        (PORT d[8] (6442:6442:6442) (6430:6430:6430))
        (PORT d[9] (6066:6066:6066) (5692:5692:5692))
        (PORT d[10] (5758:5758:5758) (5675:5675:5675))
        (PORT d[11] (4836:4836:4836) (4731:4731:4731))
        (PORT d[12] (5228:5228:5228) (5018:5018:5018))
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (PORT d[0] (3830:3830:3830) (3751:3751:3751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5081:5081:5081) (5034:5034:5034))
        (PORT d[1] (5077:5077:5077) (5043:5043:5043))
        (PORT d[2] (7387:7387:7387) (7365:7365:7365))
        (PORT d[3] (4629:4629:4629) (4715:4715:4715))
        (PORT d[4] (7822:7822:7822) (7694:7694:7694))
        (PORT d[5] (3926:3926:3926) (3974:3974:3974))
        (PORT d[6] (5158:5158:5158) (5127:5127:5127))
        (PORT d[7] (6172:6172:6172) (6000:6000:6000))
        (PORT d[8] (4610:4610:4610) (4574:4574:4574))
        (PORT d[9] (8248:8248:8248) (7942:7942:7942))
        (PORT d[10] (5978:5978:5978) (5852:5852:5852))
        (PORT d[11] (7119:7119:7119) (6967:6967:6967))
        (PORT d[12] (3497:3497:3497) (3496:3496:3496))
        (PORT clk (2239:2239:2239) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2272:2272:2272))
        (PORT d[0] (2147:2147:2147) (2062:2062:2062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1919:1919:1919) (1865:1865:1865))
        (PORT datab (2129:2129:2129) (2022:2022:2022))
        (PORT datac (2682:2682:2682) (2712:2712:2712))
        (PORT datad (1979:1979:1979) (1977:1977:1977))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3571:3571:3571) (3487:3487:3487))
        (PORT d[1] (5436:5436:5436) (5427:5427:5427))
        (PORT d[2] (6820:6820:6820) (6702:6702:6702))
        (PORT d[3] (4161:4161:4161) (4135:4135:4135))
        (PORT d[4] (4378:4378:4378) (4236:4236:4236))
        (PORT d[5] (2518:2518:2518) (2576:2576:2576))
        (PORT d[6] (6300:6300:6300) (6359:6359:6359))
        (PORT d[7] (5663:5663:5663) (5484:5484:5484))
        (PORT d[8] (4987:4987:4987) (4981:4981:4981))
        (PORT d[9] (4296:4296:4296) (4086:4086:4086))
        (PORT d[10] (5762:5762:5762) (5684:5684:5684))
        (PORT d[11] (4781:4781:4781) (4685:4685:4685))
        (PORT d[12] (4147:4147:4147) (3914:3914:3914))
        (PORT clk (2166:2166:2166) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2201:2201:2201))
        (PORT d[0] (1917:1917:1917) (1835:1835:1835))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1290:1290:1290) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1294:1294:1294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1291:1291:1291) (1294:1294:1294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2391:2391:2391) (2178:2178:2178))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2680:2680:2680) (2710:2710:2710))
        (PORT datad (1731:1731:1731) (1609:1609:1609))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3919:3919:3919) (3829:3829:3829))
        (PORT d[1] (4757:4757:4757) (4737:4737:4737))
        (PORT d[2] (4609:4609:4609) (4548:4548:4548))
        (PORT d[3] (2483:2483:2483) (2507:2507:2507))
        (PORT d[4] (4393:4393:4393) (4250:4250:4250))
        (PORT d[5] (2154:2154:2154) (2186:2186:2186))
        (PORT d[6] (6987:6987:6987) (7026:7026:7026))
        (PORT d[7] (5973:5973:5973) (5925:5925:5925))
        (PORT d[8] (5036:5036:5036) (5030:5030:5030))
        (PORT d[9] (4578:4578:4578) (4356:4356:4356))
        (PORT d[10] (6479:6479:6479) (6385:6385:6385))
        (PORT d[11] (4770:4770:4770) (4668:4668:4668))
        (PORT d[12] (4608:4608:4608) (4389:4389:4389))
        (PORT clk (2211:2211:2211) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2246:2246:2246))
        (PORT d[0] (3779:3779:3779) (3678:3678:3678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1339:1339:1339))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3911:3911:3911) (3821:3821:3821))
        (PORT d[1] (4789:4789:4789) (4766:4766:4766))
        (PORT d[2] (4621:4621:4621) (4568:4568:4568))
        (PORT d[3] (3511:3511:3511) (3519:3519:3519))
        (PORT d[4] (4336:4336:4336) (4192:4192:4192))
        (PORT d[5] (2139:2139:2139) (2174:2174:2174))
        (PORT d[6] (6966:6966:6966) (7003:7003:7003))
        (PORT d[7] (5964:5964:5964) (5914:5914:5914))
        (PORT d[8] (4959:4959:4959) (4949:4949:4949))
        (PORT d[9] (4569:4569:4569) (4331:4331:4331))
        (PORT d[10] (6424:6424:6424) (6328:6328:6328))
        (PORT d[11] (4804:4804:4804) (4697:4697:4697))
        (PORT d[12] (4626:4626:4626) (4409:4409:4409))
        (PORT clk (2217:2217:2217) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2247:2247:2247))
        (PORT d[0] (3299:3299:3299) (3126:3126:3126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1230:1230:1230) (1141:1141:1141))
        (PORT datab (2024:2024:2024) (2014:2014:2014))
        (PORT datac (2687:2687:2687) (2718:2718:2718))
        (PORT datad (1207:1207:1207) (1118:1118:1118))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3461:3461:3461))
        (PORT d[1] (4725:4725:4725) (4697:4697:4697))
        (PORT d[2] (6822:6822:6822) (6849:6849:6849))
        (PORT d[3] (4352:4352:4352) (4473:4473:4473))
        (PORT d[4] (6554:6554:6554) (6486:6486:6486))
        (PORT d[5] (2832:2832:2832) (2895:2895:2895))
        (PORT d[6] (5480:5480:5480) (5452:5452:5452))
        (PORT d[7] (4829:4829:4829) (4690:4690:4690))
        (PORT d[8] (4922:4922:4922) (4872:4872:4872))
        (PORT d[9] (6653:6653:6653) (6404:6404:6404))
        (PORT d[10] (6152:6152:6152) (6064:6064:6064))
        (PORT d[11] (5518:5518:5518) (5421:5421:5421))
        (PORT d[12] (2564:2564:2564) (2601:2601:2601))
        (PORT clk (2206:2206:2206) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2242:2242:2242))
        (PORT d[0] (2175:2175:2175) (2114:2114:2114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5508:5508:5508) (5396:5396:5396))
        (PORT d[1] (5504:5504:5504) (5521:5521:5521))
        (PORT d[2] (4971:4971:4971) (4890:4890:4890))
        (PORT d[3] (3258:3258:3258) (3325:3325:3325))
        (PORT d[4] (4417:4417:4417) (4308:4308:4308))
        (PORT d[5] (3169:3169:3169) (3226:3226:3226))
        (PORT d[6] (7109:7109:7109) (7170:7170:7170))
        (PORT d[7] (6702:6702:6702) (6659:6659:6659))
        (PORT d[8] (6642:6642:6642) (6629:6629:6629))
        (PORT d[9] (3646:3646:3646) (3731:3731:3731))
        (PORT d[10] (5554:5554:5554) (5503:5503:5503))
        (PORT d[11] (6123:6123:6123) (6029:6029:6029))
        (PORT d[12] (4805:4805:4805) (4650:4650:4650))
        (PORT clk (2216:2216:2216) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2250:2250:2250))
        (PORT d[0] (3170:3170:3170) (2957:2957:2957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1342:1342:1342))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1343:1343:1343))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (3554:3554:3554) (3431:3431:3431))
        (PORT datac (2681:2681:2681) (2712:2712:2712))
        (PORT datad (1757:1757:1757) (1656:1656:1656))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2664:2664:2664) (2736:2736:2736))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (2749:2749:2749) (2696:2696:2696))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2795:2795:2795) (2735:2735:2735))
        (PORT datab (1625:1625:1625) (1569:1569:1569))
        (PORT datac (2098:2098:2098) (2156:2156:2156))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3803:3803:3803) (3803:3803:3803))
        (PORT d[1] (4026:4026:4026) (3983:3983:3983))
        (PORT d[2] (5403:5403:5403) (5370:5370:5370))
        (PORT d[3] (5386:5386:5386) (5476:5476:5476))
        (PORT d[4] (2490:2490:2490) (2354:2354:2354))
        (PORT d[5] (4817:4817:4817) (4819:4819:4819))
        (PORT d[6] (5065:5065:5065) (5011:5011:5011))
        (PORT d[7] (4766:4766:4766) (4570:4570:4570))
        (PORT d[8] (4267:4267:4267) (4164:4164:4164))
        (PORT d[9] (2153:2153:2153) (2162:2162:2162))
        (PORT d[10] (3569:3569:3569) (3495:3495:3495))
        (PORT d[11] (7723:7723:7723) (7514:7514:7514))
        (PORT d[12] (3367:3367:3367) (3343:3343:3343))
        (PORT clk (2247:2247:2247) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2281:2281:2281))
        (PORT d[0] (1608:1608:1608) (1553:1553:1553))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3451:3451:3451) (3462:3462:3462))
        (PORT d[1] (4982:4982:4982) (4911:4911:4911))
        (PORT d[2] (5674:5674:5674) (5616:5616:5616))
        (PORT d[3] (5359:5359:5359) (5449:5449:5449))
        (PORT d[4] (2806:2806:2806) (2669:2669:2669))
        (PORT d[5] (4786:4786:4786) (4776:4776:4776))
        (PORT d[6] (4713:4713:4713) (4672:4672:4672))
        (PORT d[7] (4451:4451:4451) (4245:4245:4245))
        (PORT d[8] (3927:3927:3927) (3833:3833:3833))
        (PORT d[9] (2385:2385:2385) (2397:2397:2397))
        (PORT d[10] (3608:3608:3608) (3553:3553:3553))
        (PORT d[11] (7772:7772:7772) (7567:7567:7567))
        (PORT d[12] (3021:3021:3021) (3011:3011:3011))
        (PORT clk (2223:2223:2223) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2261:2261:2261))
        (PORT d[0] (1968:1968:1968) (1925:1925:1925))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1354:1354:1354))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1948:1948:1948) (1953:1953:1953))
        (PORT datab (2235:2235:2235) (2181:2181:2181))
        (PORT datac (1349:1349:1349) (1189:1189:1189))
        (PORT datad (1377:1377:1377) (1245:1245:1245))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3880:3880:3880) (3900:3900:3900))
        (PORT d[1] (4994:4994:4994) (4908:4908:4908))
        (PORT d[2] (5065:5065:5065) (5026:5026:5026))
        (PORT d[3] (4695:4695:4695) (4783:4783:4783))
        (PORT d[4] (8485:8485:8485) (8337:8337:8337))
        (PORT d[5] (2790:2790:2790) (2801:2801:2801))
        (PORT d[6] (1876:1876:1876) (1795:1795:1795))
        (PORT d[7] (2539:2539:2539) (2454:2454:2454))
        (PORT d[8] (3788:3788:3788) (3646:3646:3646))
        (PORT d[9] (2620:2620:2620) (2544:2544:2544))
        (PORT d[10] (2804:2804:2804) (2702:2702:2702))
        (PORT d[11] (7145:7145:7145) (6993:6993:6993))
        (PORT d[12] (1875:1875:1875) (1814:1814:1814))
        (PORT clk (2256:2256:2256) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2290:2290:2290))
        (PORT d[0] (2706:2706:2706) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2249:2249:2249))
        (PORT d[1] (1463:1463:1463) (1450:1450:1450))
        (PORT d[2] (6459:6459:6459) (6421:6421:6421))
        (PORT d[3] (6794:6794:6794) (6878:6878:6878))
        (PORT d[4] (1562:1562:1562) (1563:1563:1563))
        (PORT d[5] (1484:1484:1484) (1483:1483:1483))
        (PORT d[6] (4959:4959:4959) (4850:4850:4850))
        (PORT d[7] (1442:1442:1442) (1437:1437:1437))
        (PORT d[8] (2216:2216:2216) (2111:2111:2111))
        (PORT d[9] (1709:1709:1709) (1668:1668:1668))
        (PORT d[10] (2389:2389:2389) (2350:2350:2350))
        (PORT d[11] (7836:7836:7836) (7671:7671:7671))
        (PORT d[12] (4992:4992:4992) (4952:4952:4952))
        (PORT clk (2264:2264:2264) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2298:2298:2298))
        (PORT d[0] (1182:1182:1182) (1083:1083:1083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1949:1949:1949) (1954:1954:1954))
        (PORT datab (2235:2235:2235) (2182:2182:2182))
        (PORT datac (1276:1276:1276) (1237:1237:1237))
        (PORT datad (691:691:691) (649:649:649))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1317:1317:1317) (1302:1302:1302))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1490:1490:1490) (1520:1520:1520))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1307:1307:1307) (1275:1275:1275))
        (PORT d[1] (1155:1155:1155) (1152:1152:1152))
        (PORT d[2] (1614:1614:1614) (1568:1568:1568))
        (PORT d[3] (1790:1790:1790) (1772:1772:1772))
        (PORT d[4] (1144:1144:1144) (1144:1144:1144))
        (PORT d[5] (1120:1120:1120) (1130:1130:1130))
        (PORT d[6] (5268:5268:5268) (5140:5140:5140))
        (PORT d[7] (1119:1119:1119) (1130:1130:1130))
        (PORT d[8] (2492:2492:2492) (2384:2384:2384))
        (PORT d[9] (1145:1145:1145) (1160:1160:1160))
        (PORT d[10] (2111:2111:2111) (2090:2090:2090))
        (PORT d[11] (1317:1317:1317) (1285:1285:1285))
        (PORT d[12] (1121:1121:1121) (1130:1130:1130))
        (PORT clk (2273:2273:2273) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2309:2309:2309))
        (PORT d[0] (595:595:595) (540:540:540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1401:1401:1401))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1402:1402:1402))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4144:4144:4144) (4134:4134:4134))
        (PORT d[1] (5638:5638:5638) (5529:5529:5529))
        (PORT d[2] (6022:6022:6022) (5958:5958:5958))
        (PORT d[3] (5387:5387:5387) (5320:5320:5320))
        (PORT d[4] (2146:2146:2146) (2030:2030:2030))
        (PORT d[5] (5432:5432:5432) (5394:5394:5394))
        (PORT d[6] (5393:5393:5393) (5323:5323:5323))
        (PORT d[7] (5084:5084:5084) (4873:4873:4873))
        (PORT d[8] (4589:4589:4589) (4479:4479:4479))
        (PORT d[9] (1815:1815:1815) (1830:1830:1830))
        (PORT d[10] (3681:3681:3681) (3625:3625:3625))
        (PORT d[11] (6177:6177:6177) (6042:6042:6042))
        (PORT d[12] (3685:3685:3685) (3650:3650:3650))
        (PORT clk (2256:2256:2256) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2292:2292:2292))
        (PORT d[0] (1571:1571:1571) (1406:1406:1406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1947:1947:1947) (1952:1952:1952))
        (PORT datab (2235:2235:2235) (2181:2181:2181))
        (PORT datac (978:978:978) (921:921:921))
        (PORT datad (1403:1403:1403) (1368:1368:1368))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2860:2860:2860))
        (PORT d[1] (4384:4384:4384) (4362:4362:4362))
        (PORT d[2] (5794:5794:5794) (5763:5763:5763))
        (PORT d[3] (3585:3585:3585) (3657:3657:3657))
        (PORT d[4] (4205:4205:4205) (3919:3919:3919))
        (PORT d[5] (4325:4325:4325) (4432:4432:4432))
        (PORT d[6] (5416:5416:5416) (5381:5381:5381))
        (PORT d[7] (4926:4926:4926) (4762:4762:4762))
        (PORT d[8] (4553:4553:4553) (4456:4456:4456))
        (PORT d[9] (2464:2464:2464) (2483:2483:2483))
        (PORT d[10] (3892:3892:3892) (3833:3833:3833))
        (PORT d[11] (6577:6577:6577) (6523:6523:6523))
        (PORT d[12] (3451:3451:3451) (3483:3483:3483))
        (PORT clk (2250:2250:2250) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2284:2284:2284))
        (PORT d[0] (2430:2430:2430) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (1802:1802:1802))
        (PORT d[1] (1418:1418:1418) (1408:1408:1408))
        (PORT d[2] (1955:1955:1955) (1907:1907:1907))
        (PORT d[3] (1743:1743:1743) (1725:1725:1725))
        (PORT d[4] (1502:1502:1502) (1502:1502:1502))
        (PORT d[5] (1444:1444:1444) (1442:1442:1442))
        (PORT d[6] (4623:4623:4623) (4542:4542:4542))
        (PORT d[7] (1435:1435:1435) (1429:1429:1429))
        (PORT d[8] (2484:2484:2484) (2374:2374:2374))
        (PORT d[9] (1122:1122:1122) (1134:1134:1134))
        (PORT d[10] (2363:2363:2363) (2327:2327:2327))
        (PORT d[11] (1375:1375:1375) (1337:1337:1337))
        (PORT d[12] (1158:1158:1158) (1169:1169:1169))
        (PORT clk (2256:2256:2256) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2294:2294:2294))
        (PORT d[0] (930:930:930) (837:837:837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1940:1940:1940) (1943:1943:1943))
        (PORT datab (2234:2234:2234) (2180:2180:2180))
        (PORT datac (1942:1942:1942) (1900:1900:1900))
        (PORT datad (980:980:980) (921:921:921))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1528:1528:1528) (1551:1551:1551))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3969:3969:3969) (4032:4032:4032))
        (PORT d[1] (4327:4327:4327) (4281:4281:4281))
        (PORT d[2] (8181:8181:8181) (8201:8201:8201))
        (PORT d[3] (5819:5819:5819) (5935:5935:5935))
        (PORT d[4] (7293:7293:7293) (7232:7232:7232))
        (PORT d[5] (3484:3484:3484) (3528:3528:3528))
        (PORT d[6] (5682:5682:5682) (5609:5609:5609))
        (PORT d[7] (5994:5994:5994) (5836:5836:5836))
        (PORT d[8] (4172:4172:4172) (4082:4082:4082))
        (PORT d[9] (4176:4176:4176) (4195:4195:4195))
        (PORT d[10] (2342:2342:2342) (2305:2305:2305))
        (PORT d[11] (6483:6483:6483) (6355:6355:6355))
        (PORT d[12] (4056:4056:4056) (4045:4045:4045))
        (PORT clk (2206:2206:2206) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2242:2242:2242))
        (PORT d[0] (2288:2288:2288) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2937:2937:2937) (3023:3023:3023))
        (PORT d[1] (4572:4572:4572) (4502:4502:4502))
        (PORT d[2] (7237:7237:7237) (7299:7299:7299))
        (PORT d[3] (4771:4771:4771) (4901:4901:4901))
        (PORT d[4] (6362:6362:6362) (6348:6348:6348))
        (PORT d[5] (3522:3522:3522) (3553:3553:3553))
        (PORT d[6] (4719:4719:4719) (4674:4674:4674))
        (PORT d[7] (5591:5591:5591) (5428:5428:5428))
        (PORT d[8] (4145:4145:4145) (4053:4053:4053))
        (PORT d[9] (3163:3163:3163) (3213:3213:3213))
        (PORT d[10] (3381:3381:3381) (3309:3309:3309))
        (PORT d[11] (5173:5173:5173) (5067:5067:5067))
        (PORT d[12] (2756:2756:2756) (2785:2785:2785))
        (PORT clk (2255:2255:2255) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2292:2292:2292))
        (PORT d[0] (3240:3240:3240) (3015:3015:3015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1384:1384:1384))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1385:1385:1385))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1385:1385:1385))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1292:1292:1292))
        (PORT d[1] (3578:3578:3578) (3516:3516:3516))
        (PORT d[2] (1715:1715:1715) (1681:1681:1681))
        (PORT d[3] (1732:1732:1732) (1715:1715:1715))
        (PORT d[4] (1195:1195:1195) (1195:1195:1195))
        (PORT d[5] (1154:1154:1154) (1162:1162:1162))
        (PORT d[6] (5234:5234:5234) (5111:5111:5111))
        (PORT d[7] (1120:1120:1120) (1130:1130:1130))
        (PORT d[8] (2491:2491:2491) (2383:2383:2383))
        (PORT d[9] (1122:1122:1122) (1134:1134:1134))
        (PORT d[10] (1156:1156:1156) (1158:1158:1158))
        (PORT d[11] (1370:1370:1370) (1333:1333:1333))
        (PORT d[12] (1190:1190:1190) (1200:1200:1200))
        (PORT clk (2273:2273:2273) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2305:2305:2305))
        (PORT d[0] (1153:1153:1153) (1050:1050:1050))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1397:1397:1397) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1398:1398:1398))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1398:1398:1398) (1398:1398:1398))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2760:2760:2760) (2782:2782:2782))
        (PORT d[1] (4058:4058:4058) (4021:4021:4021))
        (PORT d[2] (5503:5503:5503) (5488:5488:5488))
        (PORT d[3] (4756:4756:4756) (4901:4901:4901))
        (PORT d[4] (4132:4132:4132) (3938:3938:3938))
        (PORT d[5] (3215:3215:3215) (3260:3260:3260))
        (PORT d[6] (5293:5293:5293) (5218:5218:5218))
        (PORT d[7] (5114:5114:5114) (4925:4925:4925))
        (PORT d[8] (3880:3880:3880) (3791:3791:3791))
        (PORT d[9] (2455:2455:2455) (2493:2493:2493))
        (PORT d[10] (4751:4751:4751) (4719:4719:4719))
        (PORT d[11] (5806:5806:5806) (5662:5662:5662))
        (PORT d[12] (2468:2468:2468) (2482:2482:2482))
        (PORT clk (2228:2228:2228) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2265:2265:2265))
        (PORT d[0] (4268:4268:4268) (4113:4113:4113))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1195:1195:1195) (1120:1120:1120))
        (PORT datab (1672:1672:1672) (1651:1651:1651))
        (PORT datac (1326:1326:1326) (1318:1318:1318))
        (PORT datad (2025:2025:2025) (2017:2017:2017))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1830:1830:1830) (1752:1752:1752))
        (PORT datab (1672:1672:1672) (1651:1651:1651))
        (PORT datac (3377:3377:3377) (3202:3202:3202))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1155:1155:1155))
        (PORT datab (1403:1403:1403) (1436:1436:1436))
        (PORT datac (1800:1800:1800) (1735:1735:1735))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2966:2966:2966) (2928:2928:2928))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1683:1683:1683) (1681:1681:1681))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3241:3241:3241) (3285:3285:3285))
        (PORT d[1] (4645:4645:4645) (4568:4568:4568))
        (PORT d[2] (8868:8868:8868) (8859:8859:8859))
        (PORT d[3] (4411:4411:4411) (4519:4519:4519))
        (PORT d[4] (7913:7913:7913) (7823:7823:7823))
        (PORT d[5] (2414:2414:2414) (2431:2431:2431))
        (PORT d[6] (2522:2522:2522) (2426:2426:2426))
        (PORT d[7] (2494:2494:2494) (2405:2405:2405))
        (PORT d[8] (3463:3463:3463) (3333:3333:3333))
        (PORT d[9] (4915:4915:4915) (4923:4923:4923))
        (PORT d[10] (2180:2180:2180) (2096:2096:2096))
        (PORT d[11] (6836:6836:6836) (6706:6706:6706))
        (PORT d[12] (5138:5138:5138) (5081:5081:5081))
        (PORT clk (2223:2223:2223) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2259:2259:2259))
        (PORT d[0] (2104:2104:2104) (2001:2001:2001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (1901:1901:1901))
        (PORT d[1] (4854:4854:4854) (4744:4744:4744))
        (PORT d[2] (1956:1956:1956) (1895:1895:1895))
        (PORT d[3] (3172:3172:3172) (3181:3181:3181))
        (PORT d[4] (2823:2823:2823) (2798:2798:2798))
        (PORT d[5] (2063:2063:2063) (2063:2063:2063))
        (PORT d[6] (1287:1287:1287) (1239:1239:1239))
        (PORT d[7] (1272:1272:1272) (1247:1247:1247))
        (PORT d[8] (1581:1581:1581) (1505:1505:1505))
        (PORT d[9] (1913:1913:1913) (1855:1855:1855))
        (PORT d[10] (3537:3537:3537) (3417:3417:3417))
        (PORT d[11] (2107:2107:2107) (2058:2058:2058))
        (PORT d[12] (2562:2562:2562) (2472:2472:2472))
        (PORT clk (2268:2268:2268) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2303:2303:2303))
        (PORT d[0] (1184:1184:1184) (1119:1119:1119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1393:1393:1393) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2572:2572:2572) (2630:2630:2630))
        (PORT d[1] (3928:3928:3928) (3862:3862:3862))
        (PORT d[2] (7852:7852:7852) (7878:7878:7878))
        (PORT d[3] (4349:4349:4349) (4449:4449:4449))
        (PORT d[4] (6905:6905:6905) (6845:6845:6845))
        (PORT d[5] (2798:2798:2798) (2835:2835:2835))
        (PORT d[6] (4822:4822:4822) (4708:4708:4708))
        (PORT d[7] (4374:4374:4374) (4206:4206:4206))
        (PORT d[8] (6213:6213:6213) (6150:6150:6150))
        (PORT d[9] (3850:3850:3850) (3879:3879:3879))
        (PORT d[10] (6351:6351:6351) (6222:6222:6222))
        (PORT d[11] (5684:5684:5684) (5532:5532:5532))
        (PORT d[12] (4124:4124:4124) (4100:4100:4100))
        (PORT clk (2223:2223:2223) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2259:2259:2259))
        (PORT d[0] (3546:3546:3546) (3346:3346:3346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1579:1579:1579) (1498:1498:1498))
        (PORT datab (1357:1357:1357) (1359:1359:1359))
        (PORT datac (1304:1304:1304) (1302:1302:1302))
        (PORT datad (2197:2197:2197) (2124:2124:2124))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3684:3684:3684) (3757:3757:3757))
        (PORT d[1] (4888:4888:4888) (4812:4812:4812))
        (PORT d[2] (7849:7849:7849) (7887:7887:7887))
        (PORT d[3] (5409:5409:5409) (5532:5532:5532))
        (PORT d[4] (7014:7014:7014) (6971:6971:6971))
        (PORT d[5] (3202:3202:3202) (3251:3251:3251))
        (PORT d[6] (5379:5379:5379) (5324:5324:5324))
        (PORT d[7] (5642:5642:5642) (5492:5492:5492))
        (PORT d[8] (3777:3777:3777) (3689:3689:3689))
        (PORT d[9] (3840:3840:3840) (3870:3870:3870))
        (PORT d[10] (2716:2716:2716) (2666:2666:2666))
        (PORT d[11] (6160:6160:6160) (6043:6043:6043))
        (PORT d[12] (3474:3474:3474) (3483:3483:3483))
        (PORT clk (2231:2231:2231) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2268:2268:2268))
        (PORT d[0] (2628:2628:2628) (2435:2435:2435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2132:2132:2132) (2002:2002:2002))
        (PORT datab (1346:1346:1346) (1333:1333:1333))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (3019:3019:3019) (2843:2843:2843))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3161:3161:3161) (3028:3028:3028))
        (PORT d[1] (5521:5521:5521) (5510:5510:5510))
        (PORT d[2] (6836:6836:6836) (6675:6675:6675))
        (PORT d[3] (4847:4847:4847) (4850:4850:4850))
        (PORT d[4] (1841:1841:1841) (1832:1832:1832))
        (PORT d[5] (1510:1510:1510) (1510:1510:1510))
        (PORT d[6] (5275:5275:5275) (5292:5292:5292))
        (PORT d[7] (5150:5150:5150) (4935:4935:4935))
        (PORT d[8] (6904:6904:6904) (6832:6832:6832))
        (PORT d[9] (1780:1780:1780) (1759:1759:1759))
        (PORT d[10] (4356:4356:4356) (4201:4201:4201))
        (PORT d[11] (3544:3544:3544) (3427:3427:3427))
        (PORT d[12] (4251:4251:4251) (4071:4071:4071))
        (PORT clk (2256:2256:2256) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2290:2290:2290))
        (PORT d[0] (934:934:934) (866:866:866))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1383:1383:1383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1383:1383:1383))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4244:4244:4244) (4174:4174:4174))
        (PORT d[1] (5760:5760:5760) (5735:5735:5735))
        (PORT d[2] (4842:4842:4842) (4733:4733:4733))
        (PORT d[3] (2825:2825:2825) (2862:2862:2862))
        (PORT d[4] (5893:5893:5893) (5480:5480:5480))
        (PORT d[5] (3617:3617:3617) (3700:3700:3700))
        (PORT d[6] (6706:6706:6706) (6737:6737:6737))
        (PORT d[7] (4896:4896:4896) (4727:4727:4727))
        (PORT d[8] (6523:6523:6523) (6576:6576:6576))
        (PORT d[9] (2473:2473:2473) (2520:2520:2520))
        (PORT d[10] (4742:4742:4742) (4623:4623:4623))
        (PORT d[11] (6194:6194:6194) (6097:6097:6097))
        (PORT d[12] (5259:5259:5259) (5080:5080:5080))
        (PORT clk (2232:2232:2232) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2265:2265:2265))
        (PORT d[0] (3650:3650:3650) (3374:3374:3374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (776:776:776))
        (PORT datab (1349:1349:1349) (1336:1336:1336))
        (PORT datac (2425:2425:2425) (2302:2302:2302))
        (PORT datad (1324:1324:1324) (1320:1320:1320))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4476:4476:4476) (4454:4454:4454))
        (PORT d[1] (4715:4715:4715) (4696:4696:4696))
        (PORT d[2] (5798:5798:5798) (5648:5648:5648))
        (PORT d[3] (3474:3474:3474) (3465:3465:3465))
        (PORT d[4] (2189:2189:2189) (2069:2069:2069))
        (PORT d[5] (4179:4179:4179) (4207:4207:4207))
        (PORT d[6] (5311:5311:5311) (5321:5321:5321))
        (PORT d[7] (4436:4436:4436) (4218:4218:4218))
        (PORT d[8] (4999:4999:4999) (4881:4881:4881))
        (PORT d[9] (3496:3496:3496) (3495:3495:3495))
        (PORT d[10] (5373:5373:5373) (5222:5222:5222))
        (PORT d[11] (5482:5482:5482) (5358:5358:5358))
        (PORT d[12] (5583:5583:5583) (5383:5383:5383))
        (PORT clk (2248:2248:2248) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2281:2281:2281))
        (PORT d[0] (2070:2070:2070) (2066:2066:2066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (2952:2952:2952))
        (PORT d[1] (4831:4831:4831) (4847:4847:4847))
        (PORT d[2] (6166:6166:6166) (6030:6030:6030))
        (PORT d[3] (4216:4216:4216) (4247:4247:4247))
        (PORT d[4] (5808:5808:5808) (5657:5657:5657))
        (PORT d[5] (2521:2521:2521) (2581:2581:2581))
        (PORT d[6] (5631:5631:5631) (5662:5662:5662))
        (PORT d[7] (4221:4221:4221) (4038:4038:4038))
        (PORT d[8] (6217:6217:6217) (6172:6172:6172))
        (PORT d[9] (4220:4220:4220) (4252:4252:4252))
        (PORT d[10] (3890:3890:3890) (3733:3733:3733))
        (PORT d[11] (7132:7132:7132) (7003:7003:7003))
        (PORT d[12] (3599:3599:3599) (3442:3442:3442))
        (PORT clk (2222:2222:2222) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2260:2260:2260))
        (PORT d[0] (2148:2148:2148) (2147:2147:2147))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1353:1353:1353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1353:1353:1353))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1716:1716:1716) (1661:1661:1661))
        (PORT datab (1357:1357:1357) (1359:1359:1359))
        (PORT datac (1304:1304:1304) (1301:1301:1301))
        (PORT datad (1475:1475:1475) (1357:1357:1357))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3438:3438:3438) (3301:3301:3301))
        (PORT d[1] (5514:5514:5514) (5536:5536:5536))
        (PORT d[2] (3358:3358:3358) (3206:3206:3206))
        (PORT d[3] (3967:3967:3967) (4017:4017:4017))
        (PORT d[4] (4769:4769:4769) (4652:4652:4652))
        (PORT d[5] (3864:3864:3864) (3904:3904:3904))
        (PORT d[6] (5978:5978:5978) (6034:6034:6034))
        (PORT d[7] (7334:7334:7334) (7277:7277:7277))
        (PORT d[8] (5373:5373:5373) (5390:5390:5390))
        (PORT d[9] (3987:3987:3987) (4059:4059:4059))
        (PORT d[10] (5518:5518:5518) (5460:5460:5460))
        (PORT d[11] (3221:3221:3221) (3109:3109:3109))
        (PORT d[12] (5191:5191:5191) (5030:5030:5030))
        (PORT clk (2175:2175:2175) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2213:2213:2213))
        (PORT d[0] (2650:2650:2650) (2607:2607:2607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1305:1305:1305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1306:1306:1306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1300:1300:1300) (1306:1306:1306))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2532:2532:2532) (2446:2446:2446))
        (PORT d[1] (3686:3686:3686) (3623:3623:3623))
        (PORT d[2] (1112:1112:1112) (1116:1116:1116))
        (PORT d[3] (2081:2081:2081) (2029:2029:2029))
        (PORT d[4] (1185:1185:1185) (1187:1187:1187))
        (PORT d[5] (1182:1182:1182) (1199:1199:1199))
        (PORT d[6] (5190:5190:5190) (5201:5201:5201))
        (PORT d[7] (1140:1140:1140) (1142:1142:1142))
        (PORT d[8] (3175:3175:3175) (3050:3050:3050))
        (PORT d[9] (1443:1443:1443) (1434:1434:1434))
        (PORT d[10] (1441:1441:1441) (1434:1434:1434))
        (PORT d[11] (3874:3874:3874) (3748:3748:3748))
        (PORT d[12] (4568:4568:4568) (4373:4373:4373))
        (PORT clk (2265:2265:2265) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2298:2298:2298))
        (PORT d[0] (1590:1590:1590) (1524:1524:1524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1391:1391:1391))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1798:1798:1798) (1776:1776:1776))
        (PORT datab (1348:1348:1348) (1335:1335:1335))
        (PORT datac (1146:1146:1146) (1037:1037:1037))
        (PORT datad (1324:1324:1324) (1321:1321:1321))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2218:2218:2218) (2261:2261:2261))
        (PORT datac (1302:1302:1302) (1287:1287:1287))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5041:5041:5041) (4986:4986:4986))
        (PORT d[1] (4851:4851:4851) (4865:4865:4865))
        (PORT d[2] (3797:3797:3797) (3673:3673:3673))
        (PORT d[3] (3889:3889:3889) (3929:3929:3929))
        (PORT d[4] (5714:5714:5714) (5554:5554:5554))
        (PORT d[5] (3491:3491:3491) (3530:3530:3530))
        (PORT d[6] (5662:5662:5662) (5690:5690:5690))
        (PORT d[7] (3860:3860:3860) (3686:3686:3686))
        (PORT d[8] (5735:5735:5735) (5765:5765:5765))
        (PORT d[9] (3903:3903:3903) (3947:3947:3947))
        (PORT d[10] (4385:4385:4385) (4258:4258:4258))
        (PORT d[11] (7097:7097:7097) (6955:6955:6955))
        (PORT d[12] (5074:5074:5074) (4920:4920:4920))
        (PORT clk (2195:2195:2195) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2231:2231:2231))
        (PORT d[0] (1883:1883:1883) (1791:1791:1791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1323:1323:1323))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1320:1320:1320) (1324:1324:1324))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4358:4358:4358) (4328:4328:4328))
        (PORT d[1] (5196:5196:5196) (5216:5216:5216))
        (PORT d[2] (4891:4891:4891) (4795:4795:4795))
        (PORT d[3] (3215:3215:3215) (3267:3267:3267))
        (PORT d[4] (4843:4843:4843) (4736:4736:4736))
        (PORT d[5] (3550:3550:3550) (3592:3592:3592))
        (PORT d[6] (6005:6005:6005) (6061:6061:6061))
        (PORT d[7] (7063:7063:7063) (7039:7039:7039))
        (PORT d[8] (6404:6404:6404) (6420:6420:6420))
        (PORT d[9] (3257:3257:3257) (3322:3322:3322))
        (PORT d[10] (4356:4356:4356) (4233:4233:4233))
        (PORT d[11] (6168:6168:6168) (6067:6067:6067))
        (PORT d[12] (4443:4443:4443) (4315:4315:4315))
        (PORT clk (2233:2233:2233) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2269:2269:2269))
        (PORT d[0] (2778:2778:2778) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1570:1570:1570))
        (PORT datab (1348:1348:1348) (1335:1335:1335))
        (PORT datac (1582:1582:1582) (1516:1516:1516))
        (PORT datad (1324:1324:1324) (1320:1320:1320))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (2219:2219:2219) (2262:2262:2262))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1957:1957:1957) (1822:1822:1822))
        (PORT datab (2027:2027:2027) (2027:2027:2027))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4247:4247:4247) (4146:4146:4146))
        (PORT d[1] (4754:4754:4754) (4729:4729:4729))
        (PORT d[2] (4645:4645:4645) (4600:4600:4600))
        (PORT d[3] (3867:3867:3867) (3866:3866:3866))
        (PORT d[4] (4709:4709:4709) (4547:4547:4547))
        (PORT d[5] (2173:2173:2173) (2208:2208:2208))
        (PORT d[6] (7339:7339:7339) (7360:7360:7360))
        (PORT d[7] (6309:6309:6309) (6253:6253:6253))
        (PORT d[8] (4647:4647:4647) (4612:4612:4612))
        (PORT d[9] (4908:4908:4908) (4675:4675:4675))
        (PORT d[10] (4772:4772:4772) (4668:4668:4668))
        (PORT d[11] (4443:4443:4443) (4314:4314:4314))
        (PORT d[12] (4959:4959:4959) (4733:4733:4733))
        (PORT clk (2231:2231:2231) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2263:2263:2263))
        (PORT d[0] (4677:4677:4677) (4544:4544:4544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1356:1356:1356))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4373:4373:4373) (4344:4344:4344))
        (PORT d[1] (5210:5210:5210) (5232:5232:5232))
        (PORT d[2] (5216:5216:5216) (5098:5098:5098))
        (PORT d[3] (3244:3244:3244) (3309:3309:3309))
        (PORT d[4] (5084:5084:5084) (4951:4951:4951))
        (PORT d[5] (3524:3524:3524) (3568:3568:3568))
        (PORT d[6] (5992:5992:5992) (6048:6048:6048))
        (PORT d[7] (7064:7064:7064) (7040:7040:7040))
        (PORT d[8] (6403:6403:6403) (6419:6419:6419))
        (PORT d[9] (3596:3596:3596) (3658:3658:3658))
        (PORT d[10] (4352:4352:4352) (4227:4227:4227))
        (PORT d[11] (6149:6149:6149) (6052:6052:6052))
        (PORT d[12] (4148:4148:4148) (4042:4042:4042))
        (PORT clk (2229:2229:2229) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2265:2265:2265))
        (PORT d[0] (3227:3227:3227) (2995:2995:2995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1354:1354:1354) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1341:1341:1341) (1296:1296:1296))
        (PORT datab (1357:1357:1357) (1359:1359:1359))
        (PORT datac (1304:1304:1304) (1302:1302:1302))
        (PORT datad (2071:2071:2071) (1950:1950:1950))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2842:2842:2842) (2726:2726:2726))
        (PORT d[1] (5206:5206:5206) (5211:5211:5211))
        (PORT d[2] (6508:6508:6508) (6362:6362:6362))
        (PORT d[3] (2260:2260:2260) (2217:2217:2217))
        (PORT d[4] (2179:2179:2179) (2159:2159:2159))
        (PORT d[5] (2882:2882:2882) (2931:2931:2931))
        (PORT d[6] (5576:5576:5576) (5575:5575:5575))
        (PORT d[7] (4557:4557:4557) (4365:4365:4365))
        (PORT d[8] (6590:6590:6590) (6534:6534:6534))
        (PORT d[9] (4533:4533:4533) (4548:4548:4548))
        (PORT d[10] (4036:4036:4036) (3898:3898:3898))
        (PORT d[11] (3224:3224:3224) (3115:3115:3115))
        (PORT d[12] (3925:3925:3925) (3758:3758:3758))
        (PORT clk (2246:2246:2246) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2280:2280:2280))
        (PORT d[0] (1460:1460:1460) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3496:3496:3496))
        (PORT d[1] (5037:5037:5037) (4971:4971:4971))
        (PORT d[2] (5679:5679:5679) (5622:5622:5622))
        (PORT d[3] (5348:5348:5348) (5440:5440:5440))
        (PORT d[4] (2766:2766:2766) (2629:2629:2629))
        (PORT d[5] (4787:4787:4787) (4776:4776:4776))
        (PORT d[6] (4721:4721:4721) (4680:4680:4680))
        (PORT d[7] (4480:4480:4480) (4286:4286:4286))
        (PORT d[8] (4217:4217:4217) (4114:4114:4114))
        (PORT d[9] (2419:2419:2419) (2428:2428:2428))
        (PORT d[10] (3929:3929:3929) (3848:3848:3848))
        (PORT d[11] (7772:7772:7772) (7568:7568:7568))
        (PORT d[12] (3021:3021:3021) (3012:3012:3012))
        (PORT clk (2228:2228:2228) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2265:2265:2265))
        (PORT d[0] (3926:3926:3926) (3849:3849:3849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1168:1168:1168) (1070:1070:1070))
        (PORT datab (1347:1347:1347) (1334:1334:1334))
        (PORT datac (2379:2379:2379) (2400:2400:2400))
        (PORT datad (1325:1325:1325) (1322:1322:1322))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4588:4588:4588) (4506:4506:4506))
        (PORT d[1] (5153:5153:5153) (5158:5158:5158))
        (PORT d[2] (6150:6150:6150) (6054:6054:6054))
        (PORT d[3] (3810:3810:3810) (3806:3806:3806))
        (PORT d[4] (5278:5278:5278) (5092:5092:5092))
        (PORT d[5] (2523:2523:2523) (2581:2581:2581))
        (PORT d[6] (6656:6656:6656) (6711:6711:6711))
        (PORT d[7] (4967:4967:4967) (4818:4818:4818))
        (PORT d[8] (5399:5399:5399) (5407:5407:5407))
        (PORT d[9] (4644:4644:4644) (4424:4424:4424))
        (PORT d[10] (6386:6386:6386) (6292:6292:6292))
        (PORT d[11] (5088:5088:5088) (4974:4974:4974))
        (PORT d[12] (5725:5725:5725) (5433:5433:5433))
        (PORT clk (2203:2203:2203) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2238:2238:2238))
        (PORT d[0] (2450:2450:2450) (2364:2364:2364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3849:3849:3849) (3775:3775:3775))
        (PORT d[1] (5092:5092:5092) (5109:5109:5109))
        (PORT d[2] (4429:4429:4429) (4301:4301:4301))
        (PORT d[3] (2829:2829:2829) (2856:2856:2856))
        (PORT d[4] (5170:5170:5170) (5077:5077:5077))
        (PORT d[5] (3642:3642:3642) (3729:3729:3729))
        (PORT d[6] (6385:6385:6385) (6419:6419:6419))
        (PORT d[7] (4240:4240:4240) (4044:4044:4044))
        (PORT d[8] (6403:6403:6403) (6431:6431:6431))
        (PORT d[9] (2825:2825:2825) (2856:2856:2856))
        (PORT d[10] (4747:4747:4747) (4642:4642:4642))
        (PORT d[11] (5860:5860:5860) (5804:5804:5804))
        (PORT d[12] (4441:4441:4441) (4312:4312:4312))
        (PORT clk (2220:2220:2220) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2255:2255:2255))
        (PORT d[0] (3624:3624:3624) (3452:3452:3452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1345:1345:1345) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1381:1381:1381) (1365:1365:1365))
        (PORT datab (1672:1672:1672) (1651:1651:1651))
        (PORT datac (2285:2285:2285) (2248:2248:2248))
        (PORT datad (2098:2098:2098) (2101:2101:2101))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4927:4927:4927) (4833:4833:4833))
        (PORT d[1] (5306:5306:5306) (5239:5239:5239))
        (PORT d[2] (5835:5835:5835) (5698:5698:5698))
        (PORT d[3] (3268:3268:3268) (3328:3328:3328))
        (PORT d[4] (3882:3882:3882) (3610:3610:3610))
        (PORT d[5] (4598:4598:4598) (4642:4642:4642))
        (PORT d[6] (6394:6394:6394) (6325:6325:6325))
        (PORT d[7] (4565:4565:4565) (4383:4383:4383))
        (PORT d[8] (7448:7448:7448) (7457:7457:7457))
        (PORT d[9] (2529:2529:2529) (2580:2580:2580))
        (PORT d[10] (5697:5697:5697) (5544:5544:5544))
        (PORT d[11] (6796:6796:6796) (6666:6666:6666))
        (PORT d[12] (5961:5961:5961) (5757:5757:5757))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (PORT d[0] (2960:2960:2960) (2713:2713:2713))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1377:1377:1377))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3686:3686:3686) (3659:3659:3659))
        (PORT d[1] (5031:5031:5031) (4975:4975:4975))
        (PORT d[2] (5845:5845:5845) (5709:5709:5709))
        (PORT d[3] (3544:3544:3544) (3595:3595:3595))
        (PORT d[4] (3578:3578:3578) (3316:3316:3316))
        (PORT d[5] (4754:4754:4754) (4866:4866:4866))
        (PORT d[6] (6070:6070:6070) (6012:6012:6012))
        (PORT d[7] (4875:4875:4875) (4686:4686:4686))
        (PORT d[8] (4567:4567:4567) (4479:4479:4479))
        (PORT d[9] (2111:2111:2111) (2130:2130:2130))
        (PORT d[10] (5739:5739:5739) (5585:5585:5585))
        (PORT d[11] (6957:6957:6957) (6889:6889:6889))
        (PORT d[12] (3237:3237:3237) (3293:3293:3293))
        (PORT clk (2262:2262:2262) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2297:2297:2297))
        (PORT d[0] (3804:3804:3804) (3700:3700:3700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1386:1386:1386) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1836:1836:1836) (1731:1731:1731))
        (PORT datab (1671:1671:1671) (1651:1651:1651))
        (PORT datac (1331:1331:1331) (1325:1325:1325))
        (PORT datad (1786:1786:1786) (1779:1779:1779))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1350:1350:1350))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1656:1656:1656) (1530:1530:1530))
        (PORT datad (2173:2173:2173) (2224:2224:2224))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4087:4087:4087) (3934:3934:3934))
        (PORT d[1] (3966:3966:3966) (3906:3906:3906))
        (PORT d[2] (4630:4630:4630) (4565:4565:4565))
        (PORT d[3] (4619:4619:4619) (4642:4642:4642))
        (PORT d[4] (5427:5427:5427) (5277:5277:5277))
        (PORT d[5] (2840:2840:2840) (2892:2892:2892))
        (PORT d[6] (6428:6428:6428) (6493:6493:6493))
        (PORT d[7] (7993:7993:7993) (7916:7916:7916))
        (PORT d[8] (6417:6417:6417) (6410:6410:6410))
        (PORT d[9] (2544:2544:2544) (2439:2439:2439))
        (PORT d[10] (3085:3085:3085) (2956:2956:2956))
        (PORT d[11] (3867:3867:3867) (3742:3742:3742))
        (PORT d[12] (2800:2800:2800) (2690:2690:2690))
        (PORT clk (2225:2225:2225) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2259:2259:2259))
        (PORT d[0] (1783:1783:1783) (1700:1700:1700))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3922:3922:3922) (3830:3830:3830))
        (PORT d[1] (4443:4443:4443) (4432:4432:4432))
        (PORT d[2] (7182:7182:7182) (7056:7056:7056))
        (PORT d[3] (3478:3478:3478) (3486:3486:3486))
        (PORT d[4] (4347:4347:4347) (4199:4199:4199))
        (PORT d[5] (2124:2124:2124) (2161:2161:2161))
        (PORT d[6] (6687:6687:6687) (6736:6736:6736))
        (PORT d[7] (5981:5981:5981) (5930:5930:5930))
        (PORT d[8] (5005:5005:5005) (4991:4991:4991))
        (PORT d[9] (4593:4593:4593) (4354:4354:4354))
        (PORT d[10] (6146:6146:6146) (6062:6062:6062))
        (PORT d[11] (4765:4765:4765) (4659:4659:4659))
        (PORT d[12] (4587:4587:4587) (4370:4370:4370))
        (PORT clk (2212:2212:2212) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2244:2244:2244))
        (PORT d[0] (4188:4188:4188) (3985:3985:3985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1337:1337:1337))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5508:5508:5508) (5400:5400:5400))
        (PORT d[1] (5191:5191:5191) (5223:5223:5223))
        (PORT d[2] (5282:5282:5282) (5186:5186:5186))
        (PORT d[3] (3283:3283:3283) (3350:3350:3350))
        (PORT d[4] (4381:4381:4381) (4254:4254:4254))
        (PORT d[5] (3480:3480:3480) (3525:3525:3525))
        (PORT d[6] (7101:7101:7101) (7167:7167:7167))
        (PORT d[7] (6671:6671:6671) (6628:6628:6628))
        (PORT d[8] (6634:6634:6634) (6624:6624:6624))
        (PORT d[9] (3685:3685:3685) (3772:3772:3772))
        (PORT d[10] (5585:5585:5585) (5534:5534:5534))
        (PORT d[11] (6124:6124:6124) (6030:6030:6030))
        (PORT d[12] (4820:4820:4820) (4669:4669:4669))
        (PORT clk (2210:2210:2210) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2245:2245:2245))
        (PORT d[0] (3424:3424:3424) (3300:3300:3300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4119:4119:4119) (3968:3968:3968))
        (PORT d[1] (4815:4815:4815) (4824:4824:4824))
        (PORT d[2] (4634:4634:4634) (4580:4580:4580))
        (PORT d[3] (2459:2459:2459) (2470:2470:2470))
        (PORT d[4] (5442:5442:5442) (5298:5298:5298))
        (PORT d[5] (2839:2839:2839) (2891:2891:2891))
        (PORT d[6] (6427:6427:6427) (6492:6492:6492))
        (PORT d[7] (7986:7986:7986) (7908:7908:7908))
        (PORT d[8] (6079:6079:6079) (6078:6078:6078))
        (PORT d[9] (2519:2519:2519) (2424:2424:2424))
        (PORT d[10] (3116:3116:3116) (2988:2988:2988))
        (PORT d[11] (3525:3525:3525) (3409:3409:3409))
        (PORT d[12] (2451:2451:2451) (2350:2350:2350))
        (PORT clk (2234:2234:2234) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2265:2265:2265))
        (PORT d[0] (2643:2643:2643) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2259:2259:2259) (2365:2365:2365))
        (PORT datab (2090:2090:2090) (2022:2022:2022))
        (PORT datac (1645:1645:1645) (1644:1644:1644))
        (PORT datad (1191:1191:1191) (1110:1110:1110))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1214:1214:1214))
        (PORT datab (1571:1571:1571) (1513:1513:1513))
        (PORT datac (1650:1650:1650) (1651:1651:1651))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4100:4100:4100) (4079:4079:4079))
        (PORT d[1] (4792:4792:4792) (4771:4771:4771))
        (PORT d[2] (6408:6408:6408) (6413:6413:6413))
        (PORT d[3] (4322:4322:4322) (4423:4423:4423))
        (PORT d[4] (7195:7195:7195) (7101:7101:7101))
        (PORT d[5] (2857:2857:2857) (2926:2926:2926))
        (PORT d[6] (6178:6178:6178) (6129:6129:6129))
        (PORT d[7] (5465:5465:5465) (5308:5308:5308))
        (PORT d[8] (4966:4966:4966) (4920:4920:4920))
        (PORT d[9] (7327:7327:7327) (7065:7065:7065))
        (PORT d[10] (6470:6470:6470) (6374:6374:6374))
        (PORT d[11] (6164:6164:6164) (6047:6047:6047))
        (PORT d[12] (2541:2541:2541) (2572:2572:2572))
        (PORT clk (2174:2174:2174) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2210:2210:2210))
        (PORT d[0] (2112:2112:2112) (2028:2028:2028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1303:1303:1303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3571:3571:3571) (3509:3509:3509))
        (PORT d[1] (5082:5082:5082) (5079:5079:5079))
        (PORT d[2] (4825:4825:4825) (4704:4704:4704))
        (PORT d[3] (2462:2462:2462) (2482:2482:2482))
        (PORT d[4] (3148:3148:3148) (2999:2999:2999))
        (PORT d[5] (3204:3204:3204) (3253:3253:3253))
        (PORT d[6] (5960:5960:5960) (5984:5984:5984))
        (PORT d[7] (4143:4143:4143) (3915:3915:3915))
        (PORT d[8] (6133:6133:6133) (6169:6169:6169))
        (PORT d[9] (2489:2489:2489) (2515:2515:2515))
        (PORT d[10] (4379:4379:4379) (4262:4262:4262))
        (PORT d[11] (7526:7526:7526) (7406:7406:7406))
        (PORT d[12] (4920:4920:4920) (4740:4740:4740))
        (PORT clk (2212:2212:2212) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2248:2248:2248))
        (PORT d[0] (3238:3238:3238) (3173:3173:3173))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1341:1341:1341))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1341:1341:1341))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2266:2266:2266) (2372:2372:2372))
        (PORT datab (2113:2113:2113) (2128:2128:2128))
        (PORT datac (1654:1654:1654) (1657:1657:1657))
        (PORT datad (1610:1610:1610) (1548:1548:1548))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (2985:2985:2985))
        (PORT d[1] (5188:5188:5188) (5195:5195:5195))
        (PORT d[2] (6566:6566:6566) (6421:6421:6421))
        (PORT d[3] (2298:2298:2298) (2246:2246:2246))
        (PORT d[4] (1900:1900:1900) (1882:1882:1882))
        (PORT d[5] (3222:3222:3222) (3263:3263:3263))
        (PORT d[6] (5629:5629:5629) (5665:5665:5665))
        (PORT d[7] (4888:4888:4888) (4696:4696:4696))
        (PORT d[8] (6566:6566:6566) (6506:6506:6506))
        (PORT d[9] (2107:2107:2107) (2073:2073:2073))
        (PORT d[10] (1750:1750:1750) (1725:1725:1725))
        (PORT d[11] (3535:3535:3535) (3418:3418:3418))
        (PORT d[12] (1732:1732:1732) (1717:1717:1717))
        (PORT clk (2254:2254:2254) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2287:2287:2287))
        (PORT d[0] (1188:1188:1188) (1089:1089:1089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3214:3214:3214) (3103:3103:3103))
        (PORT d[1] (5530:5530:5530) (5550:5550:5550))
        (PORT d[2] (3394:3394:3394) (3241:3241:3241))
        (PORT d[3] (3631:3631:3631) (3689:3689:3689))
        (PORT d[4] (4435:4435:4435) (4327:4327:4327))
        (PORT d[5] (3824:3824:3824) (3861:3861:3861))
        (PORT d[6] (6052:6052:6052) (6115:6115:6115))
        (PORT d[7] (7327:7327:7327) (7269:7269:7269))
        (PORT d[8] (5716:5716:5716) (5709:5709:5709))
        (PORT d[9] (4019:4019:4019) (4090:4090:4090))
        (PORT d[10] (5537:5537:5537) (5477:5477:5477))
        (PORT d[11] (3521:3521:3521) (3388:3388:3388))
        (PORT d[12] (5455:5455:5455) (5282:5282:5282))
        (PORT clk (2183:2183:2183) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2219:2219:2219))
        (PORT d[0] (2004:2004:2004) (1963:1963:1963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1307:1307:1307) (1311:1311:1311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1308:1308:1308) (1312:1312:1312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1702:1702:1702) (1696:1696:1696))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (920:920:920) (848:848:848))
        (PORT datad (1676:1676:1676) (1629:1629:1629))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (951:951:951))
        (PORT datab (2217:2217:2217) (2258:2258:2258))
        (PORT datac (1299:1299:1299) (1284:1284:1284))
        (PORT datad (938:938:938) (886:886:886))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (408:408:408))
        (PORT datab (2026:2026:2026) (2025:2025:2025))
        (PORT datac (1298:1298:1298) (1283:1283:1283))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5205:5205:5205) (5089:5089:5089))
        (PORT d[1] (5605:5605:5605) (5525:5525:5525))
        (PORT d[2] (5414:5414:5414) (5377:5377:5377))
        (PORT d[3] (3228:3228:3228) (3267:3267:3267))
        (PORT d[4] (5092:5092:5092) (4979:4979:4979))
        (PORT d[5] (3895:3895:3895) (3914:3914:3914))
        (PORT d[6] (5535:5535:5535) (5556:5556:5556))
        (PORT d[7] (7219:7219:7219) (7115:7115:7115))
        (PORT d[8] (7105:7105:7105) (7066:7066:7066))
        (PORT d[9] (6650:6650:6650) (6247:6247:6247))
        (PORT d[10] (5845:5845:5845) (5805:5805:5805))
        (PORT d[11] (5165:5165:5165) (5049:5049:5049))
        (PORT d[12] (5566:5566:5566) (5345:5345:5345))
        (PORT clk (2250:2250:2250) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (PORT d[0] (2820:2820:2820) (2594:2594:2594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a293.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (294:294:294))
        (PORT datab (1274:1274:1274) (1219:1219:1219))
        (PORT datac (1896:1896:1896) (1852:1852:1852))
        (PORT datad (1193:1193:1193) (1103:1103:1103))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4254:4254:4254) (4183:4183:4183))
        (PORT d[1] (4795:4795:4795) (4807:4807:4807))
        (PORT d[2] (5820:5820:5820) (5724:5724:5724))
        (PORT d[3] (3438:3438:3438) (3443:3443:3443))
        (PORT d[4] (4690:4690:4690) (4539:4539:4539))
        (PORT d[5] (2519:2519:2519) (2578:2578:2578))
        (PORT d[6] (6952:6952:6952) (6990:6990:6990))
        (PORT d[7] (4634:4634:4634) (4496:4496:4496))
        (PORT d[8] (5373:5373:5373) (5377:5377:5377))
        (PORT d[9] (5270:5270:5270) (5030:5030:5030))
        (PORT d[10] (6067:6067:6067) (5977:5977:5977))
        (PORT d[11] (5085:5085:5085) (4987:4987:4987))
        (PORT d[12] (5029:5029:5029) (4755:4755:4755))
        (PORT clk (2218:2218:2218) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2252:2252:2252))
        (PORT d[0] (2573:2573:2573) (2507:2507:2507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4901:4901:4901) (4802:4802:4802))
        (PORT d[1] (5149:5149:5149) (5156:5156:5156))
        (PORT d[2] (6502:6502:6502) (6401:6401:6401))
        (PORT d[3] (4143:4143:4143) (4127:4127:4127))
        (PORT d[4] (4063:4063:4063) (3923:3923:3923))
        (PORT d[5] (2564:2564:2564) (2622:2622:2622))
        (PORT d[6] (6321:6321:6321) (6385:6385:6385))
        (PORT d[7] (5300:5300:5300) (5140:5140:5140))
        (PORT d[8] (5005:5005:5005) (5001:5001:5001))
        (PORT d[9] (4305:4305:4305) (4096:4096:4096))
        (PORT d[10] (6663:6663:6663) (6555:6555:6555))
        (PORT d[11] (4783:4783:4783) (4679:4679:4679))
        (PORT d[12] (6043:6043:6043) (5737:5737:5737))
        (PORT clk (2180:2180:2180) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2216:2216:2216))
        (PORT d[0] (3085:3085:3085) (2960:2960:2960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1304:1304:1304) (1308:1308:1308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1309:1309:1309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1305:1305:1305) (1309:1309:1309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3510:3510:3510))
        (PORT d[1] (5793:5793:5793) (5771:5771:5771))
        (PORT d[2] (7156:7156:7156) (7030:7030:7030))
        (PORT d[3] (3177:3177:3177) (3188:3188:3188))
        (PORT d[4] (3990:3990:3990) (3852:3852:3852))
        (PORT d[5] (2136:2136:2136) (2173:2173:2173))
        (PORT d[6] (6654:6654:6654) (6704:6704:6704))
        (PORT d[7] (5923:5923:5923) (5855:5855:5855))
        (PORT d[8] (5010:5010:5010) (5000:5000:5000))
        (PORT d[9] (4254:4254:4254) (4042:4042:4042))
        (PORT d[10] (6145:6145:6145) (6061:6061:6061))
        (PORT d[11] (4735:4735:4735) (4626:4626:4626))
        (PORT d[12] (4279:4279:4279) (4070:4070:4070))
        (PORT clk (2207:2207:2207) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
        (PORT d[0] (2013:2013:2013) (1955:1955:1955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4275:4275:4275) (4190:4190:4190))
        (PORT d[1] (5069:5069:5069) (5056:5056:5056))
        (PORT d[2] (5760:5760:5760) (5665:5665:5665))
        (PORT d[3] (3472:3472:3472) (3476:3476:3476))
        (PORT d[4] (4677:4677:4677) (4526:4526:4526))
        (PORT d[5] (2525:2525:2525) (2584:2584:2584))
        (PORT d[6] (6979:6979:6979) (7017:7017:7017))
        (PORT d[7] (4627:4627:4627) (4488:4488:4488))
        (PORT d[8] (5352:5352:5352) (5359:5359:5359))
        (PORT d[9] (5308:5308:5308) (5068:5068:5068))
        (PORT d[10] (6070:6070:6070) (5979:5979:5979))
        (PORT d[11] (5096:5096:5096) (4999:4999:4999))
        (PORT d[12] (5000:5000:5000) (4724:4724:4724))
        (PORT clk (2219:2219:2219) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2254:2254:2254))
        (PORT d[0] (3554:3554:3554) (3381:3381:3381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (891:891:891))
        (PORT datab (2278:2278:2278) (2276:2276:2276))
        (PORT datac (2798:2798:2798) (2866:2866:2866))
        (PORT datad (1575:1575:1575) (1501:1501:1501))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1715:1715:1715))
        (PORT datab (1531:1531:1531) (1436:1436:1436))
        (PORT datac (2799:2799:2799) (2867:2867:2867))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4255:4255:4255) (4179:4179:4179))
        (PORT d[1] (5030:5030:5030) (4974:4974:4974))
        (PORT d[2] (5049:5049:5049) (5021:5021:5021))
        (PORT d[3] (2906:2906:2906) (2949:2949:2949))
        (PORT d[4] (4378:4378:4378) (4265:4265:4265))
        (PORT d[5] (2909:2909:2909) (2956:2956:2956))
        (PORT d[6] (6532:6532:6532) (6542:6542:6542))
        (PORT d[7] (6238:6238:6238) (6159:6159:6159))
        (PORT d[8] (5792:5792:5792) (5804:5804:5804))
        (PORT d[9] (5685:5685:5685) (5317:5317:5317))
        (PORT d[10] (5712:5712:5712) (5622:5622:5622))
        (PORT d[11] (5139:5139:5139) (5026:5026:5026))
        (PORT d[12] (4599:4599:4599) (4411:4411:4411))
        (PORT clk (2222:2222:2222) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2255:2255:2255))
        (PORT d[0] (2029:2029:2029) (2001:2001:2001))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a285.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3582:3582:3582) (3503:3503:3503))
        (PORT d[1] (4439:4439:4439) (4425:4425:4425))
        (PORT d[2] (7158:7158:7158) (7030:7030:7030))
        (PORT d[3] (3143:3143:3143) (3154:3154:3154))
        (PORT d[4] (4003:4003:4003) (3870:3870:3870))
        (PORT d[5] (2197:2197:2197) (2235:2235:2235))
        (PORT d[6] (6633:6633:6633) (6681:6681:6681))
        (PORT d[7] (5932:5932:5932) (5875:5875:5875))
        (PORT d[8] (4995:4995:4995) (4988:4988:4988))
        (PORT d[9] (4248:4248:4248) (4012:4012:4012))
        (PORT d[10] (6090:6090:6090) (6004:6004:6004))
        (PORT d[11] (4765:4765:4765) (4660:4660:4660))
        (PORT d[12] (4495:4495:4495) (4253:4253:4253))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2227:2227:2227))
        (PORT d[0] (1940:1940:1940) (1896:1896:1896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a269.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4215:4215:4215) (4114:4114:4114))
        (PORT d[1] (4396:4396:4396) (4388:4388:4388))
        (PORT d[2] (4662:4662:4662) (4616:4616:4616))
        (PORT d[3] (3872:3872:3872) (3872:3872:3872))
        (PORT d[4] (3661:3661:3661) (3494:3494:3494))
        (PORT d[5] (2102:2102:2102) (2134:2134:2134))
        (PORT d[6] (7293:7293:7293) (7316:7316:7316))
        (PORT d[7] (6342:6342:6342) (6283:6283:6283))
        (PORT d[8] (4654:4654:4654) (4619:4619:4619))
        (PORT d[9] (4888:4888:4888) (4639:4639:4639))
        (PORT d[10] (6753:6753:6753) (6642:6642:6642))
        (PORT d[11] (5091:5091:5091) (4970:4970:4970))
        (PORT d[12] (4958:4958:4958) (4732:4732:4732))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
        (PORT d[0] (4378:4378:4378) (4224:4224:4224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a261.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3853:3853:3853) (3778:3778:3778))
        (PORT d[1] (4998:4998:4998) (4919:4919:4919))
        (PORT d[2] (5381:5381:5381) (5337:5337:5337))
        (PORT d[3] (3233:3233:3233) (3260:3260:3260))
        (PORT d[4] (4703:4703:4703) (4570:4570:4570))
        (PORT d[5] (2581:2581:2581) (2635:2635:2635))
        (PORT d[6] (5898:5898:5898) (5934:5934:5934))
        (PORT d[7] (5926:5926:5926) (5865:5865:5865))
        (PORT d[8] (5459:5459:5459) (5480:5480:5480))
        (PORT d[9] (5111:5111:5111) (4776:4776:4776))
        (PORT d[10] (5453:5453:5453) (5383:5383:5383))
        (PORT d[11] (5445:5445:5445) (5314:5314:5314))
        (PORT d[12] (4606:4606:4606) (4418:4418:4418))
        (PORT clk (2192:2192:2192) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2227:2227:2227))
        (PORT d[0] (2263:2263:2263) (2212:2212:2212))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a277.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1317:1317:1317) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1570:1570:1570) (1457:1457:1457))
        (PORT datab (2281:2281:2281) (2279:2279:2279))
        (PORT datac (2804:2804:2804) (2874:2874:2874))
        (PORT datad (1580:1580:1580) (1507:1507:1507))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1538:1538:1538) (1463:1463:1463))
        (PORT datab (1293:1293:1293) (1199:1199:1199))
        (PORT datac (2798:2798:2798) (2866:2866:2866))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2581:2581:2581) (2647:2647:2647))
        (PORT datac (2250:2250:2250) (2246:2246:2246))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1317:1317:1317))
        (PORT datab (2025:2025:2025) (2024:2024:2024))
        (PORT datac (1255:1255:1255) (1177:1177:1177))
        (PORT datad (1588:1588:1588) (1537:1537:1537))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1572:1572:1572) (1508:1508:1508))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3460:3460:3460) (3460:3460:3460))
        (PORT d[1] (4079:4079:4079) (4042:4042:4042))
        (PORT d[2] (6489:6489:6489) (6539:6539:6539))
        (PORT d[3] (4309:4309:4309) (4419:4419:4419))
        (PORT d[4] (6539:6539:6539) (6466:6466:6466))
        (PORT d[5] (2855:2855:2855) (2916:2916:2916))
        (PORT d[6] (5511:5511:5511) (5483:5483:5483))
        (PORT d[7] (4795:4795:4795) (4657:4657:4657))
        (PORT d[8] (4910:4910:4910) (4859:4859:4859))
        (PORT d[9] (6638:6638:6638) (6389:6389:6389))
        (PORT d[10] (6461:6461:6461) (6365:6365:6365))
        (PORT d[11] (5518:5518:5518) (5420:5420:5420))
        (PORT d[12] (2541:2541:2541) (2578:2578:2578))
        (PORT clk (2210:2210:2210) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2247:2247:2247))
        (PORT d[0] (2301:2301:2301) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1334:1334:1334) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2675:2675:2675))
        (PORT d[1] (4861:4861:4861) (4863:4863:4863))
        (PORT d[2] (5750:5750:5750) (5752:5752:5752))
        (PORT d[3] (3970:3970:3970) (4056:4056:4056))
        (PORT d[4] (5440:5440:5440) (5333:5333:5333))
        (PORT d[5] (3199:3199:3199) (3277:3277:3277))
        (PORT d[6] (5561:5561:5561) (5567:5567:5567))
        (PORT d[7] (5189:5189:5189) (5090:5090:5090))
        (PORT d[8] (5004:5004:5004) (4958:4958:4958))
        (PORT d[9] (6705:6705:6705) (6349:6349:6349))
        (PORT d[10] (6232:6232:6232) (6206:6206:6206))
        (PORT d[11] (5533:5533:5533) (5451:5451:5451))
        (PORT d[12] (3247:3247:3247) (3287:3287:3287))
        (PORT clk (2189:2189:2189) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2226:2226:2226))
        (PORT d[0] (3858:3858:3858) (3717:3717:3717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1313:1313:1313) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1314:1314:1314) (1319:1319:1319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4915:4915:4915) (4790:4790:4790))
        (PORT d[1] (5120:5120:5120) (5089:5089:5089))
        (PORT d[2] (5408:5408:5408) (5350:5350:5350))
        (PORT d[3] (4832:4832:4832) (4805:4805:4805))
        (PORT d[4] (3899:3899:3899) (3710:3710:3710))
        (PORT d[5] (1823:1823:1823) (1842:1842:1842))
        (PORT d[6] (6087:6087:6087) (6027:6027:6027))
        (PORT d[7] (6848:6848:6848) (6656:6656:6656))
        (PORT d[8] (4593:4593:4593) (4555:4555:4555))
        (PORT d[9] (5549:5549:5549) (5289:5289:5289))
        (PORT d[10] (5097:5097:5097) (4989:4989:4989))
        (PORT d[11] (5098:5098:5098) (4958:4958:4958))
        (PORT d[12] (4135:4135:4135) (4108:4108:4108))
        (PORT clk (2251:2251:2251) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (PORT d[0] (2774:2774:2774) (2656:2656:2656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3934:3934:3934) (3968:3968:3968))
        (PORT d[1] (5766:5766:5766) (5728:5728:5728))
        (PORT d[2] (5384:5384:5384) (5374:5374:5374))
        (PORT d[3] (4279:4279:4279) (4358:4358:4358))
        (PORT d[4] (5712:5712:5712) (5591:5591:5591))
        (PORT d[5] (4237:4237:4237) (4245:4245:4245))
        (PORT d[6] (6187:6187:6187) (6188:6188:6188))
        (PORT d[7] (6181:6181:6181) (6052:6052:6052))
        (PORT d[8] (5275:5275:5275) (5222:5222:5222))
        (PORT d[9] (6483:6483:6483) (6155:6155:6155))
        (PORT d[10] (5888:5888:5888) (5847:5847:5847))
        (PORT d[11] (5149:5149:5149) (5059:5059:5059))
        (PORT d[12] (4505:4505:4505) (4490:4490:4490))
        (PORT clk (2265:2265:2265) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2300:2300:2300))
        (PORT d[0] (3228:3228:3228) (3158:3158:3158))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1153:1153:1153))
        (PORT datab (1899:1899:1899) (1937:1937:1937))
        (PORT datac (1982:1982:1982) (1816:1816:1816))
        (PORT datad (2520:2520:2520) (2588:2588:2588))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2010:2010:2010) (1930:1930:1930))
        (PORT datab (2570:2570:2570) (2630:2630:2630))
        (PORT datac (3305:3305:3305) (3131:3131:3131))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2895:2895:2895))
        (PORT d[1] (4936:4936:4936) (4869:4869:4869))
        (PORT d[2] (5792:5792:5792) (5772:5772:5772))
        (PORT d[3] (3870:3870:3870) (3928:3928:3928))
        (PORT d[4] (3913:3913:3913) (3672:3672:3672))
        (PORT d[5] (3999:3999:3999) (4131:4131:4131))
        (PORT d[6] (5439:5439:5439) (5399:5399:5399))
        (PORT d[7] (4927:4927:4927) (4763:4763:4763))
        (PORT d[8] (4532:4532:4532) (4447:4447:4447))
        (PORT d[9] (2459:2459:2459) (2477:2477:2477))
        (PORT d[10] (3946:3946:3946) (3895:3895:3895))
        (PORT d[11] (6615:6615:6615) (6561:6561:6561))
        (PORT d[12] (3509:3509:3509) (3534:3534:3534))
        (PORT clk (2252:2252:2252) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2288:2288:2288))
        (PORT d[0] (2711:2711:2711) (2703:2703:2703))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3668:3668:3668))
        (PORT d[1] (5156:5156:5156) (5148:5148:5148))
        (PORT d[2] (6073:6073:6073) (6070:6070:6070))
        (PORT d[3] (3972:3972:3972) (4068:4068:4068))
        (PORT d[4] (5143:5143:5143) (5056:5056:5056))
        (PORT d[5] (4106:4106:4106) (4137:4137:4137))
        (PORT d[6] (5495:5495:5495) (5475:5475:5475))
        (PORT d[7] (5570:5570:5570) (5458:5458:5458))
        (PORT d[8] (4683:4683:4683) (4653:4653:4653))
        (PORT d[9] (6800:6800:6800) (6446:6446:6446))
        (PORT d[10] (6214:6214:6214) (6179:6179:6179))
        (PORT d[11] (5169:5169:5169) (5077:5077:5077))
        (PORT d[12] (4170:4170:4170) (4166:4166:4166))
        (PORT clk (2254:2254:2254) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2289:2289:2289))
        (PORT d[0] (2841:2841:2841) (2730:2730:2730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (4094:4094:4094))
        (PORT d[1] (4402:4402:4402) (4385:4385:4385))
        (PORT d[2] (6748:6748:6748) (6750:6750:6750))
        (PORT d[3] (4661:4661:4661) (4743:4743:4743))
        (PORT d[4] (7204:7204:7204) (7111:7111:7111))
        (PORT d[5] (2867:2867:2867) (2938:2938:2938))
        (PORT d[6] (6155:6155:6155) (6106:6106:6106))
        (PORT d[7] (5514:5514:5514) (5358:5358:5358))
        (PORT d[8] (5258:5258:5258) (5202:5202:5202))
        (PORT d[9] (7663:7663:7663) (7384:7384:7384))
        (PORT d[10] (5086:5086:5086) (4993:4993:4993))
        (PORT d[11] (6173:6173:6173) (6058:6058:6058))
        (PORT d[12] (2835:2835:2835) (2855:2855:2855))
        (PORT clk (2194:2194:2194) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2227:2227:2227))
        (PORT d[0] (2247:2247:2247) (2174:2174:2174))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1881:1881:1881) (1817:1817:1817))
        (PORT datab (1901:1901:1901) (1940:1940:1940))
        (PORT datac (1732:1732:1732) (1634:1634:1634))
        (PORT datad (2521:2521:2521) (2589:2589:2589))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4599:4599:4599) (4517:4517:4517))
        (PORT d[1] (5444:5444:5444) (5429:5429:5429))
        (PORT d[2] (6165:6165:6165) (6067:6067:6067))
        (PORT d[3] (3819:3819:3819) (3815:3815:3815))
        (PORT d[4] (4986:4986:4986) (4820:4820:4820))
        (PORT d[5] (2523:2523:2523) (2582:2582:2582))
        (PORT d[6] (6670:6670:6670) (6726:6726:6726))
        (PORT d[7] (4960:4960:4960) (4810:4810:4810))
        (PORT d[8] (5391:5391:5391) (5399:5399:5399))
        (PORT d[9] (4981:4981:4981) (4755:4755:4755))
        (PORT d[10] (6422:6422:6422) (6323:6323:6323))
        (PORT d[11] (4792:4792:4792) (4690:4690:4690))
        (PORT d[12] (4708:4708:4708) (4453:4453:4453))
        (PORT clk (2208:2208:2208) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2242:2242:2242))
        (PORT d[0] (3555:3555:3555) (3366:3366:3366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1333:1333:1333) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2483:2483:2483) (2457:2457:2457))
        (PORT datab (2568:2568:2568) (2627:2627:2627))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (2673:2673:2673) (2654:2654:2654))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2255:2255:2255) (2334:2334:2334))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (2407:2407:2407) (2319:2319:2319))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4544:4544:4544) (4431:4431:4431))
        (PORT d[1] (4731:4731:4731) (4714:4714:4714))
        (PORT d[2] (5007:5007:5007) (4951:4951:4951))
        (PORT d[3] (4209:4209:4209) (4201:4201:4201))
        (PORT d[4] (3220:3220:3220) (3050:3050:3050))
        (PORT d[5] (1780:1780:1780) (1790:1790:1790))
        (PORT d[6] (6386:6386:6386) (6312:6312:6312))
        (PORT d[7] (6660:6660:6660) (6589:6589:6589))
        (PORT d[8] (4602:4602:4602) (4567:4567:4567))
        (PORT d[9] (5236:5236:5236) (4973:4973:4973))
        (PORT d[10] (4719:4719:4719) (4619:4619:4619))
        (PORT d[11] (4473:4473:4473) (4357:4357:4357))
        (PORT d[12] (5285:5285:5285) (5048:5048:5048))
        (PORT clk (2224:2224:2224) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2259:2259:2259))
        (PORT d[0] (4988:4988:4988) (4844:4844:4844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1352:1352:1352))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1349:1349:1349) (1352:1352:1352))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4182:4182:4182) (4097:4097:4097))
        (PORT d[1] (4690:4690:4690) (4632:4632:4632))
        (PORT d[2] (5374:5374:5374) (5331:5331:5331))
        (PORT d[3] (3226:3226:3226) (3253:3253:3253))
        (PORT d[4] (4673:4673:4673) (4538:4538:4538))
        (PORT d[5] (2570:2570:2570) (2636:2636:2636))
        (PORT d[6] (6202:6202:6202) (6223:6223:6223))
        (PORT d[7] (5894:5894:5894) (5819:5819:5819))
        (PORT d[8] (5776:5776:5776) (5786:5786:5786))
        (PORT d[9] (5711:5711:5711) (5331:5331:5331))
        (PORT d[10] (5471:5471:5471) (5397:5397:5397))
        (PORT d[11] (5463:5463:5463) (5329:5329:5329))
        (PORT d[12] (4616:4616:4616) (4426:4426:4426))
        (PORT clk (2206:2206:2206) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2243:2243:2243))
        (PORT d[0] (4364:4364:4364) (3932:3932:3932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1544:1544:1544) (1448:1448:1448))
        (PORT datab (1898:1898:1898) (1936:1936:1936))
        (PORT datac (2064:2064:2064) (2029:2029:2029))
        (PORT datad (2519:2519:2519) (2587:2587:2587))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4908:4908:4908) (4785:4785:4785))
        (PORT d[1] (4022:4022:4022) (3982:3982:3982))
        (PORT d[2] (5358:5358:5358) (5300:5300:5300))
        (PORT d[3] (4845:4845:4845) (4818:4818:4818))
        (PORT d[4] (3930:3930:3930) (3749:3749:3749))
        (PORT d[5] (1803:1803:1803) (1817:1817:1817))
        (PORT d[6] (6056:6056:6056) (5992:5992:5992))
        (PORT d[7] (6975:6975:6975) (6888:6888:6888))
        (PORT d[8] (4645:4645:4645) (4607:4607:4607))
        (PORT d[9] (5538:5538:5538) (5263:5263:5263))
        (PORT d[10] (5065:5065:5065) (4956:4956:4956))
        (PORT d[11] (4782:4782:4782) (4653:4653:4653))
        (PORT d[12] (4167:4167:4167) (4139:4139:4139))
        (PORT clk (2251:2251:2251) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (PORT d[0] (2567:2567:2567) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3896:3896:3896) (3916:3916:3916))
        (PORT d[1] (5020:5020:5020) (4933:4933:4933))
        (PORT d[2] (5071:5071:5071) (5033:5033:5033))
        (PORT d[3] (5032:5032:5032) (5111:5111:5111))
        (PORT d[4] (2389:2389:2389) (2371:2371:2371))
        (PORT d[5] (2765:2765:2765) (2773:2773:2773))
        (PORT d[6] (1842:1842:1842) (1762:1762:1762))
        (PORT d[7] (2507:2507:2507) (2423:2423:2423))
        (PORT d[8] (3769:3769:3769) (3626:3626:3626))
        (PORT d[9] (2274:2274:2274) (2211:2211:2211))
        (PORT d[10] (2805:2805:2805) (2703:2703:2703))
        (PORT d[11] (7458:7458:7458) (7297:7297:7297))
        (PORT d[12] (2218:2218:2218) (2143:2143:2143))
        (PORT clk (2258:2258:2258) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2294:2294:2294))
        (PORT d[0] (3753:3753:3753) (3612:3612:3612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1248:1248:1248) (1170:1170:1170))
        (PORT datab (1903:1903:1903) (1942:1942:1942))
        (PORT datac (1165:1165:1165) (1055:1055:1055))
        (PORT datad (2523:2523:2523) (2591:2591:2591))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3419:3419:3419))
        (PORT d[1] (5260:5260:5260) (5186:5186:5186))
        (PORT d[2] (6105:6105:6105) (6069:6069:6069))
        (PORT d[3] (3601:3601:3601) (3653:3653:3653))
        (PORT d[4] (4230:4230:4230) (3975:3975:3975))
        (PORT d[5] (4394:4394:4394) (4518:4518:4518))
        (PORT d[6] (5760:5760:5760) (5716:5716:5716))
        (PORT d[7] (5251:5251:5251) (5071:5071:5071))
        (PORT d[8] (4274:4274:4274) (4200:4200:4200))
        (PORT d[9] (2141:2141:2141) (2172:2172:2172))
        (PORT d[10] (4318:4318:4318) (4257:4257:4257))
        (PORT d[11] (6943:6943:6943) (6874:6874:6874))
        (PORT d[12] (3537:3537:3537) (3572:3572:3572))
        (PORT clk (2260:2260:2260) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2295:2295:2295))
        (PORT d[0] (3516:3516:3516) (3430:3430:3430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1388:1388:1388))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4580:4580:4580) (4466:4466:4466))
        (PORT d[1] (4717:4717:4717) (4697:4697:4697))
        (PORT d[2] (4992:4992:4992) (4934:4934:4934))
        (PORT d[3] (4183:4183:4183) (4175:4175:4175))
        (PORT d[4] (3585:3585:3585) (3408:3408:3408))
        (PORT d[5] (2148:2148:2148) (2186:2186:2186))
        (PORT d[6] (7346:7346:7346) (7367:7367:7367))
        (PORT d[7] (6621:6621:6621) (6552:6552:6552))
        (PORT d[8] (4614:4614:4614) (4578:4578:4578))
        (PORT d[9] (5218:5218:5218) (4962:4962:4962))
        (PORT d[10] (6799:6799:6799) (6688:6688:6688))
        (PORT d[11] (4433:4433:4433) (4314:4314:4314))
        (PORT d[12] (5245:5245:5245) (5008:5008:5008))
        (PORT clk (2234:2234:2234) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2269:2269:2269))
        (PORT d[0] (2159:2159:2159) (1982:1982:1982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2367:2367:2367) (2330:2330:2330))
        (PORT datab (1900:1900:1900) (1938:1938:1938))
        (PORT datac (1491:1491:1491) (1411:1411:1411))
        (PORT datad (2521:2521:2521) (2588:2588:2588))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4912:4912:4912) (4787:4787:4787))
        (PORT d[1] (5061:5061:5061) (5030:5030:5030))
        (PORT d[2] (5345:5345:5345) (5286:5286:5286))
        (PORT d[3] (4551:4551:4551) (4536:4536:4536))
        (PORT d[4] (3843:3843:3843) (3655:3655:3655))
        (PORT d[5] (1765:1765:1765) (1780:1780:1780))
        (PORT d[6] (6082:6082:6082) (6025:6025:6025))
        (PORT d[7] (6934:6934:6934) (6848:6848:6848))
        (PORT d[8] (4594:4594:4594) (4559:4559:4559))
        (PORT d[9] (5541:5541:5541) (5273:5273:5273))
        (PORT d[10] (5085:5085:5085) (4975:4975:4975))
        (PORT d[11] (4810:4810:4810) (4681:4681:4681))
        (PORT d[12] (4171:4171:4171) (4144:4144:4144))
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
        (PORT d[0] (1520:1520:1520) (1438:1438:1438))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1628:1628:1628) (1576:1576:1576))
        (PORT d[1] (5193:5193:5193) (5071:5071:5071))
        (PORT d[2] (2276:2276:2276) (2200:2200:2200))
        (PORT d[3] (3185:3185:3185) (3193:3193:3193))
        (PORT d[4] (2862:2862:2862) (2755:2755:2755))
        (PORT d[5] (1696:1696:1696) (1706:1706:1706))
        (PORT d[6] (2179:2179:2179) (2094:2094:2094))
        (PORT d[7] (1585:1585:1585) (1548:1548:1548))
        (PORT d[8] (7090:7090:7090) (7058:7058:7058))
        (PORT d[9] (1569:1569:1569) (1518:1518:1518))
        (PORT d[10] (4083:4083:4083) (3917:3917:3917))
        (PORT d[11] (4497:4497:4497) (4350:4350:4350))
        (PORT d[12] (3521:3521:3521) (3389:3389:3389))
        (PORT clk (2257:2257:2257) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2289:2289:2289))
        (PORT d[0] (1358:1358:1358) (1226:1226:1226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1382:1382:1382))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1382:1382:1382))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1156:1156:1156))
        (PORT datab (2567:2567:2567) (2626:2626:2626))
        (PORT datac (1120:1120:1120) (1034:1034:1034))
        (PORT datad (1849:1849:1849) (1898:1898:1898))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2262:2262:2262) (2342:2342:2342))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (2232:2232:2232) (2302:2302:2302))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1466:1466:1466) (1408:1408:1408))
        (PORT datab (2445:2445:2445) (2349:2349:2349))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3141:3141:3141) (3157:3157:3157))
        (PORT d[1] (4072:4072:4072) (4034:4034:4034))
        (PORT d[2] (6799:6799:6799) (6822:6822:6822))
        (PORT d[3] (4392:4392:4392) (4509:4509:4509))
        (PORT d[4] (6219:6219:6219) (6157:6157:6157))
        (PORT d[5] (2835:2835:2835) (2895:2895:2895))
        (PORT d[6] (5488:5488:5488) (5458:5458:5458))
        (PORT d[7] (4458:4458:4458) (4330:4330:4330))
        (PORT d[8] (5546:5546:5546) (5462:5462:5462))
        (PORT d[9] (6968:6968:6968) (6701:6701:6701))
        (PORT d[10] (5827:5827:5827) (5749:5749:5749))
        (PORT d[11] (5526:5526:5526) (5426:5426:5426))
        (PORT d[12] (2841:2841:2841) (2866:2866:2866))
        (PORT clk (2219:2219:2219) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
        (PORT d[0] (3271:3271:3271) (3100:3100:3100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2554:2554:2554) (2612:2612:2612))
        (PORT d[1] (3974:3974:3974) (3903:3903:3903))
        (PORT d[2] (8145:8145:8145) (8159:8159:8159))
        (PORT d[3] (4050:4050:4050) (4168:4168:4168))
        (PORT d[4] (7196:7196:7196) (7126:7126:7126))
        (PORT d[5] (2832:2832:2832) (2869:2869:2869))
        (PORT d[6] (3245:3245:3245) (3129:3129:3129))
        (PORT d[7] (4689:4689:4689) (4509:4509:4509))
        (PORT d[8] (3091:3091:3091) (2958:2958:2958))
        (PORT d[9] (3883:3883:3883) (3913:3913:3913))
        (PORT d[10] (6635:6635:6635) (6492:6492:6492))
        (PORT d[11] (5806:5806:5806) (5695:5695:5695))
        (PORT d[12] (2434:2434:2434) (2458:2458:2458))
        (PORT clk (2211:2211:2211) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2247:2247:2247))
        (PORT d[0] (2180:2180:2180) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1335:1335:1335) (1339:1339:1339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1336:1336:1336) (1340:1340:1340))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2600:2600:2600))
        (PORT d[1] (3662:3662:3662) (3616:3616:3616))
        (PORT d[2] (7177:7177:7177) (7227:7227:7227))
        (PORT d[3] (4719:4719:4719) (4832:4832:4832))
        (PORT d[4] (6310:6310:6310) (6289:6289:6289))
        (PORT d[5] (2856:2856:2856) (2889:2889:2889))
        (PORT d[6] (4228:4228:4228) (4150:4150:4150))
        (PORT d[7] (3736:3736:3736) (3587:3587:3587))
        (PORT d[8] (5515:5515:5515) (5478:5478:5478))
        (PORT d[9] (3188:3188:3188) (3235:3235:3235))
        (PORT d[10] (6007:6007:6007) (5882:5882:5882))
        (PORT d[11] (5343:5343:5343) (5201:5201:5201))
        (PORT d[12] (3405:3405:3405) (3395:3395:3395))
        (PORT clk (2248:2248:2248) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2285:2285:2285))
        (PORT d[0] (3686:3686:3686) (3418:3418:3418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (3732:3732:3732))
        (PORT d[1] (4016:4016:4016) (3979:3979:3979))
        (PORT d[2] (7903:7903:7903) (7942:7942:7942))
        (PORT d[3] (5419:5419:5419) (5543:5543:5543))
        (PORT d[4] (6970:6970:6970) (6922:6922:6922))
        (PORT d[5] (3503:3503:3503) (3544:3544:3544))
        (PORT d[6] (5380:5380:5380) (5325:5325:5325))
        (PORT d[7] (5974:5974:5974) (5817:5817:5817))
        (PORT d[8] (4116:4116:4116) (4020:4020:4020))
        (PORT d[9] (3873:3873:3873) (3902:3902:3902))
        (PORT d[10] (2746:2746:2746) (2698:2698:2698))
        (PORT d[11] (6490:6490:6490) (6362:6362:6362))
        (PORT d[12] (3467:3467:3467) (3478:3478:3478))
        (PORT clk (2226:2226:2226) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2262:2262:2262))
        (PORT d[0] (2548:2548:2548) (2461:2461:2461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2343:2343:2343) (2299:2299:2299))
        (PORT datab (2143:2143:2143) (2207:2207:2207))
        (PORT datac (1861:1861:1861) (1771:1771:1771))
        (PORT datad (1670:1670:1670) (1539:1539:1539))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2341:2341:2341) (2296:2296:2296))
        (PORT datab (1969:1969:1969) (1926:1926:1926))
        (PORT datac (1256:1256:1256) (1200:1200:1200))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3385:3385:3385))
        (PORT d[1] (4567:4567:4567) (4508:4508:4508))
        (PORT d[2] (7550:7550:7550) (7598:7598:7598))
        (PORT d[3] (5057:5057:5057) (5184:5184:5184))
        (PORT d[4] (6675:6675:6675) (6643:6643:6643))
        (PORT d[5] (3187:3187:3187) (3232:3232:3232))
        (PORT d[6] (4735:4735:4735) (4692:4692:4692))
        (PORT d[7] (5279:5279:5279) (5136:5136:5136))
        (PORT d[8] (4155:4155:4155) (4064:4064:4064))
        (PORT d[9] (3479:3479:3479) (3514:3514:3514))
        (PORT d[10] (5856:5856:5856) (5809:5809:5809))
        (PORT d[11] (5837:5837:5837) (5730:5730:5730))
        (PORT d[12] (3129:3129:3129) (3149:3149:3149))
        (PORT clk (2247:2247:2247) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2285:2285:2285))
        (PORT d[0] (1607:1607:1607) (1574:1574:1574))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4216:4216:4216) (4128:4128:4128))
        (PORT d[1] (4442:4442:4442) (4430:4430:4430))
        (PORT d[2] (5464:5464:5464) (5325:5325:5325))
        (PORT d[3] (3149:3149:3149) (3150:3150:3150))
        (PORT d[4] (2522:2522:2522) (2399:2399:2399))
        (PORT d[5] (3829:3829:3829) (3865:3865:3865))
        (PORT d[6] (6003:6003:6003) (6031:6031:6031))
        (PORT d[7] (4458:4458:4458) (4233:4233:4233))
        (PORT d[8] (6773:6773:6773) (6789:6789:6789))
        (PORT d[9] (3097:3097:3097) (3101:3101:3101))
        (PORT d[10] (5037:5037:5037) (4898:4898:4898))
        (PORT d[11] (5162:5162:5162) (5053:5053:5053))
        (PORT d[12] (5272:5272:5272) (5088:5088:5088))
        (PORT clk (2242:2242:2242) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2279:2279:2279))
        (PORT d[0] (1963:1963:1963) (1920:1920:1920))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2010:2010:2010) (1948:1948:1948))
        (PORT datab (781:781:781) (787:787:787))
        (PORT datad (1668:1668:1668) (1514:1514:1514))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1901:1901:1901) (1837:1837:1837))
        (PORT d[1] (1127:1127:1127) (1122:1122:1122))
        (PORT d[2] (1629:1629:1629) (1576:1576:1576))
        (PORT d[3] (1766:1766:1766) (1749:1749:1749))
        (PORT d[4] (1135:1135:1135) (1134:1134:1134))
        (PORT d[5] (1113:1113:1113) (1122:1122:1122))
        (PORT d[6] (2034:2034:2034) (1981:1981:1981))
        (PORT d[7] (1441:1441:1441) (1442:1442:1442))
        (PORT d[8] (2814:2814:2814) (2696:2696:2696))
        (PORT d[9] (1364:1364:1364) (1348:1348:1348))
        (PORT d[10] (2142:2142:2142) (2120:2120:2120))
        (PORT d[11] (1367:1367:1367) (1332:1332:1332))
        (PORT d[12] (1085:1085:1085) (1095:1095:1095))
        (PORT clk (2275:2275:2275) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2310:2310:2310))
        (PORT d[0] (610:610:610) (549:549:549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1399:1399:1399) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1403:1403:1403))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3826:3826:3826) (3828:3828:3828))
        (PORT d[1] (5342:5342:5342) (5260:5260:5260))
        (PORT d[2] (5711:5711:5711) (5663:5663:5663))
        (PORT d[3] (5668:5668:5668) (5744:5744:5744))
        (PORT d[4] (2432:2432:2432) (2305:2305:2305))
        (PORT d[5] (5115:5115:5115) (5093:5093:5093))
        (PORT d[6] (5054:5054:5054) (5003:5003:5003))
        (PORT d[7] (4806:4806:4806) (4611:4611:4611))
        (PORT d[8] (4564:4564:4564) (4453:4453:4453))
        (PORT d[9] (2087:2087:2087) (2093:2093:2093))
        (PORT d[10] (3672:3672:3672) (3615:3615:3615))
        (PORT d[11] (8097:8097:8097) (7878:7878:7878))
        (PORT d[12] (3342:3342:3342) (3321:3321:3321))
        (PORT clk (2239:2239:2239) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2277:2277:2277))
        (PORT d[0] (2021:2021:2021) (1976:1976:1976))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1370:1370:1370))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (806:806:806) (842:842:842))
        (PORT datab (779:779:779) (784:784:784))
        (PORT datac (993:993:993) (952:952:952))
        (PORT datad (2072:2072:2072) (1909:1909:1909))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1039:1039:1039) (1050:1050:1050))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4508:4508:4508) (4487:4487:4487))
        (PORT d[1] (4715:4715:4715) (4695:4695:4695))
        (PORT d[2] (5790:5790:5790) (5638:5638:5638))
        (PORT d[3] (3478:3478:3478) (3466:3466:3466))
        (PORT d[4] (2160:2160:2160) (2043:2043:2043))
        (PORT d[5] (4171:4171:4171) (4199:4199:4199))
        (PORT d[6] (5289:5289:5289) (5300:5300:5300))
        (PORT d[7] (4425:4425:4425) (4208:4208:4208))
        (PORT d[8] (7096:7096:7096) (7097:7097:7097))
        (PORT d[9] (3490:3490:3490) (3487:3487:3487))
        (PORT d[10] (5389:5389:5389) (5237:5237:5237))
        (PORT d[11] (5502:5502:5502) (5386:5386:5386))
        (PORT d[12] (5602:5602:5602) (5409:5409:5409))
        (PORT clk (2248:2248:2248) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2281:2281:2281))
        (PORT d[0] (1554:1554:1554) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (3524:3524:3524))
        (PORT d[1] (5453:5453:5453) (5452:5452:5452))
        (PORT d[2] (4431:4431:4431) (4294:4294:4294))
        (PORT d[3] (3095:3095:3095) (3104:3104:3104))
        (PORT d[4] (5450:5450:5450) (5329:5329:5329))
        (PORT d[5] (3292:3292:3292) (3394:3394:3394))
        (PORT d[6] (6320:6320:6320) (6357:6357:6357))
        (PORT d[7] (4193:4193:4193) (3985:3985:3985))
        (PORT d[8] (6376:6376:6376) (6403:6403:6403))
        (PORT d[9] (2499:2499:2499) (2548:2548:2548))
        (PORT d[10] (5077:5077:5077) (4961:4961:4961))
        (PORT d[11] (5861:5861:5861) (5805:5805:5805))
        (PORT d[12] (4640:4640:4640) (4466:4466:4466))
        (PORT clk (2216:2216:2216) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2252:2252:2252))
        (PORT d[0] (3659:3659:3659) (3403:3403:3403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1340:1340:1340) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1345:1345:1345))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1341:1341:1341) (1345:1345:1345))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (843:843:843))
        (PORT datab (783:783:783) (790:790:790))
        (PORT datac (1361:1361:1361) (1220:1220:1220))
        (PORT datad (2075:2075:2075) (2051:2051:2051))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4936:4936:4936) (4850:4850:4850))
        (PORT d[1] (5305:5305:5305) (5238:5238:5238))
        (PORT d[2] (5497:5497:5497) (5369:5369:5369))
        (PORT d[3] (3515:3515:3515) (3517:3517:3517))
        (PORT d[4] (6567:6567:6567) (6134:6134:6134))
        (PORT d[5] (4584:4584:4584) (4628:4628:4628))
        (PORT d[6] (6097:6097:6097) (6040:6040:6040))
        (PORT d[7] (4532:4532:4532) (4350:4350:4350))
        (PORT d[8] (7448:7448:7448) (7457:7457:7457))
        (PORT d[9] (2561:2561:2561) (2610:2610:2610))
        (PORT d[10] (4626:4626:4626) (4556:4556:4556))
        (PORT d[11] (6833:6833:6833) (6711:6711:6711))
        (PORT d[12] (5979:5979:5979) (5782:5782:5782))
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (PORT d[0] (3741:3741:3741) (3501:3501:3501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1914:1914:1914) (1837:1837:1837))
        (PORT d[1] (5758:5758:5758) (5722:5722:5722))
        (PORT d[2] (6842:6842:6842) (6681:6681:6681))
        (PORT d[3] (1540:1540:1540) (1528:1528:1528))
        (PORT d[4] (1557:1557:1557) (1547:1547:1547))
        (PORT d[5] (1477:1477:1477) (1478:1478:1478))
        (PORT d[6] (5275:5275:5275) (5291:5291:5291))
        (PORT d[7] (5150:5150:5150) (4935:4935:4935))
        (PORT d[8] (6872:6872:6872) (6795:6795:6795))
        (PORT d[9] (1779:1779:1779) (1758:1758:1758))
        (PORT d[10] (1743:1743:1743) (1715:1715:1715))
        (PORT d[11] (3523:3523:3523) (3405:3405:3405))
        (PORT d[12] (4549:4549:4549) (4354:4354:4354))
        (PORT clk (2258:2258:2258) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2294:2294:2294))
        (PORT d[0] (933:933:933) (865:865:865))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1386:1386:1386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1387:1387:1387))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1387:1387:1387))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (844:844:844))
        (PORT datab (786:786:786) (793:793:793))
        (PORT datac (1757:1757:1757) (1732:1732:1732))
        (PORT datad (713:713:713) (677:677:677))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (482:482:482) (511:511:511))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (311:311:311))
        (PORT datab (1654:1654:1654) (1574:1574:1574))
        (PORT datac (271:271:271) (354:354:354))
        (PORT datad (1413:1413:1413) (1280:1280:1280))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4254:4254:4254) (4272:4272:4272))
        (PORT d[1] (5371:5371:5371) (5276:5276:5276))
        (PORT d[2] (1614:1614:1614) (1557:1557:1557))
        (PORT d[3] (5371:5371:5371) (5439:5439:5439))
        (PORT d[4] (2491:2491:2491) (2478:2478:2478))
        (PORT d[5] (3107:3107:3107) (3105:3105:3105))
        (PORT d[6] (1790:1790:1790) (1700:1700:1700))
        (PORT d[7] (2867:2867:2867) (2765:2765:2765))
        (PORT d[8] (4112:4112:4112) (3959:3959:3959))
        (PORT d[9] (2274:2274:2274) (2207:2207:2207))
        (PORT d[10] (3172:3172:3172) (3061:3061:3061))
        (PORT d[11] (1760:1760:1760) (1724:1724:1724))
        (PORT d[12] (2241:2241:2241) (2169:2169:2169))
        (PORT clk (2265:2265:2265) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2300:2300:2300))
        (PORT d[0] (1643:1643:1643) (1464:1464:1464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a294.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1393:1393:1393))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4262:4262:4262) (4279:4279:4279))
        (PORT d[1] (3602:3602:3602) (3526:3526:3526))
        (PORT d[2] (1559:1559:1559) (1501:1501:1501))
        (PORT d[3] (5378:5378:5378) (5446:5446:5446))
        (PORT d[4] (3036:3036:3036) (2999:2999:2999))
        (PORT d[5] (2102:2102:2102) (2101:2101:2101))
        (PORT d[6] (1840:1840:1840) (1762:1762:1762))
        (PORT d[7] (1533:1533:1533) (1484:1484:1484))
        (PORT d[8] (1260:1260:1260) (1202:1202:1202))
        (PORT d[9] (1953:1953:1953) (1900:1900:1900))
        (PORT d[10] (3495:3495:3495) (3376:3376:3376))
        (PORT d[11] (2098:2098:2098) (2048:2048:2048))
        (PORT clk (2267:2267:2267) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2302:2302:2302))
        (PORT d[0] (1664:1664:1664) (1514:1514:1514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1395:1395:1395))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2484:2484:2484) (2534:2534:2534))
        (PORT datab (749:749:749) (700:700:700))
        (PORT datac (1083:1083:1083) (1054:1054:1054))
        (PORT datad (382:382:382) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4421:4421:4421) (4392:4392:4392))
        (PORT d[1] (4782:4782:4782) (4758:4758:4758))
        (PORT d[2] (6757:6757:6757) (6760:6760:6760))
        (PORT d[3] (4354:4354:4354) (4455:4455:4455))
        (PORT d[4] (7523:7523:7523) (7417:7417:7417))
        (PORT d[5] (3239:3239:3239) (3303:3303:3303))
        (PORT d[6] (6506:6506:6506) (6439:6439:6439))
        (PORT d[7] (5820:5820:5820) (5657:5657:5657))
        (PORT d[8] (5306:5306:5306) (5251:5251:5251))
        (PORT d[9] (7621:7621:7621) (7343:7343:7343))
        (PORT d[10] (6797:6797:6797) (6690:6690:6690))
        (PORT d[11] (6487:6487:6487) (6360:6360:6360))
        (PORT d[12] (2868:2868:2868) (2888:2888:2888))
        (PORT clk (2194:2194:2194) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2229:2229:2229))
        (PORT d[0] (2177:2177:2177) (2087:2087:2087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1321:1321:1321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1322:1322:1322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1322:1322:1322))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2820:2820:2820))
        (PORT d[1] (4673:4673:4673) (4625:4625:4625))
        (PORT d[2] (5461:5461:5461) (5449:5449:5449))
        (PORT d[3] (3826:3826:3826) (3869:3869:3869))
        (PORT d[4] (3932:3932:3932) (3684:3684:3684))
        (PORT d[5] (4048:4048:4048) (4173:4173:4173))
        (PORT d[6] (5097:5097:5097) (5075:5075:5075))
        (PORT d[7] (4919:4919:4919) (4753:4753:4753))
        (PORT d[8] (4570:4570:4570) (4474:4474:4474))
        (PORT d[9] (2750:2750:2750) (2748:2748:2748))
        (PORT d[10] (3968:3968:3968) (3912:3912:3912))
        (PORT d[11] (6304:6304:6304) (6262:6262:6262))
        (PORT d[12] (3171:3171:3171) (3216:3216:3216))
        (PORT clk (2244:2244:2244) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2281:2281:2281))
        (PORT d[0] (2447:2447:2447) (2353:2353:2353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1374:1374:1374))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3462:3462:3462) (3471:3471:3471))
        (PORT d[1] (4677:4677:4677) (4613:4613:4613))
        (PORT d[2] (5082:5082:5082) (5059:5059:5059))
        (PORT d[3] (5065:5065:5065) (5168:5168:5168))
        (PORT d[4] (2825:2825:2825) (2678:2678:2678))
        (PORT d[5] (4778:4778:4778) (4767:4767:4767))
        (PORT d[6] (4732:4732:4732) (4688:4688:4688))
        (PORT d[7] (6369:6369:6369) (6130:6130:6130))
        (PORT d[8] (3920:3920:3920) (3824:3824:3824))
        (PORT d[9] (2068:2068:2068) (2092:2092:2092))
        (PORT d[10] (5016:5016:5016) (4974:4974:4974))
        (PORT d[11] (7398:7398:7398) (7204:7204:7204))
        (PORT d[12] (3047:3047:3047) (3035:3035:3035))
        (PORT clk (2219:2219:2219) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2256:2256:2256))
        (PORT d[0] (3393:3393:3393) (3277:3277:3277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (1911:1911:1911))
        (PORT d[1] (1780:1780:1780) (1752:1752:1752))
        (PORT d[2] (6124:6124:6124) (6091:6091:6091))
        (PORT d[3] (6466:6466:6466) (6565:6565:6565))
        (PORT d[4] (1906:1906:1906) (1901:1901:1901))
        (PORT d[5] (4446:4446:4446) (4450:4450:4450))
        (PORT d[6] (4630:4630:4630) (4531:4531:4531))
        (PORT d[7] (6975:6975:6975) (6785:6785:6785))
        (PORT d[8] (5116:5116:5116) (4985:4985:4985))
        (PORT d[9] (5168:5168:5168) (5153:5153:5153))
        (PORT d[10] (2076:2076:2076) (2053:2053:2053))
        (PORT d[11] (7495:7495:7495) (7340:7340:7340))
        (PORT d[12] (4669:4669:4669) (4640:4640:4640))
        (PORT clk (2236:2236:2236) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (PORT d[0] (1226:1226:1226) (1136:1136:1136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1936:1936:1936) (1938:1938:1938))
        (PORT datab (2233:2233:2233) (2179:2179:2179))
        (PORT datac (1410:1410:1410) (1287:1287:1287))
        (PORT datad (987:987:987) (930:930:930))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1937:1937:1937) (1940:1940:1940))
        (PORT datab (1998:1998:1998) (1946:1946:1946))
        (PORT datac (2485:2485:2485) (2399:2399:2399))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1638:1638:1638) (1634:1634:1634))
        (PORT d[1] (2337:2337:2337) (2271:2271:2271))
        (PORT d[2] (6134:6134:6134) (6101:6101:6101))
        (PORT d[3] (6491:6491:6491) (6589:6589:6589))
        (PORT d[4] (2181:2181:2181) (2166:2166:2166))
        (PORT d[5] (4110:4110:4110) (4126:4126:4126))
        (PORT d[6] (4575:4575:4575) (4475:4475:4475))
        (PORT d[7] (6655:6655:6655) (6477:6477:6477))
        (PORT d[8] (2479:2479:2479) (2361:2361:2361))
        (PORT d[9] (4893:4893:4893) (4893:4893:4893))
        (PORT d[10] (1789:1789:1789) (1769:1769:1769))
        (PORT d[11] (7122:7122:7122) (6966:6966:6966))
        (PORT d[12] (4668:4668:4668) (4639:4639:4639))
        (PORT clk (2231:2231:2231) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2268:2268:2268))
        (PORT d[0] (3022:3022:3022) (3002:3002:3002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1355:1355:1355) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a286.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1361:1361:1361))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4612:4612:4612) (4645:4645:4645))
        (PORT d[1] (2073:2073:2073) (2026:2026:2026))
        (PORT d[2] (5765:5765:5765) (5745:5745:5745))
        (PORT d[3] (6117:6117:6117) (6223:6223:6223))
        (PORT d[4] (2184:2184:2184) (2166:2166:2166))
        (PORT d[5] (4140:4140:4140) (4161:4161:4161))
        (PORT d[6] (4578:4578:4578) (4480:4480:4480))
        (PORT d[7] (6653:6653:6653) (6476:6476:6476))
        (PORT d[8] (4785:4785:4785) (4672:4672:4672))
        (PORT d[9] (4852:4852:4852) (4852:4852:4852))
        (PORT d[10] (2041:2041:2041) (2018:2018:2018))
        (PORT d[11] (7185:7185:7185) (7038:7038:7038))
        (PORT d[12] (4333:4333:4333) (4312:4312:4312))
        (PORT clk (2219:2219:2219) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2256:2256:2256))
        (PORT d[0] (1528:1528:1528) (1428:1428:1428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a278.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1349:1349:1349))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2216:2216:2216))
        (PORT d[1] (2063:2063:2063) (2002:2002:2002))
        (PORT d[2] (6452:6452:6452) (6413:6413:6413))
        (PORT d[3] (6768:6768:6768) (6854:6854:6854))
        (PORT d[4] (1515:1515:1515) (1498:1498:1498))
        (PORT d[5] (1742:1742:1742) (1722:1722:1722))
        (PORT d[6] (4674:4674:4674) (4591:4591:4591))
        (PORT d[7] (6990:6990:6990) (6800:6800:6800))
        (PORT d[8] (2177:2177:2177) (2074:2074:2074))
        (PORT d[9] (5222:5222:5222) (5206:5206:5206))
        (PORT d[10] (1460:1460:1460) (1452:1452:1452))
        (PORT d[11] (7835:7835:7835) (7670:7670:7670))
        (PORT d[12] (4979:4979:4979) (4934:4934:4934))
        (PORT clk (2258:2258:2258) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
        (PORT d[0] (884:884:884) (808:808:808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1382:1382:1382) (1388:1388:1388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a262.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1389:1389:1389))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2294:2294:2294) (2248:2248:2248))
        (PORT d[1] (1444:1444:1444) (1428:1428:1428))
        (PORT d[2] (6460:6460:6460) (6422:6422:6422))
        (PORT d[3] (1462:1462:1462) (1469:1469:1469))
        (PORT d[4] (1511:1511:1511) (1512:1512:1512))
        (PORT d[5] (1451:1451:1451) (1450:1450:1450))
        (PORT d[6] (4937:4937:4937) (4821:4821:4821))
        (PORT d[7] (1442:1442:1442) (1436:1436:1436))
        (PORT d[8] (2469:2469:2469) (2359:2359:2359))
        (PORT d[9] (1469:1469:1469) (1455:1455:1455))
        (PORT d[10] (2362:2362:2362) (2326:2326:2326))
        (PORT d[11] (4765:4765:4765) (4634:4634:4634))
        (PORT d[12] (5289:5289:5289) (5229:5229:5229))
        (PORT clk (2267:2267:2267) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2303:2303:2303))
        (PORT d[0] (2630:2630:2630) (2593:2593:2593))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1391:1391:1391) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1396:1396:1396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a270.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1392:1392:1392) (1396:1396:1396))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1938:1938:1938) (1941:1941:1941))
        (PORT datab (2234:2234:2234) (2180:2180:2180))
        (PORT datac (989:989:989) (940:940:940))
        (PORT datad (961:961:961) (902:902:902))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1275:1275:1275) (1210:1210:1210))
        (PORT datab (2233:2233:2233) (2180:2180:2180))
        (PORT datac (1278:1278:1278) (1209:1209:1209))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1527:1527:1527) (1549:1549:1549))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1625:1625:1625) (1596:1596:1596))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (809:809:809) (826:826:826))
        (PORT datac (1546:1546:1546) (1510:1510:1510))
        (PORT datad (1924:1924:1924) (1862:1862:1862))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1041:1041:1041))
        (PORT datab (2476:2476:2476) (2383:2383:2383))
        (PORT datac (687:687:687) (648:648:648))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3769:3769:3769) (3626:3626:3626))
        (PORT d[1] (4797:4797:4797) (4809:4809:4809))
        (PORT d[2] (3435:3435:3435) (3289:3289:3289))
        (PORT d[3] (4293:4293:4293) (4331:4331:4331))
        (PORT d[4] (5111:5111:5111) (4978:4978:4978))
        (PORT d[5] (4153:4153:4153) (4179:4179:4179))
        (PORT d[6] (6105:6105:6105) (6179:6179:6179))
        (PORT d[7] (7663:7663:7663) (7597:7597:7597))
        (PORT d[8] (5731:5731:5731) (5738:5738:5738))
        (PORT d[9] (3164:3164:3164) (3042:3042:3042))
        (PORT d[10] (2721:2721:2721) (2601:2601:2601))
        (PORT d[11] (2837:2837:2837) (2727:2727:2727))
        (PORT d[12] (5522:5522:5522) (5346:5346:5346))
        (PORT clk (2213:2213:2213) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2251:2251:2251))
        (PORT d[0] (2441:2441:2441) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1337:1337:1337) (1343:1343:1343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1344:1344:1344))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1338:1338:1338) (1344:1344:1344))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2277:2277:2277) (2206:2206:2206))
        (PORT d[1] (3641:3641:3641) (3576:3576:3576))
        (PORT d[2] (1127:1127:1127) (1129:1129:1129))
        (PORT d[3] (1262:1262:1262) (1221:1221:1221))
        (PORT d[4] (1151:1151:1151) (1153:1153:1153))
        (PORT d[5] (1173:1173:1173) (1189:1189:1189))
        (PORT d[6] (1712:1712:1712) (1664:1664:1664))
        (PORT d[7] (1115:1115:1115) (1130:1130:1130))
        (PORT d[8] (3156:3156:3156) (3030:3030:3030))
        (PORT d[9] (1700:1700:1700) (1678:1678:1678))
        (PORT d[10] (1809:1809:1809) (1796:1796:1796))
        (PORT d[11] (4131:4131:4131) (3991:3991:3991))
        (PORT d[12] (1164:1164:1164) (1181:1181:1181))
        (PORT clk (2265:2265:2265) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2299:2299:2299))
        (PORT d[0] (598:598:598) (541:541:541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1390:1390:1390) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (840:840:840))
        (PORT datab (1779:1779:1779) (1674:1674:1674))
        (PORT datad (694:694:694) (652:652:652))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2241:2241:2241) (2168:2168:2168))
        (PORT d[1] (1460:1460:1460) (1439:1439:1439))
        (PORT d[2] (1078:1078:1078) (1080:1080:1080))
        (PORT d[3] (1257:1257:1257) (1210:1210:1210))
        (PORT d[4] (1162:1162:1162) (1146:1146:1146))
        (PORT d[5] (1119:1119:1119) (1130:1130:1130))
        (PORT d[6] (1108:1108:1108) (1109:1109:1109))
        (PORT d[7] (1425:1425:1425) (1424:1424:1424))
        (PORT d[8] (2839:2839:2839) (2725:2725:2725))
        (PORT d[9] (1410:1410:1410) (1396:1396:1396))
        (PORT d[10] (1797:1797:1797) (1786:1786:1786))
        (PORT d[11] (4161:4161:4161) (4022:4022:4022))
        (PORT d[12] (1150:1150:1150) (1157:1157:1157))
        (PORT clk (2264:2264:2264) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2301:2301:2301))
        (PORT d[0] (616:616:616) (548:548:548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1394:1394:1394))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1389:1389:1389) (1394:1394:1394))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1933:1933:1933) (1870:1870:1870))
        (PORT d[1] (1100:1100:1100) (1101:1101:1101))
        (PORT d[2] (1587:1587:1587) (1540:1540:1540))
        (PORT d[3] (1126:1126:1126) (1110:1110:1110))
        (PORT d[4] (1119:1119:1119) (1116:1116:1116))
        (PORT d[5] (1411:1411:1411) (1388:1388:1388))
        (PORT d[6] (2022:2022:2022) (1968:1968:1968))
        (PORT d[7] (1098:1098:1098) (1107:1107:1107))
        (PORT d[8] (2830:2830:2830) (2714:2714:2714))
        (PORT d[9] (821:821:821) (845:845:845))
        (PORT d[10] (2103:2103:2103) (2082:2082:2082))
        (PORT d[11] (4195:4195:4195) (4055:4055:4055))
        (PORT d[12] (808:808:808) (838:838:838))
        (PORT clk (2276:2276:2276) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2311:2311:2311))
        (PORT d[0] (899:899:899) (812:812:812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1400:1400:1400) (1403:1403:1403))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1404:1404:1404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1401:1401:1401) (1404:1404:1404))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (844:844:844))
        (PORT datab (786:786:786) (793:793:793))
        (PORT datac (726:726:726) (689:689:689))
        (PORT datad (722:722:722) (685:685:685))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1065:1065:1065))
        (PORT datab (480:480:480) (509:509:509))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3929:3929:3929) (3879:3879:3879))
        (PORT d[1] (5114:5114:5114) (5106:5106:5106))
        (PORT d[2] (4774:4774:4774) (4639:4639:4639))
        (PORT d[3] (3142:3142:3142) (3152:3152:3152))
        (PORT d[4] (5177:5177:5177) (5090:5090:5090))
        (PORT d[5] (3246:3246:3246) (3332:3332:3332))
        (PORT d[6] (6003:6003:6003) (6053:6053:6053))
        (PORT d[7] (3566:3566:3566) (3382:3382:3382))
        (PORT d[8] (5794:5794:5794) (5834:5834:5834))
        (PORT d[9] (2857:2857:2857) (2900:2900:2900))
        (PORT d[10] (5066:5066:5066) (4946:4946:4946))
        (PORT d[11] (6200:6200:6200) (6135:6135:6135))
        (PORT d[12] (4314:4314:4314) (4155:4155:4155))
        (PORT clk (2194:2194:2194) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2232:2232:2232))
        (PORT d[0] (3354:3354:3354) (3114:3114:3114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1318:1318:1318) (1324:1324:1324))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1325:1325:1325))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1319:1319:1319) (1325:1325:1325))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4556:4556:4556) (4479:4479:4479))
        (PORT d[1] (5101:5101:5101) (5094:5094:5094))
        (PORT d[2] (4156:4156:4156) (4056:4056:4056))
        (PORT d[3] (3479:3479:3479) (3483:3483:3483))
        (PORT d[4] (5555:5555:5555) (5464:5464:5464))
        (PORT d[5] (2971:2971:2971) (3050:3050:3050))
        (PORT d[6] (5964:5964:5964) (5989:5989:5989))
        (PORT d[7] (3844:3844:3844) (3622:3622:3622))
        (PORT d[8] (5825:5825:5825) (5871:5871:5871))
        (PORT d[9] (3465:3465:3465) (3486:3486:3486))
        (PORT d[10] (4410:4410:4410) (4289:4289:4289))
        (PORT d[11] (6812:6812:6812) (6717:6717:6717))
        (PORT d[12] (4253:4253:4253) (4087:4087:4087))
        (PORT clk (2174:2174:2174) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2211:2211:2211))
        (PORT d[0] (3122:3122:3122) (2892:2892:2892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1298:1298:1298) (1303:1303:1303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1304:1304:1304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1299:1299:1299) (1304:1304:1304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1617:1617:1617) (1552:1552:1552))
        (PORT datab (1613:1613:1613) (1589:1589:1589))
        (PORT datac (1507:1507:1507) (1459:1459:1459))
        (PORT datad (1553:1553:1553) (1489:1489:1489))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (3793:3793:3793))
        (PORT d[1] (5302:5302:5302) (5217:5217:5217))
        (PORT d[2] (5688:5688:5688) (5628:5628:5628))
        (PORT d[3] (5681:5681:5681) (5755:5755:5755))
        (PORT d[4] (2471:2471:2471) (2344:2344:2344))
        (PORT d[5] (5114:5114:5114) (5092:5092:5092))
        (PORT d[6] (5047:5047:5047) (4994:4994:4994))
        (PORT d[7] (4773:4773:4773) (4578:4578:4578))
        (PORT d[8] (4299:4299:4299) (4197:4197:4197))
        (PORT d[9] (2153:2153:2153) (2161:2161:2161))
        (PORT d[10] (3891:3891:3891) (3823:3823:3823))
        (PORT d[11] (8097:8097:8097) (7877:7877:7877))
        (PORT d[12] (3341:3341:3341) (3320:3320:3320))
        (PORT clk (2250:2250:2250) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2286:2286:2286))
        (PORT d[0] (2230:2230:2230) (2028:2028:2028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1374:1374:1374) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3907:3907:3907) (3846:3846:3846))
        (PORT d[1] (5437:5437:5437) (5424:5424:5424))
        (PORT d[2] (4485:4485:4485) (4384:4384:4384))
        (PORT d[3] (3258:3258:3258) (3310:3310:3310))
        (PORT d[4] (5594:5594:5594) (5182:5182:5182))
        (PORT d[5] (3303:3303:3303) (3396:3396:3396))
        (PORT d[6] (6388:6388:6388) (6429:6429:6429))
        (PORT d[7] (4896:4896:4896) (4726:4726:4726))
        (PORT d[8] (6202:6202:6202) (6262:6262:6262))
        (PORT d[9] (2535:2535:2535) (2582:2582:2582))
        (PORT d[10] (4676:4676:4676) (4537:4537:4537))
        (PORT d[11] (6149:6149:6149) (6035:6035:6035))
        (PORT d[12] (4615:4615:4615) (4450:4450:4450))
        (PORT clk (2207:2207:2207) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2245:2245:2245))
        (PORT d[0] (3340:3340:3340) (3094:3094:3094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1338:1338:1338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1332:1332:1332) (1338:1338:1338))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2088:2088:2088) (1993:1993:1993))
        (PORT datab (1529:1529:1529) (1455:1455:1455))
        (PORT datac (1587:1587:1587) (1501:1501:1501))
        (PORT datad (1718:1718:1718) (1705:1705:1705))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (647:647:647) (624:624:624))
        (PORT datab (828:828:828) (834:834:834))
        (PORT datac (1167:1167:1167) (1064:1064:1064))
        (PORT datad (1076:1076:1076) (942:942:942))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2551:2551:2551) (2614:2614:2614))
        (PORT d[1] (3626:3626:3626) (3571:3571:3571))
        (PORT d[2] (8185:8185:8185) (8198:8198:8198))
        (PORT d[3] (4331:4331:4331) (4419:4419:4419))
        (PORT d[4] (7261:7261:7261) (7191:7191:7191))
        (PORT d[5] (3147:3147:3147) (3182:3182:3182))
        (PORT d[6] (3212:3212:3212) (3097:3097:3097))
        (PORT d[7] (4703:4703:4703) (4523:4523:4523))
        (PORT d[8] (3056:3056:3056) (2917:2917:2917))
        (PORT d[9] (4167:4167:4167) (4183:4183:4183))
        (PORT d[10] (6668:6668:6668) (6523:6523:6523))
        (PORT d[11] (5984:5984:5984) (5818:5818:5818))
        (PORT d[12] (4139:4139:4139) (4116:4116:4116))
        (PORT clk (2203:2203:2203) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2240:2240:2240))
        (PORT d[0] (3035:3035:3035) (2786:2786:2786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1333:1333:1333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1328:1328:1328) (1333:1333:1333))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3904:3904:3904) (3927:3927:3927))
        (PORT d[1] (5337:5337:5337) (5243:5243:5243))
        (PORT d[2] (1948:1948:1948) (1873:1873:1873))
        (PORT d[3] (5039:5039:5039) (5117:5117:5117))
        (PORT d[4] (2495:2495:2495) (2478:2478:2478))
        (PORT d[5] (3107:3107:3107) (3104:3104:3104))
        (PORT d[6] (1835:1835:1835) (1754:1754:1754))
        (PORT d[7] (2814:2814:2814) (2714:2714:2714))
        (PORT d[8] (4130:4130:4130) (3975:3975:3975))
        (PORT d[9] (2305:2305:2305) (2243:2243:2243))
        (PORT d[10] (3156:3156:3156) (3044:3044:3044))
        (PORT d[11] (7491:7491:7491) (7329:7329:7329))
        (PORT d[12] (2200:2200:2200) (2127:2127:2127))
        (PORT clk (2248:2248:2248) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2285:2285:2285))
        (PORT d[0] (2147:2147:2147) (2054:2054:2054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2557:2557:2557))
        (PORT d[1] (4012:4012:4012) (3949:3949:3949))
        (PORT d[2] (7500:7500:7500) (7533:7533:7533))
        (PORT d[3] (4765:4765:4765) (4879:4879:4879))
        (PORT d[4] (6310:6310:6310) (6287:6287:6287))
        (PORT d[5] (2802:2802:2802) (2833:2833:2833))
        (PORT d[6] (4505:4505:4505) (4402:4402:4402))
        (PORT d[7] (4020:4020:4020) (3860:3860:3860))
        (PORT d[8] (5844:5844:5844) (5795:5795:5795))
        (PORT d[9] (3194:3194:3194) (3243:3243:3243))
        (PORT d[10] (5999:5999:5999) (5878:5878:5878))
        (PORT d[11] (5364:5364:5364) (5225:5225:5225))
        (PORT d[12] (3461:3461:3461) (3453:3453:3453))
        (PORT clk (2243:2243:2243) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2280:2280:2280))
        (PORT d[0] (3518:3518:3518) (3313:3313:3313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1373:1373:1373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1373:1373:1373))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (3628:3628:3628))
        (PORT d[1] (3551:3551:3551) (3466:3466:3466))
        (PORT d[2] (4928:4928:4928) (4874:4874:4874))
        (PORT d[3] (4743:4743:4743) (4839:4839:4839))
        (PORT d[4] (8250:8250:8250) (8149:8149:8149))
        (PORT d[5] (2790:2790:2790) (2799:2799:2799))
        (PORT d[6] (2191:2191:2191) (2106:2106:2106))
        (PORT d[7] (2485:2485:2485) (2397:2397:2397))
        (PORT d[8] (3806:3806:3806) (3662:3662:3662))
        (PORT d[9] (2650:2650:2650) (2576:2576:2576))
        (PORT d[10] (2813:2813:2813) (2708:2708:2708))
        (PORT d[11] (7155:7155:7155) (7009:7009:7009))
        (PORT d[12] (5153:5153:5153) (5097:5097:5097))
        (PORT clk (2236:2236:2236) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (PORT d[0] (1861:1861:1861) (1782:1782:1782))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2038:2038:2038) (2065:2065:2065))
        (PORT datab (2369:2369:2369) (2363:2363:2363))
        (PORT datac (2142:2142:2142) (2021:2021:2021))
        (PORT datad (666:666:666) (626:626:626))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2433:2433:2433) (2462:2462:2462))
        (PORT datab (2191:2191:2191) (2082:2082:2082))
        (PORT datac (977:977:977) (919:919:919))
        (PORT datad (996:996:996) (949:949:949))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (314:314:314))
        (PORT datab (307:307:307) (388:388:388))
        (PORT datac (1675:1675:1675) (1635:1635:1635))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4588:4588:4588) (4622:4622:4622))
        (PORT d[1] (2046:2046:2046) (2006:2006:2006))
        (PORT d[2] (5790:5790:5790) (5770:5770:5770))
        (PORT d[3] (6433:6433:6433) (6532:6532:6532))
        (PORT d[4] (2176:2176:2176) (2158:2158:2158))
        (PORT d[5] (4141:4141:4141) (4162:4162:4162))
        (PORT d[6] (4624:4624:4624) (4524:4524:4524))
        (PORT d[7] (6654:6654:6654) (6476:6476:6476))
        (PORT d[8] (4819:4819:4819) (4704:4704:4704))
        (PORT d[9] (4860:4860:4860) (4860:4860:4860))
        (PORT d[10] (1755:1755:1755) (1747:1747:1747))
        (PORT d[11] (7161:7161:7161) (7015:7015:7015))
        (PORT d[12] (4660:4660:4660) (4630:4630:4630))
        (PORT clk (2226:2226:2226) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2262:2262:2262))
        (PORT d[0] (1230:1230:1230) (1153:1153:1153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1350:1350:1350) (1354:1354:1354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1355:1355:1355))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1948:1948:1948) (1923:1923:1923))
        (PORT d[1] (1770:1770:1770) (1743:1743:1743))
        (PORT d[2] (6107:6107:6107) (6076:6076:6076))
        (PORT d[3] (6445:6445:6445) (6538:6538:6538))
        (PORT d[4] (1880:1880:1880) (1874:1874:1874))
        (PORT d[5] (4453:4453:4453) (4458:4458:4458))
        (PORT d[6] (4906:4906:4906) (4796:4796:4796))
        (PORT d[7] (6989:6989:6989) (6800:6800:6800))
        (PORT d[8] (5089:5089:5089) (4962:4962:4962))
        (PORT d[9] (5182:5182:5182) (5167:5167:5167))
        (PORT d[10] (2051:2051:2051) (2030:2030:2030))
        (PORT d[11] (7496:7496:7496) (7341:7341:7341))
        (PORT d[12] (4973:4973:4973) (4928:4928:4928))
        (PORT clk (2240:2240:2240) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2278:2278:2278))
        (PORT d[0] (1641:1641:1641) (1480:1480:1480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1370:1370:1370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1371:1371:1371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1371:1371:1371))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4382:4382:4382) (4351:4351:4351))
        (PORT d[1] (5240:5240:5240) (5253:5253:5253))
        (PORT d[2] (5210:5210:5210) (5101:5101:5101))
        (PORT d[3] (3552:3552:3552) (3601:3601:3601))
        (PORT d[4] (5113:5113:5113) (4995:4995:4995))
        (PORT d[5] (3832:3832:3832) (3859:3859:3859))
        (PORT d[6] (6017:6017:6017) (6074:6074:6074))
        (PORT d[7] (7414:7414:7414) (7383:7383:7383))
        (PORT d[8] (6348:6348:6348) (6363:6363:6363))
        (PORT d[9] (3597:3597:3597) (3660:3660:3660))
        (PORT d[10] (4334:4334:4334) (4210:4210:4210))
        (PORT d[11] (6472:6472:6472) (6367:6367:6367))
        (PORT d[12] (3873:3873:3873) (3694:3694:3694))
        (PORT clk (2219:2219:2219) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2254:2254:2254))
        (PORT d[0] (2706:2706:2706) (2532:2532:2532))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1347:1347:1347))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1938:1938:1938) (1941:1941:1941))
        (PORT datab (2234:2234:2234) (2180:2180:2180))
        (PORT datac (959:959:959) (916:916:916))
        (PORT datad (2008:2008:2008) (1975:1975:1975))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3292:3292:3292) (3376:3376:3376))
        (PORT d[1] (4276:4276:4276) (4224:4224:4224))
        (PORT d[2] (7224:7224:7224) (7282:7282:7282))
        (PORT d[3] (5066:5066:5066) (5189:5189:5189))
        (PORT d[4] (6401:6401:6401) (6388:6388:6388))
        (PORT d[5] (3177:3177:3177) (3230:3230:3230))
        (PORT d[6] (4735:4735:4735) (4691:4691:4691))
        (PORT d[7] (5523:5523:5523) (5365:5365:5365))
        (PORT d[8] (4186:4186:4186) (4095:4095:4095))
        (PORT d[9] (3191:3191:3191) (3237:3237:3237))
        (PORT d[10] (5856:5856:5856) (5808:5808:5808))
        (PORT d[11] (5843:5843:5843) (5737:5737:5737))
        (PORT d[12] (3107:3107:3107) (3121:3121:3121))
        (PORT clk (2251:2251:2251) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2288:2288:2288))
        (PORT d[0] (3771:3771:3771) (3681:3681:3681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1381:1381:1381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1381:1381:1381))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1295:1295:1295) (1235:1235:1235))
        (PORT datab (2234:2234:2234) (2180:2180:2180))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1926:1926:1926) (1855:1855:1855))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4273:4273:4273) (4322:4322:4322))
        (PORT d[1] (2395:2395:2395) (2336:2336:2336))
        (PORT d[2] (5429:5429:5429) (5413:5413:5413))
        (PORT d[3] (6099:6099:6099) (6207:6207:6207))
        (PORT d[4] (7585:7585:7585) (7509:7509:7509))
        (PORT d[5] (3824:3824:3824) (3856:3856:3856))
        (PORT d[6] (4267:4267:4267) (4176:4176:4176))
        (PORT d[7] (6340:6340:6340) (6177:6177:6177))
        (PORT d[8] (4492:4492:4492) (4386:4386:4386))
        (PORT d[9] (4531:4531:4531) (4535:4535:4535))
        (PORT d[10] (2370:2370:2370) (2329:2329:2329))
        (PORT d[11] (6820:6820:6820) (6683:6683:6683))
        (PORT d[12] (4344:4344:4344) (4320:4320:4320))
        (PORT clk (2197:2197:2197) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2234:2234:2234))
        (PORT d[0] (3047:3047:3047) (3034:3034:3034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1321:1321:1321) (1326:1326:1326))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a271.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1322:1322:1322) (1327:1327:1327))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4761:4761:4761) (4723:4723:4723))
        (PORT d[1] (4756:4756:4756) (4736:4736:4736))
        (PORT d[2] (7073:7073:7073) (7061:7061:7061))
        (PORT d[3] (4318:4318:4318) (4419:4419:4419))
        (PORT d[4] (7508:7508:7508) (7397:7397:7397))
        (PORT d[5] (3577:3577:3577) (3633:3633:3633))
        (PORT d[6] (5069:5069:5069) (5033:5033:5033))
        (PORT d[7] (5878:5878:5878) (5722:5722:5722))
        (PORT d[8] (4270:4270:4270) (4206:4206:4206))
        (PORT d[9] (7938:7938:7938) (7648:7648:7648))
        (PORT d[10] (7147:7147:7147) (7023:7023:7023))
        (PORT d[11] (6817:6817:6817) (6683:6683:6683))
        (PORT d[12] (3195:3195:3195) (3203:3203:3203))
        (PORT clk (2223:2223:2223) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2257:2257:2257))
        (PORT d[0] (2381:2381:2381) (2359:2359:2359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1347:1347:1347) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a287.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1350:1350:1350))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4568:4568:4568) (4602:4602:4602))
        (PORT d[1] (2406:2406:2406) (2344:2344:2344))
        (PORT d[2] (5791:5791:5791) (5768:5768:5768))
        (PORT d[3] (6106:6106:6106) (6216:6216:6216))
        (PORT d[4] (7611:7611:7611) (7534:7534:7534))
        (PORT d[5] (3801:3801:3801) (3833:3833:3833))
        (PORT d[6] (4249:4249:4249) (4160:4160:4160))
        (PORT d[7] (6312:6312:6312) (6145:6145:6145))
        (PORT d[8] (4500:4500:4500) (4401:4401:4401))
        (PORT d[9] (4506:4506:4506) (4511:4511:4511))
        (PORT d[10] (2381:2381:2381) (2340:2340:2340))
        (PORT d[11] (6814:6814:6814) (6676:6676:6676))
        (PORT d[12] (4350:4350:4350) (4327:4327:4327))
        (PORT clk (2206:2206:2206) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2242:2242:2242))
        (PORT d[0] (1562:1562:1562) (1462:1462:1462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a279.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1331:1331:1331) (1335:1335:1335))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2298:2298:2298) (2249:2249:2249))
        (PORT d[1] (1727:1727:1727) (1702:1702:1702))
        (PORT d[2] (6133:6133:6133) (6101:6101:6101))
        (PORT d[3] (6761:6761:6761) (6846:6846:6846))
        (PORT d[4] (1846:1846:1846) (1840:1840:1840))
        (PORT d[5] (4453:4453:4453) (4458:4458:4458))
        (PORT d[6] (4952:4952:4952) (4842:4842:4842))
        (PORT d[7] (6989:6989:6989) (6800:6800:6800))
        (PORT d[8] (5123:5123:5123) (4993:4993:4993))
        (PORT d[9] (5189:5189:5189) (5174:5174:5174))
        (PORT d[10] (2051:2051:2051) (2031:2031:2031))
        (PORT d[11] (7795:7795:7795) (7632:7632:7632))
        (PORT d[12] (4985:4985:4985) (4944:4944:4944))
        (PORT clk (2245:2245:2245) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2282:2282:2282))
        (PORT d[0] (1172:1172:1172) (1083:1083:1083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a263.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1946:1946:1946) (1951:1951:1951))
        (PORT datab (2235:2235:2235) (2181:2181:2181))
        (PORT datac (1620:1620:1620) (1531:1531:1531))
        (PORT datad (983:983:983) (928:928:928))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1939:1939:1939) (1943:1943:1943))
        (PORT datab (1653:1653:1653) (1561:1561:1561))
        (PORT datac (1830:1830:1830) (1743:1743:1743))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1635:1635:1635))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1490:1490:1490) (1520:1520:1520))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (3992:3992:3992))
        (PORT d[1] (5471:5471:5471) (5449:5449:5449))
        (PORT d[2] (5365:5365:5365) (5361:5361:5361))
        (PORT d[3] (4586:4586:4586) (4640:4640:4640))
        (PORT d[4] (5472:5472:5472) (5377:5377:5377))
        (PORT d[5] (4238:4238:4238) (4246:4246:4246))
        (PORT d[6] (5751:5751:5751) (5717:5717:5717))
        (PORT d[7] (6198:6198:6198) (6068:6068:6068))
        (PORT d[8] (4970:4970:4970) (4933:4933:4933))
        (PORT d[9] (6482:6482:6482) (6154:6154:6154))
        (PORT d[10] (5895:5895:5895) (5855:5855:5855))
        (PORT d[11] (5187:5187:5187) (5094:5094:5094))
        (PORT d[12] (4466:4466:4466) (4452:4452:4452))
        (PORT clk (2263:2263:2263) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2299:2299:2299))
        (PORT d[0] (2755:2755:2755) (2526:2526:2526))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1387:1387:1387) (1391:1391:1391))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1392:1392:1392))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a295.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1388:1388:1388) (1392:1392:1392))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2485:2485:2485) (2535:2535:2535))
        (PORT datab (450:450:450) (418:418:418))
        (PORT datac (1083:1083:1083) (1054:1054:1054))
        (PORT datad (2495:2495:2495) (2322:2322:2322))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1955:1955:1955) (1884:1884:1884))
        (PORT datab (807:807:807) (824:824:824))
        (PORT datac (1546:1546:1546) (1510:1510:1510))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4422:4422:4422) (4393:4393:4393))
        (PORT d[1] (4433:4433:4433) (4413:4413:4413))
        (PORT d[2] (7066:7066:7066) (7053:7053:7053))
        (PORT d[3] (4360:4360:4360) (4461:4461:4461))
        (PORT d[4] (7527:7527:7527) (7426:7426:7426))
        (PORT d[5] (3247:3247:3247) (3311:3311:3311))
        (PORT d[6] (5119:5119:5119) (5079:5079:5079))
        (PORT d[7] (5837:5837:5837) (5675:5675:5675))
        (PORT d[8] (5339:5339:5339) (5284:5284:5284))
        (PORT d[9] (7622:7622:7622) (7344:7344:7344))
        (PORT d[10] (7101:7101:7101) (6978:6978:6978))
        (PORT d[11] (6492:6492:6492) (6366:6366:6366))
        (PORT d[12] (3148:3148:3148) (3156:3156:3156))
        (PORT clk (2200:2200:2200) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2235:2235:2235))
        (PORT d[0] (2136:2136:2136) (2044:2044:2044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1324:1324:1324) (1327:1327:1327))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1328:1328:1328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1325:1325:1325) (1328:1328:1328))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4915:4915:4915) (4791:4791:4791))
        (PORT d[1] (5762:5762:5762) (5708:5708:5708))
        (PORT d[2] (5679:5679:5679) (5612:5612:5612))
        (PORT d[3] (4838:4838:4838) (4812:4812:4812))
        (PORT d[4] (3885:3885:3885) (3695:3695:3695))
        (PORT d[5] (1800:1800:1800) (1816:1816:1816))
        (PORT d[6] (5783:5783:5783) (5733:5733:5733))
        (PORT d[7] (6847:6847:6847) (6656:6656:6656))
        (PORT d[8] (4592:4592:4592) (4555:4555:4555))
        (PORT d[9] (5904:5904:5904) (5624:5624:5624))
        (PORT d[10] (5356:5356:5356) (5231:5231:5231))
        (PORT d[11] (5112:5112:5112) (4975:4975:4975))
        (PORT d[12] (4118:4118:4118) (4091:4091:4091))
        (PORT clk (2251:2251:2251) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (PORT d[0] (3125:3125:3125) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1377:1377:1377))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1378:1378:1378))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4743:4743:4743) (4705:4705:4705))
        (PORT d[1] (5097:5097:5097) (5070:5070:5070))
        (PORT d[2] (7380:7380:7380) (7358:7358:7358))
        (PORT d[3] (4679:4679:4679) (4769:4769:4769))
        (PORT d[4] (7849:7849:7849) (7735:7735:7735))
        (PORT d[5] (3588:3588:3588) (3645:3645:3645))
        (PORT d[6] (5136:5136:5136) (5103:5103:5103))
        (PORT d[7] (6219:6219:6219) (6052:6052:6052))
        (PORT d[8] (5624:5624:5624) (5551:5551:5551))
        (PORT d[9] (7946:7946:7946) (7657:7657:7657))
        (PORT d[10] (5677:5677:5677) (5566:5566:5566))
        (PORT d[11] (6795:6795:6795) (6652:6652:6652))
        (PORT d[12] (3475:3475:3475) (3472:3472:3472))
        (PORT clk (2219:2219:2219) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
        (PORT d[0] (2874:2874:2874) (2784:2784:2784))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1347:1347:1347))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1348:1348:1348))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1344:1344:1344) (1348:1348:1348))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2567:2567:2567))
        (PORT d[1] (3989:3989:3989) (3919:3919:3919))
        (PORT d[2] (7843:7843:7843) (7867:7867:7867))
        (PORT d[3] (4375:4375:4375) (4497:4497:4497))
        (PORT d[4] (6924:6924:6924) (6863:6863:6863))
        (PORT d[5] (2782:2782:2782) (2819:2819:2819))
        (PORT d[6] (4840:4840:4840) (4725:4725:4725))
        (PORT d[7] (4365:4365:4365) (4197:4197:4197))
        (PORT d[8] (6174:6174:6174) (6111:6111:6111))
        (PORT d[9] (3835:3835:3835) (3864:3864:3864))
        (PORT d[10] (6350:6350:6350) (6214:6214:6214))
        (PORT d[11] (5683:5683:5683) (5532:5532:5532))
        (PORT d[12] (3807:3807:3807) (3795:3795:3795))
        (PORT clk (2227:2227:2227) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2264:2264:2264))
        (PORT d[0] (2318:2318:2318) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1357:1357:1357))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1397:1397:1397))
        (PORT datab (1809:1809:1809) (1737:1737:1737))
        (PORT datac (2437:2437:2437) (2495:2495:2495))
        (PORT datad (2431:2431:2431) (2309:2309:2309))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1976:1976:1976) (1892:1892:1892))
        (PORT datab (1806:1806:1806) (1734:1734:1734))
        (PORT datac (1288:1288:1288) (1247:1247:1247))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2741:2741:2741) (2765:2765:2765))
        (PORT d[1] (4308:4308:4308) (4238:4238:4238))
        (PORT d[2] (6119:6119:6119) (6084:6084:6084))
        (PORT d[3] (4466:4466:4466) (4600:4600:4600))
        (PORT d[4] (3791:3791:3791) (3622:3622:3622))
        (PORT d[5] (3455:3455:3455) (3488:3488:3488))
        (PORT d[6] (5703:5703:5703) (5615:5615:5615))
        (PORT d[7] (5410:5410:5410) (5209:5209:5209))
        (PORT d[8] (3894:3894:3894) (3816:3816:3816))
        (PORT d[9] (3125:3125:3125) (3140:3140:3140))
        (PORT d[10] (4385:4385:4385) (4370:4370:4370))
        (PORT d[11] (7052:7052:7052) (6868:6868:6868))
        (PORT d[12] (2791:2791:2791) (2802:2802:2802))
        (PORT clk (2202:2202:2202) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2239:2239:2239))
        (PORT d[0] (2685:2685:2685) (2683:2683:2683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1332:1332:1332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1332:1332:1332))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2769:2769:2769) (2800:2800:2800))
        (PORT d[1] (4360:4360:4360) (4317:4317:4317))
        (PORT d[2] (6110:6110:6110) (6084:6084:6084))
        (PORT d[3] (4727:4727:4727) (4836:4836:4836))
        (PORT d[4] (3467:3467:3467) (3309:3309:3309))
        (PORT d[5] (3809:3809:3809) (3834:3834:3834))
        (PORT d[6] (5102:5102:5102) (5051:5051:5051))
        (PORT d[7] (5737:5737:5737) (5524:5524:5524))
        (PORT d[8] (3504:3504:3504) (3418:3418:3418))
        (PORT d[9] (3451:3451:3451) (3454:3454:3454))
        (PORT d[10] (4634:4634:4634) (4599:4599:4599))
        (PORT d[11] (7112:7112:7112) (6928:6928:6928))
        (PORT d[12] (2453:2453:2453) (2475:2475:2475))
        (PORT clk (2171:2171:2171) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2209:2209:2209))
        (PORT d[0] (3086:3086:3086) (2842:2842:2842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1295:1295:1295) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1302:1302:1302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1296:1296:1296) (1302:1302:1302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (2934:2934:2934))
        (PORT d[1] (3989:3989:3989) (3927:3927:3927))
        (PORT d[2] (8486:8486:8486) (8490:8490:8490))
        (PORT d[3] (4623:4623:4623) (4698:4698:4698))
        (PORT d[4] (7529:7529:7529) (7448:7448:7448))
        (PORT d[5] (2410:2410:2410) (2450:2450:2450))
        (PORT d[6] (2913:2913:2913) (2811:2811:2811))
        (PORT d[7] (3128:3128:3128) (3010:3010:3010))
        (PORT d[8] (2773:2773:2773) (2659:2659:2659))
        (PORT d[9] (4215:4215:4215) (4231:4231:4231))
        (PORT d[10] (3131:3131:3131) (3008:3008:3008))
        (PORT d[11] (6140:6140:6140) (6016:6016:6016))
        (PORT d[12] (4485:4485:4485) (4454:4454:4454))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2227:2227:2227))
        (PORT d[0] (2248:2248:2248) (2169:2169:2169))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1315:1315:1315) (1319:1319:1319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1316:1316:1316) (1320:1320:1320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3290:3290:3290) (3343:3343:3343))
        (PORT d[1] (4848:4848:4848) (4853:4853:4853))
        (PORT d[2] (5727:5727:5727) (5740:5740:5740))
        (PORT d[3] (3933:3933:3933) (4023:4023:4023))
        (PORT d[4] (5445:5445:5445) (5352:5352:5352))
        (PORT d[5] (3804:3804:3804) (3853:3853:3853))
        (PORT d[6] (5525:5525:5525) (5497:5497:5497))
        (PORT d[7] (5247:5247:5247) (5149:5149:5149))
        (PORT d[8] (4624:4624:4624) (4594:4594:4594))
        (PORT d[9] (6188:6188:6188) (5875:5875:5875))
        (PORT d[10] (6183:6183:6183) (6152:6152:6152))
        (PORT d[11] (5195:5195:5195) (5103:5103:5103))
        (PORT d[12] (3534:3534:3534) (3563:3563:3563))
        (PORT clk (2239:2239:2239) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2274:2274:2274))
        (PORT d[0] (2829:2829:2829) (2719:2719:2719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2341:2341:2341) (2297:2297:2297))
        (PORT datab (2141:2141:2141) (2204:2204:2204))
        (PORT datac (972:972:972) (916:916:916))
        (PORT datad (1740:1740:1740) (1713:1713:1713))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1905:1905:1905) (1821:1821:1821))
        (PORT datab (1895:1895:1895) (1823:1823:1823))
        (PORT datac (2095:2095:2095) (2163:2163:2163))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (2110:2110:2110) (2148:2148:2148))
        (PORT datac (1546:1546:1546) (1510:1510:1510))
        (PORT datad (1843:1843:1843) (1750:1750:1750))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2569:2569:2569) (2482:2482:2482))
        (PORT d[1] (5816:5816:5816) (5779:5779:5779))
        (PORT d[2] (1468:1468:1468) (1459:1459:1459))
        (PORT d[3] (1794:1794:1794) (1760:1760:1760))
        (PORT d[4] (1512:1512:1512) (1512:1512:1512))
        (PORT d[5] (1457:1457:1457) (1457:1457:1457))
        (PORT d[6] (5553:5553:5553) (5545:5545:5545))
        (PORT d[7] (5230:5230:5230) (5022:5022:5022))
        (PORT d[8] (3175:3175:3175) (3051:3051:3051))
        (PORT d[9] (1762:1762:1762) (1741:1741:1741))
        (PORT d[10] (1448:1448:1448) (1439:1439:1439))
        (PORT d[11] (3905:3905:3905) (3778:3778:3778))
        (PORT d[12] (4567:4567:4567) (4372:4372:4372))
        (PORT clk (2260:2260:2260) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2297:2297:2297))
        (PORT d[0] (875:875:875) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1389:1389:1389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1390:1390:1390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1390:1390:1390))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4267:4267:4267) (4198:4198:4198))
        (PORT d[1] (4984:4984:4984) (4947:4947:4947))
        (PORT d[2] (5187:5187:5187) (5069:5069:5069))
        (PORT d[3] (3429:3429:3429) (3421:3421:3421))
        (PORT d[4] (6217:6217:6217) (5796:5796:5796))
        (PORT d[5] (3915:3915:3915) (3989:3989:3989))
        (PORT d[6] (7048:7048:7048) (7076:7076:7076))
        (PORT d[7] (5232:5232:5232) (5052:5052:5052))
        (PORT d[8] (6829:6829:6829) (6867:6867:6867))
        (PORT d[9] (2484:2484:2484) (2535:2535:2535))
        (PORT d[10] (5078:5078:5078) (4950:4950:4950))
        (PORT d[11] (6529:6529:6529) (6420:6420:6420))
        (PORT d[12] (5621:5621:5621) (5433:5433:5433))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (PORT d[0] (3681:3681:3681) (3537:3537:3537))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1120:1120:1120) (1022:1022:1022))
        (PORT datab (1541:1541:1541) (1490:1490:1490))
        (PORT datac (1575:1575:1575) (1555:1555:1555))
        (PORT datad (1824:1824:1824) (1729:1729:1729))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4603:4603:4603) (4509:4509:4509))
        (PORT d[1] (6390:6390:6390) (6338:6338:6338))
        (PORT d[2] (5514:5514:5514) (5391:5391:5391))
        (PORT d[3] (3224:3224:3224) (3281:3281:3281))
        (PORT d[4] (6533:6533:6533) (6099:6099:6099))
        (PORT d[5] (4249:4249:4249) (4311:4311:4311))
        (PORT d[6] (7321:7321:7321) (7332:7332:7332))
        (PORT d[7] (4510:4510:4510) (4328:4328:4328))
        (PORT d[8] (7135:7135:7135) (7159:7159:7159))
        (PORT d[9] (2482:2482:2482) (2533:2533:2533))
        (PORT d[10] (5413:5413:5413) (5275:5275:5275))
        (PORT d[11] (6826:6826:6826) (6704:6704:6704))
        (PORT d[12] (5940:5940:5940) (5746:5746:5746))
        (PORT clk (2246:2246:2246) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2282:2282:2282))
        (PORT d[0] (4148:4148:4148) (4025:4025:4025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1374:1374:1374))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1375:1375:1375))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3545:3545:3545) (3480:3480:3480))
        (PORT d[1] (5148:5148:5148) (5141:5141:5141))
        (PORT d[2] (4468:4468:4468) (4360:4360:4360))
        (PORT d[3] (3778:3778:3778) (3777:3777:3777))
        (PORT d[4] (5843:5843:5843) (5736:5736:5736))
        (PORT d[5] (2909:2909:2909) (2982:2982:2982))
        (PORT d[6] (6010:6010:6010) (6035:6035:6035))
        (PORT d[7] (3810:3810:3810) (3593:3593:3593))
        (PORT d[8] (5818:5818:5818) (5867:5867:5867))
        (PORT d[9] (2182:2182:2182) (2214:2214:2214))
        (PORT d[10] (4357:4357:4357) (4242:4242:4242))
        (PORT d[11] (7188:7188:7188) (7079:7079:7079))
        (PORT d[12] (4243:4243:4243) (4079:4079:4079))
        (PORT clk (2205:2205:2205) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2243:2243:2243))
        (PORT d[0] (2823:2823:2823) (2647:2647:2647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1329:1329:1329) (1335:1335:1335))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1336:1336:1336))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1330:1330:1330) (1336:1336:1336))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1910:1910:1910) (1823:1823:1823))
        (PORT datab (1544:1544:1544) (1493:1493:1493))
        (PORT datac (1579:1579:1579) (1560:1560:1560))
        (PORT datad (1601:1601:1601) (1524:1524:1524))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (1570:1570:1570) (1516:1516:1516))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4039:4039:4039) (4018:4018:4018))
        (PORT d[1] (5204:5204:5204) (5231:5231:5231))
        (PORT d[2] (4882:4882:4882) (4783:4783:4783))
        (PORT d[3] (3159:3159:3159) (3202:3202:3202))
        (PORT d[4] (4821:4821:4821) (4704:4704:4704))
        (PORT d[5] (2903:2903:2903) (2979:2979:2979))
        (PORT d[6] (6011:6011:6011) (6067:6067:6067))
        (PORT d[7] (7056:7056:7056) (7031:7031:7031))
        (PORT d[8] (6679:6679:6679) (6679:6679:6679))
        (PORT d[9] (3231:3231:3231) (3297:3297:3297))
        (PORT d[10] (4334:4334:4334) (4207:4207:4207))
        (PORT d[11] (5807:5807:5807) (5718:5718:5718))
        (PORT d[12] (4207:4207:4207) (4013:4013:4013))
        (PORT clk (2237:2237:2237) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
        (PORT d[0] (2930:2930:2930) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3895:3895:3895) (3822:3822:3822))
        (PORT d[1] (5425:5425:5425) (5411:5411:5411))
        (PORT d[2] (5164:5164:5164) (5033:5033:5033))
        (PORT d[3] (4409:4409:4409) (4386:4386:4386))
        (PORT d[4] (2827:2827:2827) (2693:2693:2693))
        (PORT d[5] (3490:3490:3490) (3536:3536:3536))
        (PORT d[6] (5973:5973:5973) (5998:5998:5998))
        (PORT d[7] (4075:4075:4075) (3867:3867:3867))
        (PORT d[8] (6451:6451:6451) (6478:6478:6478))
        (PORT d[9] (2840:2840:2840) (2859:2859:2859))
        (PORT d[10] (4712:4712:4712) (4584:4584:4584))
        (PORT d[11] (5167:5167:5167) (5059:5059:5059))
        (PORT d[12] (5268:5268:5268) (5084:5084:5084))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (PORT d[0] (4428:4428:4428) (4157:4157:4157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2639:2639:2639) (2590:2590:2590))
        (PORT datab (986:986:986) (906:906:906))
        (PORT datac (1576:1576:1576) (1557:1557:1557))
        (PORT datad (1547:1547:1547) (1489:1489:1489))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (4212:4212:4212))
        (PORT d[1] (5433:5433:5433) (5420:5420:5420))
        (PORT d[2] (5147:5147:5147) (5018:5018:5018))
        (PORT d[3] (4435:4435:4435) (4411:4411:4411))
        (PORT d[4] (2839:2839:2839) (2712:2712:2712))
        (PORT d[5] (3806:3806:3806) (3840:3840:3840))
        (PORT d[6] (5995:5995:5995) (6022:6022:6022))
        (PORT d[7] (4404:4404:4404) (4178:4178:4178))
        (PORT d[8] (6798:6798:6798) (6811:6811:6811))
        (PORT d[9] (2813:2813:2813) (2832:2832:2832))
        (PORT d[10] (4712:4712:4712) (4585:4585:4585))
        (PORT d[11] (5152:5152:5152) (5042:5042:5042))
        (PORT d[12] (5264:5264:5264) (5079:5079:5079))
        (PORT clk (2239:2239:2239) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2273:2273:2273))
        (PORT d[0] (1866:1866:1866) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1366:1366:1366))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3574:3574:3574) (3522:3522:3522))
        (PORT d[1] (5386:5386:5386) (5374:5374:5374))
        (PORT d[2] (4502:4502:4502) (4401:4401:4401))
        (PORT d[3] (3203:3203:3203) (3256:3256:3256))
        (PORT d[4] (5543:5543:5543) (5140:5140:5140))
        (PORT d[5] (3288:3288:3288) (3386:3386:3386))
        (PORT d[6] (6362:6362:6362) (6404:6404:6404))
        (PORT d[7] (4903:4903:4903) (4732:4732:4732))
        (PORT d[8] (6201:6201:6201) (6261:6261:6261))
        (PORT d[9] (2542:2542:2542) (2593:2593:2593))
        (PORT d[10] (4700:4700:4700) (4580:4580:4580))
        (PORT d[11] (5834:5834:5834) (5742:5742:5742))
        (PORT d[12] (4614:4614:4614) (4450:4450:4450))
        (PORT clk (2202:2202:2202) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2238:2238:2238))
        (PORT d[0] (3770:3770:3770) (3665:3665:3665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1326:1326:1326) (1330:1330:1330))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1331:1331:1331))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1327:1327:1327) (1331:1331:1331))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1600:1600:1600) (1535:1535:1535))
        (PORT datab (1614:1614:1614) (1591:1591:1591))
        (PORT datac (948:948:948) (869:869:869))
        (PORT datad (2194:2194:2194) (2112:2112:2112))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1552:1552:1552))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1594:1594:1594) (1549:1549:1549))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (769:769:769) (793:793:793))
        (PORT datad (1429:1429:1429) (1418:1418:1418))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|img_data_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (657:657:657))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2442:2442:2442) (2352:2352:2352))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1904:1904:1904) (1853:1853:1853))
        (PORT d[1] (2001:2001:2001) (1973:1973:1973))
        (PORT d[2] (2068:2068:2068) (2049:2049:2049))
        (PORT d[3] (1849:1849:1849) (1782:1782:1782))
        (PORT d[4] (1885:1885:1885) (1809:1809:1809))
        (PORT d[5] (1907:1907:1907) (1861:1861:1861))
        (PORT d[6] (2078:2078:2078) (2070:2070:2070))
        (PORT d[7] (1815:1815:1815) (1806:1806:1806))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|img_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1364:1364:1364))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|r_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4386:4386:4386) (4231:4231:4231))
        (PORT datad (689:689:689) (646:646:646))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|r_data\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (4535:4535:4535) (4393:4393:4393))
        (PORT datad (669:669:669) (626:626:626))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|r_data\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (4387:4387:4387) (4232:4232:4232))
        (PORT datad (914:914:914) (840:840:840))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|r_data\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (4524:4524:4524) (4381:4381:4381))
        (PORT datad (675:675:675) (632:632:632))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|r_data\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (4387:4387:4387) (4233:4233:4233))
        (PORT datad (905:905:905) (824:824:824))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|r_data\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (4569:4569:4569) (4426:4426:4426))
        (PORT datac (678:678:678) (633:633:633))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|r_data\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (4386:4386:4386) (4230:4230:4230))
        (PORT datad (955:955:955) (874:874:874))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|r_data\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (4423:4423:4423) (4265:4265:4265))
        (PORT datac (727:727:727) (684:684:684))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|g_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4386:4386:4386) (4231:4231:4231))
        (PORT datad (618:618:618) (560:560:560))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|g_data\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (4574:4574:4574) (4432:4432:4432))
        (PORT datac (412:412:412) (388:388:388))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|g_data\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (4386:4386:4386) (4230:4230:4230))
        (PORT datad (594:594:594) (539:539:539))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|g_data\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (4538:4538:4538) (4396:4396:4396))
        (PORT datad (405:405:405) (380:380:380))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|g_data\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (4541:4541:4541) (4399:4399:4399))
        (PORT datad (379:379:379) (357:357:357))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|g_data\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (4567:4567:4567) (4424:4424:4424))
        (PORT datac (410:410:410) (385:385:385))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|g_data\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (4539:4539:4539) (4397:4397:4397))
        (PORT datad (378:378:378) (355:355:355))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|g_data\[7\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (4580:4580:4580) (4438:4438:4438))
        (PORT datac (415:415:415) (392:392:392))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datac (4537:4537:4537) (4395:4395:4395))
        (PORT datad (690:690:690) (644:644:644))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datac (4388:4388:4388) (4233:4233:4233))
        (PORT datad (614:614:614) (553:553:553))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (4523:4523:4523) (4379:4379:4379))
        (PORT datad (379:379:379) (357:357:357))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (4528:4528:4528) (4385:4385:4385))
        (PORT datad (404:404:404) (379:379:379))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (4565:4565:4565) (4421:4421:4421))
        (PORT datac (376:376:376) (363:363:363))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\[5\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (4526:4526:4526) (4383:4383:4383))
        (PORT datad (404:404:404) (379:379:379))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datac (4533:4533:4533) (4391:4391:4391))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|b_data\[7\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datac (4531:4531:4531) (4388:4388:4388))
        (PORT datad (403:403:403) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE Audio_Controller\|Audio_Clock\|altpll_component\|pll)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2592:2592:2592) (2592:2592:2592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ena_reg")
    (INSTANCE Audio_Controller\|Audio_Clock\|altpll_component\|_clk0\~clkctrl_e_AUD_XCK.extena0_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (287:287:287) (274:274:274))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (165:165:165) (165:165:165))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (94:94:94))
      (HOLD d (posedge clk) (86:86:86))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ena_reg")
    (INSTANCE Audio_Controller\|Audio_Clock\|altpll_component\|_clk0\~clkctrl_e_AUD_XCK.extena1_reg)
    (DELAY
      (ABSOLUTE
        (PORT d (0:0:0) (0:0:0))
        (PORT clk (0:0:0) (0:0:0))
        (IOPATH (posedge clk) q (278:278:278) (260:260:260))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (94:94:94))
      (HOLD d (posedge clk) (86:86:86))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE AUD_DACLRCK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|DAC_Left_Right_Clock_Edges\|cur_test_clk\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3186:3186:3186) (3344:3344:3344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|DAC_Left_Right_Clock_Edges\|cur_test_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|DAC_Left_Right_Clock_Edges\|last_test_clk\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|DAC_Left_Right_Clock_Edges\|last_test_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|done_dac_channel_sync\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (358:358:358))
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|done_dac_channel_sync)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2282:2282:2282) (2314:2314:2314))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|always4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (493:493:493))
        (PORT datac (436:436:436) (462:462:462))
        (PORT datad (432:432:432) (451:451:451))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_is_1_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (490:490:490))
        (PORT datab (748:748:748) (720:720:720))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (639:639:639))
        (PORT datab (750:750:750) (722:722:722))
        (PORT datac (1823:1823:1823) (1846:1846:1846))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (624:624:624) (669:669:669))
        (PORT sload (2483:2483:2483) (2510:2510:2510))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (379:379:379))
        (PORT datab (748:748:748) (721:721:721))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (623:623:623) (669:669:669))
        (PORT sload (2483:2483:2483) (2510:2510:2510))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (386:386:386))
        (PORT datab (748:748:748) (721:721:721))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (623:623:623) (668:668:668))
        (PORT sload (2483:2483:2483) (2510:2510:2510))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (667:667:667))
        (PORT datab (292:292:292) (365:365:365))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (622:622:622) (667:667:667))
        (PORT sload (2483:2483:2483) (2510:2510:2510))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (667:667:667))
        (PORT datab (299:299:299) (376:376:376))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (620:620:620) (665:665:665))
        (PORT sload (2483:2483:2483) (2510:2510:2510))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (536:536:536))
        (PORT datab (749:749:749) (721:721:721))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (619:619:619) (664:664:664))
        (PORT sload (2483:2483:2483) (2510:2510:2510))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datad (269:269:269) (339:339:339))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1914:1914:1914) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (618:618:618) (663:663:663))
        (PORT sload (2483:2483:2483) (2510:2510:2510))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (481:481:481) (534:534:534))
        (PORT datab (298:298:298) (373:373:373))
        (PORT datac (259:259:259) (333:333:333))
        (PORT datad (270:270:270) (339:339:339))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (385:385:385))
        (PORT datac (259:259:259) (334:334:334))
        (PORT datad (270:270:270) (340:340:340))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (684:684:684))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (707:707:707) (690:690:690))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (659:659:659) (621:621:621))
        (PORT datab (647:647:647) (600:600:600))
        (PORT datad (627:627:627) (574:574:574))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_is_2_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2282:2282:2282) (2314:2314:2314))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|empty_dff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (678:678:678))
        (PORT datab (286:286:286) (330:330:330))
        (PORT datac (934:934:934) (906:906:906))
        (PORT datad (1990:1990:1990) (2034:2034:2034))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|empty_dff\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (680:680:680))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (413:413:413) (447:447:447))
        (PORT datad (248:248:248) (285:285:285))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_is_0_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (679:679:679))
        (PORT datab (466:466:466) (479:479:479))
        (PORT datac (932:932:932) (903:903:903))
        (PORT datad (250:250:250) (287:287:287))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (679:679:679))
        (PORT datac (412:412:412) (447:447:447))
        (PORT datad (252:252:252) (289:289:289))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (1991:1991:1991) (2035:2035:2035))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|empty_dff\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (190:190:190) (218:218:218))
        (PORT datad (674:674:674) (638:638:638))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|empty_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (779:779:779))
        (PORT datab (278:278:278) (355:355:355))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (781:781:781))
        (PORT datab (607:607:607) (575:575:575))
        (PORT datac (1296:1296:1296) (1337:1337:1337))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1030:1030:1030) (995:995:995))
        (PORT sload (1984:1984:1984) (1985:1985:1985))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (779:779:779))
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1030:1030:1030) (995:995:995))
        (PORT sload (1984:1984:1984) (1985:1985:1985))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (786:786:786) (778:778:778))
        (PORT datab (277:277:277) (355:355:355))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1030:1030:1030) (994:994:994))
        (PORT sload (1984:1984:1984) (1985:1985:1985))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (358:358:358))
        (PORT datab (713:713:713) (694:694:694))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1029:1029:1029) (994:994:994))
        (PORT sload (1984:1984:1984) (1985:1985:1985))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (778:778:778))
        (PORT datab (276:276:276) (351:351:351))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1029:1029:1029) (993:993:993))
        (PORT sload (1984:1984:1984) (1985:1985:1985))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (356:356:356))
        (PORT datac (246:246:246) (325:325:325))
        (PORT datad (248:248:248) (317:317:317))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (498:498:498))
        (PORT datab (278:278:278) (355:355:355))
        (PORT datac (246:246:246) (325:325:325))
        (PORT datad (268:268:268) (336:336:336))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_is_1_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (380:380:380))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (735:735:735) (748:748:748))
        (PORT datad (684:684:684) (659:659:659))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (441:441:441))
        (PORT datab (978:978:978) (903:903:903))
        (PORT datad (560:560:560) (509:509:509))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_is_2_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1916:1916:1916) (1913:1913:1913))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|empty_dff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (782:782:782))
        (PORT datab (605:605:605) (573:573:573))
        (PORT datac (1297:1297:1297) (1337:1337:1337))
        (PORT datad (253:253:253) (315:315:315))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|empty_dff\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (789:789:789) (782:782:782))
        (PORT datab (607:607:607) (574:574:574))
        (PORT datac (738:738:738) (751:751:751))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_is_0_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (684:684:684))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datac (410:410:410) (400:400:400))
        (PORT datad (424:424:424) (445:445:445))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (248:248:248) (277:277:277))
        (PORT datac (636:636:636) (626:626:626))
        (PORT datad (360:360:360) (347:347:347))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (657:657:657))
        (PORT datab (1357:1357:1357) (1406:1406:1406))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|empty_dff\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (372:372:372))
        (PORT datac (215:215:215) (247:247:247))
        (PORT datad (863:863:863) (787:787:787))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|empty_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|right_channel_fifo_write_space\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (542:542:542))
        (PORT datab (769:769:769) (756:756:756))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|right_channel_fifo_write_space\[6\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (518:518:518) (543:543:543))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|right_channel_fifo_write_space\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (528:528:528))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|right_channel_fifo_write_space\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (483:483:483) (520:520:520))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|right_channel_fifo_write_space\[6\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (457:457:457) (500:500:500))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|right_channel_fifo_write_space\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (535:535:535))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|right_channel_fifo_write_space\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2338:2338:2338) (2357:2357:2357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (471:471:471))
        (PORT datab (290:290:290) (363:363:363))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (702:702:702))
        (PORT datab (1730:1730:1730) (1771:1771:1771))
        (PORT datac (424:424:424) (432:432:432))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1930:1930:1930) (1859:1859:1859))
        (PORT sload (2308:2308:2308) (2324:2324:2324))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (471:471:471))
        (PORT datab (290:290:290) (362:362:362))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1929:1929:1929) (1858:1858:1858))
        (PORT sload (2308:2308:2308) (2324:2324:2324))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (471:471:471))
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1929:1929:1929) (1857:1857:1857))
        (PORT sload (2308:2308:2308) (2324:2324:2324))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (470:470:470))
        (PORT datab (447:447:447) (472:472:472))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1928:1928:1928) (1856:1856:1856))
        (PORT sload (2308:2308:2308) (2324:2324:2324))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (470:470:470))
        (PORT datab (292:292:292) (364:364:364))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1927:1927:1927) (1855:1855:1855))
        (PORT sload (2308:2308:2308) (2324:2324:2324))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (374:374:374))
        (PORT datab (731:731:731) (681:681:681))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1927:1927:1927) (1854:1854:1854))
        (PORT sload (2308:2308:2308) (2324:2324:2324))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1926:1926:1926) (1853:1853:1853))
        (PORT sload (2308:2308:2308) (2324:2324:2324))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|left_channel_fifo_write_space\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (724:724:724))
        (PORT datab (678:678:678) (668:668:668))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|left_channel_fifo_write_space\[6\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (692:692:692) (686:686:686))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|left_channel_fifo_write_space\[6\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (666:666:666) (659:659:659))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|left_channel_fifo_write_space\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (687:687:687) (677:677:677))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|left_channel_fifo_write_space\[6\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (756:756:756) (733:733:733))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|left_channel_fifo_write_space\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (673:673:673) (677:677:677))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|left_channel_fifo_write_space\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2338:2338:2338) (2357:2357:2357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (374:374:374))
        (PORT datab (292:292:292) (366:366:366))
        (PORT datac (259:259:259) (334:334:334))
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (502:502:502))
        (PORT datab (292:292:292) (343:343:343))
        (PORT datac (471:471:471) (497:497:497))
        (PORT datad (465:465:465) (489:489:489))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (509:509:509))
        (PORT datab (431:431:431) (405:405:405))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|full_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2795:2795:2795) (2770:2770:2770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|left_channel_fifo_write_space\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (718:718:718) (701:701:701))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|left_channel_fifo_write_space\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2338:2338:2338) (2357:2357:2357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|right_channel_fifo_write_space\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|right_channel_fifo_write_space\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2338:2338:2338) (2357:2357:2357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (233:233:233) (305:305:305))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|audio_out_allowed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2338:2338:2338) (2357:2357:2357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|comb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datac (1171:1171:1171) (1120:1120:1120))
        (PORT datad (1185:1185:1185) (1138:1138:1138))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (499:499:499))
        (PORT datab (279:279:279) (356:356:356))
        (PORT datac (247:247:247) (326:326:326))
        (PORT datad (269:269:269) (337:337:337))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (280:280:280) (358:358:358))
        (PORT datac (248:248:248) (327:327:327))
        (PORT datad (250:250:250) (319:319:319))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (437:437:437))
        (PORT datab (980:980:980) (906:906:906))
        (PORT datad (383:383:383) (363:363:363))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|full_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1916:1916:1916) (1913:1913:1913))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE AUD_ADCLRCK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|ADC_Left_Right_Clock_Edges\|cur_test_clk\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2930:2930:2930) (3086:3086:3086))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|ADC_Left_Right_Clock_Edges\|cur_test_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1927:1927:1927))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|ADC_Left_Right_Clock_Edges\|last_test_clk\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (445:445:445) (472:472:472))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|ADC_Left_Right_Clock_Edges\|last_test_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|done_adc_channel_sync\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (356:356:356))
        (PORT datad (443:443:443) (470:470:470))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|done_adc_channel_sync)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1894:1894:1894) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (660:660:660) (649:649:649))
        (PORT datab (488:488:488) (507:507:507))
        (PORT datac (244:244:244) (322:322:322))
        (PORT datad (240:240:240) (305:305:305))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (358:358:358))
        (PORT datab (714:714:714) (694:694:694))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1028:1028:1028) (993:993:993))
        (PORT sload (1984:1984:1984) (1985:1985:1985))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datad (266:266:266) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1921:1921:1921) (1934:1934:1934))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1028:1028:1028) (993:993:993))
        (PORT sload (1984:1984:1984) (1985:1985:1985))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|left_audio_fifo_read_space\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1759:1759:1759) (1788:1788:1788))
        (PORT datac (704:704:704) (696:696:696))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|left_audio_fifo_read_space\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|comb\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (491:491:491))
        (PORT datab (490:490:490) (509:509:509))
        (PORT datac (243:243:243) (321:321:321))
        (PORT datad (241:241:241) (305:305:305))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (674:674:674) (625:625:625))
        (PORT datab (276:276:276) (353:353:353))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (365:365:365))
        (PORT datab (704:704:704) (647:647:647))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (359:359:359))
        (PORT datab (704:704:704) (647:647:647))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1340:1340:1340) (1283:1283:1283))
        (PORT sload (1962:1962:1962) (1954:1954:1954))
        (PORT ena (1018:1018:1018) (966:966:966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (626:626:626))
        (PORT datab (279:279:279) (355:355:355))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1339:1339:1339) (1282:1282:1282))
        (PORT sload (1962:1962:1962) (1954:1954:1954))
        (PORT ena (1018:1018:1018) (966:966:966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datad (270:270:270) (338:338:338))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1338:1338:1338) (1280:1280:1280))
        (PORT sload (1962:1962:1962) (1954:1954:1954))
        (PORT ena (1018:1018:1018) (966:966:966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (369:369:369))
        (PORT datab (281:281:281) (359:359:359))
        (PORT datac (246:246:246) (325:325:325))
        (PORT datad (269:269:269) (337:337:337))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_is_1_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (365:365:365))
        (PORT datac (245:245:245) (323:323:323))
        (PORT datad (249:249:249) (318:318:318))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (414:414:414))
        (PORT datab (446:446:446) (475:475:475))
        (PORT datac (385:385:385) (380:380:380))
        (PORT datad (386:386:386) (365:365:365))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (387:387:387))
        (PORT datab (277:277:277) (318:318:318))
        (PORT datad (240:240:240) (274:274:274))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_is_2_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1894:1894:1894) (1898:1898:1898))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|empty_dff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1484:1484:1484) (1560:1560:1560))
        (PORT datab (272:272:272) (344:344:344))
        (PORT datac (240:240:240) (283:283:283))
        (PORT datad (242:242:242) (275:275:275))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|empty_dff\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (374:374:374))
        (PORT datab (269:269:269) (308:308:308))
        (PORT datac (245:245:245) (289:289:289))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_is_0_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (267:267:267) (306:306:306))
        (PORT datac (247:247:247) (290:290:290))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (372:372:372))
        (PORT datab (266:266:266) (305:305:305))
        (PORT datac (247:247:247) (291:291:291))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1355:1355:1355) (1405:1405:1405))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|empty_dff\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (370:370:370))
        (PORT datac (242:242:242) (286:286:286))
        (PORT datad (581:581:581) (525:525:525))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|empty_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1925:1925:1925))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|comb\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (1203:1203:1203) (1150:1150:1150))
        (PORT datad (1186:1186:1186) (1139:1139:1139))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1409:1409:1409))
        (PORT datab (447:447:447) (422:422:422))
        (PORT datac (388:388:388) (384:384:384))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1342:1342:1342) (1285:1285:1285))
        (PORT sload (1962:1962:1962) (1954:1954:1954))
        (PORT ena (1018:1018:1018) (966:966:966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (363:363:363))
        (PORT datab (703:703:703) (646:646:646))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1342:1342:1342) (1285:1285:1285))
        (PORT sload (1962:1962:1962) (1954:1954:1954))
        (PORT ena (1018:1018:1018) (966:966:966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (626:626:626))
        (PORT datab (278:278:278) (353:353:353))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1341:1341:1341) (1284:1284:1284))
        (PORT sload (1962:1962:1962) (1954:1954:1954))
        (PORT ena (1018:1018:1018) (966:966:966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_counter\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1921:1921:1921))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1340:1340:1340) (1283:1283:1283))
        (PORT sload (1962:1962:1962) (1954:1954:1954))
        (PORT ena (1018:1018:1018) (966:966:966))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (368:368:368))
        (PORT datab (281:281:281) (359:359:359))
        (PORT datac (246:246:246) (325:325:325))
        (PORT datad (269:269:269) (337:337:337))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (364:364:364))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datac (244:244:244) (322:322:322))
        (PORT datad (248:248:248) (317:317:317))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (390:390:390))
        (PORT datab (422:422:422) (415:415:415))
        (PORT datad (400:400:400) (384:384:384))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|Audio_In_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|full_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1897:1897:1897) (1908:1908:1908))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|right_audio_fifo_read_space\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1322:1322:1322) (1363:1363:1363))
        (PORT datad (255:255:255) (318:318:318))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|right_audio_fifo_read_space\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1923:1923:1923))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|left_audio_fifo_read_space\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1370:1370:1370) (1426:1426:1426))
        (PORT datad (259:259:259) (322:322:322))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|left_audio_fifo_read_space\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1923:1923:1923) (1936:1936:1936))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|right_audio_fifo_read_space\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1728:1728:1728) (1747:1747:1747))
        (PORT datad (962:962:962) (941:941:941))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_In_Deserializer\|right_audio_fifo_read_space\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datab (869:869:869) (838:838:838))
        (PORT datac (849:849:849) (819:819:819))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|audio_in_available)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2282:2282:2282) (2314:2314:2314))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|comb\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (695:695:695) (690:690:690))
        (PORT datac (666:666:666) (670:670:670))
        (PORT datad (260:260:260) (326:326:326))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|empty_dff\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (499:499:499))
        (PORT datab (292:292:292) (343:343:343))
        (PORT datac (409:409:409) (435:435:435))
        (PORT datad (2189:2189:2189) (2256:2256:2256))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_is_1_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|empty_dff\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (503:503:503) (498:498:498))
        (PORT datab (293:293:293) (344:344:344))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (249:249:249) (319:319:319))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_is_0_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (501:501:501))
        (PORT datac (465:465:465) (486:486:486))
        (PORT datad (464:464:464) (488:488:488))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (744:744:744) (724:724:724))
        (PORT datab (506:506:506) (521:521:521))
        (PORT datac (471:471:471) (496:496:496))
        (PORT datad (434:434:434) (458:458:458))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (360:360:360))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (261:261:261) (304:304:304))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (508:508:508))
        (PORT datab (291:291:291) (342:342:342))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_is_2_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2795:2795:2795) (2770:2770:2770))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (512:512:512) (509:509:509))
        (PORT datab (447:447:447) (471:471:471))
        (PORT datac (230:230:230) (301:301:301))
        (PORT datad (259:259:259) (302:302:302))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (502:502:502))
        (PORT datab (292:292:292) (343:343:343))
        (PORT datad (249:249:249) (318:318:318))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|usedw_will_be_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2230:2230:2230) (2288:2288:2288))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|empty_dff\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (343:343:343))
        (PORT datac (357:357:357) (341:341:341))
        (PORT datad (190:190:190) (210:210:210))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|empty_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1913:1913:1913) (1926:1926:1926))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|read_left_channel)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (293:293:293))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datac (436:436:436) (462:462:462))
        (PORT datad (429:429:429) (449:449:449))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|left_channel_was_read\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (830:830:830))
        (PORT datad (908:908:908) (849:849:849))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|left_channel_was_read)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2574:2574:2574) (2577:2577:2577))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|read_right_channel\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (463:463:463) (492:492:492))
        (PORT datab (476:476:476) (493:493:493))
        (PORT datac (436:436:436) (462:462:462))
        (PORT datad (395:395:395) (418:418:418))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (484:484:484) (537:537:537))
        (PORT datab (300:300:300) (376:376:376))
        (PORT datac (257:257:257) (331:331:331))
        (PORT datad (268:268:268) (338:338:338))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (387:387:387))
        (PORT datab (749:749:749) (722:722:722))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (269:269:269) (338:338:338))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (665:665:665))
        (PORT datab (403:403:403) (404:404:404))
        (PORT datad (460:460:460) (489:489:489))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|full_dff)
    (DELAY
      (ABSOLUTE
        (PORT clk (1907:1907:1907) (1920:1920:1920))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (2338:2338:2338) (2357:2357:2357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (676:676:676))
        (PORT datac (665:665:665) (669:669:669))
        (PORT datad (650:650:650) (653:653:653))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2229:2229:2229) (2288:2288:2288))
        (PORT datab (700:700:700) (695:695:695))
        (PORT datac (666:666:666) (670:670:670))
        (PORT datad (641:641:641) (637:637:637))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1348:1348:1348) (1301:1301:1301))
        (PORT sload (2618:2618:2618) (2604:2604:2604))
        (PORT ena (1307:1307:1307) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1349:1349:1349) (1302:1302:1302))
        (PORT sload (2618:2618:2618) (2604:2604:2604))
        (PORT ena (1307:1307:1307) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1350:1350:1350) (1303:1303:1303))
        (PORT sload (2618:2618:2618) (2604:2604:2604))
        (PORT ena (1307:1307:1307) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1351:1351:1351) (1304:1304:1304))
        (PORT sload (2618:2618:2618) (2604:2604:2604))
        (PORT ena (1307:1307:1307) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1352:1352:1352) (1305:1305:1305))
        (PORT sload (2618:2618:2618) (2604:2604:2604))
        (PORT ena (1307:1307:1307) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1353:1353:1353) (1306:1306:1306))
        (PORT sload (2618:2618:2618) (2604:2604:2604))
        (PORT ena (1307:1307:1307) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (357:357:357))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1354:1354:1354) (1307:1307:1307))
        (PORT sload (2618:2618:2618) (2604:2604:2604))
        (PORT ena (1307:1307:1307) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_lsb\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1993:1993:1993) (2037:2037:2037))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_lsb\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1721:1721:1721) (1735:1735:1735))
        (PORT datad (1027:1027:1027) (997:997:997))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_lsb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1272:1272:1272) (1194:1194:1194))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (819:819:819))
        (PORT datab (282:282:282) (359:359:359))
        (PORT datad (1997:1997:1997) (2040:2040:2040))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|ram_read_address\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (828:828:828))
        (PORT datab (276:276:276) (353:353:353))
        (PORT datac (234:234:234) (305:305:305))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2041:2041:2041) (2093:2093:2093))
        (PORT datab (277:277:277) (354:354:354))
        (PORT datac (779:779:779) (784:784:784))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1357:1357:1357) (1311:1311:1311))
        (PORT sload (2618:2618:2618) (2604:2604:2604))
        (PORT ena (1045:1045:1045) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (827:827:827))
        (PORT datab (505:505:505) (520:520:520))
        (PORT datad (1994:1994:1994) (2037:2037:2037))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|ram_read_address\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (816:816:816))
        (PORT datac (234:234:234) (306:306:306))
        (PORT datad (456:456:456) (479:479:479))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1358:1358:1358) (1312:1312:1312))
        (PORT sload (2618:2618:2618) (2604:2604:2604))
        (PORT ena (1045:1045:1045) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (466:466:466) (502:502:502))
        (PORT datab (948:948:948) (903:903:903))
        (PORT datad (1994:1994:1994) (2038:2038:2038))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|ram_read_address\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (820:820:820))
        (PORT datac (429:429:429) (464:464:464))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1359:1359:1359) (1313:1313:1313))
        (PORT sload (2618:2618:2618) (2604:2604:2604))
        (PORT ena (1045:1045:1045) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (821:821:821))
        (PORT datab (504:504:504) (519:519:519))
        (PORT datad (1996:1996:1996) (2039:2039:2039))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|ram_read_address\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (777:777:777) (782:782:782))
        (PORT datad (457:457:457) (480:480:480))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1360:1360:1360) (1314:1314:1314))
        (PORT sload (2618:2618:2618) (2604:2604:2604))
        (PORT ena (1045:1045:1045) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (813:813:813) (823:823:823))
        (PORT datab (691:691:691) (682:682:682))
        (PORT datad (1995:1995:1995) (2039:2039:2039))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|ram_read_address\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (334:334:334))
        (PORT datac (776:776:776) (780:780:780))
        (PORT datad (660:660:660) (645:645:645))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (370:370:370))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1361:1361:1361) (1315:1315:1315))
        (PORT sload (2618:2618:2618) (2604:2604:2604))
        (PORT ena (1045:1045:1045) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (810:810:810) (820:820:820))
        (PORT datab (497:497:497) (509:509:509))
        (PORT datad (1996:1996:1996) (2040:2040:2040))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|ram_read_address\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (915:915:915))
        (PORT datab (467:467:467) (480:480:480))
        (PORT datac (260:260:260) (336:336:336))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (254:254:254) (317:317:317))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1900:1900:1900) (1912:1912:1912))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1362:1362:1362) (1316:1316:1316))
        (PORT sload (2618:2618:2618) (2604:2604:2604))
        (PORT ena (1045:1045:1045) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (663:663:663))
        (PORT datab (947:947:947) (901:901:901))
        (PORT datad (1996:1996:1996) (2039:2039:2039))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1898:1898:1898) (1910:1910:1910))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|ram_read_address\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (660:660:660))
        (PORT datab (264:264:264) (334:334:334))
        (PORT datac (770:770:770) (774:774:774))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alloffnor\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4346:4346:4346) (4539:4539:4539))
        (PORT datab (4180:4180:4180) (4388:4388:4388))
        (PORT datac (4054:4054:4054) (4263:4263:4263))
        (PORT datad (4059:4059:4059) (4275:4275:4275))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alloffnor)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4123:4123:4123) (4334:4334:4334))
        (PORT datab (4079:4079:4079) (4284:4284:4284))
        (PORT datac (4056:4056:4056) (4262:4262:4262))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|out\[10\]\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1500:1500:1500) (1479:1479:1479))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1500:1500:1500) (1479:1479:1479))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1500:1500:1500) (1479:1479:1479))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1500:1500:1500) (1479:1479:1479))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1500:1500:1500) (1479:1479:1479))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1500:1500:1500) (1479:1479:1479))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1500:1500:1500) (1479:1479:1479))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1500:1500:1500) (1479:1479:1479))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1500:1500:1500) (1479:1479:1479))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1500:1500:1500) (1479:1479:1479))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1500:1500:1500) (1479:1479:1479))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1500:1500:1500) (1479:1479:1479))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1500:1500:1500) (1479:1479:1479))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1500:1500:1500) (1479:1479:1479))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1500:1500:1500) (1479:1479:1479))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1500:1500:1500) (1479:1479:1479))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (941:941:941) (963:963:963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (941:941:941) (963:963:963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (941:941:941) (963:963:963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (941:941:941) (963:963:963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (941:941:941) (963:963:963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (941:941:941) (963:963:963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (941:941:941) (963:963:963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (941:941:941) (963:963:963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (941:941:941) (963:963:963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (941:941:941) (963:963:963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (941:941:941) (963:963:963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (941:941:941) (963:963:963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (941:941:941) (963:963:963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (483:483:483))
        (PORT datab (483:483:483) (494:494:494))
        (PORT datac (619:619:619) (622:622:622))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (941:941:941) (963:963:963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (941:941:941) (963:963:963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|cnt\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|cnt\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (941:941:941) (963:963:963))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (483:483:483))
        (PORT datab (483:483:483) (495:495:495))
        (PORT datac (657:657:657) (646:646:646))
        (PORT datad (411:411:411) (433:433:433))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (503:503:503))
        (PORT datab (439:439:439) (467:467:467))
        (PORT datac (621:621:621) (611:611:611))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3008:3008:3008) (3178:3178:3178))
        (PORT datad (3019:3019:3019) (3199:3199:3199))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alloffnor\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (3007:3007:3007) (3176:3176:3176))
        (PORT datad (3017:3017:3017) (3198:3198:3198))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2982:2982:2982) (3150:3150:3150))
        (PORT datab (3010:3010:3010) (3180:3180:3180))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2981:2981:2981) (3150:3150:3150))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3076:3076:3076) (3249:3249:3249))
        (PORT datab (3011:3011:3011) (3182:3182:3182))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (256:256:256))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (283:283:283))
        (PORT datab (3013:3013:3013) (3183:3183:3183))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (283:283:283))
        (PORT datab (3013:3013:3013) (3184:3184:3184))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (284:284:284))
        (PORT datab (3014:3014:3014) (3184:3184:3184))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~14)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2952:2952:2952) (3121:3121:3121))
        (PORT datad (2955:2955:2955) (3115:3115:3115))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (2947:2947:2947) (3116:3116:3116))
        (PORT datad (2951:2951:2951) (3110:3110:3110))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE alloffnor\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (2951:2951:2951) (3119:3119:3119))
        (PORT datad (2953:2953:2953) (3113:3113:3113))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (2949:2949:2949) (3117:3117:3117))
        (PORT datad (2952:2952:2952) (3112:3112:3112))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (3007:3007:3007) (3177:3177:3177))
        (PORT datad (3018:3018:3018) (3198:3198:3198))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2991:2991:2991) (3136:3136:3136))
        (PORT datab (713:713:713) (673:673:673))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2993:2993:2993) (3139:3139:3139))
        (PORT datab (3076:3076:3076) (3252:3252:3252))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (684:684:684))
        (PORT datab (3076:3076:3076) (3252:3252:3252))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2993:2993:2993) (3139:3139:3139))
        (PORT datab (716:716:716) (676:676:676))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (871:871:871))
        (PORT datab (3077:3077:3077) (3253:3253:3253))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (891:891:891) (831:831:831))
        (PORT datab (3077:3077:3077) (3253:3253:3253))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add2\~28)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (517:517:517))
        (PORT datac (459:459:459) (479:479:479))
        (PORT datad (426:426:426) (448:448:448))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (589:589:589))
        (IOPATH dataa cout (435:435:435) (328:328:328))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (687:687:687))
        (PORT datab (449:449:449) (471:471:471))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (476:476:476))
        (PORT datab (713:713:713) (673:673:673))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (504:504:504))
        (PORT datab (223:223:223) (250:250:250))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (504:504:504))
        (PORT datab (223:223:223) (250:250:250))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (480:480:480))
        (PORT datab (223:223:223) (251:251:251))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (257:257:257))
        (PORT datab (651:651:651) (649:649:649))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (391:391:391) (383:383:383))
        (PORT datab (443:443:443) (473:473:473))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (225:225:225) (257:257:257))
        (PORT datab (485:485:485) (497:497:497))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (946:946:946))
        (PORT datab (671:671:671) (650:650:650))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2992:2992:2992) (3138:3138:3138))
        (PORT datab (727:727:727) (731:731:731))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (740:740:740))
        (PORT datab (390:390:390) (378:378:378))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (770:770:770))
        (PORT datab (433:433:433) (403:403:403))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (385:385:385))
        (PORT datab (989:989:989) (956:956:956))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (499:499:499))
        (PORT datab (433:433:433) (403:403:403))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (487:487:487) (501:501:501))
        (PORT datab (432:432:432) (403:403:403))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (611:611:611) (563:563:563))
        (PORT datab (440:440:440) (470:470:470))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (643:643:643) (647:647:647))
        (PORT datab (391:391:391) (379:379:379))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (660:660:660) (594:594:594))
        (PORT datad (410:410:410) (433:433:433))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|LessThan0\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (506:506:506))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3196:3196:3196) (3199:3199:3199))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE thing2add\[31\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1651:1651:1651) (1613:1613:1613))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb_160\|out\[13\]\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE comb_160\|out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (3196:3196:3196) (3199:3199:3199))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE thing2add\[26\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1651:1651:1651) (1612:1612:1612))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1074:1074:1074) (1021:1021:1021))
        (PORT d[1] (1074:1074:1074) (1021:1021:1021))
        (PORT d[2] (1074:1074:1074) (1021:1021:1021))
        (PORT d[3] (1074:1074:1074) (1021:1021:1021))
        (PORT d[4] (1045:1045:1045) (998:998:998))
        (PORT d[5] (1045:1045:1045) (998:998:998))
        (PORT d[6] (1045:1045:1045) (998:998:998))
        (PORT d[7] (1045:1045:1045) (998:998:998))
        (PORT d[8] (1757:1757:1757) (1715:1715:1715))
        (PORT d[9] (1094:1094:1094) (1049:1049:1049))
        (PORT d[10] (1094:1094:1094) (1049:1049:1049))
        (PORT d[11] (1094:1094:1094) (1049:1049:1049))
        (PORT d[12] (1065:1065:1065) (1030:1030:1030))
        (PORT d[13] (798:798:798) (777:777:777))
        (PORT d[14] (798:798:798) (777:777:777))
        (PORT d[15] (798:798:798) (777:777:777))
        (PORT d[16] (792:792:792) (762:762:762))
        (PORT d[17] (1065:1065:1065) (1030:1030:1030))
        (PORT d[18] (792:792:792) (762:762:762))
        (PORT d[19] (1094:1094:1094) (1049:1049:1049))
        (PORT d[20] (792:792:792) (762:762:762))
        (PORT d[21] (792:792:792) (762:762:762))
        (PORT d[22] (798:798:798) (777:777:777))
        (PORT d[23] (798:798:798) (777:777:777))
        (PORT d[24] (798:798:798) (777:777:777))
        (PORT d[25] (1065:1065:1065) (1030:1030:1030))
        (PORT d[26] (792:792:792) (762:762:762))
        (PORT d[27] (1065:1065:1065) (1030:1030:1030))
        (PORT d[28] (1094:1094:1094) (1049:1049:1049))
        (PORT d[29] (1094:1094:1094) (1049:1049:1049))
        (PORT d[30] (1065:1065:1065) (1030:1030:1030))
        (PORT d[31] (1065:1065:1065) (1030:1030:1030))
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (807:807:807) (811:811:811))
        (PORT d[1] (806:806:806) (813:813:813))
        (PORT d[2] (797:797:797) (803:803:803))
        (PORT d[3] (772:772:772) (783:783:783))
        (PORT d[4] (816:816:816) (825:825:825))
        (PORT d[5] (822:822:822) (827:827:827))
        (PORT d[6] (777:777:777) (787:787:787))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1211:1211:1211))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (PORT d[0] (1864:1864:1864) (1765:1765:1765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (969:969:969) (901:901:901))
        (PORT d[1] (701:701:701) (668:668:668))
        (PORT d[2] (738:738:738) (705:705:705))
        (PORT d[3] (757:757:757) (719:719:719))
        (PORT d[4] (750:750:750) (710:710:710))
        (PORT d[5] (703:703:703) (674:674:674))
        (PORT d[6] (768:768:768) (729:729:729))
        (PORT clk (2207:2207:2207) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2197:2197:2197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Right_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE AUD_BCLK\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Bit_Clock_Edges\|cur_test_clk\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2345:2345:2345) (2535:2535:2535))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Bit_Clock_Edges\|cur_test_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Bit_Clock_Edges\|last_test_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT asdata (2587:2587:2587) (2456:2456:2456))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (291:291:291))
        (PORT datab (2244:2244:2244) (2094:2094:2094))
        (PORT datad (255:255:255) (293:293:293))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (484:484:484))
        (PORT datab (287:287:287) (331:331:331))
        (PORT datac (355:355:355) (340:340:340))
        (PORT datad (988:988:988) (927:927:927))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2230:2230:2230) (2288:2288:2288))
        (PORT datab (699:699:699) (694:694:694))
        (PORT datac (666:666:666) (671:671:671))
        (PORT datad (264:264:264) (329:329:329))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1923:1923:1923) (1849:1849:1849))
        (PORT sload (2308:2308:2308) (2324:2324:2324))
        (PORT ena (1000:1000:1000) (950:950:950))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1922:1922:1922) (1848:1848:1848))
        (PORT sload (2308:2308:2308) (2324:2324:2324))
        (PORT ena (1000:1000:1000) (950:950:950))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1921:1921:1921) (1847:1847:1847))
        (PORT sload (2308:2308:2308) (2324:2324:2324))
        (PORT ena (1000:1000:1000) (950:950:950))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1921:1921:1921) (1846:1846:1846))
        (PORT sload (2308:2308:2308) (2324:2324:2324))
        (PORT ena (1000:1000:1000) (950:950:950))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1920:1920:1920) (1845:1845:1845))
        (PORT sload (2308:2308:2308) (2324:2324:2324))
        (PORT ena (1000:1000:1000) (950:950:950))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1919:1919:1919) (1844:1844:1844))
        (PORT sload (2308:2308:2308) (2324:2324:2324))
        (PORT ena (1000:1000:1000) (950:950:950))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|wr_ptr\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1928:1928:1928))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1918:1918:1918) (1843:1843:1843))
        (PORT sload (2308:2308:2308) (2324:2324:2324))
        (PORT ena (1000:1000:1000) (950:950:950))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_lsb\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1759:1759:1759) (1788:1788:1788))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_lsb\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1728:1728:1728) (1746:1746:1746))
        (PORT datad (659:659:659) (624:624:624))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_lsb)
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (879:879:879) (873:873:873))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2006:2006:2006) (2044:2044:2044))
        (PORT datab (279:279:279) (355:355:355))
        (PORT datad (659:659:659) (625:625:625))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1909:1909:1909) (1922:1922:1922))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|ram_read_address\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datac (246:246:246) (325:325:325))
        (PORT datad (661:661:661) (627:627:627))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (353:353:353))
        (PORT datac (1728:1728:1728) (1746:1746:1746))
        (PORT datad (658:658:658) (623:623:623))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1841:1841:1841) (1745:1745:1745))
        (PORT sload (2393:2393:2393) (2422:2422:2422))
        (PORT ena (1218:1218:1218) (1133:1133:1133))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (1781:1781:1781))
        (PORT datab (757:757:757) (746:746:746))
        (PORT datad (251:251:251) (320:320:320))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|ram_read_address\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (332:332:332))
        (PORT datac (720:720:720) (711:711:711))
        (PORT datad (250:250:250) (319:319:319))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1841:1841:1841) (1745:1745:1745))
        (PORT sload (2393:2393:2393) (2422:2422:2422))
        (PORT ena (1218:1218:1218) (1133:1133:1133))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (1780:1780:1780))
        (PORT datab (761:761:761) (750:750:750))
        (PORT datad (249:249:249) (318:318:318))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|ram_read_address\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datac (721:721:721) (713:713:713))
        (PORT datad (249:249:249) (318:318:318))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (364:364:364))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1841:1841:1841) (1745:1745:1745))
        (PORT sload (2393:2393:2393) (2422:2422:2422))
        (PORT ena (1218:1218:1218) (1133:1133:1133))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (368:368:368))
        (PORT datab (760:760:760) (749:749:749))
        (PORT datad (1727:1727:1727) (1749:1749:1749))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|ram_read_address\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (366:366:366))
        (PORT datab (760:760:760) (749:749:749))
        (PORT datac (231:231:231) (302:302:302))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1840:1840:1840) (1745:1745:1745))
        (PORT sload (2393:2393:2393) (2422:2422:2422))
        (PORT ena (1218:1218:1218) (1133:1133:1133))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (1781:1781:1781))
        (PORT datab (758:758:758) (747:747:747))
        (PORT datad (250:250:250) (319:319:319))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|ram_read_address\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (761:761:761) (750:750:750))
        (PORT datac (232:232:232) (303:303:303))
        (PORT datad (248:248:248) (317:317:317))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1840:1840:1840) (1744:1744:1744))
        (PORT sload (2393:2393:2393) (2422:2422:2422))
        (PORT ena (1218:1218:1218) (1133:1133:1133))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (681:681:681))
        (PORT datab (262:262:262) (298:298:298))
        (PORT datad (1990:1990:1990) (2035:2035:2035))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|ram_read_address\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (677:677:677))
        (PORT datac (677:677:677) (658:658:658))
        (PORT datad (234:234:234) (265:265:265))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datad (412:412:412) (439:439:439))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|rd_ptr_msb\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1840:1840:1840) (1744:1744:1744))
        (PORT sload (2393:2393:2393) (2422:2422:2422))
        (PORT ena (1218:1218:1218) (1133:1133:1133))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1769:1769:1769) (1780:1780:1780))
        (PORT datab (763:763:763) (752:752:752))
        (PORT datad (414:414:414) (441:441:441))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|low_addressa\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1931:1931:1931))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|ram_read_address\[6\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (441:441:441) (474:474:474))
        (PORT datac (729:729:729) (722:722:722))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1348:1348:1348) (1275:1275:1275))
        (PORT d[1] (1348:1348:1348) (1275:1275:1275))
        (PORT d[2] (1348:1348:1348) (1275:1275:1275))
        (PORT d[3] (1348:1348:1348) (1275:1275:1275))
        (PORT d[4] (1023:1023:1023) (964:964:964))
        (PORT d[5] (1023:1023:1023) (964:964:964))
        (PORT d[6] (1023:1023:1023) (964:964:964))
        (PORT d[7] (1023:1023:1023) (964:964:964))
        (PORT d[8] (1752:1752:1752) (1711:1711:1711))
        (PORT d[9] (805:805:805) (772:772:772))
        (PORT d[10] (805:805:805) (772:772:772))
        (PORT d[11] (805:805:805) (772:772:772))
        (PORT d[12] (779:779:779) (749:749:749))
        (PORT d[13] (801:801:801) (775:775:775))
        (PORT d[14] (801:801:801) (775:775:775))
        (PORT d[15] (801:801:801) (775:775:775))
        (PORT d[16] (788:788:788) (762:762:762))
        (PORT d[17] (779:779:779) (749:749:749))
        (PORT d[18] (788:788:788) (762:762:762))
        (PORT d[19] (805:805:805) (772:772:772))
        (PORT d[20] (788:788:788) (762:762:762))
        (PORT d[21] (788:788:788) (762:762:762))
        (PORT d[22] (801:801:801) (775:775:775))
        (PORT d[23] (801:801:801) (775:775:775))
        (PORT d[24] (801:801:801) (775:775:775))
        (PORT d[25] (779:779:779) (749:749:749))
        (PORT d[26] (788:788:788) (762:762:762))
        (PORT d[27] (779:779:779) (749:749:749))
        (PORT d[28] (805:805:805) (772:772:772))
        (PORT d[29] (805:805:805) (772:772:772))
        (PORT d[30] (779:779:779) (749:749:749))
        (PORT d[31] (779:779:779) (749:749:749))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (846:846:846) (854:854:854))
        (PORT d[1] (776:776:776) (788:788:788))
        (PORT d[2] (770:770:770) (781:781:781))
        (PORT d[3] (775:775:775) (789:789:789))
        (PORT d[4] (831:831:831) (837:837:837))
        (PORT d[5] (1421:1421:1421) (1391:1391:1391))
        (PORT d[6] (766:766:766) (778:778:778))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1050:1050:1050) (961:961:961))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (PORT d[0] (1593:1593:1593) (1515:1515:1515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (920:920:920) (860:860:860))
        (PORT d[1] (743:743:743) (711:711:711))
        (PORT d[2] (695:695:695) (667:667:667))
        (PORT d[3] (740:740:740) (709:709:709))
        (PORT d[4] (739:739:739) (708:708:708))
        (PORT d[5] (715:715:715) (684:684:684))
        (PORT d[6] (737:737:737) (708:708:708))
        (PORT clk (2220:2220:2220) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|Audio_Out_Left_Channel_FIFO\|Sync_FIFO\|auto_generated\|dpfifo\|FIFOram\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (264:264:264) (300:300:300))
        (PORT datac (732:732:732) (688:688:688))
        (PORT datad (1992:1992:1992) (2036:2036:2036))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1911:1911:1911) (1924:1924:1924))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[2\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (666:666:666))
        (PORT datab (1001:1001:1001) (938:938:938))
        (PORT datad (700:700:700) (703:703:703))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[13\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2030:2030:2030) (2065:2065:2065))
        (PORT datab (258:258:258) (294:294:294))
        (PORT datac (214:214:214) (257:257:257))
        (PORT datad (256:256:256) (294:294:294))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[13\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (290:290:290))
        (PORT datab (1302:1302:1302) (1365:1365:1365))
        (PORT datac (2216:2216:2216) (2088:2088:2088))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (755:755:755) (729:729:729))
        (PORT sclr (2023:2023:2023) (1972:1972:1972))
        (PORT sload (1526:1526:1526) (1502:1502:1502))
        (PORT ena (1356:1356:1356) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[3\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (704:704:704))
        (PORT datab (1002:1002:1002) (939:939:939))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (783:783:783) (756:756:756))
        (PORT sclr (2023:2023:2023) (1972:1972:1972))
        (PORT sload (1526:1526:1526) (1502:1502:1502))
        (PORT ena (1356:1356:1356) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (733:733:733) (695:695:695))
        (PORT datab (1002:1002:1002) (939:939:939))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1031:1031:1031) (962:962:962))
        (PORT sclr (2023:2023:2023) (1972:1972:1972))
        (PORT sload (1526:1526:1526) (1502:1502:1502))
        (PORT ena (1356:1356:1356) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (671:671:671))
        (PORT datab (999:999:999) (937:937:937))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1931:1931:1931) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (995:995:995) (935:935:935))
        (PORT sclr (2023:2023:2023) (1972:1972:1972))
        (PORT sload (1526:1526:1526) (1502:1502:1502))
        (PORT ena (1356:1356:1356) (1298:1298:1298))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[6\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (759:759:759))
        (PORT datab (1324:1324:1324) (1263:1263:1263))
        (PORT datad (399:399:399) (372:372:372))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1086:1086:1086) (1042:1042:1042))
        (PORT sclr (1776:1776:1776) (1750:1750:1750))
        (PORT sload (1853:1853:1853) (1818:1818:1818))
        (PORT ena (1667:1667:1667) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (465:465:465))
        (PORT datab (1322:1322:1322) (1261:1261:1261))
        (PORT datad (378:378:378) (356:356:356))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1067:1067:1067) (1022:1022:1022))
        (PORT sclr (1776:1776:1776) (1750:1750:1750))
        (PORT sload (1853:1853:1853) (1818:1818:1818))
        (PORT ena (1667:1667:1667) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[8\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (403:403:403))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datad (1270:1270:1270) (1215:1215:1215))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1070:1070:1070) (1026:1026:1026))
        (PORT sclr (1776:1776:1776) (1750:1750:1750))
        (PORT sload (1853:1853:1853) (1818:1818:1818))
        (PORT ena (1667:1667:1667) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[9\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (935:935:935) (851:851:851))
        (PORT datab (266:266:266) (335:335:335))
        (PORT datad (1272:1272:1272) (1218:1218:1218))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1930:1930:1930) (1824:1824:1824))
        (PORT sclr (1776:1776:1776) (1750:1750:1750))
        (PORT sload (1853:1853:1853) (1818:1818:1818))
        (PORT ena (1667:1667:1667) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[10\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (663:663:663))
        (PORT datab (266:266:266) (336:336:336))
        (PORT datad (1274:1274:1274) (1220:1220:1220))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1327:1327:1327) (1278:1278:1278))
        (PORT sclr (1776:1776:1776) (1750:1750:1750))
        (PORT sload (1853:1853:1853) (1818:1818:1818))
        (PORT ena (1667:1667:1667) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[11\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datab (716:716:716) (686:686:686))
        (PORT datad (1275:1275:1275) (1221:1221:1221))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1563:1563:1563) (1461:1461:1461))
        (PORT sclr (1776:1776:1776) (1750:1750:1750))
        (PORT sload (1853:1853:1853) (1818:1818:1818))
        (PORT ena (1667:1667:1667) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[12\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (PORT datab (760:760:760) (713:713:713))
        (PORT datad (1271:1271:1271) (1217:1217:1217))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1908:1908:1908) (1803:1803:1803))
        (PORT sclr (1776:1776:1776) (1750:1750:1750))
        (PORT sload (1853:1853:1853) (1818:1818:1818))
        (PORT ena (1667:1667:1667) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[13\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (664:664:664))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datad (1276:1276:1276) (1222:1222:1222))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1392:1392:1392) (1337:1337:1337))
        (PORT sclr (1776:1776:1776) (1750:1750:1750))
        (PORT sload (1853:1853:1853) (1818:1818:1818))
        (PORT ena (1667:1667:1667) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[14\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (343:343:343))
        (PORT datab (1005:1005:1005) (909:909:909))
        (PORT datad (1272:1272:1272) (1218:1218:1218))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1356:1356:1356) (1298:1298:1298))
        (PORT sclr (1776:1776:1776) (1750:1750:1750))
        (PORT sload (1853:1853:1853) (1818:1818:1818))
        (PORT ena (1667:1667:1667) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[15\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1549:1549:1549) (1426:1426:1426))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datad (1277:1277:1277) (1223:1223:1223))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1367:1367:1367) (1304:1304:1304))
        (PORT sclr (1776:1776:1776) (1750:1750:1750))
        (PORT sload (1853:1853:1853) (1818:1818:1818))
        (PORT ena (1667:1667:1667) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[16\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (693:693:693))
        (PORT datab (265:265:265) (334:334:334))
        (PORT datad (1277:1277:1277) (1224:1224:1224))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1410:1410:1410) (1352:1352:1352))
        (PORT sclr (1776:1776:1776) (1750:1750:1750))
        (PORT sload (1853:1853:1853) (1818:1818:1818))
        (PORT ena (1667:1667:1667) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[17\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (486:486:486) (502:502:502))
        (PORT datab (446:446:446) (412:412:412))
        (PORT datad (1269:1269:1269) (1214:1214:1214))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1042:1042:1042) (998:998:998))
        (PORT sclr (1776:1776:1776) (1750:1750:1750))
        (PORT sload (1853:1853:1853) (1818:1818:1818))
        (PORT ena (1667:1667:1667) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[18\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (345:345:345))
        (PORT datab (1325:1325:1325) (1264:1264:1264))
        (PORT datad (913:913:913) (825:825:825))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1566:1566:1566) (1471:1471:1471))
        (PORT sclr (1776:1776:1776) (1750:1750:1750))
        (PORT sload (1853:1853:1853) (1818:1818:1818))
        (PORT ena (1667:1667:1667) (1592:1592:1592))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[19\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (411:411:411))
        (PORT datab (715:715:715) (717:717:717))
        (PORT datad (1033:1033:1033) (1004:1004:1004))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1318:1318:1318) (1232:1232:1232))
        (PORT sclr (1497:1497:1497) (1486:1486:1486))
        (PORT sload (1621:1621:1621) (1615:1615:1615))
        (PORT ena (1587:1587:1587) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[20\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datab (1068:1068:1068) (1048:1048:1048))
        (PORT datad (409:409:409) (385:385:385))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1085:1085:1085) (1043:1043:1043))
        (PORT sclr (1497:1497:1497) (1486:1486:1486))
        (PORT sload (1621:1621:1621) (1615:1615:1615))
        (PORT ena (1587:1587:1587) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[21\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datab (415:415:415) (401:401:401))
        (PORT datad (1023:1023:1023) (992:992:992))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1302:1302:1302) (1240:1240:1240))
        (PORT sclr (1497:1497:1497) (1486:1486:1486))
        (PORT sload (1621:1621:1621) (1615:1615:1615))
        (PORT ena (1587:1587:1587) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[22\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (342:342:342))
        (PORT datab (1064:1064:1064) (1043:1043:1043))
        (PORT datad (612:612:612) (549:549:549))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1278:1278:1278) (1194:1194:1194))
        (PORT sclr (1497:1497:1497) (1486:1486:1486))
        (PORT sload (1621:1621:1621) (1615:1615:1615))
        (PORT ena (1587:1587:1587) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[23\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (407:407:407))
        (PORT datab (1066:1066:1066) (1046:1046:1046))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1293:1293:1293) (1205:1205:1205))
        (PORT sclr (1497:1497:1497) (1486:1486:1486))
        (PORT sload (1621:1621:1621) (1615:1615:1615))
        (PORT ena (1587:1587:1587) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[24\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (441:441:441) (467:467:467))
        (PORT datab (1074:1074:1074) (1055:1055:1055))
        (PORT datad (410:410:410) (386:386:386))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1239:1239:1239) (1173:1173:1173))
        (PORT sclr (1497:1497:1497) (1486:1486:1486))
        (PORT sload (1621:1621:1621) (1615:1615:1615))
        (PORT ena (1587:1587:1587) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[25\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (596:596:596))
        (PORT datab (1071:1071:1071) (1051:1051:1051))
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1303:1303:1303) (1215:1215:1215))
        (PORT sclr (1497:1497:1497) (1486:1486:1486))
        (PORT sload (1621:1621:1621) (1615:1615:1615))
        (PORT ena (1587:1587:1587) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[26\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datab (655:655:655) (586:586:586))
        (PORT datad (1024:1024:1024) (994:994:994))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1574:1574:1574) (1481:1481:1481))
        (PORT sclr (1497:1497:1497) (1486:1486:1486))
        (PORT sload (1621:1621:1621) (1615:1615:1615))
        (PORT ena (1587:1587:1587) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[27\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (649:649:649))
        (PORT datab (1061:1061:1061) (1040:1040:1040))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1380:1380:1380) (1320:1320:1320))
        (PORT sclr (1497:1497:1497) (1486:1486:1486))
        (PORT sload (1621:1621:1621) (1615:1615:1615))
        (PORT ena (1587:1587:1587) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[28\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (343:343:343))
        (PORT datab (1070:1070:1070) (1050:1050:1050))
        (PORT datad (693:693:693) (651:651:651))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1560:1560:1560) (1474:1474:1474))
        (PORT sclr (1497:1497:1497) (1486:1486:1486))
        (PORT sload (1621:1621:1621) (1615:1615:1615))
        (PORT ena (1587:1587:1587) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[29\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (687:687:687))
        (PORT datab (268:268:268) (339:339:339))
        (PORT datad (1021:1021:1021) (990:990:990))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1382:1382:1382) (1319:1319:1319))
        (PORT sclr (1497:1497:1497) (1486:1486:1486))
        (PORT sload (1621:1621:1621) (1615:1615:1615))
        (PORT ena (1587:1587:1587) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[30\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (345:345:345))
        (PORT datab (1072:1072:1072) (1052:1052:1052))
        (PORT datad (654:654:654) (614:614:614))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1342:1342:1342) (1281:1281:1281))
        (PORT sclr (1497:1497:1497) (1486:1486:1486))
        (PORT sload (1621:1621:1621) (1615:1615:1615))
        (PORT ena (1587:1587:1587) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[31\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (712:712:712))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datad (1038:1038:1038) (1009:1009:1009))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1336:1336:1336) (1277:1277:1277))
        (PORT sclr (1497:1497:1497) (1486:1486:1486))
        (PORT sload (1621:1621:1621) (1615:1615:1615))
        (PORT ena (1587:1587:1587) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[32\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1120:1120:1120))
        (PORT datab (1062:1062:1062) (1041:1041:1041))
        (PORT datad (236:236:236) (299:299:299))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|data_out_shift_reg\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1346:1346:1346) (1286:1286:1286))
        (PORT sclr (1497:1497:1497) (1486:1486:1486))
        (PORT sload (1621:1621:1621) (1615:1615:1615))
        (PORT ena (1587:1587:1587) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|serial_audio_out_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1722:1722:1722) (1736:1736:1736))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE Audio_Controller\|Audio_Out_Serializer\|serial_audio_out_data)
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|I2C_SCLK\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (747:747:747))
        (PORT datab (762:762:762) (770:770:770))
        (PORT datac (357:357:357) (350:350:350))
        (PORT datad (731:731:731) (747:747:747))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|I2C_SCLK\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (786:786:786) (783:783:783))
        (PORT datac (729:729:729) (739:739:739))
        (PORT datad (730:730:730) (747:747:747))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SCLK\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (760:760:760) (786:786:786))
        (PORT datab (790:790:790) (787:787:787))
        (PORT datac (734:734:734) (745:745:745))
        (PORT datad (749:749:749) (754:754:754))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SCLK\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (763:763:763) (789:789:789))
        (PORT datab (226:226:226) (255:255:255))
        (PORT datac (729:729:729) (740:740:740))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SCLK\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (761:761:761) (769:769:769))
        (PORT datac (195:195:195) (228:228:228))
        (PORT datad (196:196:196) (218:218:218))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|SCLK\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (265:265:265))
        (PORT datab (735:735:735) (751:751:751))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE avc\|u0\|SCLK)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1958:1958:1958) (1925:1925:1925))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE avc\|u0\|I2C_SCLK\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (2201:2201:2201) (2010:2010:2010))
        (PORT datac (229:229:229) (299:299:299))
        (PORT datad (703:703:703) (712:712:712))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
)
