INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'BRAM_INST' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'BRAM_INST'...
WARNING:sim - A core named 'BRAM_INST' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'BRAM_INST'...
Delivering associated files for 'BRAM_INST'...
Delivering EJava files for 'BRAM_INST'...
Generating implementation netlist for 'BRAM_INST'...
INFO:sim - Pre-processing HDL files for 'BRAM_INST'...
Running synthesis for 'BRAM_INST'
Running ngcbuild...
Writing VHO instantiation template for 'BRAM_INST'...
Writing VHDL behavioral simulation model for 'BRAM_INST'...
WARNING:sim - Overwriting existing file
   /home/yukiimai/Sandbox/2015_winter/carina/ipcore_dir/tmp/_cg/BRAM_INST/doc/bl
   k_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/yukiimai/Sandbox/2015_winter/carina/ipcore_dir/tmp/_cg/BRAM_INST
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'BRAM_INST'...
Generating metadata file...
Regenerating ISE project file for 'BRAM_INST'...
Generating ISE project...
XCO file found: BRAM_INST.xco
XMDF file found: BRAM_INST_xmdf.tcl
Adding
/home/yukiimai/Sandbox/2015_winter/carina/ipcore_dir/tmp/_cg/BRAM_INST.asy -view
all -origin_type imported
Adding
/home/yukiimai/Sandbox/2015_winter/carina/ipcore_dir/tmp/_cg/BRAM_INST.ngc -view
all -origin_type created
WARNING: ja is not supported as a language.  Using usenglish.
Checking file
"/home/yukiimai/Sandbox/2015_winter/carina/ipcore_dir/tmp/_cg/BRAM_INST.ngc" for
project device match ...
File
"/home/yukiimai/Sandbox/2015_winter/carina/ipcore_dir/tmp/_cg/BRAM_INST.ngc"
device information matches project device.
Adding
/home/yukiimai/Sandbox/2015_winter/carina/ipcore_dir/tmp/_cg/BRAM_INST.sym -view
all -origin_type imported
Adding
/home/yukiimai/Sandbox/2015_winter/carina/ipcore_dir/tmp/_cg/BRAM_INST.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/yukiimai/Sandbox/2015_winter/carina/ipcore_dir/tmp/_cg/BRAM_INST.vhd"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/yukiimai/Sandbox/2015_winter/carina/ipcore_dir/tmp/_cg/BRAM_INST.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/BRAM_INST"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'BRAM_INST'.
