<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GNU Radio&#39;s _FPGA Package: sink_fpga.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GNU Radio&#39;s _FPGA Package
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('sink__fpga_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">sink_fpga.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sink__fpga_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* -*- c++ -*- */</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright 2019 Lime Microsystems &lt;info@limemicro.com&gt;</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * This is free software; you can redistribute it and/or modify</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * it under the terms of the GNU General Public License as published by</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * the Free Software Foundation; either version 3, or (at your option)</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * any later version.</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * This software is distributed in the hope that it will be useful,</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * GNU General Public License for more details.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * You should have received a copy of the GNU General Public License</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * along with this software; see the file COPYING.  If not, write to</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * the Free Software Foundation, Inc., 51 Franklin Street,</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * Boston, MA 02110-1301, USA.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160; </div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#ifndef INCLUDED_LIMESDR_FPGA_SINK_H</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define INCLUDED_LIMESDR_FPGA_SINK_H</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;gnuradio/sync_block.h&gt;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="api_8h.html">limesdr_fpga/api.h</a>&gt;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160; </div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="namespacegr.html">   27</a></span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacegr.html">gr</a> {</div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="namespacegr_1_1limesdr__fpga.html">   28</a></span>&#160;<span class="keyword">namespace </span>limesdr_fpga {</div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">   29</a></span>&#160;<span class="keyword">class </span><a class="code" href="api_8h.html#a279378260721713fbf5c473e3b1ce683">LIMESDR_FPGA_API</a> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">sink_fpga</a> : <span class="keyword">virtual</span> <span class="keyword">public</span> gr::sync_block</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;{</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab990a12df6e3205f5d3ef669eeb633a5">   32</a></span>&#160;    <span class="keyword">typedef</span> std::shared_ptr&lt;sink_fpga&gt; <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab990a12df6e3205f5d3ef669eeb633a5">sptr</a>;<span class="comment"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">    /*!</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">     * @brief Return a shared_ptr to a new instance of sink_fpga.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">     * To avoid accidental use of raw pointers, sink_fpga&#39;s</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">     * constructor is private.  limesdr_fpga::sink_fpga::make is the public</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">     * interface for creating new instances.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">     * @param serial Device serial number. Cannot be left blank.</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">     * @param channel_mode Channel and mode selection A(1), B(2), (A+B)MIMO(3).</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">     * @param filename Path to file if file switch is turned on.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">     * @param length_tag_name Name of stream burst length tag</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">     * @return a new limesdr_fpga sink_fpga block object</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a524319214077b67b9bc8ec69fe5fa70b">   50</a></span>&#160;    <span class="keyword">static</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab990a12df6e3205f5d3ef669eeb633a5">sptr</a> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a524319214077b67b9bc8ec69fe5fa70b">make</a>(std::string serial,</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                     <span class="keywordtype">int</span> channel_mode,</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                     <span class="keyword">const</span> std::string&amp; filename,</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                     <span class="keyword">const</span> std::string&amp; length_tag_name);<span class="comment"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">    /**</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">     * Set center frequency</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">     * @param   freq Frequency to set in Hz</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">     * @param   chan Channel (not used)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">     * @return  actual center frequency</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a99ecd8d500e755d77d98a2006e2bc8ee">   63</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">double</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a99ecd8d500e755d77d98a2006e2bc8ee">set_center_freq</a>(<span class="keywordtype">double</span> freq, <span class="keywordtype">size_t</span> chan = 0) = 0;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">    /**</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">     * Set which antenna is used</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">     * @note setting antenna to BAND1 or BAND2 will enable PA path and because of that</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">     * Lime boards will transmit CW signal, even when stream is stopped.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">     * @param   antenna Antenna to set: None(0), BAND1(1), BAND(2), NONE(3), AUTO(255)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">     * @param   channel  Channel selection: A(LMS_CH_0),B(LMS_CH_1).</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a79fbe05e44f7b784891caaabc0801f82">   75</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a79fbe05e44f7b784891caaabc0801f82">set_antenna</a>(<span class="keywordtype">int</span> antenna, <span class="keywordtype">int</span> channel = 0) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">    /**</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">     * Set NCO (numerically controlled oscillator).</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">     * By selecting NCO frequency</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">     * configure NCO. When NCO frequency is 0, NCO is off.</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">     * @param   nco_freq       NCO frequency in Hz.</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">     * @param   channel        Channel index.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ad198f9150b40eccd48251672001af63e">   85</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ad198f9150b40eccd48251672001af63e">set_nco</a>(<span class="keywordtype">float</span> nco_freq, <span class="keywordtype">int</span> channel) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">    /**</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">     * Set analog filters.</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">     * @param   analog_bandw  Channel filter bandwidth in Hz.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">     * @param   channel  Channel selection: A(LMS_CH_0),B(LMS_CH_1).</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">     * @return actual filter bandwidth in Hz</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a1ec91b7945d1eb75210d6f8e00012d12">   95</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">double</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a1ec91b7945d1eb75210d6f8e00012d12">set_bandwidth</a>(<span class="keywordtype">double</span> analog_bandw, <span class="keywordtype">int</span> channel = 0) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">    /**</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">     * Set digital filters (GFIR).</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">     * @param   digital_bandw  Channel filter bandwidth in Hz.</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">     * @param   channel  Channel selection: A(LMS_CH_0),B(LMS_CH_1).</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a66db89a5b359c359dc9951012d69ed7a">  103</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a66db89a5b359c359dc9951012d69ed7a">set_digital_filter</a>(<span class="keywordtype">double</span> digital_bandw, <span class="keywordtype">int</span> channel) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">    /**</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">     * Set the combined gain value in dB</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">     * @note actual gain depends on LO frequency and analog LPF configuration and</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">     * resulting output signal level may be different when those values are changed</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">     * @param   gain_dB        Desired gain: [0,73] dB</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">     * @param   channel        Channel selection: A(LMS_CH_0),B(LMS_CH_1).</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">     * @return actual gain in dB</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a4e8b1667ff902b5883a73467dade77fb">  116</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a4e8b1667ff902b5883a73467dade77fb">set_gain</a>(<span class="keywordtype">unsigned</span> gain_dB, <span class="keywordtype">int</span> channel = 0) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">    /**</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">     * Set the same sample rate for both channels.</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">     * @param   rate  Sample rate in S/s.</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">     * @return actual sample rate in S/s</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab8f95b452587522b4451b620c171844b">  124</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">double</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab8f95b452587522b4451b620c171844b">set_sample_rate</a>(<span class="keywordtype">double</span> rate) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">    /**</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">     * Set oversampling for both channels.</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">     * @param oversample Oversampling value (0 (default),1,2,4,8,16,32).</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a79ab082f07e516a4b4dca8424833ef46">  130</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a79ab082f07e516a4b4dca8424833ef46">set_oversampling</a>(<span class="keywordtype">int</span> oversample) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">    /**</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">     * Perform device calibration.</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">     * @param   bandw Set calibration bandwidth in Hz.</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">     * @param   channel  Channel selection: A(LMS_CH_0),B(LMS_CH_1).</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#aade1722dc35cd9dd0c6ad66fc08094a7">  138</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#aade1722dc35cd9dd0c6ad66fc08094a7">calibrate</a>(<span class="keywordtype">double</span> bandw, <span class="keywordtype">int</span> channel = 0) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">    /**</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">     * Set stream buffer size</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">     * @param   size FIFO buffer size in samples</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a047492a83a7070f3a247f0d8c9d26e39">  144</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a047492a83a7070f3a247f0d8c9d26e39">set_buffer_size</a>(uint32_t size) = 0;<span class="comment"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">    /**</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">     * Set TCXO DAC.</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">     * @note Care must be taken as this parameter is returned to default value only after</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">     * power off.</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">     * @note LimeSDR-Mini default value is 180 range is [0,255]</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">     * LimeSDR-USB default value is 125 range is [0,255]</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">     * LimeSDR-PCIe default value is 134 range is [0,255]</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">     * LimeNET-Micro default value is 30714 range is [0,65535]</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">     * @param   dacVal             DAC value (0-65535)</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a76b975df9e62a95cd34cf8ebb7451bfd">  156</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a76b975df9e62a95cd34cf8ebb7451bfd">set_tcxo_dac</a>(uint16_t dacVal = 125) = 0;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">    /**</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">     * Write LMS register</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">     * Writes a parameter by calling LMS_WriteLMSReg()</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">     * @param   address            Address</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">     * @param   val                Value</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a627b4d295ae063099cbcf6b804d03d84">  166</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a627b4d295ae063099cbcf6b804d03d84">write_lms_reg</a>(uint32_t address, uint16_t val) = 0;</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">    /**</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">     * Set GPIO direction</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">     * Set GPIO direction by calling LMS_GPIODirWrite()</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">     * @param   dir        Direction bitmap (eight bits, one for each pin, 1 = output, 0 = input)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab029fb0b30a34b12d5efef98597f615e">  175</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab029fb0b30a34b12d5efef98597f615e">set_gpio_dir</a>(uint8_t dir) = 0;</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">    /**</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">     * Write GPIO outputs</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">     * Write GPIO outputs by calling LMS_GPIOWrite()</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">     * @param   out        Level bitmap (eight bits, one for each pin)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a4efd755f6efe793a5600a35a292e8d55">  184</a></span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a4efd755f6efe793a5600a35a292e8d55">write_gpio</a>(uint8_t out) = 0;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">    /**</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">     * Read GPIO inputs</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">     * Read GPIO inputs by calling LMS_GPIORead()</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">     *</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">     * @return input level bitmap (eight bits, one for each pin)</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">     */</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ada66db23db758aeb7ea4a42cb5491328">  193</a></span>&#160;    <span class="keyword">virtual</span> uint8_t <a class="code" href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ada66db23db758aeb7ea4a42cb5491328">read_gpio</a>() = 0;</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;};</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;} <span class="comment">// namespace limesdr_fpga</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;} <span class="comment">// namespace gr</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160; </div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="aapi_8h_html"><div class="ttname"><a href="api_8h.html">api.h</a></div></div>
<div class="ttc" id="aapi_8h_html_a279378260721713fbf5c473e3b1ce683"><div class="ttname"><a href="api_8h.html#a279378260721713fbf5c473e3b1ce683">LIMESDR_FPGA_API</a></div><div class="ttdeci">#define LIMESDR_FPGA_API</div><div class="ttdef"><b>Definition:</b> api.h:31</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html">gr::limesdr_fpga::sink_fpga</a></div><div class="ttdef"><b>Definition:</b> sink_fpga.h:30</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html_a047492a83a7070f3a247f0d8c9d26e39"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a047492a83a7070f3a247f0d8c9d26e39">gr::limesdr_fpga::sink_fpga::set_buffer_size</a></div><div class="ttdeci">virtual void set_buffer_size(uint32_t size)=0</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html_a1ec91b7945d1eb75210d6f8e00012d12"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a1ec91b7945d1eb75210d6f8e00012d12">gr::limesdr_fpga::sink_fpga::set_bandwidth</a></div><div class="ttdeci">virtual double set_bandwidth(double analog_bandw, int channel=0)=0</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html_a4e8b1667ff902b5883a73467dade77fb"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a4e8b1667ff902b5883a73467dade77fb">gr::limesdr_fpga::sink_fpga::set_gain</a></div><div class="ttdeci">virtual unsigned set_gain(unsigned gain_dB, int channel=0)=0</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html_a4efd755f6efe793a5600a35a292e8d55"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a4efd755f6efe793a5600a35a292e8d55">gr::limesdr_fpga::sink_fpga::write_gpio</a></div><div class="ttdeci">virtual void write_gpio(uint8_t out)=0</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html_a524319214077b67b9bc8ec69fe5fa70b"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a524319214077b67b9bc8ec69fe5fa70b">gr::limesdr_fpga::sink_fpga::make</a></div><div class="ttdeci">static sptr make(std::string serial, int channel_mode, const std::string &amp;filename, const std::string &amp;length_tag_name)</div><div class="ttdoc">Return a shared_ptr to a new instance of sink_fpga.</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html_a627b4d295ae063099cbcf6b804d03d84"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a627b4d295ae063099cbcf6b804d03d84">gr::limesdr_fpga::sink_fpga::write_lms_reg</a></div><div class="ttdeci">virtual void write_lms_reg(uint32_t address, uint16_t val)=0</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html_a66db89a5b359c359dc9951012d69ed7a"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a66db89a5b359c359dc9951012d69ed7a">gr::limesdr_fpga::sink_fpga::set_digital_filter</a></div><div class="ttdeci">virtual void set_digital_filter(double digital_bandw, int channel)=0</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html_a76b975df9e62a95cd34cf8ebb7451bfd"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a76b975df9e62a95cd34cf8ebb7451bfd">gr::limesdr_fpga::sink_fpga::set_tcxo_dac</a></div><div class="ttdeci">virtual void set_tcxo_dac(uint16_t dacVal=125)=0</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html_a79ab082f07e516a4b4dca8424833ef46"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a79ab082f07e516a4b4dca8424833ef46">gr::limesdr_fpga::sink_fpga::set_oversampling</a></div><div class="ttdeci">virtual void set_oversampling(int oversample)=0</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html_a79fbe05e44f7b784891caaabc0801f82"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a79fbe05e44f7b784891caaabc0801f82">gr::limesdr_fpga::sink_fpga::set_antenna</a></div><div class="ttdeci">virtual void set_antenna(int antenna, int channel=0)=0</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html_a99ecd8d500e755d77d98a2006e2bc8ee"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#a99ecd8d500e755d77d98a2006e2bc8ee">gr::limesdr_fpga::sink_fpga::set_center_freq</a></div><div class="ttdeci">virtual double set_center_freq(double freq, size_t chan=0)=0</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html_aade1722dc35cd9dd0c6ad66fc08094a7"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#aade1722dc35cd9dd0c6ad66fc08094a7">gr::limesdr_fpga::sink_fpga::calibrate</a></div><div class="ttdeci">virtual void calibrate(double bandw, int channel=0)=0</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html_ab029fb0b30a34b12d5efef98597f615e"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab029fb0b30a34b12d5efef98597f615e">gr::limesdr_fpga::sink_fpga::set_gpio_dir</a></div><div class="ttdeci">virtual void set_gpio_dir(uint8_t dir)=0</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html_ab8f95b452587522b4451b620c171844b"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab8f95b452587522b4451b620c171844b">gr::limesdr_fpga::sink_fpga::set_sample_rate</a></div><div class="ttdeci">virtual double set_sample_rate(double rate)=0</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html_ab990a12df6e3205f5d3ef669eeb633a5"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab990a12df6e3205f5d3ef669eeb633a5">gr::limesdr_fpga::sink_fpga::sptr</a></div><div class="ttdeci">std::shared_ptr&lt; sink_fpga &gt; sptr</div><div class="ttdef"><b>Definition:</b> sink_fpga.h:32</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html_ad198f9150b40eccd48251672001af63e"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ad198f9150b40eccd48251672001af63e">gr::limesdr_fpga::sink_fpga::set_nco</a></div><div class="ttdeci">virtual void set_nco(float nco_freq, int channel)=0</div></div>
<div class="ttc" id="aclassgr_1_1limesdr__fpga_1_1sink__fpga_html_ada66db23db758aeb7ea4a42cb5491328"><div class="ttname"><a href="classgr_1_1limesdr__fpga_1_1sink__fpga.html#ada66db23db758aeb7ea4a42cb5491328">gr::limesdr_fpga::sink_fpga::read_gpio</a></div><div class="ttdeci">virtual uint8_t read_gpio()=0</div></div>
<div class="ttc" id="anamespacegr_html"><div class="ttname"><a href="namespacegr.html">gr</a></div><div class="ttdef"><b>Definition:</b> sink_fpga.h:27</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_0c763cf3982ee94c54f40fddce6237c7.html">telecom</a></li><li class="navelem"><a class="el" href="dir_388fdb649e7959d065ac9fbc210a1527.html">gr-limesdr-3-10</a></li><li class="navelem"><a class="el" href="dir_6906b32461a73200e3142d680af0d8b3.html">include</a></li><li class="navelem"><a class="el" href="dir_55894eca30b36c91cf70a0be91221538.html">limesdr_fpga</a></li><li class="navelem"><a class="el" href="sink__fpga_8h.html">sink_fpga.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
