Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Feb 25 08:38:37 2019
| Host         : LAPTOP-VKIB3AB9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      3 |            1 |
|      4 |            1 |
|      6 |            1 |
|     10 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |              36 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              10 |            2 |
| Yes          | No                    | Yes                    |              87 |           22 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------+------------------+------------------+----------------+
|     Clock Signal     |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+--------------------------------------+------------------+------------------+----------------+
|  clk_debug_OBUF_BUFG | transmit/TxD_i_1_n_1                 | Lcontrole/reset  |                1 |              2 |
|  clk_debug_OBUF_BUFG |                                      |                  |                3 |              3 |
|  clk_debug_OBUF_BUFG | transmit/bitcounter                  | Lcontrole/reset  |                2 |              4 |
|  clk_debug_OBUF_BUFG |                                      | btn0_IBUF        |                2 |              6 |
|  clk_debug_OBUF_BUFG | transmit/rightshiftsignal[9]_i_1_n_1 |                  |                2 |             10 |
|  clk_debug_OBUF_BUFG | Lcontrole/E[0]                       | Lcontrole/reset  |                6 |             17 |
|  clk_debug_OBUF_BUFG |                                      | Lcontrole/reset  |               12 |             30 |
|  clk_debug_OBUF_BUFG | Lfbits/i_0                           | Lcontrole/reset  |                6 |             32 |
|  clk_debug_OBUF_BUFG | Lfbits/j_1                           | Lcontrole/reset  |                7 |             32 |
+----------------------+--------------------------------------+------------------+------------------+----------------+


