%PDF-1.4
%“Œ‹ž ReportLab Generated PDF document http://www.reportlab.com
1 0 obj
<<
/F1 2 0 R /F2 3 0 R /F3 198 0 R /F4 199 0 R /F5 207 0 R /F6 217 0 R 
  /F7 249 0 R
>>
endobj
2 0 obj
<<
/BaseFont /Helvetica /Encoding /WinAnsiEncoding /Name /F1 /Subtype /Type1 /Type /Font
>>
endobj
3 0 obj
<<
/BaseFont /Helvetica-Bold /Encoding /WinAnsiEncoding /Name /F2 /Subtype /Type1 /Type /Font
>>
endobj
4 0 obj
<<
/Contents 590 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
5 0 obj
<<
/Contents 591 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
6 0 obj
<<
/A <<
/S /URI /Type /Action /URI (jncip-dc-study-notes-139825928335760)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 754.0394 148.3557 766.0394 ] /Subtype /Link /Type /Annot
>>
endobj
7 0 obj
<<
/A <<
/S /URI /Type /Action /URI (jncip-dc-study-notes-139825928335760)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 754.7894 555.2598 766.7894 ] /Subtype /Link /Type /Annot
>>
endobj
8 0 obj
<<
/A <<
/S /URI /Type /Action /URI (contributing-139825927861776)
>> /Border [ 0 0 0 ] /Rect [ 60.01575 736.0394 113.9257 748.0394 ] /Subtype /Link /Type /Annot
>>
endobj
9 0 obj
<<
/A <<
/S /URI /Type /Action /URI (contributing-139825927861776)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 736.7894 555.2598 748.7894 ] /Subtype /Link /Type /Annot
>>
endobj
10 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-center-deployment-and-management-139825927336848)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 718.0394 270.6557 730.0394 ] /Subtype /Link /Type /Annot
>>
endobj
11 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-center-deployment-and-management-139825927336848)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 718.7894 555.2598 730.7894 ] /Subtype /Link /Type /Annot
>>
endobj
12 0 obj
<<
/A <<
/S /URI /Type /Action /URI (zero-touch-provisioning-139825927338512)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 700.0394 208.9357 712.0394 ] /Subtype /Link /Type /Annot
>>
endobj
13 0 obj
<<
/A <<
/S /URI /Type /Action /URI (zero-touch-provisioning-139825927338512)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 700.7894 555.2598 712.7894 ] /Subtype /Link /Type /Annot
>>
endobj
14 0 obj
<<
/A <<
/S /URI /Type /Action /URI (high-availability-139825927408400)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 682.0394 170.5857 694.0394 ] /Subtype /Link /Type /Annot
>>
endobj
15 0 obj
<<
/A <<
/S /URI /Type /Action /URI (high-availability-139825927408400)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 682.7894 555.2598 694.7894 ] /Subtype /Link /Type /Annot
>>
endobj
16 0 obj
<<
/A <<
/S /URI /Type /Action /URI (monitoring-139825927456144)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 664.0394 146.6957 676.0394 ] /Subtype /Link /Type /Annot
>>
endobj
17 0 obj
<<
/A <<
/S /URI /Type /Action /URI (monitoring-139825927456144)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 664.7894 555.2598 676.7894 ] /Subtype /Link /Type /Annot
>>
endobj
18 0 obj
<<
/A <<
/S /URI /Type /Action /URI (analytics-139825927456464)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 646.0394 140.0257 658.0394 ] /Subtype /Link /Type /Annot
>>
endobj
19 0 obj
<<
/A <<
/S /URI /Type /Action /URI (analytics-139825927456464)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 646.7894 555.2598 658.7894 ] /Subtype /Link /Type /Annot
>>
endobj
20 0 obj
<<
/A <<
/S /URI /Type /Action /URI (sflow-139825927456720)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 628.0394 146.1257 640.0394 ] /Subtype /Link /Type /Annot
>>
endobj
21 0 obj
<<
/A <<
/S /URI /Type /Action /URI (sflow-139825927456720)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 628.7894 555.2598 640.7894 ] /Subtype /Link /Type /Annot
>>
endobj
22 0 obj
<<
/A <<
/S /URI /Type /Action /URI (juniper-enhanced-analytics-139825927457296)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 610.0394 243.4057 622.0394 ] /Subtype /Link /Type /Annot
>>
endobj
23 0 obj
<<
/A <<
/S /URI /Type /Action /URI (juniper-enhanced-analytics-139825927457296)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 610.7894 555.2598 622.7894 ] /Subtype /Link /Type /Annot
>>
endobj
24 0 obj
<<
/A <<
/S /URI /Type /Action /URI (multi-chassis-lag-mc-lag-139825927564176)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 592.0394 211.1357 604.0394 ] /Subtype /Link /Type /Annot
>>
endobj
25 0 obj
<<
/A <<
/S /URI /Type /Action /URI (multi-chassis-lag-mc-lag-139825927564176)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 592.7894 555.2598 604.7894 ] /Subtype /Link /Type /Annot
>>
endobj
26 0 obj
<<
/A <<
/S /URI /Type /Action /URI (terminology-139825926946448)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 574.0394 155.0257 586.0394 ] /Subtype /Link /Type /Annot
>>
endobj
27 0 obj
<<
/A <<
/S /URI /Type /Action /URI (terminology-139825926946448)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 574.7894 555.2598 586.7894 ] /Subtype /Link /Type /Annot
>>
endobj
28 0 obj
<<
/A <<
/S /URI /Type /Action /URI (service-id-139825926508624)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 556.0394 166.1357 568.0394 ] /Subtype /Link /Type /Annot
>>
endobj
29 0 obj
<<
/A <<
/S /URI /Type /Action /URI (service-id-139825926508624)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 556.7894 555.2598 568.7894 ] /Subtype /Link /Type /Annot
>>
endobj
30 0 obj
<<
/A <<
/S /URI /Type /Action /URI (redundancy-group-id-139825926508880)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 538.0394 219.5057 550.0394 ] /Subtype /Link /Type /Annot
>>
endobj
31 0 obj
<<
/A <<
/S /URI /Type /Action /URI (redundancy-group-id-139825926508880)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 538.7894 555.2598 550.7894 ] /Subtype /Link /Type /Annot
>>
endobj
32 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mcae-id-139825926509328)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 520.0394 161.6857 532.0394 ] /Subtype /Link /Type /Annot
>>
endobj
33 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mcae-id-139825926509328)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 520.7894 555.2598 532.7894 ] /Subtype /Link /Type /Annot
>>
endobj
34 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mcae-chassis-id-139825926509584)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 502.0394 200.0257 514.0394 ] /Subtype /Link /Type /Annot
>>
endobj
35 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mcae-chassis-id-139825926509584)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 502.7894 555.2598 514.7894 ] /Subtype /Link /Type /Annot
>>
endobj
36 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lacp-system-id-139825926509904)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 484.0394 195.0357 496.0394 ] /Subtype /Link /Type /Annot
>>
endobj
37 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lacp-system-id-139825926509904)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 484.7894 555.2598 496.7894 ] /Subtype /Link /Type /Annot
>>
endobj
38 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lacp-admin-key-139825926510224)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 466.0394 197.2657 478.0394 ] /Subtype /Link /Type /Annot
>>
endobj
39 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lacp-admin-key-139825926510224)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 466.7894 555.2598 478.7894 ] /Subtype /Link /Type /Annot
>>
endobj
40 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mcae-mode-139825926510544)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 448.0394 176.6957 460.0394 ] /Subtype /Link /Type /Annot
>>
endobj
41 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mcae-mode-139825926510544)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 448.7894 555.2598 460.7894 ] /Subtype /Link /Type /Annot
>>
endobj
42 0 obj
<<
/A <<
/S /URI /Type /Action /URI (status-control-139825926511632)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 430.0394 183.3757 442.0394 ] /Subtype /Link /Type /Annot
>>
endobj
43 0 obj
<<
/A <<
/S /URI /Type /Action /URI (status-control-139825926511632)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 430.7894 555.2598 442.7894 ] /Subtype /Link /Type /Annot
>>
endobj
44 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mc-lag-protection-139825926512400)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 412.0394 206.7057 424.0394 ] /Subtype /Link /Type /Annot
>>
endobj
45 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mc-lag-protection-139825926512400)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 412.7894 555.2598 424.7894 ] /Subtype /Link /Type /Annot
>>
endobj
46 0 obj
<<
/A <<
/S /URI /Type /Action /URI (guidelines-139825926512464)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 394.0394 147.2557 406.0394 ] /Subtype /Link /Type /Annot
>>
endobj
47 0 obj
<<
/A <<
/S /URI /Type /Action /URI (guidelines-139825926512464)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 394.7894 555.2598 406.7894 ] /Subtype /Link /Type /Annot
>>
endobj
48 0 obj
<<
/A <<
/S /URI /Type /Action /URI (inter-chassis-link-redundancy-139825926546640)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 376.0394 258.9557 388.0394 ] /Subtype /Link /Type /Annot
>>
endobj
49 0 obj
<<
/A <<
/S /URI /Type /Action /URI (inter-chassis-link-redundancy-139825926546640)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 376.7894 555.2598 388.7894 ] /Subtype /Link /Type /Annot
>>
endobj
50 0 obj
<<
/A <<
/S /URI /Type /Action /URI (compensating-for-lack-of-lacp-support-139825926546960)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 358.0394 298.9857 370.0394 ] /Subtype /Link /Type /Annot
>>
endobj
51 0 obj
<<
/A <<
/S /URI /Type /Action /URI (compensating-for-lack-of-lacp-support-139825926546960)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 358.7894 555.2598 370.7894 ] /Subtype /Link /Type /Annot
>>
endobj
52 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-connectivity-139825926547408)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 340.0394 210.6057 352.0394 ] /Subtype /Link /Type /Annot
>>
endobj
53 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-connectivity-139825926547408)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 340.7894 555.2598 352.7894 ] /Subtype /Link /Type /Annot
>>
endobj
54 0 obj
<<
/A <<
/S /URI /Type /Action /URI (spanning-tree-protocol-139825926548176)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 322.0394 225.0657 334.0394 ] /Subtype /Link /Type /Annot
>>
endobj
55 0 obj
<<
/A <<
/S /URI /Type /Action /URI (spanning-tree-protocol-139825926548176)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 322.7894 555.2598 334.7894 ] /Subtype /Link /Type /Annot
>>
endobj
56 0 obj
<<
/A <<
/S /URI /Type /Action /URI (configuration-139825926548560)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 304.0394 159.4857 316.0394 ] /Subtype /Link /Type /Annot
>>
endobj
57 0 obj
<<
/A <<
/S /URI /Type /Action /URI (configuration-139825926548560)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 304.7894 555.2598 316.7894 ] /Subtype /Link /Type /Annot
>>
endobj
58 0 obj
<<
/A <<
/S /URI /Type /Action /URI (conclusion-139825926654288)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 286.0394 149.4757 298.0394 ] /Subtype /Link /Type /Annot
>>
endobj
59 0 obj
<<
/A <<
/S /URI /Type /Action /URI (conclusion-139825926654288)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 286.7894 555.2598 298.7894 ] /Subtype /Link /Type /Annot
>>
endobj
60 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-2-fabrics-139825926748752)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 268.0394 148.9257 280.0394 ] /Subtype /Link /Type /Annot
>>
endobj
61 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-2-fabrics-139825926748752)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 268.7894 555.2598 280.7894 ] /Subtype /Link /Type /Annot
>>
endobj
62 0 obj
<<
/A <<
/S /URI /Type /Action /URI (virtual-chassis-139825926191952)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 250.0394 166.6957 262.0394 ] /Subtype /Link /Type /Annot
>>
endobj
63 0 obj
<<
/A <<
/S /URI /Type /Action /URI (virtual-chassis-139825926191952)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 250.7894 555.2598 262.7894 ] /Subtype /Link /Type /Annot
>>
endobj
64 0 obj
<<
/A <<
/S /URI /Type /Action /URI (virtual-chassis-fabric-139825925759824)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 232.0394 197.2557 244.0394 ] /Subtype /Link /Type /Annot
>>
endobj
65 0 obj
<<
/A <<
/S /URI /Type /Action /URI (virtual-chassis-fabric-139825925759824)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 232.7894 555.2598 244.7894 ] /Subtype /Link /Type /Annot
>>
endobj
66 0 obj
<<
/A <<
/S /URI /Type /Action /URI (provisioning-options-139825925760848)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 214.0394 211.7157 226.0394 ] /Subtype /Link /Type /Annot
>>
endobj
67 0 obj
<<
/A <<
/S /URI /Type /Action /URI (provisioning-options-139825925760848)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 214.7894 555.2598 226.7894 ] /Subtype /Link /Type /Annot
>>
endobj
68 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mastership-election-139825925762192)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 196.0394 207.2657 208.0394 ] /Subtype /Link /Type /Annot
>>
endobj
69 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mastership-election-139825925762192)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 196.7894 555.2598 208.7894 ] /Subtype /Link /Type /Annot
>>
endobj
70 0 obj
<<
/A <<
/S /URI /Type /Action /URI (control-plane-139825925808336)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 178.0394 180.5957 190.0394 ] /Subtype /Link /Type /Annot
>>
endobj
71 0 obj
<<
/A <<
/S /URI /Type /Action /URI (control-plane-139825925808336)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 178.7894 555.2598 190.7894 ] /Subtype /Link /Type /Annot
>>
endobj
72 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-plane-139825925810320)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 160.0394 169.4857 172.0394 ] /Subtype /Link /Type /Annot
>>
endobj
73 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-plane-139825925810320)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 160.7894 555.2598 172.7894 ] /Subtype /Link /Type /Annot
>>
endobj
74 0 obj
<<
/A <<
/S /URI /Type /Action /URI (bum-traffic-139825925854480)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 142.0394 172.7957 154.0394 ] /Subtype /Link /Type /Annot
>>
endobj
75 0 obj
<<
/A <<
/S /URI /Type /Action /URI (bum-traffic-139825925854480)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 142.7894 555.2598 154.7894 ] /Subtype /Link /Type /Annot
>>
endobj
76 0 obj
<<
/A <<
/S /URI /Type /Action /URI (fabric-partition-139825925855376)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 124.0394 187.2557 136.0394 ] /Subtype /Link /Type /Annot
>>
endobj
77 0 obj
<<
/A <<
/S /URI /Type /Action /URI (fabric-partition-139825925855376)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 124.7894 555.2598 136.7894 ] /Subtype /Link /Type /Annot
>>
endobj
78 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics-139825925654288)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 106.0394 148.9257 118.0394 ] /Subtype /Link /Type /Annot
>>
endobj
79 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics-139825925654288)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 106.7894 555.2598 118.7894 ] /Subtype /Link /Type /Annot
>>
endobj
80 0 obj
<<
/A <<
/S /URI /Type /Action /URI (stage-clos-architecture-139825925655760)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 88.03937 213.9457 100.0394 ] /Subtype /Link /Type /Annot
>>
endobj
81 0 obj
<<
/A <<
/S /URI /Type /Action /URI (stage-clos-architecture-139825925655760)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 88.78937 555.2598 100.7894 ] /Subtype /Link /Type /Annot
>>
endobj
82 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ip-fabric-routing-139825925656336)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 70.03937 177.2657 82.03937 ] /Subtype /Link /Type /Annot
>>
endobj
83 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ip-fabric-routing-139825925656336)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 70.78937 555.2598 82.78937 ] /Subtype /Link /Type /Annot
>>
endobj
84 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ibgp-139825925218448)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 52.03937 143.3557 64.03937 ] /Subtype /Link /Type /Annot
>>
endobj
85 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ibgp-139825925218448)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 52.78937 555.2598 64.78937 ] /Subtype /Link /Type /Annot
>>
endobj
86 0 obj
<<
/Annots [ 6 0 R 7 0 R 8 0 R 9 0 R 10 0 R 11 0 R 12 0 R 13 0 R 14 0 R 15 0 R 
  16 0 R 17 0 R 18 0 R 19 0 R 20 0 R 21 0 R 22 0 R 23 0 R 24 0 R 25 0 R 
  26 0 R 27 0 R 28 0 R 29 0 R 30 0 R 31 0 R 32 0 R 33 0 R 34 0 R 35 0 R 
  36 0 R 37 0 R 38 0 R 39 0 R 40 0 R 41 0 R 42 0 R 43 0 R 44 0 R 45 0 R 
  46 0 R 47 0 R 48 0 R 49 0 R 50 0 R 51 0 R 52 0 R 53 0 R 54 0 R 55 0 R 
  56 0 R 57 0 R 58 0 R 59 0 R 60 0 R 61 0 R 62 0 R 63 0 R 64 0 R 65 0 R 
  66 0 R 67 0 R 68 0 R 69 0 R 70 0 R 71 0 R 72 0 R 73 0 R 74 0 R 75 0 R 
  76 0 R 77 0 R 78 0 R 79 0 R 80 0 R 81 0 R 82 0 R 83 0 R 84 0 R 85 0 R ] /Contents 592 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
87 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ebgp-139825925218768)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 784.0394 146.6957 796.0394 ] /Subtype /Link /Type /Annot
>>
endobj
88 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ebgp-139825925218768)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 784.7894 555.2598 796.7894 ] /Subtype /Link /Type /Annot
>>
endobj
89 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ip-fabric-scaling-139825925219984)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 766.0394 175.5957 778.0394 ] /Subtype /Link /Type /Annot
>>
endobj
90 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ip-fabric-scaling-139825925219984)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 766.7894 555.2598 778.7894 ] /Subtype /Link /Type /Annot
>>
endobj
91 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ip-fabric-best-practices-139825925221072)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 748.0394 206.7157 760.0394 ] /Subtype /Link /Type /Annot
>>
endobj
92 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ip-fabric-best-practices-139825925221072)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 748.7894 555.2598 760.7894 ] /Subtype /Link /Type /Annot
>>
endobj
93 0 obj
<<
/A <<
/S /URI /Type /Action /URI (configuration-139825925221904)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 730.7894 159.4857 742.7894 ] /Subtype /Link /Type /Annot
>>
endobj
94 0 obj
<<
/A <<
/S /URI /Type /Action /URI (configuration-139825925221904)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 730.7894 555.2598 742.7894 ] /Subtype /Link /Type /Annot
>>
endobj
95 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-139825925287056)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 712.0394 112.8057 724.0394 ] /Subtype /Link /Type /Annot
>>
endobj
96 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-139825925287056)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 712.7894 555.2598 724.7894 ] /Subtype /Link /Type /Annot
>>
endobj
97 0 obj
<<
/A <<
/S /URI /Type /Action /URI (introduction-to-vxlan-139825925954640)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 694.0394 198.9557 706.0394 ] /Subtype /Link /Type /Annot
>>
endobj
98 0 obj
<<
/A <<
/S /URI /Type /Action /URI (introduction-to-vxlan-139825925954640)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 694.7894 555.2598 706.7894 ] /Subtype /Link /Type /Annot
>>
endobj
99 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics-and-layer-2-l2vpns-139825925954256)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 676.0394 283.9757 688.0394 ] /Subtype /Link /Type /Annot
>>
endobj
100 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics-and-layer-2-l2vpns-139825925954256)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 676.7894 555.2598 688.7894 ] /Subtype /Link /Type /Annot
>>
endobj
101 0 obj
<<
/A <<
/S /URI /Type /Action /URI (encapsulation-139825925953488)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 658.0394 182.8257 670.0394 ] /Subtype /Link /Type /Annot
>>
endobj
102 0 obj
<<
/A <<
/S /URI /Type /Action /URI (encapsulation-139825925953488)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 658.7894 555.2598 670.7894 ] /Subtype /Link /Type /Annot
>>
endobj
103 0 obj
<<
/A <<
/S /URI /Type /Action /URI (multicast-control-plane-139825925953296)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 640.0394 202.8257 652.0394 ] /Subtype /Link /Type /Annot
>>
endobj
104 0 obj
<<
/A <<
/S /URI /Type /Action /URI (multicast-control-plane-139825925953296)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 640.7894 555.2598 652.7894 ] /Subtype /Link /Type /Annot
>>
endobj
105 0 obj
<<
/A <<
/S /URI /Type /Action /URI (pim-139825925952592)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 622.0394 137.7957 634.0394 ] /Subtype /Link /Type /Annot
>>
endobj
106 0 obj
<<
/A <<
/S /URI /Type /Action /URI (pim-139825925952592)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 622.7894 555.2598 634.7894 ] /Subtype /Link /Type /Annot
>>
endobj
107 0 obj
<<
/A <<
/S /URI /Type /Action /URI (anycast-rp-139825925653520)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 604.0394 172.2557 616.0394 ] /Subtype /Link /Type /Annot
>>
endobj
108 0 obj
<<
/A <<
/S /URI /Type /Action /URI (anycast-rp-139825925653520)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 604.7894 555.2598 616.7894 ] /Subtype /Link /Type /Annot
>>
endobj
109 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-plane-139825925652752)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 586.0394 149.4857 598.0394 ] /Subtype /Link /Type /Annot
>>
endobj
110 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-plane-139825925652752)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 586.7894 555.2598 598.7894 ] /Subtype /Link /Type /Annot
>>
endobj
111 0 obj
<<
/A <<
/S /URI /Type /Action /URI (q-stripping-139825924730704)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 568.0394 195.0557 580.0394 ] /Subtype /Link /Type /Annot
>>
endobj
112 0 obj
<<
/A <<
/S /URI /Type /Action /URI (q-stripping-139825924730704)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 568.7894 555.2598 580.7894 ] /Subtype /Link /Type /Annot
>>
endobj
113 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-plane-for-known-unicast-traffic-139825924862800)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 550.0394 283.9657 562.0394 ] /Subtype /Link /Type /Annot
>>
endobj
114 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-plane-for-known-unicast-traffic-139825924862800)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 550.7894 555.2598 562.7894 ] /Subtype /Link /Type /Annot
>>
endobj
115 0 obj
<<
/A <<
/S /URI /Type /Action /URI (multicast-data-plane-for-bum-traffic-139825924863760)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 532.0394 281.7257 544.0394 ] /Subtype /Link /Type /Annot
>>
endobj
116 0 obj
<<
/A <<
/S /URI /Type /Action /URI (multicast-data-plane-for-bum-traffic-139825924863760)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 532.7894 555.2598 544.7894 ] /Subtype /Link /Type /Annot
>>
endobj
117 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-l2-and-l3-gateways-139825924864656)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 514.0394 225.6357 526.0394 ] /Subtype /Link /Type /Annot
>>
endobj
118 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-l2-and-l3-gateways-139825924864656)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 514.7894 555.2598 526.7894 ] /Subtype /Link /Type /Annot
>>
endobj
119 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-layer-2-gateway-139825924865104)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 496.0394 229.5057 508.0394 ] /Subtype /Link /Type /Annot
>>
endobj
120 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-layer-2-gateway-139825924865104)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 496.7894 555.2598 508.7894 ] /Subtype /Link /Type /Annot
>>
endobj
121 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-layer-3-gateway-139825924865296)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 478.0394 229.5057 490.0394 ] /Subtype /Link /Type /Annot
>>
endobj
122 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-layer-3-gateway-139825924865296)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 478.7894 555.2598 490.7894 ] /Subtype /Link /Type /Annot
>>
endobj
123 0 obj
<<
/A <<
/S /URI /Type /Action /URI (hardware-positioning-139825924865744)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 460.0394 195.0457 472.0394 ] /Subtype /Link /Type /Annot
>>
endobj
124 0 obj
<<
/A <<
/S /URI /Type /Action /URI (hardware-positioning-139825924865744)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 460.7894 555.2598 472.7894 ] /Subtype /Link /Type /Annot
>>
endobj
125 0 obj
<<
/A <<
/S /URI /Type /Action /URI (asymmetric-vs-symmetric-irb-139825924904464)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 442.0394 234.4657 454.0394 ] /Subtype /Link /Type /Annot
>>
endobj
126 0 obj
<<
/A <<
/S /URI /Type /Action /URI (asymmetric-vs-symmetric-irb-139825924904464)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 442.7894 555.2598 454.7894 ] /Subtype /Link /Type /Annot
>>
endobj
127 0 obj
<<
/A <<
/S /URI /Type /Action /URI (asymmetric-irb-139825924905296)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 424.0394 191.6857 436.0394 ] /Subtype /Link /Type /Annot
>>
endobj
128 0 obj
<<
/A <<
/S /URI /Type /Action /URI (asymmetric-irb-139825924905296)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 424.7894 555.2598 436.7894 ] /Subtype /Link /Type /Annot
>>
endobj
129 0 obj
<<
/A <<
/S /URI /Type /Action /URI (symmetric-irb-139825924905936)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 406.0394 186.6857 418.0394 ] /Subtype /Link /Type /Annot
>>
endobj
130 0 obj
<<
/A <<
/S /URI /Type /Action /URI (symmetric-irb-139825924905936)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 406.7894 555.2598 418.7894 ] /Subtype /Link /Type /Annot
>>
endobj
131 0 obj
<<
/A <<
/S /URI /Type /Action /URI (edge-vs-central-routing-and-bridging-139825924906448)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 388.0394 270.0957 400.0394 ] /Subtype /Link /Type /Annot
>>
endobj
132 0 obj
<<
/A <<
/S /URI /Type /Action /URI (edge-vs-central-routing-and-bridging-139825924906448)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 388.7894 555.2598 400.7894 ] /Subtype /Link /Type /Annot
>>
endobj
133 0 obj
<<
/A <<
/S /URI /Type /Action /URI (central-routing-and-bridging-139825924906896)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 370.0394 248.4057 382.0394 ] /Subtype /Link /Type /Annot
>>
endobj
134 0 obj
<<
/A <<
/S /URI /Type /Action /URI (central-routing-and-bridging-139825924906896)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 370.7894 555.2598 382.7894 ] /Subtype /Link /Type /Annot
>>
endobj
135 0 obj
<<
/A <<
/S /URI /Type /Action /URI (edge-routing-and-bridging-139825924419920)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 352.0394 239.5257 364.0394 ] /Subtype /Link /Type /Annot
>>
endobj
136 0 obj
<<
/A <<
/S /URI /Type /Action /URI (edge-routing-and-bridging-139825924419920)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 352.7894 555.2598 364.7894 ] /Subtype /Link /Type /Annot
>>
endobj
137 0 obj
<<
/A <<
/S /URI /Type /Action /URI (configuration-139825924420112)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 334.7894 159.4857 346.7894 ] /Subtype /Link /Type /Annot
>>
endobj
138 0 obj
<<
/A <<
/S /URI /Type /Action /URI (configuration-139825924420112)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 334.7894 555.2598 346.7894 ] /Subtype /Link /Type /Annot
>>
endobj
139 0 obj
<<
/A <<
/S /URI /Type /Action /URI (evpn-vxlan-signaling-139825924421584)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 316.0394 186.7257 328.0394 ] /Subtype /Link /Type /Annot
>>
endobj
140 0 obj
<<
/A <<
/S /URI /Type /Action /URI (evpn-vxlan-signaling-139825924421584)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 316.7894 555.2598 328.7894 ] /Subtype /Link /Type /Annot
>>
endobj
141 0 obj
<<
/A <<
/S /URI /Type /Action /URI (technology-oriented-labs-139825924515792)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 298.0394 197.8457 310.0394 ] /Subtype /Link /Type /Annot
>>
endobj
142 0 obj
<<
/A <<
/S /URI /Type /Action /URI (technology-oriented-labs-139825924515792)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 298.7894 555.2598 310.7894 ] /Subtype /Link /Type /Annot
>>
endobj
143 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-1-multicast-and-crb-with-qfx-139825924516112)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 280.0394 261.1757 292.0394 ] /Subtype /Link /Type /Annot
>>
endobj
144 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-1-multicast-and-crb-with-qfx-139825924516112)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 280.7894 555.2598 292.7894 ] /Subtype /Link /Type /Annot
>>
endobj
145 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-2-multicast-and-crb-with-mx-139825924516304)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 262.0394 255.6157 274.0394 ] /Subtype /Link /Type /Annot
>>
endobj
146 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-2-multicast-and-crb-with-mx-139825924516304)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 262.7894 555.2598 274.7894 ] /Subtype /Link /Type /Annot
>>
endobj
147 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-3-multicast-and-erb-139825924516496)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 244.0394 216.7257 256.0394 ] /Subtype /Link /Type /Annot
>>
endobj
148 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-3-multicast-and-erb-139825924516496)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 244.7894 555.2598 256.7894 ] /Subtype /Link /Type /Annot
>>
endobj
149 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-4-evpn-and-crb-with-qfx-139825924516688)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 226.0394 248.9557 238.0394 ] /Subtype /Link /Type /Annot
>>
endobj
150 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-4-evpn-and-crb-with-qfx-139825924516688)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 226.7894 555.2598 238.7894 ] /Subtype /Link /Type /Annot
>>
endobj
151 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-5-evpn-and-crb-with-mx-139825924516880)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 208.0394 243.3957 220.0394 ] /Subtype /Link /Type /Annot
>>
endobj
152 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-5-evpn-and-crb-with-mx-139825924516880)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 208.7894 555.2598 220.7894 ] /Subtype /Link /Type /Annot
>>
endobj
153 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-6-evpn-and-erb-139825924517072)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 190.0394 204.5057 202.0394 ] /Subtype /Link /Type /Annot
>>
endobj
154 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-6-evpn-and-erb-139825924517072)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 190.7894 555.2598 202.7894 ] /Subtype /Link /Type /Annot
>>
endobj
155 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-7-evpn-multihoming-with-qfx-139825924517264)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 172.0394 262.2857 184.0394 ] /Subtype /Link /Type /Annot
>>
endobj
156 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-7-evpn-multihoming-with-qfx-139825924517264)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 172.7894 555.2598 184.7894 ] /Subtype /Link /Type /Annot
>>
endobj
157 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-8-evpn-multihoming-with-mx-139825924517456)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 154.0394 256.7257 166.0394 ] /Subtype /Link /Type /Annot
>>
endobj
158 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-8-evpn-multihoming-with-mx-139825924517456)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 154.7894 555.2598 166.7894 ] /Subtype /Link /Type /Annot
>>
endobj
159 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-9-dci-with-mx-series-evpn-stitching-139825924517648)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 136.0394 292.2957 148.0394 ] /Subtype /Link /Type /Annot
>>
endobj
160 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-9-dci-with-mx-series-evpn-stitching-139825924517648)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 136.7894 555.2598 148.7894 ] /Subtype /Link /Type /Annot
>>
endobj
161 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-10-dci-with-mx-series-l3vpn-139825924517840)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 118.0394 261.1757 130.0394 ] /Subtype /Link /Type /Annot
>>
endobj
162 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-10-dci-with-mx-series-l3vpn-139825924517840)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 118.7894 555.2598 130.7894 ] /Subtype /Link /Type /Annot
>>
endobj
163 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-11-dci-with-vxlan-evpn-and-mx-139825924587728)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 100.0394 278.9657 112.0394 ] /Subtype /Link /Type /Annot
>>
endobj
164 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-11-dci-with-vxlan-evpn-and-mx-139825924587728)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 100.7894 555.2598 112.7894 ] /Subtype /Link /Type /Annot
>>
endobj
165 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-12-dci-with-vxlan-evpn-and-qfx-139825924587920)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 82.03937 284.5257 94.03937 ] /Subtype /Link /Type /Annot
>>
endobj
166 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-12-dci-with-vxlan-evpn-and-qfx-139825924587920)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 82.78937 555.2598 94.78937 ] /Subtype /Link /Type /Annot
>>
endobj
167 0 obj
<<
/A <<
/S /URI /Type /Action /URI (additional-resources-139825924287824)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 64.03937 174.4957 76.03937 ] /Subtype /Link /Type /Annot
>>
endobj
168 0 obj
<<
/A <<
/S /URI /Type /Action /URI (additional-resources-139825924287824)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 64.78937 555.2598 76.78937 ] /Subtype /Link /Type /Annot
>>
endobj
169 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-center-deployment-or-management-139825924170960)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 46.03937 282.8657 58.03937 ] /Subtype /Link /Type /Annot
>>
endobj
170 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-center-deployment-or-management-139825924170960)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 46.78937 555.2598 58.78937 ] /Subtype /Link /Type /Annot
>>
endobj
171 0 obj
<<
/Annots [ 87 0 R 88 0 R 89 0 R 90 0 R 91 0 R 92 0 R 93 0 R 94 0 R 95 0 R 96 0 R 
  97 0 R 98 0 R 99 0 R 100 0 R 101 0 R 102 0 R 103 0 R 104 0 R 105 0 R 106 0 R 
  107 0 R 108 0 R 109 0 R 110 0 R 111 0 R 112 0 R 113 0 R 114 0 R 115 0 R 116 0 R 
  117 0 R 118 0 R 119 0 R 120 0 R 121 0 R 122 0 R 123 0 R 124 0 R 125 0 R 126 0 R 
  127 0 R 128 0 R 129 0 R 130 0 R 131 0 R 132 0 R 133 0 R 134 0 R 135 0 R 136 0 R 
  137 0 R 138 0 R 139 0 R 140 0 R 141 0 R 142 0 R 143 0 R 144 0 R 145 0 R 146 0 R 
  147 0 R 148 0 R 149 0 R 150 0 R 151 0 R 152 0 R 153 0 R 154 0 R 155 0 R 156 0 R 
  157 0 R 158 0 R 159 0 R 160 0 R 161 0 R 162 0 R 163 0 R 164 0 R 165 0 R 166 0 R 
  167 0 R 168 0 R 169 0 R 170 0 R ] /Contents 593 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
172 0 obj
<<
/A <<
/S /URI /Type /Action /URI (multichassis-lag-139825923880656)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 784.0394 177.2557 796.0394 ] /Subtype /Link /Type /Annot
>>
endobj
173 0 obj
<<
/A <<
/S /URI /Type /Action /URI (multichassis-lag-139825923880656)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 784.7894 555.2598 796.7894 ] /Subtype /Link /Type /Annot
>>
endobj
174 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-2-fabrics-139825923882000)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 766.7894 168.9257 778.7894 ] /Subtype /Link /Type /Annot
>>
endobj
175 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-2-fabrics-139825923882000)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 766.7894 555.2598 778.7894 ] /Subtype /Link /Type /Annot
>>
endobj
176 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics-139825924514256)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 748.7894 168.9257 760.7894 ] /Subtype /Link /Type /Annot
>>
endobj
177 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics-139825924514256)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 748.7894 555.2598 760.7894 ] /Subtype /Link /Type /Annot
>>
endobj
178 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-139825924423184)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 730.7894 131.1357 742.7894 ] /Subtype /Link /Type /Annot
>>
endobj
179 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-139825924423184)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 730.7894 555.2598 742.7894 ] /Subtype /Link /Type /Annot
>>
endobj
180 0 obj
<<
/A <<
/S /URI /Type /Action /URI (evpn-vxlan-signaling-139825923423760)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 712.7894 205.0557 724.7894 ] /Subtype /Link /Type /Annot
>>
endobj
181 0 obj
<<
/A <<
/S /URI /Type /Action /URI (evpn-vxlan-signaling-139825923423760)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 712.7894 555.2598 724.7894 ] /Subtype /Link /Type /Annot
>>
endobj
182 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-center-interconnect-139825923513744)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 694.0394 211.7357 706.0394 ] /Subtype /Link /Type /Annot
>>
endobj
183 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-center-interconnect-139825923513744)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 694.7894 555.2598 706.7894 ] /Subtype /Link /Type /Annot
>>
endobj
184 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-center-architecture-and-security-139825923549264)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 676.0394 268.4157 688.0394 ] /Subtype /Link /Type /Annot
>>
endobj
185 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-center-architecture-and-security-139825923549264)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 676.7894 555.2598 688.7894 ] /Subtype /Link /Type /Annot
>>
endobj
186 0 obj
<<
/A <<
/S /URI /Type /Action /URI (miscellaneous-139825923550992)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 658.0394 163.3657 670.0394 ] /Subtype /Link /Type /Annot
>>
endobj
187 0 obj
<<
/A <<
/S /URI /Type /Action /URI (miscellaneous-139825923550992)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 658.7894 555.2598 670.7894 ] /Subtype /Link /Type /Annot
>>
endobj
188 0 obj
<<
/A <<
/S /URI /Type /Action /URI (contributors-139825923105360)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 640.0394 134.4757 652.0394 ] /Subtype /Link /Type /Annot
>>
endobj
189 0 obj
<<
/A <<
/S /URI /Type /Action /URI (contributors-139825923105360)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 640.7894 555.2598 652.7894 ] /Subtype /Link /Type /Annot
>>
endobj
190 0 obj
<<
/Annots [ 172 0 R 173 0 R 174 0 R 175 0 R 176 0 R 177 0 R 178 0 R 179 0 R 180 0 R 181 0 R 
  182 0 R 183 0 R 184 0 R 185 0 R 186 0 R 187 0 R 188 0 R 189 0 R ] /Contents 594 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
191 0 obj
<<
/Contents 595 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
192 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://twitter.com/supertylerc)
>> /Border [ 0 0 0 ] /Rect [ 95.58575 745.0394 178.2948 757.0394 ] /Subtype /Link /Type /Annot
>>
endobj
193 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/certification/certification-tracks/data-center-track?tab=jncip-dc)
>> /Border [ 0 0 0 ] /Rect [ 244.5257 745.0394 296.1768 757.0394 ] /Subtype /Link /Type /Annot
>>
endobj
194 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 206 0 R /XYZ 40.01575 501.4394 0 ] /Rect [ 386.8557 721.0394 440.7657 733.0394 ] /Subtype /Link /Type /Annot
>>
endobj
195 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/certification/certification-tracks/data-center-track?tab=jncip-dc)
>> /Border [ 0 0 0 ] /Rect [ 347.9757 703.0394 415.4771 715.0394 ] /Subtype /Link /Type /Annot
>>
endobj
196 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 145.6357 691.0394 220.3236 703.0394 ] /Subtype /Link /Type /Annot
>>
endobj
197 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-MX-Comprehensive-Guide-Technologies/dp/1491932724/)
>> /Border [ 0 0 0 ] /Rect [ 395.7657 691.0394 444.0356 703.0394 ] /Subtype /Link /Type /Annot
>>
endobj
198 0 obj
<<
/BaseFont /Helvetica-BoldOblique /Encoding /WinAnsiEncoding /Name /F3 /Subtype /Type1 /Type /Font
>>
endobj
199 0 obj
<<
/BaseFont /Helvetica-Oblique /Encoding /WinAnsiEncoding /Name /F4 /Subtype /Type1 /Type /Font
>>
endobj
200 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://github.com/supertylerc/jncip-dc-notes/)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 263.0394 118.4091 275.0394 ] /Subtype /Link /Type /Annot
>>
endobj
201 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 494 0 R /XYZ 40.01575 539.4394 0 ] /Rect [ 202.3157 233.0394 256.7757 245.0394 ] /Subtype /Link /Type /Annot
>>
endobj
202 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 212 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 63.01575 161.9894 171.9357 173.9894 ] /Subtype /Link /Type /Annot
>>
endobj
203 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 212 0 R /XYZ 40.01575 225.0394 0 ] /Rect [ 63.01575 143.9894 133.5857 155.9894 ] /Subtype /Link /Type /Annot
>>
endobj
204 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 216 0 R /XYZ 40.01575 332.6394 0 ] /Rect [ 63.01575 125.9894 109.6957 137.9894 ] /Subtype /Link /Type /Annot
>>
endobj
205 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 216 0 R /XYZ 40.01575 266.2394 0 ] /Rect [ 63.01575 107.9894 103.0257 119.9894 ] /Subtype /Link /Type /Annot
>>
endobj
206 0 obj
<<
/Annots [ 192 0 R 193 0 R 194 0 R 195 0 R 196 0 R 197 0 R 200 0 R 201 0 R 202 0 R 203 0 R 
  204 0 R 205 0 R ] /Contents 596 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
207 0 obj
<<
/BaseFont /Courier /Encoding /WinAnsiEncoding /Name /F5 /Subtype /Type1 /Type /Font
>>
endobj
208 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://blog.digitalocean.com/zero-touch-provisioning-how-to-build-a-network-without-touching-anything/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 271.6394 403.1457 283.6394 ] /Subtype /Link /Type /Annot
>>
endobj
209 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nextheader.net/2015/09/02/zero-touch-provisioning-on-juniper-devices-using-linux/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 253.6394 310.8957 265.6394 ] /Subtype /Link /Type /Annot
>>
endobj
210 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 228 0 R /XYZ 46.01575 178.2394 0 ] /Rect [ 359.0457 244.0394 363.4937 253.6394 ] /Subtype /Link /Type /Annot
>>
endobj
211 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 228 0 R /XYZ 46.01575 160.2394 0 ] /Rect [ 246.7457 99.63937 251.1937 109.2394 ] /Subtype /Link /Type /Annot
>>
endobj
212 0 obj
<<
/Annots [ 208 0 R 209 0 R 210 0 R 211 0 R ] /Contents 597 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
213 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 228 0 R /XYZ 46.01575 142.2394 0 ] /Rect [ 223.6557 633.4394 228.1037 643.0394 ] /Subtype /Link /Type /Annot
>>
endobj
214 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 228 0 R /XYZ 46.01575 142.2394 0 ] /Rect [ 464.2957 615.4394 468.7437 625.0394 ] /Subtype /Link /Type /Annot
>>
endobj
215 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 228 0 R /XYZ 46.01575 178.2394 0 ] /Rect [ 368.4957 351.6394 372.9437 361.2394 ] /Subtype /Link /Type /Annot
>>
endobj
216 0 obj
<<
/Annots [ 213 0 R 214 0 R 215 0 R ] /Contents 598 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
217 0 obj
<<
/BaseFont /Courier-Bold /Encoding /WinAnsiEncoding /Name /F6 /Subtype /Type1 /Type /Font
>>
endobj
218 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 228 0 R /XYZ 46.01575 178.2394 0 ] /Rect [ 368.4957 187.6394 372.9437 197.2394 ] /Subtype /Link /Type /Annot
>>
endobj
219 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 212 0 R /XYZ 359.0457 252.6394 0 ] /Rect [ 54.90575 164.2394 60.46575 176.2394 ] /Subtype /Link /Type /Annot
>>
endobj
220 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 216 0 R /XYZ 368.4957 360.2394 0 ] /Rect [ 66.02575 164.2394 71.58575 176.2394 ] /Subtype /Link /Type /Annot
>>
endobj
221 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 228 0 R /XYZ 368.4957 196.2394 0 ] /Rect [ 77.14575 164.2394 82.70575 176.2394 ] /Subtype /Link /Type /Annot
>>
endobj
222 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 164.2394 240.5451 176.2394 ] /Subtype /Link /Type /Annot
>>
endobj
223 0 obj
<<
/A <<
/S /URI /Type /Action /URI (dc-deployment-and-management_id2)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 146.2394 51.57575 158.2394 ] /Subtype /Link /Type /Annot
>>
endobj
224 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/topics/concept/issu-on-qfx5100-overview.html)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 146.2394 360.0251 158.2394 ] /Subtype /Link /Type /Annot
>>
endobj
225 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 216 0 R /XYZ 223.6557 642.0394 0 ] /Rect [ 54.90575 128.2394 60.46575 140.2394 ] /Subtype /Link /Type /Annot
>>
endobj
226 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 216 0 R /XYZ 464.2957 624.0394 0 ] /Rect [ 66.02575 128.2394 71.58575 140.2394 ] /Subtype /Link /Type /Annot
>>
endobj
227 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/topics/task/installation/issu-upgrading-qfx5100.html)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 128.2394 460.6151 140.2394 ] /Subtype /Link /Type /Annot
>>
endobj
228 0 obj
<<
/Annots [ 218 0 R 219 0 R 220 0 R 221 0 R 222 0 R 223 0 R 224 0 R 225 0 R 226 0 R 227 0 R ] /Contents 599 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
229 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 46.01575 189.0394 0 ] /Rect [ 72.81575 679.6394 77.26375 689.2394 ] /Subtype /Link /Type /Annot
>>
endobj
230 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 46.01575 171.0394 0 ] /Rect [ 165.2857 550.6394 169.7337 560.2394 ] /Subtype /Link /Type /Annot
>>
endobj
231 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 46.01575 171.0394 0 ] /Rect [ 111.9157 532.6394 116.3637 542.2394 ] /Subtype /Link /Type /Annot
>>
endobj
232 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 46.01575 135.0394 0 ] /Rect [ 480.7357 409.6394 497.6055 419.2394 ] /Subtype /Link /Type /Annot
>>
endobj
233 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://learning.oreilly.com/library/view/juniper-mx-series/9781491932711/ch09.html#iccp_hierarchy-id00050)
>> /Border [ 0 0 0 ] /Rect [ 136.1657 368.2394 292.3428 380.2394 ] /Subtype /Link /Type /Annot
>>
endobj
234 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 46.01575 171.0394 0 ] /Rect [ 426.8557 214.4394 431.3037 224.0394 ] /Subtype /Link /Type /Annot
>>
endobj
235 0 obj
<<
/Annots [ 229 0 R 230 0 R 231 0 R 232 0 R 233 0 R 234 0 R ] /Contents 600 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
236 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 46.01575 153.0394 0 ] /Rect [ 333.2257 245.6394 337.6737 255.2394 ] /Subtype /Link /Type /Annot
>>
endobj
237 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 239 0 R /XYZ 40.01575 476.8394 0 ] /Rect [ 513.8557 167.0394 554.4107 179.0394 ] /Subtype /Link /Type /Annot
>>
endobj
238 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 239 0 R /XYZ 40.01575 476.8394 0 ] /Rect [ 40.01575 155.0394 86.13575 167.0394 ] /Subtype /Link /Type /Annot
>>
endobj
239 0 obj
<<
/Annots [ 236 0 R 237 0 R 238 0 R ] /Contents 601 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
240 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 239 0 R /XYZ 40.01575 212.4394 0 ] /Rect [ 434.6457 755.8394 509.5888 767.8394 ] /Subtype /Link /Type /Annot
>>
endobj
241 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 239 0 R /XYZ 40.01575 476.8394 0 ] /Rect [ 480.5657 743.8394 554.6044 755.8394 ] /Subtype /Link /Type /Annot
>>
endobj
242 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 239 0 R /XYZ 40.01575 476.8394 0 ] /Rect [ 40.01575 731.8394 50.01575 743.8394 ] /Subtype /Link /Type /Annot
>>
endobj
243 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 239 0 R /XYZ 40.01575 476.8394 0 ] /Rect [ 341.0157 707.8394 424.5744 719.8394 ] /Subtype /Link /Type /Annot
>>
endobj
244 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 239 0 R /XYZ 40.01575 476.8394 0 ] /Rect [ 410.5157 695.8394 511.2884 707.8394 ] /Subtype /Link /Type /Annot
>>
endobj
245 0 obj
<<
/Annots [ 240 0 R 241 0 R 242 0 R 243 0 R 244 0 R ] /Contents 602 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
246 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 46.01575 153.0394 0 ] /Rect [ 186.9557 731.6394 191.4037 741.2394 ] /Subtype /Link /Type /Annot
>>
endobj
247 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 245 0 R /XYZ 40.01575 443.2394 0 ] /Rect [ 203.9657 187.0394 294.5557 199.0394 ] /Subtype /Link /Type /Annot
>>
endobj
248 0 obj
<<
/Annots [ 246 0 R 247 0 R ] /Contents 603 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
249 0 obj
<<
/BaseFont /Courier-Oblique /Encoding /WinAnsiEncoding /Name /F7 /Subtype /Type1 /Type /Font
>>
endobj
250 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 235 0 R /XYZ 40.01575 195.2394 0 ] /Rect [ 142.2857 331.8394 188.4057 343.8394 ] /Subtype /Link /Type /Annot
>>
endobj
251 0 obj
<<
/Annots [ 250 0 R ] /Contents 604 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
252 0 obj
<<
/Contents 605 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
253 0 obj
<<
/Contents 606 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
254 0 obj
<<
/Contents 607 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
255 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 245 0 R /XYZ 40.01575 789.2394 0 ] /Rect [ 337.3857 736.2394 436.2666 748.2394 ] /Subtype /Link /Type /Annot
>>
endobj
256 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 245 0 R /XYZ 40.01575 171.2394 0 ] /Rect [ 498.0057 736.2394 554.3221 748.2394 ] /Subtype /Link /Type /Annot
>>
endobj
257 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 245 0 R /XYZ 40.01575 171.2394 0 ] /Rect [ 40.01575 724.2394 100.0357 736.2394 ] /Subtype /Link /Type /Annot
>>
endobj
258 0 obj
<<
/Annots [ 255 0 R 256 0 R 257 0 R ] /Contents 608 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
259 0 obj
<<
/Contents 609 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
260 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 239 0 R /XYZ 40.01575 476.8394 0 ] /Rect [ 150.6157 376.2394 230.1654 388.2394 ] /Subtype /Link /Type /Annot
>>
endobj
261 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 239 0 R /XYZ 40.01575 417.6394 0 ] /Rect [ 231.1957 376.2394 315.2403 388.2394 ] /Subtype /Link /Type /Annot
>>
endobj
262 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 239 0 R /XYZ 40.01575 583.2394 0 ] /Rect [ 314.0057 376.2394 363.9802 388.2394 ] /Subtype /Link /Type /Annot
>>
endobj
263 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 239 0 R /XYZ 40.01575 789.2394 0 ] /Rect [ 361.2357 376.2394 471.295 388.2394 ] /Subtype /Link /Type /Annot
>>
endobj
264 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 239 0 R /XYZ 40.01575 358.4394 0 ] /Rect [ 485.7457 376.2394 555.2598 388.2394 ] /Subtype /Link /Type /Annot
>>
endobj
265 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 239 0 R /XYZ 40.01575 524.0394 0 ] /Rect [ 101.7057 346.2394 181.7157 358.2394 ] /Subtype /Link /Type /Annot
>>
endobj
266 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 239 0 R /XYZ 40.01575 212.4394 0 ] /Rect [ 203.9557 346.2394 267.3157 358.2394 ] /Subtype /Link /Type /Annot
>>
endobj
267 0 obj
<<
/Annots [ 260 0 R 261 0 R 262 0 R 263 0 R 264 0 R 265 0 R 266 0 R ] /Contents 610 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
268 0 obj
<<
/Contents 611 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
269 0 obj
<<
/Contents 612 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
270 0 obj
<<
/Contents 613 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
271 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 245 0 R /XYZ 40.01575 443.2394 0 ] /Rect [ 517.9957 616.2394 555.0641 628.2394 ] /Subtype /Link /Type /Annot
>>
endobj
272 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 245 0 R /XYZ 40.01575 443.2394 0 ] /Rect [ 40.01575 604.2394 94.47575 616.2394 ] /Subtype /Link /Type /Annot
>>
endobj
273 0 obj
<<
/Annots [ 271 0 R 272 0 R ] /Contents 614 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
274 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 46.01575 135.0394 0 ] /Rect [ 213.9857 270.4394 218.4337 280.0394 ] /Subtype /Link /Type /Annot
>>
endobj
275 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.eu/mc-lag-on-vqfx-eve-ng/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 226.0394 191.9257 238.0394 ] /Subtype /Link /Type /Annot
>>
endobj
276 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/29/mc-lag-lab-basic-l2-connectivity/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 208.0394 228.0757 220.0394 ] /Subtype /Link /Type /Annot
>>
endobj
277 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/30/mc-lag-lab-advanced-irb-functionality/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 190.0394 256.9757 202.0394 ] /Subtype /Link /Type /Annot
>>
endobj
278 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mc-lag_id1)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 175.0394 51.57575 187.0394 ] /Subtype /Link /Type /Annot
>>
endobj
279 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/ambassadors-cookbook-2019/index.page)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 175.0394 353.3751 187.0394 ] /Subtype /Link /Type /Annot
>>
endobj
280 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 235 0 R /XYZ 165.2857 559.2394 0 ] /Rect [ 54.90575 157.0394 60.46575 169.0394 ] /Subtype /Link /Type /Annot
>>
endobj
281 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 235 0 R /XYZ 111.9157 541.2394 0 ] /Rect [ 66.02575 157.0394 71.58575 169.0394 ] /Subtype /Link /Type /Annot
>>
endobj
282 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 235 0 R /XYZ 426.8557 223.0394 0 ] /Rect [ 77.14575 157.0394 82.70575 169.0394 ] /Subtype /Link /Type /Annot
>>
endobj
283 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.ca/Juniper-MX-Comprehensive-Guide-Technologies/dp/1491932724/)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 157.0394 373.3551 169.0394 ] /Subtype /Link /Type /Annot
>>
endobj
284 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 239 0 R /XYZ 333.2257 254.2394 0 ] /Rect [ 54.90575 139.0394 60.46575 151.0394 ] /Subtype /Link /Type /Annot
>>
endobj
285 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 248 0 R /XYZ 186.9557 740.2394 0 ] /Rect [ 66.02575 139.0394 71.58575 151.0394 ] /Subtype /Link /Type /Annot
>>
endobj
286 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/topics/concept/mc-lag-feature-summary-best-practices.html)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 139.0394 366.7051 151.0394 ] /Subtype /Link /Type /Annot
>>
endobj
287 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 235 0 R /XYZ 480.7357 418.2394 0 ] /Rect [ 54.90575 121.0394 60.46575 133.0394 ] /Subtype /Link /Type /Annot
>>
endobj
288 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 213.9857 279.0394 0 ] /Rect [ 66.02575 121.0394 71.58575 133.0394 ] /Subtype /Link /Type /Annot
>>
endobj
289 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-MX-Comprehensive-Guide-Technologies/dp/1491932724/)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 121.0394 285.5651 133.0394 ] /Subtype /Link /Type /Annot
>>
endobj
290 0 obj
<<
/Annots [ 274 0 R 275 0 R 276 0 R 277 0 R 278 0 R 279 0 R 280 0 R 281 0 R 282 0 R 283 0 R 
  284 0 R 285 0 R 286 0 R 287 0 R 288 0 R 289 0 R ] /Contents 615 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
291 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 295 0 R /XYZ 40.01575 620.6394 0 ] /Rect [ 63.01575 772.7894 129.6957 784.7894 ] /Subtype /Link /Type /Annot
>>
endobj
292 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 63.01575 754.7894 160.2557 766.7894 ] /Subtype /Link /Type /Annot
>>
endobj
293 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 295 0 R /XYZ 40.01575 620.6394 0 ] /Rect [ 71.36575 696.2394 139.3378 708.2394 ] /Subtype /Link /Type /Annot
>>
endobj
294 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 160.2857 696.2394 261.4018 708.2394 ] /Subtype /Link /Type /Annot
>>
endobj
295 0 obj
<<
/Annots [ 291 0 R 292 0 R 293 0 R 294 0 R ] /Contents 616 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
296 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 329 0 R /XYZ 46.01575 555.2394 0 ] /Rect [ 385.9357 687.2394 410.5379 696.8394 ] /Subtype /Link /Type /Annot
>>
endobj
297 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 329 0 R /XYZ 46.01575 537.2394 0 ] /Rect [ 443.1657 675.2394 451.8056 684.8394 ] /Subtype /Link /Type /Annot
>>
endobj
298 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 329 0 R /XYZ 46.01575 519.2394 0 ] /Rect [ 141.9557 651.2394 150.8517 660.8394 ] /Subtype /Link /Type /Annot
>>
endobj
299 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 295 0 R /XYZ 40.01575 620.6394 0 ] /Rect [ 61.13575 613.8394 129.1438 625.8394 ] /Subtype /Link /Type /Annot
>>
endobj
300 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 295 0 R /XYZ 40.01575 620.6394 0 ] /Rect [ 412.9657 308.6394 540.8731 320.6394 ] /Subtype /Link /Type /Annot
>>
endobj
301 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 178.6257 149.0394 285.0506 161.0394 ] /Subtype /Link /Type /Annot
>>
endobj
302 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 318 0 R /XYZ 40.01575 789.2394 0 ] /Rect [ 517.6657 137.0394 546.7302 149.0394 ] /Subtype /Link /Type /Annot
>>
endobj
303 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 318 0 R /XYZ 40.01575 789.2394 0 ] /Rect [ 48.01575 125.0394 73.58575 137.0394 ] /Subtype /Link /Type /Annot
>>
endobj
304 0 obj
<<
/Annots [ 296 0 R 297 0 R 298 0 R 299 0 R 300 0 R 301 0 R 302 0 R 303 0 R ] /Contents 617 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
305 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 165.8557 690.2394 263.6154 702.2394 ] /Subtype /Link /Type /Annot
>>
endobj
306 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 186.9657 666.2394 292.0473 678.2394 ] /Subtype /Link /Type /Annot
>>
endobj
307 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 295 0 R /XYZ 40.01575 620.6394 0 ] /Rect [ 361.4857 418.2394 428.1657 430.2394 ] /Subtype /Link /Type /Annot
>>
endobj
308 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 341.2657 321.0394 438.5057 333.0394 ] /Subtype /Link /Type /Annot
>>
endobj
309 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 295 0 R /XYZ 40.01575 620.6394 0 ] /Rect [ 75.02575 243.0394 141.7057 255.0394 ] /Subtype /Link /Type /Annot
>>
endobj
310 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 318 0 R /XYZ 40.01575 116.0394 0 ] /Rect [ 393.7557 105.0394 474.1769 117.0394 ] /Subtype /Link /Type /Annot
>>
endobj
311 0 obj
<<
/Annots [ 305 0 R 306 0 R 307 0 R 308 0 R 309 0 R 310 0 R ] /Contents 618 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
312 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 40.01575 755.8394 137.0151 767.8394 ] /Subtype /Link /Type /Annot
>>
endobj
313 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 295 0 R /XYZ 40.01575 620.6394 0 ] /Rect [ 198.9357 299.8394 277.3522 311.8394 ] /Subtype /Link /Type /Annot
>>
endobj
314 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 496.2557 240.6394 553.4561 252.6394 ] /Subtype /Link /Type /Annot
>>
endobj
315 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 40.01575 228.6394 106.5105 240.6394 ] /Subtype /Link /Type /Annot
>>
endobj
316 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 40.01575 216.6394 138.0662 228.6394 ] /Subtype /Link /Type /Annot
>>
endobj
317 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 67.47575 143.8394 164.7157 155.8394 ] /Subtype /Link /Type /Annot
>>
endobj
318 0 obj
<<
/Annots [ 312 0 R 313 0 R 314 0 R 315 0 R 316 0 R 317 0 R ] /Contents 619 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
319 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-2-fabrics_id1)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 541.2394 51.57575 553.2394 ] /Subtype /Link /Type /Annot
>>
endobj
320 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 541.9894 240.5451 553.9894 ] /Subtype /Link /Type /Annot
>>
endobj
321 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-2-fabrics_id2)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 523.2394 51.57575 535.2394 ] /Subtype /Link /Type /Annot
>>
endobj
322 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/release-independent/junos/topics/reference/requirements/virtual-chassis-fabric-hardware-planning.html)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 523.2394 334.4551 535.2394 ] /Subtype /Link /Type /Annot
>>
endobj
323 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-2-fabrics_id3)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 505.2394 57.13575 517.2394 ] /Subtype /Link /Type /Annot
>>
endobj
324 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.oreilly.com/catalog/errata.csp?isbn=0636920033028)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 505.2394 285.0051 517.2394 ] /Subtype /Link /Type /Annot
>>
endobj
325 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 329 0 R /XYZ 40.01575 368.8394 0 ] /Rect [ 63.01575 434.1894 176.9457 446.1894 ] /Subtype /Link /Type /Annot
>>
endobj
326 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 329 0 R /XYZ 40.01575 182.4394 0 ] /Rect [ 63.01575 416.1894 140.2657 428.1894 ] /Subtype /Link /Type /Annot
>>
endobj
327 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 334 0 R /XYZ 40.01575 306.6394 0 ] /Rect [ 63.01575 398.1894 138.5957 410.1894 ] /Subtype /Link /Type /Annot
>>
endobj
328 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 343 0 R /XYZ 40.01575 667.4394 0 ] /Rect [ 63.01575 380.1894 169.7157 392.1894 ] /Subtype /Link /Type /Annot
>>
endobj
329 0 obj
<<
/Annots [ 319 0 R 320 0 R 321 0 R 322 0 R 323 0 R 324 0 R 325 0 R 326 0 R 327 0 R 328 0 R ] /Contents 620 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
330 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 343 0 R /XYZ 46.01575 172.4394 0 ] /Rect [ 169.1857 612.4394 178.3792 622.0394 ] /Subtype /Link /Type /Annot
>>
endobj
331 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 343 0 R /XYZ 46.01575 154.4394 0 ] /Rect [ 424.8457 600.4394 447.477 610.0394 ] /Subtype /Link /Type /Annot
>>
endobj
332 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 343 0 R /XYZ 46.01575 124.4394 0 ] /Rect [ 80.80575 588.4394 89.84765 598.0394 ] /Subtype /Link /Type /Annot
>>
endobj
333 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 329 0 R /XYZ 40.01575 133.8394 0 ] /Rect [ 278.4457 491.0394 316.5109 503.0394 ] /Subtype /Link /Type /Annot
>>
endobj
334 0 obj
<<
/Annots [ 330 0 R 331 0 R 332 0 R 333 0 R ] /Contents 621 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
335 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 329 0 R /XYZ 40.01575 133.8394 0 ] /Rect [ 40.01575 620.6394 63.35575 632.6394 ] /Subtype /Link /Type /Annot
>>
endobj
336 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics_id5)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 158.4394 57.13575 170.4394 ] /Subtype /Link /Type /Annot
>>
endobj
337 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 159.1894 240.5451 171.1894 ] /Subtype /Link /Type /Annot
>>
endobj
338 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics_id6)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 140.4394 57.13575 152.4394 ] /Subtype /Link /Type /Annot
>>
endobj
339 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://tools.ietf.org/html/rfc7938#section-5.2)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 140.4394 554.8218 152.4394 ] /Subtype /Link /Type /Annot
>>
endobj
340 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://tools.ietf.org/html/rfc7938#section-5.2)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 128.4394 172.1851 140.4394 ] /Subtype /Link /Type /Annot
>>
endobj
341 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics_id7)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 110.4394 57.13575 122.4394 ] /Subtype /Link /Type /Annot
>>
endobj
342 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://learning.oreilly.com/library/view/bgp-in-the/9781491983416/)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 110.4394 393.3851 122.4394 ] /Subtype /Link /Type /Annot
>>
endobj
343 0 obj
<<
/Annots [ 335 0 R 336 0 R 337 0 R 338 0 R 339 0 R 340 0 R 341 0 R 342 0 R ] /Contents 622 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
344 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 360 0 R /XYZ 40.01575 567.4394 0 ] /Rect [ 63.01575 754.7894 165.8257 766.7894 ] /Subtype /Link /Type /Annot
>>
endobj
345 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 367 0 R /XYZ 40.01575 767.4394 0 ] /Rect [ 63.01575 736.7894 112.4857 748.7894 ] /Subtype /Link /Type /Annot
>>
endobj
346 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 387 0 R /XYZ 40.01575 295.8394 0 ] /Rect [ 155.8557 666.2394 263.9012 678.2394 ] /Subtype /Link /Type /Annot
>>
endobj
347 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 353 0 R /XYZ 40.01575 494.6394 0 ] /Rect [ 407.4057 610.2394 506.3457 622.2394 ] /Subtype /Link /Type /Annot
>>
endobj
348 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 371 0 R /XYZ 40.01575 569.8394 0 ] /Rect [ 63.01575 559.9894 188.6357 571.9894 ] /Subtype /Link /Type /Annot
>>
endobj
349 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 371 0 R /XYZ 40.01575 292.2394 0 ] /Rect [ 63.01575 541.9894 158.0457 553.9894 ] /Subtype /Link /Type /Annot
>>
endobj
350 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 378 0 R /XYZ 40.01575 542.6394 0 ] /Rect [ 63.01575 523.9894 197.4657 535.9894 ] /Subtype /Link /Type /Annot
>>
endobj
351 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 387 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 63.01575 505.9894 233.0957 517.9894 ] /Subtype /Link /Type /Annot
>>
endobj
352 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 329 0 R /XYZ 40.01575 492.0394 0 ] /Rect [ 205.6557 292.6394 283.7951 304.6394 ] /Subtype /Link /Type /Annot
>>
endobj
353 0 obj
<<
/Annots [ 344 0 R 345 0 R 346 0 R 347 0 R 348 0 R 349 0 R 350 0 R 351 0 R 352 0 R ] /Contents 623 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
354 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 387 0 R /XYZ 40.01575 295.8394 0 ] /Rect [ 56.69575 496.6394 163.4057 508.6394 ] /Subtype /Link /Type /Annot
>>
endobj
355 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 367 0 R /XYZ 40.01575 767.4394 0 ] /Rect [ 340.6857 449.4394 394.7373 461.4394 ] /Subtype /Link /Type /Annot
>>
endobj
356 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 360 0 R /XYZ 40.01575 303.6394 0 ] /Rect [ 216.2157 371.4394 271.2478 383.4394 ] /Subtype /Link /Type /Annot
>>
endobj
357 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 360 0 R /XYZ 40.01575 303.6394 0 ] /Rect [ 395.1557 347.4394 447.8648 359.4394 ] /Subtype /Link /Type /Annot
>>
endobj
358 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 387 0 R /XYZ 46.01575 359.0394 0 ] /Rect [ 245.6657 322.8394 254.5617 332.4394 ] /Subtype /Link /Type /Annot
>>
endobj
359 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/topics/topic-map/mcast-pim-anycast-rp.html)
>> /Border [ 0 0 0 ] /Rect [ 138.6257 77.43937 434.8878 89.43937 ] /Subtype /Link /Type /Annot
>>
endobj
360 0 obj
<<
/Annots [ 354 0 R 355 0 R 356 0 R 357 0 R 358 0 R 359 0 R ] /Contents 624 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
361 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 367 0 R /XYZ 40.01575 416.8394 0 ] /Rect [ 367.3957 732.6394 535.5378 744.6394 ] /Subtype /Link /Type /Annot
>>
endobj
362 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 367 0 R /XYZ 40.01575 171.6394 0 ] /Rect [ 40.01575 720.6394 203.6887 732.6394 ] /Subtype /Link /Type /Annot
>>
endobj
363 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 367 0 R /XYZ 40.01575 694.8394 0 ] /Rect [ 156.7357 708.6394 231.7757 720.6394 ] /Subtype /Link /Type /Annot
>>
endobj
364 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 360 0 R /XYZ 40.01575 567.4394 0 ] /Rect [ 268.4457 138.2394 395.0934 150.2394 ] /Subtype /Link /Type /Annot
>>
endobj
365 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 367 0 R /XYZ 40.01575 416.8394 0 ] /Rect [ 472.9657 114.2394 554.2391 126.2394 ] /Subtype /Link /Type /Annot
>>
endobj
366 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 367 0 R /XYZ 40.01575 416.8394 0 ] /Rect [ 40.01575 102.2394 139.7209 114.2394 ] /Subtype /Link /Type /Annot
>>
endobj
367 0 obj
<<
/Annots [ 361 0 R 362 0 R 363 0 R 364 0 R 365 0 R 366 0 R ] /Contents 625 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
368 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 387 0 R /XYZ 46.01575 341.0394 0 ] /Rect [ 305.8657 626.8394 327.2168 636.4394 ] /Subtype /Link /Type /Annot
>>
endobj
369 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 387 0 R /XYZ 40.01575 295.8394 0 ] /Rect [ 365.9657 609.4394 472.3042 621.4394 ] /Subtype /Link /Type /Annot
>>
endobj
370 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 371 0 R /XYZ 40.01575 292.2394 0 ] /Rect [ 335.1357 404.6394 442.209 416.6394 ] /Subtype /Link /Type /Annot
>>
endobj
371 0 obj
<<
/Annots [ 368 0 R 369 0 R 370 0 R ] /Contents 626 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
372 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 387 0 R /XYZ 46.01575 323.0394 0 ] /Rect [ 346.7857 585.6394 355.6988 595.2394 ] /Subtype /Link /Type /Annot
>>
endobj
373 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 378 0 R /XYZ 40.01575 419.2394 0 ] /Rect [ 237.5357 459.0394 312.8314 471.0394 ] /Subtype /Link /Type /Annot
>>
endobj
374 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 378 0 R /XYZ 40.01575 192.0394 0 ] /Rect [ 108.0357 447.0394 174.7057 459.0394 ] /Subtype /Link /Type /Annot
>>
endobj
375 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 371 0 R /XYZ 40.01575 292.2394 0 ] /Rect [ 200.8357 447.0394 295.8657 459.0394 ] /Subtype /Link /Type /Annot
>>
endobj
376 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 378 0 R /XYZ 40.01575 192.0394 0 ] /Rect [ 455.7457 271.8394 527.6556 283.8394 ] /Subtype /Link /Type /Annot
>>
endobj
377 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 378 0 R /XYZ 40.01575 419.2394 0 ] /Rect [ 201.7557 134.6394 275.6604 146.6394 ] /Subtype /Link /Type /Annot
>>
endobj
378 0 obj
<<
/Annots [ 372 0 R 373 0 R 374 0 R 375 0 R 376 0 R 377 0 R ] /Contents 627 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
379 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 387 0 R /XYZ 40.01575 716.8394 0 ] /Rect [ 60.57575 730.6394 188.9657 742.6394 ] /Subtype /Link /Type /Annot
>>
endobj
380 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 360 0 R /XYZ 40.01575 303.6394 0 ] /Rect [ 487.4357 363.0394 539.6757 375.0394 ] /Subtype /Link /Type /Annot
>>
endobj
381 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan_id3)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 345.0394 57.13575 357.0394 ] /Subtype /Link /Type /Annot
>>
endobj
382 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://apps.juniper.net/feature-explorer/feature-info.html?fKey=3786&fn=Bidirectional%20PIM)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 345.0394 318.8951 357.0394 ] /Subtype /Link /Type /Annot
>>
endobj
383 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan_id5)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 327.0394 57.13575 339.0394 ] /Subtype /Link /Type /Annot
>>
endobj
384 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/certification/certification-tracks/data-center-track?tab=jncip-dc)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 327.0394 218.2851 339.0394 ] /Subtype /Link /Type /Annot
>>
endobj
385 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan_id7)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 309.0394 57.13575 321.0394 ] /Subtype /Link /Type /Annot
>>
endobj
386 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/topics/concept/vxlan-constraints-qfx-series.html)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 309.0394 395.0451 321.0394 ] /Subtype /Link /Type /Annot
>>
endobj
387 0 obj
<<
/Annots [ 379 0 R 380 0 R 381 0 R 382 0 R 383 0 R 384 0 R 385 0 R 386 0 R ] /Contents 628 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
388 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 60.02575 75.83937 136.914 87.83937 ] /Subtype /Link /Type /Annot
>>
endobj
389 0 obj
<<
/Annots [ 388 0 R ] /Contents 629 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
390 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nextheader.net/2015/09/02/zero-touch-provisioning-on-juniper-devices-using-linux/)
>> /Border [ 0 0 0 ] /Rect [ 163.9657 775.0394 281.9147 787.0394 ] /Subtype /Link /Type /Annot
>>
endobj
391 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/)
>> /Border [ 0 0 0 ] /Rect [ 315.1457 745.0394 396.2002 757.0394 ] /Subtype /Link /Type /Annot
>>
endobj
392 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/07/zero-touch-provisioning/)
>> /Border [ 0 0 0 ] /Rect [ 480.2357 745.0394 554.7586 757.0394 ] /Subtype /Link /Type /Annot
>>
endobj
393 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/07/zero-touch-provisioning/)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 733.0394 148.3857 745.0394 ] /Subtype /Link /Type /Annot
>>
endobj
394 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Day-One-Deploying-Touch-Provisioning-ebook/dp/B0195KUGV8)
>> /Border [ 0 0 0 ] /Rect [ 265.1157 715.0394 429.0964 727.0394 ] /Subtype /Link /Type /Annot
>>
endobj
395 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-MX-Comprehensive-Guide-Technologies/dp/1491932724/)
>> /Border [ 0 0 0 ] /Rect [ 164.5057 654.6394 210.6257 666.6394 ] /Subtype /Link /Type /Annot
>>
endobj
396 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/information-products/pathway-pages/mc-lag/multichassis-link-aggregation-groups.html)
>> /Border [ 0 0 0 ] /Rect [ 312.9257 624.6394 511.8957 636.6394 ] /Subtype /Link /Type /Annot
>>
endobj
397 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/10/mc-lag/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 585.6394 214.1357 597.6394 ] /Subtype /Link /Type /Annot
>>
endobj
398 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/29/mc-lag-lab-basic-l2-connectivity/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 567.6394 293.6257 579.6394 ] /Subtype /Link /Type /Annot
>>
endobj
399 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/30/mc-lag-lab-advanced-irb-functionality/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 549.6394 320.8657 561.6394 ] /Subtype /Link /Type /Annot
>>
endobj
400 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.eu/mc-lag-on-vqfx-eve-ng/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 531.6394 303.6257 543.6394 ] /Subtype /Link /Type /Annot
>>
endobj
401 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/topics/concept/virtual-chassis-ex-qfx-series-mixed-understanding.html)
>> /Border [ 0 0 0 ] /Rect [ 215.6257 486.2394 512.5705 498.2394 ] /Subtype /Link /Type /Annot
>>
endobj
402 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/topics/task/configuration/virtual-chassis-qfx-series-cli.html)
>> /Border [ 0 0 0 ] /Rect [ 131.7257 462.2394 292.7648 474.2394 ] /Subtype /Link /Type /Annot
>>
endobj
403 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/JUNOS-Enterprise-Switching-Practical-Certification/dp/059615397X/)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 450.2394 160.6209 462.2394 ] /Subtype /Link /Type /Annot
>>
endobj
404 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fabric-switching-tech-series/ex-series-up-running/)
>> /Border [ 0 0 0 ] /Rect [ 430.7157 450.2394 555.2572 462.2394 ] /Subtype /Link /Type /Annot
>>
endobj
405 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fabric-switching-tech-series/ex-series-up-running/)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 438.2394 77.25575 450.2394 ] /Subtype /Link /Type /Annot
>>
endobj
406 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 237.8657 420.2394 311.5278 432.2394 ] /Subtype /Link /Type /Annot
>>
endobj
407 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/data-center/)
>> /Border [ 0 0 0 ] /Rect [ 174.5357 408.2394 351.2842 420.2394 ] /Subtype /Link /Type /Annot
>>
endobj
408 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 424 0 R /XYZ 40.01575 689.4394 0 ] /Rect [ 82.25575 396.2394 161.652 408.2394 ] /Subtype /Link /Type /Annot
>>
endobj
409 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/information-products/pathway-pages/qfx-series/virtual-chassis-fabric.html)
>> /Border [ 0 0 0 ] /Rect [ 405.6857 396.2394 554.1817 408.2394 ] /Subtype /Link /Type /Annot
>>
endobj
410 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/information-products/pathway-pages/qfx-series/virtual-chassis-fabric.html)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 384.2394 66.69575 396.2394 ] /Subtype /Link /Type /Annot
>>
endobj
411 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/release-independent/vcf/information-products/pathway-pages/vcf-best-practices-guide.pdf)
>> /Border [ 0 0 0 ] /Rect [ 493.5257 384.2394 553.0638 396.2394 ] /Subtype /Link /Type /Annot
>>
endobj
412 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/release-independent/vcf/information-products/pathway-pages/vcf-best-practices-guide.pdf)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 372.2394 249.5257 384.2394 ] /Subtype /Link /Type /Annot
>>
endobj
413 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech)
>> /Border [ 0 0 0 ] /Rect [ 87.25575 354.2394 159.5157 366.2394 ] /Subtype /Link /Type /Annot
>>
endobj
414 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/08/vcf/)
>> /Border [ 0 0 0 ] /Rect [ 252.8857 354.2394 340.6657 366.2394 ] /Subtype /Link /Type /Annot
>>
endobj
415 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/local/pdf/whitepapers/2000565-en.pdf)
>> /Border [ 0 0 0 ] /Rect [ 117.2657 275.8394 299.2461 287.8394 ] /Subtype /Link /Type /Annot
>>
endobj
416 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 200.0857 245.8394 283.0076 257.8394 ] /Subtype /Link /Type /Annot
>>
endobj
417 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/data-center/)
>> /Border [ 0 0 0 ] /Rect [ 528.5957 233.8394 554.7923 245.8394 ] /Subtype /Link /Type /Annot
>>
endobj
418 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/data-center/)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 221.8394 184.5257 233.8394 ] /Subtype /Link /Type /Annot
>>
endobj
419 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://learning.oreilly.com/library/view/bgp-in-the/9781491983416/)
>> /Border [ 0 0 0 ] /Rect [ 361.4957 161.0394 495.1144 173.0394 ] /Subtype /Link /Type /Annot
>>
endobj
420 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://tools.ietf.org/html/rfc7938)
>> /Border [ 0 0 0 ] /Rect [ 170.0557 105.0394 454.6157 117.0394 ] /Subtype /Link /Type /Annot
>>
endobj
421 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/11/ip-fabric/)
>> /Border [ 0 0 0 ] /Rect [ 511.3557 87.03937 554.5091 99.03937 ] /Subtype /Link /Type /Annot
>>
endobj
422 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/11/ip-fabric/)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 75.03937 120.7294 87.03937 ] /Subtype /Link /Type /Annot
>>
endobj
423 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.networkers.fi/blog/juniper-qfx-ip-fabric-and-vxlan-part-1/)
>> /Border [ 0 0 0 ] /Rect [ 121.6957 75.03937 323.7478 87.03937 ] /Subtype /Link /Type /Annot
>>
endobj
424 0 obj
<<
/Annots [ 390 0 R 391 0 R 392 0 R 393 0 R 394 0 R 395 0 R 396 0 R 397 0 R 398 0 R 399 0 R 
  400 0 R 401 0 R 402 0 R 403 0 R 404 0 R 405 0 R 406 0 R 407 0 R 408 0 R 409 0 R 
  410 0 R 411 0 R 412 0 R 413 0 R 414 0 R 415 0 R 416 0 R 417 0 R 418 0 R 419 0 R 
  420 0 R 421 0 R 422 0 R 423 0 R ] /Contents 630 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
425 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 106.7157 724.6394 184.9591 736.6394 ] /Subtype /Link /Type /Annot
>>
endobj
426 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/data-center/)
>> /Border [ 0 0 0 ] /Rect [ 470.7457 724.6394 554.179 736.6394 ] /Subtype /Link /Type /Annot
>>
endobj
427 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/data-center/)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 712.6394 136.1657 724.6394 ] /Subtype /Link /Type /Annot
>>
endobj
428 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.networkers.fi/blog/juniper-qfx-ip-fabric-and-vxlan-part-1/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 673.6394 258.0957 685.6394 ] /Subtype /Link /Type /Annot
>>
endobj
429 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.networkers.fi/blog/juniper-qfx-ip-fabric-and-vxlan-part-2/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 655.6394 258.0957 667.6394 ] /Subtype /Link /Type /Annot
>>
endobj
430 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/15/vxlan-multicast/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 637.6394 205.8157 649.6394 ] /Subtype /Link /Type /Annot
>>
endobj
431 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://cumulusnetworks.com/blog/vxlan-designs-part-1/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 601.6394 396.4757 613.6394 ] /Subtype /Link /Type /Annot
>>
endobj
432 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://cumulusnetworks.com/blog/vxlan-designs-part-2/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 583.6394 396.4757 595.6394 ] /Subtype /Link /Type /Annot
>>
endobj
433 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/02/vxlan-part-i-why-vxlan-is-needed.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 535.6394 339.2257 547.6394 ] /Subtype /Link /Type /Annot
>>
endobj
434 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/03/vxlan-part-iv-underlay-network.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 517.6394 539.2657 529.6394 ] /Subtype /Link /Type /Annot
>>
endobj
435 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/03/vxlan-part-v-flood-and-learn.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 499.6394 300.3257 511.6394 ] /Subtype /Link /Type /Annot
>>
endobj
436 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.youtube.com/watch?v=Jqm_4TMmQz8)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 463.6394 276.9757 475.6394 ] /Subtype /Link /Type /Annot
>>
endobj
437 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://twitter.com/davidmahler)
>> /Border [ 0 0 0 ] /Rect [ 293.0957 463.6394 351.9957 475.6394 ] /Subtype /Link /Type /Annot
>>
endobj
438 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.youtube.com/watch?v=YNqKDI_bnPM&list=PLDQaRcbiSnqFe6pyaSy-Hwj8XRFPgZ5h8)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 445.6394 128.5857 457.6394 ] /Subtype /Link /Type /Annot
>>
endobj
439 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.youtube.com/channel/UCtuXekfqj-paqsxtqVNCC2A)
>> /Border [ 0 0 0 ] /Rect [ 144.7057 445.6394 223.6057 457.6394 ] /Subtype /Link /Type /Annot
>>
endobj
440 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.youtube.com/watch?v=qujBqnSQHVQ)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 427.6394 113.5957 439.6394 ] /Subtype /Link /Type /Annot
>>
endobj
441 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://twitter.com/ioshints)
>> /Border [ 0 0 0 ] /Rect [ 129.7157 427.6394 195.3057 439.6394 ] /Subtype /Link /Type /Annot
>>
endobj
442 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/data-center/)
>> /Border [ 0 0 0 ] /Rect [ 165.0657 382.2394 341.8936 394.2394 ] /Subtype /Link /Type /Annot
>>
endobj
443 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX10000-Comprehensive-Building-Next-Generation-ebook/dp/B01J6MYF58/)
>> /Border [ 0 0 0 ] /Rect [ 151.7457 370.2394 237.9841 382.2394 ] /Subtype /Link /Type /Annot
>>
endobj
444 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/data-center-technologies/data-center-deployment-evpn-vxlan/)
>> /Border [ 0 0 0 ] /Rect [ 486.9057 370.2394 554.2944 382.2394 ] /Subtype /Link /Type /Annot
>>
endobj
445 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/data-center-technologies/data-center-deployment-evpn-vxlan/)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 358.2394 215.6357 370.2394 ] /Subtype /Link /Type /Annot
>>
endobj
446 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://learning.oreilly.com/library/view/evpn-in-the/9781492029045/)
>> /Border [ 0 0 0 ] /Rect [ 48.01575 297.4394 160.3129 309.4394 ] /Subtype /Link /Type /Annot
>>
endobj
447 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/release-independent/solutions/information-products/pathway-pages/sg-003-evpn-vxlan.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 232.4394 338.6957 244.4394 ] /Subtype /Link /Type /Annot
>>
endobj
448 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/information-products/pathway-pages/junos-sdn/evpn-vxlan.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 214.4394 156.9457 226.4394 ] /Subtype /Link /Type /Annot
>>
endobj
449 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/release-independent/solutions/information-products/pathway-pages/sg-005-cloud-data-center.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 196.4394 231.4157 208.4394 ] /Subtype /Link /Type /Annot
>>
endobj
450 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/release-independent/solutions/information-products/pathway-pages/evpn-lag-multihoming-guide/evpn-lag-multihoming-guide.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 178.4394 398.6857 190.4394 ] /Subtype /Link /Type /Annot
>>
endobj
451 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.eu/evpn-vxlan-on-vqfx-series-devices/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 142.4394 356.9757 154.4394 ] /Subtype /Link /Type /Annot
>>
endobj
452 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://danhearty.wordpress.com/2018/02/22/juniper-qfx10k-evpn-vxlan-mac-learning-verification-single-homed-endpoint/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 124.4394 505.9757 136.4394 ] /Subtype /Link /Type /Annot
>>
endobj
453 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://danhearty.wordpress.com/2018/03/28/juniper-qfx10k-evpn-vxlan-evpn-anycast-gateway-verification/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 106.4394 436.1257 118.4394 ] /Subtype /Link /Type /Annot
>>
endobj
454 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://danhearty.wordpress.com/2019/05/04/juniper-qfx10k-evpn-vxlan-irb-routing-bgp/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 88.43937 357.5857 100.4394 ] /Subtype /Link /Type /Annot
>>
endobj
455 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/08/01/evpn-vxlan-lab-basic-l2-switching/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 70.43937 306.4157 82.43937 ] /Subtype /Link /Type /Annot
>>
endobj
456 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/08/03/evpn-vxlan-lab-rt-assignment-methods/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 52.43937 331.9757 64.43937 ] /Subtype /Link /Type /Annot
>>
endobj
457 0 obj
<<
/Annots [ 425 0 R 426 0 R 427 0 R 428 0 R 429 0 R 430 0 R 431 0 R 432 0 R 433 0 R 434 0 R 
  435 0 R 436 0 R 437 0 R 438 0 R 439 0 R 440 0 R 441 0 R 442 0 R 443 0 R 444 0 R 
  445 0 R 446 0 R 447 0 R 448 0 R 449 0 R 450 0 R 451 0 R 452 0 R 453 0 R 454 0 R 
  455 0 R 456 0 R ] /Contents 631 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
458 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/08/05/evpn-vxlan-lab-irb-functionality/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 772.0394 298.0757 784.0394 ] /Subtype /Link /Type /Annot
>>
endobj
459 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/18/mx-evpn-vxlan-basic-config/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 754.0394 270.8357 766.0394 ] /Subtype /Link /Type /Annot
>>
endobj
460 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/19/qfx-evpn-basic-config/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 736.0394 240.2757 748.0394 ] /Subtype /Link /Type /Annot
>>
endobj
461 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/20/evpn-vxlan-rt-communities/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 718.0394 271.3757 730.0394 ] /Subtype /Link /Type /Annot
>>
endobj
462 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://blog.noc.grnet.gr/2016/09/28/lab-on-evpn-vxlan-on-juniper-qfx5100-switches-3/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 700.0394 269.7857 712.0394 ] /Subtype /Link /Type /Annot
>>
endobj
463 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://cumulusnetworks.com/blog/asymmetric-vs-symmetric-model/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 682.0394 336.9657 694.0394 ] /Subtype /Link /Type /Annot
>>
endobj
464 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/04/vxlan-part-vi-vxlan-bgp-evpn-basic.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 646.0394 419.8057 658.0394 ] /Subtype /Link /Type /Annot
>>
endobj
465 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/05/vxlan-part-vii-vxlan-bgp-evpn-control.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 628.0394 438.1557 640.0394 ] /Subtype /Link /Type /Annot
>>
endobj
466 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/06/vxlan-part-viii-vxlan-bgp-evpn-external.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 610.0394 423.7057 622.0394 ] /Subtype /Link /Type /Annot
>>
endobj
467 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/09/vxlan-part-xii-routing-exchange.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 592.0394 535.9657 604.0394 ] /Subtype /Link /Type /Annot
>>
endobj
468 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/11/vxlan-part-xiv-control-plane-operation.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 574.0394 474.8257 586.0394 ] /Subtype /Link /Type /Annot
>>
endobj
469 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/12/vxlan-part-xv-analysis-of-bgp-evpn.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 556.0394 463.1657 568.0394 ] /Subtype /Link /Type /Annot
>>
endobj
470 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.youtube.com/watch?v=EBjPve8AmR4)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 520.0394 268.0757 532.0394 ] /Subtype /Link /Type /Annot
>>
endobj
471 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.youtube.com/watch?v=I1gPiWACgUo)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 502.0394 281.9557 514.0394 ] /Subtype /Link /Type /Annot
>>
endobj
472 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/proof-concept-labs/using-ethernet-vpns/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 393.6394 331.4657 405.6394 ] /Subtype /Link /Type /Annot
>>
endobj
473 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/mpls-up-running-on-junos/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 375.6394 210.3057 387.6394 ] /Subtype /Link /Type /Annot
>>
endobj
474 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/networking-technologies-series/mpls-enterprise-engineers/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 357.6394 245.8657 369.6394 ] /Subtype /Link /Type /Annot
>>
endobj
475 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/17/mx-evpn-mpls-basic-config/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 222.8394 265.2757 234.8394 ] /Subtype /Link /Type /Annot
>>
endobj
476 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/21/mx-evpn-irb-functionality/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 204.8394 254.1657 216.8394 ] /Subtype /Link /Type /Annot
>>
endobj
477 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/23/evpn-vxlan-to-evpn-mpls-stitching/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 186.8394 306.9657 198.8394 ] /Subtype /Link /Type /Annot
>>
endobj
478 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.youtube.com/watch?v=nPKLe0M5yJU)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 150.8394 356.9862 162.8394 ] /Subtype /Link /Type /Annot
>>
endobj
479 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/configuring-junos-policies/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 60.43937 312.5357 72.43937 ] /Subtype /Link /Type /Annot
>>
endobj
480 0 obj
<<
/Annots [ 458 0 R 459 0 R 460 0 R 461 0 R 462 0 R 463 0 R 464 0 R 465 0 R 466 0 R 467 0 R 
  468 0 R 469 0 R 470 0 R 471 0 R 472 0 R 473 0 R 474 0 R 475 0 R 476 0 R 477 0 R 
  478 0 R 479 0 R ] /Contents 632 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
481 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/hardening-junos-devices-checklist/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 772.0394 285.3257 784.0394 ] /Subtype /Link /Type /Annot
>>
endobj
482 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/deploying-bgp-routing-security/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 754.0394 252.5357 766.0394 ] /Subtype /Link /Type /Annot
>>
endobj
483 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-MX-Comprehensive-Guide-Technologies/dp/1491932724/)
>> /Border [ 0 0 0 ] /Rect [ 82.81575 739.0394 134.4565 751.0394 ] /Subtype /Link /Type /Annot
>>
endobj
484 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.inetzero.com/qfxmxevpn/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 688.0394 355.3457 700.0394 ] /Subtype /Link /Type /Annot
>>
endobj
485 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://danhearty.wordpress.com/2018/07/09/using-junos-firewall-filters-for-troubleshooting-verification-qfx5110/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 670.0394 453.5057 682.0394 ] /Subtype /Link /Type /Annot
>>
endobj
486 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/data-center/)
>> /Border [ 0 0 0 ] /Rect [ 143.5957 603.6394 311.7779 615.6394 ] /Subtype /Link /Type /Annot
>>
endobj
487 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 472.6257 603.6394 555.2598 615.6394 ] /Subtype /Link /Type /Annot
>>
endobj
488 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/release-independent/solutions/information-products/pathway-pages/solutions/l3gw-vmto-evpn-vxlan-mpls.pdf)
>> /Border [ 0 0 0 ] /Rect [ 264.7257 573.6394 550.9628 585.6394 ] /Subtype /Link /Type /Annot
>>
endobj
489 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/release-independent/solutions/information-products/pathway-pages/solutions/l3gw-vmto-evpn-vxlan-mpls.pdf)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 561.6394 318.2895 573.6394 ] /Subtype /Link /Type /Annot
>>
endobj
490 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/certification/certification-tracks/data-center-track/?tab=jncip-dc)
>> /Border [ 0 0 0 ] /Rect [ 244.7257 549.6394 373.0857 561.6394 ] /Subtype /Link /Type /Annot
>>
endobj
491 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/srossen)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 432.8394 125.2657 444.8394 ] /Subtype /Link /Type /Annot
>>
endobj
492 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://twitter.com/steve)
>> /Border [ 0 0 0 ] /Rect [ 131.3757 432.8394 165.4257 444.8394 ] /Subtype /Link /Type /Annot
>>
endobj
493 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/supertylerc/jncip-dc-notes/issues/1)
>> /Border [ 0 0 0 ] /Rect [ 355.5257 432.8394 393.3257 444.8394 ] /Subtype /Link /Type /Annot
>>
endobj
494 0 obj
<<
/Annots [ 481 0 R 482 0 R 483 0 R 484 0 R 485 0 R 486 0 R 487 0 R 488 0 R 489 0 R 490 0 R 
  491 0 R 492 0 R 493 0 R ] /Contents 633 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
495 0 obj
<<
/Outlines 497 0 R /PageLabels 634 0 R /PageMode /UseNone /Pages 589 0 R /Type /Catalog
>>
endobj
496 0 obj
<<
/Author () /CreationDate (D:20190614081034+00'00') /Creator (\(unspecified\)) /Keywords () /ModDate (D:20190614081034+00'00') /Producer (ReportLab PDF Library - www.reportlab.com) 
  /Subject (\(unspecified\)) /Title () /Trapped /False
>>
endobj
497 0 obj
<<
/Count 111 /First 498 0 R /Last 498 0 R /Type /Outlines
>>
endobj
498 0 obj
<<
/Count 90 /Dest [ 206 0 R /XYZ 40.01575 787.0394 0 ] /First 499 0 R /Last 499 0 R /Parent 497 0 R /Title (JNCIP-DC Study Notes)
>>
endobj
499 0 obj
<<
/Count 89 /Dest [ 206 0 R /XYZ 40.01575 498.2394 0 ] /First 500 0 R /Last 588 0 R /Parent 498 0 R /Title (Contributing)
>>
endobj
500 0 obj
<<
/Count 6 /Dest [ 206 0 R /XYZ 40.01575 217.0394 0 ] /First 501 0 R /Last 504 0 R /Next 507 0 R /Parent 499 0 R 
  /Title (Data Center Deployment and Management)
>>
endobj
501 0 obj
<<
/Dest [ 212 0 R /XYZ 40.01575 787.0394 0 ] /Next 502 0 R /Parent 500 0 R /Title (Zero-Touch Provisioning)
>>
endobj
502 0 obj
<<
/Dest [ 212 0 R /XYZ 40.01575 222.6394 0 ] /Next 503 0 R /Parent 500 0 R /Prev 501 0 R /Title (High Availability)
>>
endobj
503 0 obj
<<
/Dest [ 216 0 R /XYZ 40.01575 330.2394 0 ] /Next 504 0 R /Parent 500 0 R /Prev 502 0 R /Title (Monitoring)
>>
endobj
504 0 obj
<<
/Count 2 /Dest [ 216 0 R /XYZ 40.01575 263.8394 0 ] /First 505 0 R /Last 506 0 R /Parent 500 0 R /Prev 503 0 R 
  /Title (Analytics)
>>
endobj
505 0 obj
<<
/Dest [ 216 0 R /XYZ 40.01575 203.4394 0 ] /Next 506 0 R /Parent 504 0 R /Title (sFlow)
>>
endobj
506 0 obj
<<
/Dest [ 228 0 R /XYZ 40.01575 501.4394 0 ] /Parent 504 0 R /Prev 505 0 R /Title (Juniper Enhanced Analytics)
>>
endobj
507 0 obj
<<
/Count 17 /Dest [ 235 0 R /XYZ 40.01575 787.0394 0 ] /First 508 0 R /Last 524 0 R /Next 525 0 R /Parent 499 0 R 
  /Prev 500 0 R /Title (Multi-Chassis LAG \(MC-LAG\))
>>
endobj
508 0 obj
<<
/Count 9 /Dest [ 235 0 R /XYZ 40.01575 241.4394 0 ] /First 509 0 R /Last 517 0 R /Next 518 0 R /Parent 507 0 R 
  /Title (Terminology)
>>
endobj
509 0 obj
<<
/Dest [ 235 0 R /XYZ 40.01575 193.0394 0 ] /Next 510 0 R /Parent 508 0 R /Title (Service ID)
>>
endobj
510 0 obj
<<
/Dest [ 239 0 R /XYZ 40.01575 787.0394 0 ] /Next 511 0 R /Parent 508 0 R /Prev 509 0 R /Title (Redundancy Group ID)
>>
endobj
511 0 obj
<<
/Dest [ 239 0 R /XYZ 40.01575 581.0394 0 ] /Next 512 0 R /Parent 508 0 R /Prev 510 0 R /Title (MCAE ID)
>>
endobj
512 0 obj
<<
/Dest [ 239 0 R /XYZ 40.01575 521.8394 0 ] /Next 513 0 R /Parent 508 0 R /Prev 511 0 R /Title (MCAE Chassis ID)
>>
endobj
513 0 obj
<<
/Dest [ 239 0 R /XYZ 40.01575 474.6394 0 ] /Next 514 0 R /Parent 508 0 R /Prev 512 0 R /Title (LACP System ID)
>>
endobj
514 0 obj
<<
/Dest [ 239 0 R /XYZ 40.01575 415.4394 0 ] /Next 515 0 R /Parent 508 0 R /Prev 513 0 R /Title (LACP Admin Key)
>>
endobj
515 0 obj
<<
/Dest [ 239 0 R /XYZ 40.01575 356.2394 0 ] /Next 516 0 R /Parent 508 0 R /Prev 514 0 R /Title (MCAE Mode)
>>
endobj
516 0 obj
<<
/Dest [ 239 0 R /XYZ 40.01575 210.2394 0 ] /Next 517 0 R /Parent 508 0 R /Prev 515 0 R /Title (Status Control)
>>
endobj
517 0 obj
<<
/Dest [ 245 0 R /XYZ 40.01575 787.0394 0 ] /Parent 508 0 R /Prev 516 0 R /Title (MC-LAG Protection)
>>
endobj
518 0 obj
<<
/Count 4 /Dest [ 245 0 R /XYZ 40.01575 667.8394 0 ] /First 519 0 R /Last 522 0 R /Next 523 0 R /Parent 507 0 R 
  /Prev 508 0 R /Title (Guidelines)
>>
endobj
519 0 obj
<<
/Dest [ 245 0 R /XYZ 40.01575 595.4394 0 ] /Next 520 0 R /Parent 518 0 R /Title (Inter-Chassis Link Redundancy)
>>
endobj
520 0 obj
<<
/Dest [ 245 0 R /XYZ 40.01575 512.2394 0 ] /Next 521 0 R /Parent 518 0 R /Prev 519 0 R /Title (Compensating for Lack of LACP support)
>>
endobj
521 0 obj
<<
/Dest [ 245 0 R /XYZ 40.01575 441.0394 0 ] /Next 522 0 R /Parent 518 0 R /Prev 520 0 R /Title (Layer 3 Connectivity)
>>
endobj
522 0 obj
<<
/Dest [ 245 0 R /XYZ 40.01575 169.0394 0 ] /Parent 518 0 R /Prev 521 0 R /Title (Spanning Tree Protocol)
>>
endobj
523 0 obj
<<
/Dest [ 248 0 R /XYZ 40.01575 696.2394 0 ] /Next 524 0 R /Parent 507 0 R /Prev 518 0 R /Title (Configuration)
>>
endobj
524 0 obj
<<
/Dest [ 290 0 R /XYZ 40.01575 309.4394 0 ] /Parent 507 0 R /Prev 523 0 R /Title (Conclusion)
>>
endobj
525 0 obj
<<
/Count 8 /Dest [ 290 0 R /XYZ 40.01575 105.0394 0 ] /First 526 0 R /Last 527 0 R /Next 534 0 R /Parent 499 0 R 
  /Prev 507 0 R /Title (Layer 2 Fabrics)
>>
endobj
526 0 obj
<<
/Dest [ 295 0 R /XYZ 40.01575 618.2394 0 ] /Next 527 0 R /Parent 525 0 R /Title (Virtual Chassis)
>>
endobj
527 0 obj
<<
/Count 6 /Dest [ 304 0 R /XYZ 40.01575 787.0394 0 ] /First 528 0 R /Last 533 0 R /Parent 525 0 R /Prev 526 0 R 
  /Title (Virtual Chassis Fabric)
>>
endobj
528 0 obj
<<
/Dest [ 304 0 R /XYZ 40.01575 423.8394 0 ] /Next 529 0 R /Parent 527 0 R /Title (Provisioning Options)
>>
endobj
529 0 obj
<<
/Dest [ 311 0 R /XYZ 40.01575 612.2394 0 ] /Next 530 0 R /Parent 527 0 R /Prev 528 0 R /Title (Mastership Election)
>>
endobj
530 0 obj
<<
/Dest [ 311 0 R /XYZ 40.01575 388.2394 0 ] /Next 531 0 R /Parent 527 0 R /Prev 529 0 R /Title (Control Plane)
>>
endobj
531 0 obj
<<
/Dest [ 318 0 R /XYZ 40.01575 787.0394 0 ] /Next 532 0 R /Parent 527 0 R /Prev 530 0 R /Title (Data Plane)
>>
endobj
532 0 obj
<<
/Dest [ 318 0 R /XYZ 40.01575 271.8394 0 ] /Next 533 0 R /Parent 527 0 R /Prev 531 0 R /Title (BUM Traffic)
>>
endobj
533 0 obj
<<
/Dest [ 318 0 R /XYZ 40.01575 113.8394 0 ] /Parent 527 0 R /Prev 532 0 R /Title (Fabric Partition)
>>
endobj
534 0 obj
<<
/Count 7 /Dest [ 329 0 R /XYZ 40.01575 489.2394 0 ] /First 535 0 R /Last 541 0 R /Next 542 0 R /Parent 499 0 R 
  /Prev 525 0 R /Title (Layer 3 Fabrics)
>>
endobj
535 0 obj
<<
/Dest [ 329 0 R /XYZ 40.01575 366.4394 0 ] /Next 536 0 R /Parent 534 0 R /Title (3-Stage Clos Architecture)
>>
endobj
536 0 obj
<<
/Count 2 /Dest [ 329 0 R /XYZ 40.01575 180.0394 0 ] /First 537 0 R /Last 538 0 R /Next 539 0 R /Parent 534 0 R 
  /Prev 535 0 R /Title (IP Fabric Routing)
>>
endobj
537 0 obj
<<
/Dest [ 329 0 R /XYZ 40.01575 131.6394 0 ] /Next 538 0 R /Parent 536 0 R /Title (iBGP)
>>
endobj
538 0 obj
<<
/Dest [ 334 0 R /XYZ 40.01575 711.0394 0 ] /Parent 536 0 R /Prev 537 0 R /Title (eBGP)
>>
endobj
539 0 obj
<<
/Dest [ 334 0 R /XYZ 40.01575 304.2394 0 ] /Next 540 0 R /Parent 534 0 R /Prev 536 0 R /Title (IP Fabric Scaling)
>>
endobj
540 0 obj
<<
/Dest [ 343 0 R /XYZ 40.01575 665.0394 0 ] /Next 541 0 R /Parent 534 0 R /Prev 539 0 R /Title (IP Fabric Best Practices)
>>
endobj
541 0 obj
<<
/Dest [ 343 0 R /XYZ 40.01575 223.8394 0 ] /Parent 534 0 R /Prev 540 0 R /Title (Configuration)
>>
endobj
542 0 obj
<<
/Count 21 /Dest [ 343 0 R /XYZ 40.01575 94.43937 0 ] /First 543 0 R /Last 563 0 R /Next 564 0 R /Parent 499 0 R 
  /Prev 534 0 R /Title (VXLAN)
>>
endobj
543 0 obj
<<
/Count 2 /Dest [ 353 0 R /XYZ 40.01575 492.2394 0 ] /First 544 0 R /Last 545 0 R /Next 546 0 R /Parent 542 0 R 
  /Title (Introduction to VXLAN)
>>
endobj
544 0 obj
<<
/Dest [ 353 0 R /XYZ 40.01575 323.8394 0 ] /Next 545 0 R /Parent 543 0 R /Title (Layer 3 Fabrics and Layer 2 L2VPNs)
>>
endobj
545 0 obj
<<
/Dest [ 360 0 R /XYZ 40.01575 660.2394 0 ] /Parent 543 0 R /Prev 544 0 R /Title (Encapsulation)
>>
endobj
546 0 obj
<<
/Count 2 /Dest [ 360 0 R /XYZ 40.01575 565.0394 0 ] /First 547 0 R /Last 548 0 R /Next 549 0 R /Parent 542 0 R 
  /Prev 543 0 R /Title (Multicast Control Plane)
>>
endobj
547 0 obj
<<
/Dest [ 360 0 R /XYZ 40.01575 480.6394 0 ] /Next 548 0 R /Parent 546 0 R /Title (PIM)
>>
endobj
548 0 obj
<<
/Dest [ 360 0 R /XYZ 40.01575 301.4394 0 ] /Parent 546 0 R /Prev 547 0 R /Title (Anycast RP)
>>
endobj
549 0 obj
<<
/Count 3 /Dest [ 367 0 R /XYZ 40.01575 765.0394 0 ] /First 550 0 R /Last 552 0 R /Next 553 0 R /Parent 542 0 R 
  /Prev 546 0 R /Title (Data Plane)
>>
endobj
550 0 obj
<<
/Dest [ 367 0 R /XYZ 40.01575 692.6394 0 ] /Next 551 0 R /Parent 549 0 R /Title (802.1Q Stripping)
>>
endobj
551 0 obj
<<
/Dest [ 367 0 R /XYZ 40.01575 414.6394 0 ] /Next 552 0 R /Parent 549 0 R /Prev 550 0 R /Title (Data Plane for Known Unicast Traffic)
>>
endobj
552 0 obj
<<
/Dest [ 367 0 R /XYZ 40.01575 169.4394 0 ] /Parent 549 0 R /Prev 551 0 R /Title (Multicast Data Plane for BUM Traffic)
>>
endobj
553 0 obj
<<
/Count 2 /Dest [ 371 0 R /XYZ 40.01575 567.4394 0 ] /First 554 0 R /Last 555 0 R /Next 556 0 R /Parent 542 0 R 
  /Prev 549 0 R /Title (VxLAN L2 and L3 Gateways)
>>
endobj
554 0 obj
<<
/Dest [ 371 0 R /XYZ 40.01575 519.0394 0 ] /Next 555 0 R /Parent 553 0 R /Title (VxLAN Layer 2 Gateway)
>>
endobj
555 0 obj
<<
/Dest [ 371 0 R /XYZ 40.01575 459.8394 0 ] /Parent 553 0 R /Prev 554 0 R /Title (VxLAN Layer 3 Gateway)
>>
endobj
556 0 obj
<<
/Dest [ 371 0 R /XYZ 40.01575 289.8394 0 ] /Next 557 0 R /Parent 542 0 R /Prev 553 0 R /Title (Hardware Positioning)
>>
endobj
557 0 obj
<<
/Count 2 /Dest [ 378 0 R /XYZ 40.01575 540.2394 0 ] /First 558 0 R /Last 559 0 R /Next 560 0 R /Parent 542 0 R 
  /Prev 556 0 R /Title (Asymmetric vs Symmetric IRB)
>>
endobj
558 0 obj
<<
/Dest [ 378 0 R /XYZ 40.01575 417.0394 0 ] /Next 559 0 R /Parent 557 0 R /Title (Asymmetric IRB)
>>
endobj
559 0 obj
<<
/Dest [ 378 0 R /XYZ 40.01575 189.8394 0 ] /Parent 557 0 R /Prev 558 0 R /Title (Symmetric IRB)
>>
endobj
560 0 obj
<<
/Count 2 /Dest [ 387 0 R /XYZ 40.01575 787.0394 0 ] /First 561 0 R /Last 562 0 R /Next 563 0 R /Parent 542 0 R 
  /Prev 557 0 R /Title (Edge vs. Central Routing and Bridging)
>>
endobj
561 0 obj
<<
/Dest [ 387 0 R /XYZ 40.01575 714.6394 0 ] /Next 562 0 R /Parent 560 0 R /Title (Central Routing and Bridging)
>>
endobj
562 0 obj
<<
/Dest [ 387 0 R /XYZ 40.01575 466.6394 0 ] /Parent 560 0 R /Prev 561 0 R /Title (Edge Routing and Bridging)
>>
endobj
563 0 obj
<<
/Dest [ 387 0 R /XYZ 40.01575 395.4394 0 ] /Parent 542 0 R /Prev 560 0 R /Title (Configuration)
>>
endobj
564 0 obj
<<
/Dest [ 387 0 R /XYZ 40.01575 293.0394 0 ] /Next 565 0 R /Parent 499 0 R /Prev 542 0 R /Title (EVPN VXLAN Signaling)
>>
endobj
565 0 obj
<<
/Count 12 /Dest [ 387 0 R /XYZ 40.01575 242.2394 0 ] /First 566 0 R /Last 577 0 R /Next 578 0 R /Parent 499 0 R 
  /Prev 564 0 R /Title (Technology-Oriented Labs)
>>
endobj
566 0 obj
<<
/Dest [ 387 0 R /XYZ 40.01575 161.4394 0 ] /Next 567 0 R /Parent 565 0 R /Title (Lab 1 \(Multicast and CRB with QFX\))
>>
endobj
567 0 obj
<<
/Dest [ 387 0 R /XYZ 40.01575 101.0394 0 ] /Next 568 0 R /Parent 565 0 R /Prev 566 0 R /Title (Lab 2 \(Multicast and CRB with MX\))
>>
endobj
568 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 787.0394 0 ] /Next 569 0 R /Parent 565 0 R /Prev 567 0 R /Title (Lab 3 \(Multicast and ERB\))
>>
endobj
569 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 726.6394 0 ] /Next 570 0 R /Parent 565 0 R /Prev 568 0 R /Title (Lab 4 \(EVPN and CRB with QFX\))
>>
endobj
570 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 666.2394 0 ] /Next 571 0 R /Parent 565 0 R /Prev 569 0 R /Title (Lab 5 \(EVPN and CRB with MX\))
>>
endobj
571 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 605.8394 0 ] /Next 572 0 R /Parent 565 0 R /Prev 570 0 R /Title (Lab 6 \(EVPN and ERB\))
>>
endobj
572 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 545.4394 0 ] /Next 573 0 R /Parent 565 0 R /Prev 571 0 R /Title (Lab 7 \(EVPN Multihoming with QFX\))
>>
endobj
573 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 485.0394 0 ] /Next 574 0 R /Parent 565 0 R /Prev 572 0 R /Title (Lab 8 \(EVPN Multihoming with MX\))
>>
endobj
574 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 424.6394 0 ] /Next 575 0 R /Parent 565 0 R /Prev 573 0 R /Title (Lab 9 \(DCI with MX Series EVPN Stitching\))
>>
endobj
575 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 364.2394 0 ] /Next 576 0 R /Parent 565 0 R /Prev 574 0 R /Title (Lab 10 \(DCI with MX Series L3VPN\))
>>
endobj
576 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 303.8394 0 ] /Next 577 0 R /Parent 565 0 R /Prev 575 0 R /Title (Lab 11 \(DCI with VxLAN EVPN and MX\))
>>
endobj
577 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 243.4394 0 ] /Parent 565 0 R /Prev 576 0 R /Title (Lab 12 \(DCI with VxLAN EVPN and QFX\))
>>
endobj
578 0 obj
<<
/Count 9 /Dest [ 389 0 R /XYZ 40.01575 183.0394 0 ] /First 579 0 R /Last 587 0 R /Next 588 0 R /Parent 499 0 R 
  /Prev 565 0 R /Title (Additional Resources)
>>
endobj
579 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 108.2394 0 ] /Next 580 0 R /Parent 578 0 R /Title (Data Center Deployment or Management)
>>
endobj
580 0 obj
<<
/Dest [ 424 0 R /XYZ 40.01575 687.0394 0 ] /Next 581 0 R /Parent 578 0 R /Prev 579 0 R /Title (Multichassis LAG)
>>
endobj
581 0 obj
<<
/Dest [ 424 0 R /XYZ 40.01575 518.6394 0 ] /Next 582 0 R /Parent 578 0 R /Prev 580 0 R /Title (Layer 2 Fabrics)
>>
endobj
582 0 obj
<<
/Dest [ 424 0 R /XYZ 40.01575 338.2394 0 ] /Next 583 0 R /Parent 578 0 R /Prev 581 0 R /Title (Layer 3 Fabrics)
>>
endobj
583 0 obj
<<
/Dest [ 457 0 R /XYZ 40.01575 787.0394 0 ] /Next 584 0 R /Parent 578 0 R /Prev 582 0 R /Title (VxLAN)
>>
endobj
584 0 obj
<<
/Dest [ 457 0 R /XYZ 40.01575 414.6394 0 ] /Next 585 0 R /Parent 578 0 R /Prev 583 0 R /Title (EVPN VxLAN Signaling)
>>
endobj
585 0 obj
<<
/Dest [ 480 0 R /XYZ 40.01575 489.0394 0 ] /Next 586 0 R /Parent 578 0 R /Prev 584 0 R /Title (Data Center Interconnect)
>>
endobj
586 0 obj
<<
/Dest [ 480 0 R /XYZ 40.01575 125.8394 0 ] /Next 587 0 R /Parent 578 0 R /Prev 585 0 R /Title (Data Center Architecture and Security)
>>
endobj
587 0 obj
<<
/Dest [ 494 0 R /XYZ 40.01575 657.0394 0 ] /Parent 578 0 R /Prev 586 0 R /Title (Miscellaneous)
>>
endobj
588 0 obj
<<
/Dest [ 494 0 R /XYZ 40.01575 536.6394 0 ] /Parent 499 0 R /Prev 578 0 R /Title (Contributors)
>>
endobj
589 0 obj
<<
/Count 44 /Kids [ 4 0 R 5 0 R 86 0 R 171 0 R 190 0 R 191 0 R 206 0 R 212 0 R 216 0 R 228 0 R 
  235 0 R 239 0 R 245 0 R 248 0 R 251 0 R 252 0 R 253 0 R 254 0 R 258 0 R 259 0 R 
  267 0 R 268 0 R 269 0 R 270 0 R 273 0 R 290 0 R 295 0 R 304 0 R 311 0 R 318 0 R 
  329 0 R 334 0 R 343 0 R 353 0 R 360 0 R 367 0 R 371 0 R 378 0 R 387 0 R 389 0 R 
  424 0 R 457 0 R 480 0 R 494 0 R ] /Type /Pages
>>
endobj
590 0 obj
<<
/Length 886
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 775.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 30 re B*
Q
q
.12549 .262745 .360784 rg
BT 1 0 0 1 0 4 Tm /F2 20 Tf 24 TL 149.282 0 Td (JNCIP-DC Study Notes) Tj T* -149.282 0 Td ET
Q
Q
q
1 0 0 1 40.01575 745.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 24 re B*
Q
q
.12549 .262745 .360784 rg
BT 1 0 0 1 0 3 Tm /F2 15 Tf 18 TL 230.9445 0 Td (version) Tj T* -230.9445 0 Td ET
Q
Q
q
1 0 0 1 40.01575 650 cm
Q
q
1 0 0 1 40.01575 629.6 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.4 Tm /F2 12 Tf 14.4 TL 205.272 0 Td (Tyler Christiansen) Tj T* -205.272 0 Td ET
Q
Q
q
1 0 0 1 40.01575 544.5606 cm
Q
q
1 0 0 1 40.01575 524.1606 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.4 Tm /F1 12 Tf 14.4 TL 219.594 0 Td (June 14, 2019) Tj T* -219.594 0 Td ET
Q
Q
q
1 0 0 1 40.01575 524.1606 cm
Q
q
1 0 0 1 40.01575 524.1606 cm
Q
 
endstream
endobj
591 0 obj
<<
/Length 75
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 799.0394 cm
Q
 
endstream
endobj
592 0 obj
<<
/Length 9117
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 775.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 30 re B*
Q
q
BT 1 0 0 1 0 4 Tm 24 TL /F2 20 Tf .12549 .262745 .360784 rg (Contents) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 49.03937 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 0 705 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F2 10 Tf 0 0 .501961 rg (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 705 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL 66.44 0 Td (1) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 687 cm
q
BT 1 0 0 1 20 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Contributing) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 687 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (1) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 669 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Data Center Deployment and Management) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 669 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (1) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 651 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Zero-Touch Provisioning) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 651 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (2) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 633 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (High Availability) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 633 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (2) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 615 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Monitoring) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 615 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (3) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 597 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Analytics) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 597 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (3) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 579 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (sFlow) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 579 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (3) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 561 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Juniper Enhanced Analytics) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 561 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (4) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 543 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Multi-Chassis LAG \(MC-LAG\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 543 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (5) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 525 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Terminology) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 525 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (5) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 507 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Service ID) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 507 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (5) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 489 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Redundancy Group ID) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 489 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (6) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 471 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (MCAE ID) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 471 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (6) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 453 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (MCAE Chassis ID) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 453 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (6) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 435 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (LACP System ID) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 435 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (6) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 417 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (LACP Admin Key) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 417 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (6) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 399 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (MCAE Mode) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 399 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (6) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 381 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Status Control) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 381 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (6) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 363 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (MC-LAG Protection) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 363 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (7) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 345 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Guidelines) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 345 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (7) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 327 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Inter-Chassis Link Redundancy) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 327 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (7) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 309 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Compensating for Lack of LACP support) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 309 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (7) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 291 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Layer 3 Connectivity) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 291 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (7) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 273 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Spanning Tree Protocol) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 273 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (7) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 255 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Configuration) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 255 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (8) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 237 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Conclusion) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 237 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (20) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 219 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Layer 2 Fabrics) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 219 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (20) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 201 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Virtual Chassis) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 201 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (21) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 183 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Virtual Chassis Fabric) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 183 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (22) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 165 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Provisioning Options) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 165 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (22) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 147 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Mastership Election) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 147 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (23) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 129 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Control Plane) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 129 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (23) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 111 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Data Plane) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 111 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (24) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 93 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (BUM Traffic) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 93 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (24) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 75 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Fabric Partition) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 75 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (24) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 57 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Layer 3 Fabrics) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 57 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (25) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 39 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (3-Stage Clos Architecture) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 39 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (25) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 21 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (IP Fabric Routing) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 21 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (25) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 3 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (iBGP) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 3 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (25) Tj T* -60.88 0 Td ET
Q
Q
q
Q
Q
 
endstream
endobj
593 0 obj
<<
/Length 9717
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 43.03937 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 0 741 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (eBGP) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 741 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (26) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 723 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (IP Fabric Scaling) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 723 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (26) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 705 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (IP Fabric Best Practices) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 705 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (27) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 687 cm
q
0 0 .501961 rg
BT 1 0 0 1 60 2 Tm /F1 10 Tf 12 TL (Configuration) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 687 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (27) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 669 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VXLAN) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 669 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (27) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 651 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Introduction to VXLAN) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 651 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (28) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 633 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Layer 3 Fabrics and Layer 2 L2VPNs) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 633 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (28) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 615 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Encapsulation) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 615 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (29) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 597 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Multicast Control Plane) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 597 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (29) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 579 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (PIM) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 579 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (29) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 561 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Anycast RP) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 561 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (29) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 543 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Data Plane) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 543 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (30) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 525 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (802.1Q Stripping) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 525 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (30) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 507 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Data Plane for Known Unicast Traffic) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 507 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (30) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 489 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Multicast Data Plane for BUM Traffic) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 489 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (30) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 471 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VxLAN L2 and L3 Gateways) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 471 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (31) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 453 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VxLAN Layer 2 Gateway) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 453 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (31) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 435 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VxLAN Layer 3 Gateway) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 435 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (31) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 417 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Hardware Positioning) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 417 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (31) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 399 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Asymmetric vs Symmetric IRB) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 399 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (32) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 381 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Asymmetric IRB) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 381 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (32) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 363 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Symmetric IRB) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 363 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (32) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 345 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Edge vs. Central Routing and Bridging) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 345 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (33) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 327 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Central Routing and Bridging) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 327 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (33) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 309 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Edge Routing and Bridging) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 309 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (33) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 291 cm
q
0 0 .501961 rg
BT 1 0 0 1 60 2 Tm /F1 10 Tf 12 TL (Configuration) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 291 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (33) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 273 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (EVPN VXLAN Signaling) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 273 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (33) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 255 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Technology-Oriented Labs) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 255 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (33) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 237 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 1 \(Multicast and CRB with QFX\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 237 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (33) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 219 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 2 \(Multicast and CRB with MX\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 219 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (33) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 201 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 3 \(Multicast and ERB\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 201 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 183 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 4 \(EVPN and CRB with QFX\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 183 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 165 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 5 \(EVPN and CRB with MX\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 165 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 147 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 6 \(EVPN and ERB\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 147 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 129 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 7 \(EVPN Multihoming with QFX\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 129 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 111 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 8 \(EVPN Multihoming with MX\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 111 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 93 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 9 \(DCI with MX Series EVPN Stitching\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 93 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 75 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 10 \(DCI with MX Series L3VPN\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 75 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 57 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 11 \(DCI with VxLAN EVPN and MX\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 57 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 39 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 12 \(DCI with VxLAN EVPN and QFX\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 39 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 21 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Additional Resources) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 21 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 3 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Data Center Deployment or Management) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 3 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
Q
Q
 
endstream
endobj
594 0 obj
<<
/Length 2164
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 637.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 0 147 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Multichassis LAG) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 147 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (35) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 129 cm
q
0 0 .501961 rg
BT 1 0 0 1 60 2 Tm /F1 10 Tf 12 TL (Layer 2 Fabrics) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 129 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (35) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 111 cm
q
0 0 .501961 rg
BT 1 0 0 1 60 2 Tm /F1 10 Tf 12 TL (Layer 3 Fabrics) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 111 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (35) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 93 cm
q
0 0 .501961 rg
BT 1 0 0 1 60 2 Tm /F1 10 Tf 12 TL (VxLAN) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 93 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (36) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 75 cm
q
0 0 .501961 rg
BT 1 0 0 1 60 2 Tm /F1 10 Tf 12 TL (EVPN VxLAN Signaling) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 75 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (36) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 57 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Data Center Interconnect) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 57 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (37) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 39 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Data Center Architecture and Security) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 39 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (37) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 21 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Miscellaneous) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 21 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (38) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 3 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Contributors) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 3 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (38) Tj T* -60.88 0 Td ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 637.0394 cm
Q
q
1 0 0 1 40.01575 637.0394 cm
Q
 
endstream
endobj
595 0 obj
<<
/Length 75
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 799.0394 cm
Q
 
endstream
endobj
596 0 obj
<<
/Length 8809
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 763.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 30 re B*
Q
q
BT 1 0 0 1 0 4 Tm 24 TL /F2 20 Tf .12549 .262745 .360784 rg (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 721.0394 cm
q
BT 1 0 0 1 0 26 Tm .713005 Tw 12 TL /F1 10 Tf 0 0 0 rg (Welcome to ) Tj 0 0 .501961 rg (Tyler Christiansen) Tj 0 0 0 rg (\222s notes for the ) Tj 0 0 .501961 rg (JNCIP-DC) Tj 0 0 0 rg ( exam. These notes are open source. I would love to see) Tj T* 0 Tw 2.780256 Tw (additional collaboration and contribution from others who are either pursuing the exam or who are far more) Tj T* 0 Tw (knowledgeable than myself. If you\222re interested in contributing, please see the ) Tj 0 0 0 rg (Contributing) Tj 0 0 0 rg ( section below.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 655.0394 cm
q
BT 1 0 0 1 0 50 Tm 1.603182 Tw 12 TL /F1 10 Tf 0 0 0 rg (These notes have been taken and organized in the order of the listed ) Tj 0 0 .501961 rg (JNCIP-DC) Tj 0 0 0 rg ( exam objectives. The primary) Tj T* 0 Tw .153561 Tw (reference has been the ) Tj 0 0 .501961 rg (QFX5100 Series) Tj 0 0 0 rg ( book, but other references such as the ) Tj 0 0 .501961 rg (MX Series) Tj 0 0 0 rg ( book and official Juniper) Tj T* 0 Tw .000215 Tw (documentation have been used. I\222ve tried to remember to credit any sources I\222ve had while taking notes, but I\222m sure) Tj T* 0 Tw .6621 Tw (I\222ve left sources off. If you\222re aware of a particular source for something, please let me know so that I can attribute) Tj T* 0 Tw (credit.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 643.0394 cm
Q
q
1 0 0 1 40.01575 562.2394 cm
.933333 .933333 .933333 rg
n 0 80.8 515.2441 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 26 Tm -0.091561 Tw 12 TL /F1 10 Tf 0 0 0 rg (Links to Amazon may be present. They are ) Tj /F4 10 Tf (not) Tj /F1 10 Tf ( affiliate links. I do not make any money if you follow them. I do not) Tj T* 0 Tw 2.355227 Tw (make any money for any link you follow on this site. There is no monetization whatsoever here. I\222m only) Tj T* 0 Tw (interested in publishing my JNCIP-DC notes as open source.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 515.2441 80.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 80.8 l S
n 515.2441 0 m 515.2441 80.8 l S
Q
Q
q
1 0 0 1 40.01575 556.2394 cm
Q
q
1 0 0 1 40.01575 514.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL 1.198637 Tw (These are my personal notes \226 they\222re not guaranteed to be accurate or representative of the exam in any way,) Tj T* 0 Tw .054481 Tw (shape, or form. If you find something that is incorrect, please let me know via e-mail or GitHub. You can even submit) Tj T* 0 Tw (a pull request to correct the error!) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 479.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 25.2 re B*
Q
q
BT 1 0 0 1 0 3.2 Tm 19.2 TL /F2 16 Tf .12549 .262745 .360784 rg (Contributing) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 461.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (I\222ll take contributions however I can get them, but here are a few areas in which I\222m particularly interested:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 455.0394 cm
Q
q
1 0 0 1 40.01575 455.0394 cm
Q
q
1 0 0 1 40.01575 419.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .409205 Tw (Diagrams: I\222m really terrible at making diagrams. I actually tried to to make a few for this project, but I became) Tj T* 0 Tw .462205 Tw (far too frustrated with the tools available to me \(I don\222t have Visio\). If you can contribute diagrams, it would be) Tj T* 0 Tw (incredibly helpful.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 413.0394 cm
Q
q
1 0 0 1 40.01575 365.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL .636894 Tw (Technical Corrections: These are my notes for an exam; I\222m not an authority on the technologies, and I could) Tj T* 0 Tw .311794 Tw (definitely be wrong. I don\222t have a technical reviewer. If you find technical errors, please let me know either via) Tj T* 0 Tw 1.235433 Tw (e-mail, a GitHub issue, or a pull request to correct the issue. All I ask is that for any technical correction, a) Tj T* 0 Tw (source to the correct information be provided.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 359.0394 cm
Q
q
1 0 0 1 40.01575 347.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Grammatical Correction: This may seem odd, but if there\222s a grammar issue, I\222d appreciate a correction.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 341.0394 cm
Q
q
1 0 0 1 40.01575 293.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL 2.686007 Tw (Labs and Configurations: More labs and configuration examples are always better! I\222m trying to provide) Tj T* 0 Tw 2.072756 Tw (examples, but it\222s sometimes difficult to capture. In some cases, I can\222t provide any labs or configuration) Tj T* 0 Tw .391339 Tw (snippets because it requires physical gear \(such as Virtual Chassis\) and I only have access to vQFX10k. So if) Tj T* 0 Tw (you can contribute labs or configuration snippets, they would be greatly appreciated!) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 293.0394 cm
Q
q
1 0 0 1 40.01575 251.0394 cm
q
BT 1 0 0 1 0 26 Tm .730742 Tw 12 TL /F1 10 Tf 0 0 0 rg (If you have any other contribution to make, it\222s 100% welcome. The best place to contribute and collaborate is the) Tj T* 0 Tw .593381 Tw 0 0 .501961 rg (GitHub repository) Tj 0 0 0 rg (. Issues can be reported, and if you\222re familiar with GitHub and/or ReStructured Text \(the markup) Tj T* 0 Tw (language in which these notes are written\), you can submit pull requests to contribute.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 233.0394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (All contributions will be added to the ) Tj 0 0 0 rg (Contributors) Tj 0 0 0 rg ( page unless the contributor requests otherwise.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 200.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (Data Center Deployment and Management) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 182.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This blueprint item covers a number of topics:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 176.2394 cm
Q
q
1 0 0 1 40.01575 176.2394 cm
Q
q
1 0 0 1 40.01575 164.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Zero-Touch Provisioning) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 158.2394 cm
Q
q
1 0 0 1 40.01575 146.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (High Availability) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 140.2394 cm
Q
q
1 0 0 1 40.01575 128.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Monitoring) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 122.2394 cm
Q
q
1 0 0 1 40.01575 110.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Analytics) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 110.2394 cm
Q
q
1 0 0 1 40.01575 68.23937 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL 1.4373 Tw (Unfortunately, the blueprint doesn\222t indicate to what level those items should be known, and all of those options) Tj T* 0 Tw .439689 Tw (seem to require physical hardware, which I do not have. So this guide will only be theory until someone contributes) Tj T* 0 Tw (configuration sections.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (1) Tj T* ET
Q
Q
 
endstream
endobj
597 0 obj
<<
/Length 10039
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 772.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Zero-Touch Provisioning) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 730.6394 cm
q
BT 1 0 0 1 0 26 Tm .245256 Tw 12 TL /F1 10 Tf 0 0 0 rg (ZTP is a process for upgrading software and applying configuration automatically on first boot. This is accomplished) Tj T* 0 Tw .352205 Tw (by using a stadard DHCP server with a little bit of extra configuration so that each ) Tj /F5 10 Tf 0 0 0 rg (DISCOVER) Tj /F1 10 Tf 0 0 0 rg ( is associated with the) Tj T* 0 Tw (correct switch so that the correct configuration can be retrieved.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 712.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (When configuring the DHCP server, the following DHCP options can be used:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 706.6394 cm
Q
q
1 0 0 1 40.01575 706.6394 cm
Q
q
1 0 0 1 40.01575 694.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (12) Tj /F1 10 Tf 0 0 0 rg (: Switch Hostname) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 688.6394 cm
Q
q
1 0 0 1 40.01575 676.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (42) Tj /F1 10 Tf 0 0 0 rg (: NTP Server) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 670.6394 cm
Q
q
1 0 0 1 40.01575 658.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (43.00) Tj /F1 10 Tf 0 0 0 rg (: Software image filename) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 652.6394 cm
Q
q
1 0 0 1 40.01575 640.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (43.01) Tj /F1 10 Tf 0 0 0 rg (: Configuration file filename) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 634.6394 cm
Q
q
1 0 0 1 40.01575 622.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (43.02) Tj /F1 10 Tf 0 0 0 rg (: Symbolic link flag for filename) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 616.6394 cm
Q
q
1 0 0 1 40.01575 604.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (43.03) Tj /F1 10 Tf 0 0 0 rg (: Transfer mode \(HTTP, FTP, TFTP\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 598.6394 cm
Q
q
1 0 0 1 40.01575 586.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (43.04) Tj /F1 10 Tf 0 0 0 rg (: Alternate software image filename) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 580.6394 cm
Q
q
1 0 0 1 40.01575 568.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (66) Tj /F1 10 Tf 0 0 0 rg (: DNS FQDN for the HTTP/FTP/TFTP server) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 562.6394 cm
Q
q
1 0 0 1 40.01575 550.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (150) Tj /F1 10 Tf 0 0 0 rg (: IP Address for the HTTP/FTP/TFTP server) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 550.6394 cm
Q
q
1 0 0 1 40.01575 520.6394 cm
q
BT 1 0 0 1 0 14 Tm .835205 Tw 12 TL /F1 10 Tf 0 0 0 rg (The reason that both ) Tj /F5 10 Tf 0 0 0 rg (44.00) Tj /F1 10 Tf 0 0 0 rg ( and ) Tj /F5 10 Tf 0 0 0 rg (44.04) Tj /F1 10 Tf 0 0 0 rg ( can both be used is that some DHCP servers may not support ) Tj /F5 10 Tf 0 0 0 rg (44.00) Tj /F1 10 Tf 0 0 0 rg (. If) Tj T* 0 Tw (both options are defined, ) Tj /F5 10 Tf 0 0 0 rg (44.00) Tj /F1 10 Tf 0 0 0 rg ( takes precedence.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 490.6394 cm
q
BT 1 0 0 1 0 14 Tm 2.057205 Tw 12 TL /F1 10 Tf 0 0 0 rg (When setting the ) Tj /F5 10 Tf 0 0 0 rg (44.00) Tj /F1 10 Tf 0 0 0 rg ( or ) Tj /F5 10 Tf 0 0 0 rg (44.04) Tj /F1 10 Tf 0 0 0 rg ( location to a symlink, you also need to set the ) Tj /F5 10 Tf 0 0 0 rg (44.02) Tj /F1 10 Tf 0 0 0 rg ( option to the value) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (symlink) Tj /F1 10 Tf 0 0 0 rg ( so that the system knows that the image is a symlink.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 472.6394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (44.03) Tj /F1 10 Tf 0 0 0 rg ( lets you specify whether the file transfer method will be FTP, TFTP, or HTTP. The default is TFTP.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 454.6394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (If DHCP options ) Tj /F5 10 Tf 0 0 0 rg (66) Tj /F1 10 Tf 0 0 0 rg ( and ) Tj /F5 10 Tf 0 0 0 rg (150) Tj /F1 10 Tf 0 0 0 rg ( are both specified, then ) Tj /F5 10 Tf 0 0 0 rg (150) Tj /F1 10 Tf 0 0 0 rg ( takes precedence.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 412.6394 cm
q
BT 1 0 0 1 0 26 Tm .382576 Tw 12 TL /F1 10 Tf 0 0 0 rg (When the configuration file starts with a shebang \() Tj /F5 10 Tf 0 0 0 rg (#!) Tj /F1 10 Tf 0 0 0 rg (\), Junos will attempt to run the file as a script. This means you) Tj T* 0 Tw .229653 Tw (can use one Python or shell script to dynamically configure your switches instead of handcrafting a configuration file) Tj T* 0 Tw (for each switch.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 382.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.079064 Tw (By default, a QFX5100 will attempt to perform ZTP through both its management interface and its revenue ports.) Tj T* 0 Tw (This means you can perform ZTP through a dedicated OOB management network \(recommended\) or in-band.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 340.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .731794 Tw (After the switch knows the details of its ZTP process, it first downloads the required configuration file and then the) Tj T* 0 Tw .384631 Tw (required software image \(if necessary\). If a software image was downloaded, then the switch performs the software) Tj T* 0 Tw (upgrade. Finally, it applies the configuration file that was downloaded.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 310.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .898561 Tw (ZTP can also be performed by Junos Space with Network Director. When this is done, the switch is automatically) Tj T* 0 Tw (added to Network Director for future management.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 292.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (For more information on ZTP \(including configuration examples\), see the following blogs/articles:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 286.6394 cm
Q
q
1 0 0 1 40.01575 286.6394 cm
Q
q
1 0 0 1 40.01575 274.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Zero Touch Provisioning: How to Build a Network Without Touching Anything) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 268.6394 cm
Q
q
1 0 0 1 40.01575 256.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Zero Touch Provisioning on Juniper devices using Linux) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 256.6394 cm
Q
q
1 0 0 1 40.01575 238.6394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (You can also read Chapter 6 of the QFX5100 Series book from O\222Reilly ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (1) Tj /F1 10 Tf 0 0 0 rg 0 Ts (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 208.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (High Availability) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 166.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL 1.111705 Tw (The QFX5100 has a virtualized control plane. There is a Linux host running KVM, and Junos runs as a VM. The) Tj T* 0 Tw .378822 Tw (hypervisor can run up to four VMs: two of them are reserved for Junos, one is a guest of the operator\222s choice, and) Tj T* 0 Tw (the last is reserved.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 112.2394 cm
q
BT 1 0 0 1 0 38 Tm 1.315535 Tw 12 TL /F1 10 Tf 0 0 0 rg (Each Junos VM has four management interfaces. The first two, ) Tj /F5 10 Tf 0 0 0 rg (em0) Tj /F1 10 Tf 0 0 0 rg ( and ) Tj /F5 10 Tf 0 0 0 rg (em1) Tj /F1 10 Tf 0 0 0 rg (, map to the physical management) Tj T* 0 Tw .651794 Tw (ports on the switch. The third, ) Tj /F5 10 Tf 0 0 0 rg (em2) Tj /F1 10 Tf 0 0 0 rg (, is used for communicating with the hypervisor. The last interface, ) Tj /F5 10 Tf 0 0 0 rg (em3) Tj /F1 10 Tf 0 0 0 rg (, is used) Tj T* 0 Tw 1.15315 Tw (when performing a Topology-independent In-Service Software Upgrade, or TISSU. The second Junos VM is only) Tj T* 0 Tw (created during a TISSU. In order to perform a TISSU, NSR, NSB, and GRES must be configured.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 94.23937 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (The high-level process for TISSU is as follows ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (2) Tj /F1 10 Tf 0 0 0 rg 0 Ts (:) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (2) Tj T* ET
Q
Q
 
endstream
endobj
598 0 obj
<<
/Length 9293
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 751.0394 cm
q
BT 1 0 0 1 0 26 Tm .9473 Tw 12 TL /F1 10 Tf 0 0 0 rg (1: Create the backup Junos VM running the new version requested 2: Synchronize state between the Junos VMs) Tj T* 0 Tw .059764 Tw (using ) Tj /F5 10 Tf 0 0 0 rg (ksyncd) Tj /F1 10 Tf 0 0 0 rg ( 3: Makes the new VM the master RE 4: Renames the slot ID of the new VM from ) Tj /F5 10 Tf 0 0 0 rg (1) Tj /F1 10 Tf 0 0 0 rg ( to ) Tj /F5 10 Tf 0 0 0 rg (0) Tj /F1 10 Tf 0 0 0 rg ( 5: The former) Tj T* 0 Tw (master Junos VM is shut down) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 733.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (When performing a TISSU, keep the following in mind:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 727.0394 cm
Q
q
1 0 0 1 40.01575 727.0394 cm
Q
q
1 0 0 1 40.01575 715.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Downgrades and rollbacks are not supported) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 709.0394 cm
Q
q
1 0 0 1 40.01575 685.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 5.05493 Tw 12 TL /F1 10 Tf 0 0 0 rg (TISSU should not be used when transitioning between different base images \(e.g., ) Tj /F5 10 Tf 0 0 0 rg (standard) Tj /F1 10 Tf 0 0 0 rg ( to) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (enhanced-automation) Tj /F1 10 Tf 0 0 0 rg (\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 679.0394 cm
Q
q
1 0 0 1 40.01575 667.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The CLI is inaccessible during a TISSU) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 661.0394 cm
Q
q
1 0 0 1 40.01575 649.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Log files are located in ) Tj /F5 10 Tf 0 0 0 rg (/var/log/vjunos-log.tgz) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 643.0394 cm
Q
q
1 0 0 1 40.01575 631.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (BFD timers need to be >) Tj (= 1 second ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (3) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 625.0394 cm
Q
q
1 0 0 1 40.01575 613.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (system) Tj ( ) Tj (internet-options) Tj ( ) Tj (no-tcp-reset) Tj ( ) Tj (drop-all-tcp) Tj /F1 10 Tf 0 0 0 rg ( must not be configured ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (3) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 613.0394 cm
Q
q
1 0 0 1 40.01575 595.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (A configuration sample for enabling NSR, NSB, and GRES is below.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 396.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 198 re B*
Q
q
.933333 1 .8 rg
n 0 180 36 12 re f*
.933333 1 .8 rg
n 42 180 6 12 re f*
.933333 1 .8 rg
n 24 168 36 12 re f*
.933333 1 .8 rg
n 66 168 66 12 re f*
.933333 1 .8 rg
n 132 168 6 12 re f*
.933333 1 .8 rg
n 0 156 6 12 re f*
.933333 1 .8 rg
n 0 144 42 12 re f*
.933333 1 .8 rg
n 48 144 6 12 re f*
.933333 1 .8 rg
n 24 132 60 12 re f*
.933333 1 .8 rg
n 90 132 6 12 re f*
.933333 1 .8 rg
n 48 120 48 12 re f*
.933333 1 .8 rg
n 96 120 6 12 re f*
.933333 1 .8 rg
n 102 120 60 12 re f*
.933333 1 .8 rg
n 162 120 6 12 re f*
.933333 1 .8 rg
n 24 108 6 12 re f*
.933333 1 .8 rg
n 0 96 6 12 re f*
.933333 1 .8 rg
n 0 84 42 12 re f*
.933333 1 .8 rg
n 42 84 6 12 re f*
.933333 1 .8 rg
n 48 84 42 12 re f*
.933333 1 .8 rg
n 96 84 6 12 re f*
.933333 1 .8 rg
n 24 72 42 12 re f*
.933333 1 .8 rg
n 66 72 6 12 re f*
.933333 1 .8 rg
n 72 72 42 12 re f*
.933333 1 .8 rg
n 114 72 6 12 re f*
.933333 1 .8 rg
n 0 60 6 12 re f*
.933333 1 .8 rg
n 0 48 54 12 re f*
.933333 1 .8 rg
n 60 48 6 12 re f*
.933333 1 .8 rg
n 24 36 36 12 re f*
.933333 1 .8 rg
n 60 36 6 12 re f*
.933333 1 .8 rg
n 66 36 42 12 re f*
.933333 1 .8 rg
n 114 36 6 12 re f*
.933333 1 .8 rg
n 48 24 42 12 re f*
.933333 1 .8 rg
n 90 24 6 12 re f*
.933333 1 .8 rg
n 96 24 48 12 re f*
.933333 1 .8 rg
n 144 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 182 Tm 12 TL /F5 10 Tf 0 .439216 .12549 rg (system) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (commit) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (synchronize) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (graceful) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (switchover) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (routing) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (nonstop) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (routing) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (layer2) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (control) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (nonstop) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (bridging) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 364.2394 cm
q
BT 1 0 0 1 0 14 Tm 17.64784 Tw 12 TL /F1 10 Tf 0 0 0 rg (Once the configuration is in place, you can perform a TISSU with the) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (system) Tj ( ) Tj (software) Tj ( ) Tj (in-service-upgrade) Tj ( ) Tj (<) Tj (path-to-image) Tj (>) Tj /F1 10 Tf 0 0 0 rg ( command.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 346.2394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (For more information, see Chapter 2 of the Juniper QFX5100 Series book ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (1) Tj /F1 10 Tf 0 0 0 rg 0 Ts (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 315.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Monitoring) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 297.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Junos supports streaming telemetry as well as more traditional methods of monitoring such as SNMP.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 279.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (TODO: Add configuration for SNMPv2c, SNMPv3, and Streaming Telemetry.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 249.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Analytics) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 219.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .815606 Tw (The QFX5100 supports two methods of analytics: sFlow and Enhanced Analytics. These are described below, but) Tj T* 0 Tw (it\222s important to understand that they should be used together as neither provides the entire picture on its own.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 190.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (sFlow) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 124.2394 cm
q
BT 1 0 0 1 0 50 Tm .499064 Tw 12 TL /F1 10 Tf 0 0 0 rg (The QFX5100 supports sFlow, which samples every ) Tj /F5 10 Tf 0 0 0 rg (n) Tj /F1 10 Tf 0 0 0 rg ( packets. This sampled data is exported every 1500 bytes or) Tj T* 0 Tw .773005 Tw (every 250ms. Any alerting on this data must be performed off-box with the sFlow collector. On the QFX5100, only) Tj T* 0 Tw .61745 Tw (switchports can be sampled. Layer 3 interfaces cannot be sampled. The first 128 bytes of the packet are sampled,) Tj T* 0 Tw 1.877131 Tw (and this includes information such as the source and destination MACs, IPs, and Ports. Higher sampling rates) Tj T* 0 Tw (require more processing power.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 70.23937 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL .105881 Tw (To combat this on high-traffic switches, the QFX5100 can dynamically adjust sample rates based on interface traffic.) Tj T* 0 Tw .194705 Tw (This is known as adaptive sampling. An agent checks the interfaces every 5 seconds. A list of the top five interfaces) Tj T* 0 Tw 1.170215 Tw (is created. An algorithm reduces the load by half for the top five interfaces and allocates those samples to lower) Tj T* 0 Tw (traffic interfaces.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3) Tj T* ET
Q
Q
 
endstream
endobj
599 0 obj
<<
/Length 9727
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 775.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (An sFlow configuration is shown below.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 612.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 162 re B*
Q
q
.933333 1 .8 rg
n 0 144 54 12 re f*
.933333 1 .8 rg
n 60 144 6 12 re f*
.933333 1 .8 rg
n 24 132 30 12 re f*
.933333 1 .8 rg
n 60 132 6 12 re f*
.933333 1 .8 rg
n 48 120 42 12 re f*
.933333 1 .8 rg
n 90 120 6 12 re f*
.933333 1 .8 rg
n 96 120 48 12 re f*
.933333 1 .8 rg
n 150 120 12 12 re f*
.933333 1 .8 rg
n 162 120 6 12 re f*
.933333 1 .8 rg
n 48 108 36 12 re f*
.933333 1 .8 rg
n 84 108 6 12 re f*
.933333 1 .8 rg
n 90 108 24 12 re f*
.933333 1 .8 rg
n 120 108 6 12 re f*
.933333 1 .8 rg
n 72 96 42 12 re f*
.933333 1 .8 rg
n 120 96 12 12 re f*
.933333 1 .8 rg
n 132 96 6 12 re f*
.933333 1 .8 rg
n 72 84 36 12 re f*
.933333 1 .8 rg
n 114 84 12 12 re f*
.933333 1 .8 rg
n 126 84 6 12 re f*
.933333 1 .8 rg
n 48 72 6 12 re f*
.933333 1 .8 rg
n 48 60 54 12 re f*
.933333 1 .8 rg
n 108 60 54 12 re f*
.933333 1 .8 rg
n 168 60 6 12 re f*
.933333 1 .8 rg
n 72 48 18 12 re f*
.933333 1 .8 rg
n 90 48 6 12 re f*
.933333 1 .8 rg
n 96 48 24 12 re f*
.933333 1 .8 rg
n 126 48 24 12 re f*
.933333 1 .8 rg
n 150 48 6 12 re f*
.933333 1 .8 rg
n 48 36 6 12 re f*
.933333 1 .8 rg
n 48 24 60 12 re f*
.933333 1 .8 rg
n 114 24 12 12 re f*
.933333 1 .8 rg
n 126 24 6 12 re f*
.933333 1 .8 rg
n 132 24 6 12 re f*
1 .941176 1 rg
n 138 24 18 12 re f*
.933333 1 .8 rg
n 156 24 18 12 re f*
.933333 1 .8 rg
n 174 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 146 Tm 12 TL /F5 10 Tf 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (sflow) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (polling) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interval) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (10) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (sample) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (rate) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (ingress) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (50) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (egress) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (50) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (collector) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.30) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (udp) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (port) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (9000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf .376471 0 .878431 rg (0.0) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 592.2394 cm
Q
q
1 0 0 1 40.01575 523.4394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 14 Tm 1.593864 Tw 12 TL /F1 10 Tf 0 0 0 rg (The ) Tj /F5 10 Tf 0 0 0 rg (polling-interval) Tj /F1 10 Tf 0 0 0 rg ( tells Junos how frequently, in seconds, to poll for data; the ) Tj /F5 10 Tf 0 0 0 rg (sampling-rate) Tj /F1 10 Tf 0 0 0 rg ( tells) Tj T* 0 Tw (Junos how many packets to sample.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 517.4394 cm
Q
q
1 0 0 1 40.01575 488.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Juniper Enhanced Analytics) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 458.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .066123 Tw (The QFX5100 also supports Juniper Enhanced Analytics. This system can poll as frequently as every 8ms, and data) Tj T* 0 Tw (is exported as soon as it is collected. You can set thresholds on-box down to 1ns. Enhanced Analytics can monitor:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 452.2394 cm
Q
q
1 0 0 1 40.01575 452.2394 cm
Q
q
1 0 0 1 40.01575 440.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Traffic statistics) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 434.2394 cm
Q
q
1 0 0 1 40.01575 422.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Queue depth) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 416.2394 cm
Q
q
1 0 0 1 40.01575 404.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Latency) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 398.2394 cm
Q
q
1 0 0 1 40.01575 386.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Jitter) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 386.2394 cm
Q
q
1 0 0 1 40.01575 368.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This data can be streamed using the following formats:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 362.2394 cm
Q
q
1 0 0 1 40.01575 362.2394 cm
Q
q
1 0 0 1 40.01575 350.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Protobuf) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 344.2394 cm
Q
q
1 0 0 1 40.01575 332.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JSON) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 326.2394 cm
Q
q
1 0 0 1 40.01575 314.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CSV) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 308.2394 cm
Q
q
1 0 0 1 40.01575 296.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (TSV) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 296.2394 cm
Q
q
1 0 0 1 40.01575 278.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Enhanced Analytics is performed by two systems: the Analytics Daemon and the Analytics Manager.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 248.2394 cm
q
BT 1 0 0 1 0 14 Tm -0.105727 Tw 12 TL /F1 10 Tf 0 0 0 rg (The Analytics Daemon \() Tj /F5 10 Tf 0 0 0 rg (analyticsd) Tj /F1 10 Tf 0 0 0 rg (\) collects information from the Analytics Manager\222s ring buffers and exports it to) Tj T* 0 Tw (collectors.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 218.2394 cm
q
BT 1 0 0 1 0 14 Tm 1.317584 Tw 12 TL /F1 10 Tf 0 0 0 rg (The Analytics Manager runs in the PFE and collects the data that is placed into ring buffers for ) Tj /F5 10 Tf 0 0 0 rg (analyticsd) Tj /F1 10 Tf 0 0 0 rg ( to) Tj T* 0 Tw (collect.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 200.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (TODO: Add configuration examples for Enhanced Analytics.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 182.2394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (For more information, see Chapter 9 of the Juniper QFX5100 Series book ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (1) Tj /F1 10 Tf 0 0 0 rg 0 Ts (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 176.2394 cm
Q
q
1 0 0 1 40.01575 164.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (1\() Tj 0 0 .501961 rg (1) Tj 0 0 0 rg (, ) Tj 0 0 .501961 rg (2) Tj 0 0 0 rg (, ) Tj 0 0 .501961 rg (3) Tj 0 0 0 rg (\)) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Juniper QFX5100 Series) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 164.2394 cm
Q
q
1 0 0 1 40.01575 158.2394 cm
Q
q
1 0 0 1 40.01575 146.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (2) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Understanding In-Service Software Upgrade \(ISSU\)) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 146.2394 cm
Q
q
1 0 0 1 40.01575 140.2394 cm
Q
q
1 0 0 1 40.01575 128.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (3\() Tj 0 0 .501961 rg (1) Tj 0 0 0 rg (, ) Tj 0 0 .501961 rg (2) Tj 0 0 0 rg (\)) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Performing an In-Service Software Upgrade \(ISSU\) with Non-Stop Routing) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 128.2394 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (4) Tj T* ET
Q
Q
 
endstream
endobj
600 0 obj
<<
/Length 8081
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 770.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (Multi-Chassis LAG \(MC-LAG\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 716.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL .732131 Tw (Multi-Chassis LAG is a technology that allows two independent systems to present themselves as a single system) Tj T* 0 Tw .633606 Tw (while still operating indepedently. This is in contrast to Virtual Chassis, which makes multiple independent systems) Tj T* 0 Tw 1.259163 Tw (operate as a single system. At the highest level, MC-LAG works by forcing the two upstream devices to use the) Tj T* 0 Tw (same LACP System ID, which makes the downstream device think that the upstream devices are just one device.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 674.2394 cm
q
BT 1 0 0 1 0 26 Tm 1.391894 Tw 12 TL /F1 10 Tf 0 0 0 rg (Before diving into the specifics of an MC-LAG configuration, it is critical to know which settings ) Tj /F4 10 Tf (must match) Tj /F1 10 Tf ( and) Tj T* 0 Tw -0.030936 Tw (which settings ) Tj /F4 10 Tf (must be unique) Tj /F1 10 Tf ( between peers. The following section describes which must match and which must be) Tj T* 0 Tw (unique ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (4) Tj /F1 10 Tf 0 0 0 rg 0 Ts (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 656.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Must match:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 650.2394 cm
Q
q
1 0 0 1 40.01575 650.2394 cm
Q
q
1 0 0 1 40.01575 638.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (LACP System ID) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 632.2394 cm
Q
q
1 0 0 1 40.01575 620.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (LACP Admin Key) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 614.2394 cm
Q
q
1 0 0 1 40.01575 602.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MCAE ID) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 596.2394 cm
Q
q
1 0 0 1 40.01575 584.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MCAE Mode) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 578.2394 cm
Q
q
1 0 0 1 40.01575 566.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (VLANs) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 560.2394 cm
Q
q
1 0 0 1 40.01575 548.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Redundancy Group ID ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (5) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 542.2394 cm
Q
q
1 0 0 1 40.01575 530.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Service ID ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (5) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 530.2394 cm
Q
q
1 0 0 1 40.01575 512.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Must be unique:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 506.2394 cm
Q
q
1 0 0 1 40.01575 506.2394 cm
Q
q
1 0 0 1 40.01575 494.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MCAE Chassis ID) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 488.2394 cm
Q
q
1 0 0 1 40.01575 476.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MCAE Status Control) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 470.2394 cm
Q
q
1 0 0 1 40.01575 458.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Local ICCP IP) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 452.2394 cm
Q
q
1 0 0 1 40.01575 440.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Peer ICCP IP) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 434.2394 cm
Q
q
1 0 0 1 40.01575 422.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MC-LAG Protection) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 422.2394 cm
Q
q
1 0 0 1 40.01575 356.2394 cm
q
BT 1 0 0 1 0 50 Tm .6901 Tw 12 TL /F1 10 Tf 0 0 0 rg (Finally, a diagram is worth a thousand words. If you have the Juniper MX Series book from O\222Reilly ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (7) Tj /F1 10 Tf 0 0 0 rg 0 Ts (, I can highly) Tj T* 0 Tw 2.616123 Tw (recommend Figure 9-4 as a reference. I won\222t reproduce it here because that would be incredibly rude and) Tj T* 0 Tw -0.105519 Tw (inconsiderate, so please pick up that book if you can. Chapter 9, MC-LAG, is definitely worth it! Just in case you have) Tj T* 0 Tw .061894 Tw (a Safari subscription, ) Tj 0 0 .501961 rg (here\222s a link straight to the diagram) Tj 0 0 0 rg (. But again, definitely read the entire chapter. It\222s absolutely) Tj T* 0 Tw (worth it.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 344.2394 cm
Q
q
1 0 0 1 40.01575 263.4394 cm
.933333 .933333 .933333 rg
n 0 80.8 515.2441 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 26 Tm 1.229205 Tw 12 TL /F1 10 Tf 0 0 0 rg (I\222m hoping the authors don\222t mind me including a link directly to the diagram in the Safari Online book. But if) Tj T* 0 Tw .206095 Tw (you\222re one of the authors or the publisher and want that removed, ) Tj /F4 10 Tf (please) Tj /F1 10 Tf ( reach out to me and let me know and I) Tj T* 0 Tw (will gladly remove it.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 515.2441 80.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 80.8 l S
n 515.2441 0 m 515.2441 80.8 l S
Q
Q
q
1 0 0 1 40.01575 257.4394 cm
Q
q
1 0 0 1 40.01575 227.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Terminology) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 209.0394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (This section explains some of the terminology and configuration elements listed above. ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (5) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 179.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Service ID) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 149.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .114705 Tw (The Service ID must match between two ICCP peers. The Service ID exists for use cases where MC-LAG is used in) Tj T* 0 Tw (more than one routing instance. This ID is global.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (5) Tj T* ET
Q
Q
 
endstream
endobj
601 0 obj
<<
/Length 6300
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 773.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Redundancy Group ID) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 707.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL .981417 Tw (The Redundancy Group ID must match between two ICCP peers. It contains a grouping of MC-LAG bundles and) Tj T* 0 Tw .276705 Tw (their associated VLANs. It is useful because it allows the ICCP peers to send an update once instead of sending an) Tj T* 0 Tw -0.052186 Tw (update for each MC-LAG. For example, when a MAC address is learned, the MAC only needs to be sent to the ICCP) Tj T* 0 Tw 1.334705 Tw (peer one time for that redundancy group instead of multiple times for each MC-LAG in the group. This ID is not) Tj T* 0 Tw (required to be global, but can encompass one or more MC-LAG bundles.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 695.8394 cm
Q
q
1 0 0 1 40.01575 603.0394 cm
.933333 .933333 .933333 rg
n 0 92.8 515.2441 -92.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 74.8 Tm  T* ET
q
1 0 0 1 8 68 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 38 Tm .757888 Tw 12 TL /F1 10 Tf 0 0 0 rg (In vQFX 18.1R1.9, on which this document is based, there can only be one Redundancy Group ID configured.) Tj T* 0 Tw 1.687705 Tw (Although a list is supported, the ) Tj /F5 10 Tf 0 0 0 rg (commit) Tj ( ) Tj (check) Tj /F1 10 Tf 0 0 0 rg ( will fail with an error if more than one is provided. This is) Tj T* 0 Tw .299653 Tw (probably because only one bridge domain is supported, and a Redundancy Group is a broadcast domain. In the) Tj T* 0 Tw (MX router, multiple Redundancy Group IDs are supported.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 92.8 m 515.2441 92.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 92.8 l S
n 515.2441 0 m 515.2441 92.8 l S
Q
Q
q
1 0 0 1 40.01575 597.0394 cm
Q
q
1 0 0 1 40.01575 567.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (MCAE ID) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 537.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.907435 Tw (The Multi-Chassis Aggregated Ethernet Identifier must match between peers. This number must be unique per) Tj T* 0 Tw (MC-LAG.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 508.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (MCAE Chassis ID) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 490.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The MCAE Chassis ID uniquely identifies a chassis. Therefore, this ID must be unique between ICCP peers.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 461.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (LACP System ID) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 431.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .431095 Tw (This ID is used by LACP to identify the system to which a remote belongs. This ID must match between peers. It is) Tj T* 0 Tw (used to \223trick\224 the remote LACP peer into thinking it is talking to only one system.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 402.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (LACP Admin Key) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 372.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.346531 Tw (This is used in conjunction with the LACP System ID to uniquely identify an LACP peer. It must match between) Tj T* 0 Tw (peers.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 343.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (MCAE Mode) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 325.0394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (active-active) Tj /F1 10 Tf 0 0 0 rg ( or ) Tj /F5 10 Tf 0 0 0 rg (active-standby) Tj /F1 10 Tf 0 0 0 rg (. Must match between peers.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 313.0394 cm
Q
q
1 0 0 1 40.01575 232.2394 cm
.933333 .933333 .933333 rg
n 0 80.8 515.2441 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 26 Tm 3.828007 Tw 12 TL /F1 10 Tf 0 0 0 rg (Only ) Tj /F5 10 Tf 0 0 0 rg (active-active) Tj /F1 10 Tf 0 0 0 rg ( is supported on the QFX and EX Series. However, both ) Tj /F5 10 Tf 0 0 0 rg (active-active) Tj /F1 10 Tf 0 0 0 rg ( and) Tj T* 0 Tw .810829 Tw /F5 10 Tf 0 0 0 rg (active-standby) Tj /F1 10 Tf 0 0 0 rg ( are supported on the MX series with MPCs. ) Tj /F5 10 Tf 0 0 0 rg (active-active) Tj /F1 10 Tf 0 0 0 rg ( with a DPC on an MX is not) Tj T* 0 Tw (supported; you must use ) Tj /F5 10 Tf 0 0 0 rg (active-standby) Tj /F1 10 Tf 0 0 0 rg ( in those scenarios. ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (6) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 515.2441 80.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 80.8 l S
n 515.2441 0 m 515.2441 80.8 l S
Q
Q
q
1 0 0 1 40.01575 226.2394 cm
Q
q
1 0 0 1 40.01575 197.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Status Control) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 155.0394 cm
q
BT 1 0 0 1 0 26 Tm 1.909163 Tw 12 TL /F1 10 Tf 0 0 0 rg (Controls whether the node will be the active or standby node if ICCP fails. Only two options exist: ) Tj /F5 10 Tf 0 0 0 rg (active) Tj /F1 10 Tf 0 0 0 rg ( or) Tj T* 0 Tw .849116 Tw /F5 10 Tf 0 0 0 rg (standby) Tj /F1 10 Tf 0 0 0 rg (. One node must be ) Tj /F5 10 Tf 0 0 0 rg (active) Tj /F1 10 Tf 0 0 0 rg ( and the other must be ) Tj /F5 10 Tf 0 0 0 rg (standby) Tj /F1 10 Tf 0 0 0 rg (. The ) Tj /F5 10 Tf 0 0 0 rg (standby) Tj /F1 10 Tf 0 0 0 rg ( node will change its ) Tj 0 0 0 rg (LACP) Tj T* 0 Tw (System ID) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (6) Tj T* ET
Q
Q
 
endstream
endobj
602 0 obj
<<
/Length 7722
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 773.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (MC-LAG Protection) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 683.8394 cm
q
BT 1 0 0 1 0 74 Tm .891007 Tw 12 TL /F1 10 Tf 0 0 0 rg (Multi-chassis Link Protection ensures the appropriate behavior of the node configured as ) Tj 0 0 0 rg (Status Control) Tj 0 0 0 rg ( ) Tj /F5 10 Tf 0 0 0 rg (standby) Tj /F1 10 Tf 0 0 0 rg  T* 0 Tw .655479 Tw (when the ICL goes down. For example, if the ICL goes down, should the ) Tj /F5 10 Tf 0 0 0 rg (standby) Tj /F1 10 Tf 0 0 0 rg ( node change its ) Tj 0 0 0 rg (LACP System) Tj T* 0 Tw .354426 Tw (ID) Tj 0 0 0 rg (, thereby taking its MC-LAG link down, or should it leave it as-is, making it actively receive traffic? Link Protection) Tj T* 0 Tw .935186 Tw (uses an out-of-band mechanism to determine if the remote ICCP peer is still up or not. If the ICL is down but the) Tj T* 0 Tw .569243 Tw (remote ICCP peer is still up, then the ) Tj /F5 10 Tf 0 0 0 rg (standby) Tj /F1 10 Tf 0 0 0 rg ( node will change its ) Tj 0 0 0 rg (LACP System ID) Tj 0 0 0 rg (. However, if the ICL is down) Tj T* 0 Tw 1.430705 Tw (and the remote ICCP peer is also down, then the ) Tj /F5 10 Tf 0 0 0 rg (standby) Tj /F1 10 Tf 0 0 0 rg ( node will ) Tj /F4 10 Tf (not) Tj /F1 10 Tf ( change its ) Tj 0 0 0 rg (LACP System ID) Tj 0 0 0 rg (. This will) Tj T* 0 Tw (ensure that there is no outage.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 653.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Guidelines) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 611.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL 6.301175 Tw (The follow sections describe high-level, general guidelines when deploying MC-LAG. None of these) Tj T* 0 Tw 4.234161 Tw (recommendations are hard-and-fast rules, but they should be taken into consideration with any MC-LAG) Tj T* 0 Tw (deployment.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 582.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Inter-Chassis Link Redundancy) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 528.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL .862205 Tw (Although not required, it is strongly recommended that the ICL consist of at least two links. This ICL link needs to) Tj T* 0 Tw -0.058206 Tw (have VLANs trunked across it. It needs to have the downstream VLANs trunked plus the ICCP VLAN. The reason for) Tj T* 0 Tw .277705 Tw (trunking the downstream VLANs is in case one of the MC-LAG links goes down and traffic needs to go between the) Tj T* 0 Tw (switches.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 499.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Compensating for Lack of LACP support) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 457.0394 cm
q
BT 1 0 0 1 0 26 Tm 2.15094 Tw 12 TL /F1 10 Tf 0 0 0 rg (Generally speaking, your downstream LACP bundle will be a single-interface LAG per upstream device. If the) Tj T* 0 Tw .995256 Tw (downstream device does not support LACP, you can use the ) Tj /F5 10 Tf 0 0 0 rg (force-up) Tj /F1 10 Tf 0 0 0 rg ( flag. However, if the downstream device) Tj T* 0 Tw /F4 10 Tf (does) Tj /F1 10 Tf ( support LACP, it is strongly recommended to use LACP and leave the ) Tj /F5 10 Tf 0 0 0 rg (force-up) Tj /F1 10 Tf 0 0 0 rg ( option off.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 427.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Layer 3 Connectivity) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 349.8394 cm
q
BT 1 0 0 1 0 62 Tm 1.145227 Tw 12 TL /F1 10 Tf 0 0 0 rg (For simple layer 3 connectivity, such as when the downstream device is a server, both of the upstream MC-LAG) Tj T* 0 Tw 2.434161 Tw (peers can have their gateways configured with the same IP address when ) Tj /F5 10 Tf 0 0 0 rg (mcae-mac-synchronization) Tj /F1 10 Tf 0 0 0 rg ( is) Tj T* 0 Tw .502205 Tw (enabled on the VLAN. Unlike VRRP, this will keep traffic local to the switch that receives the packet. This works by) Tj T* 0 Tw .310783 Tw (allowing one upstream switch to respond with the peer switch\222s MAC address. The end result is that each upstream) Tj T* 0 Tw -0.000936 Tw (switch treats a packet as if it is its own. ) Tj /F5 10 Tf 0 0 0 rg (mcae-mac-synchronization) Tj /F1 10 Tf 0 0 0 rg ( in this scenario is required because, without) Tj T* 0 Tw (it, ARP requests are not sniffed or replicated by the peers.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 337.8394 cm
Q
q
1 0 0 1 40.01575 269.0394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 14 Tm .52694 Tw 12 TL /F1 10 Tf 0 0 0 rg (DHCP Relay is not supported with ) Tj /F5 10 Tf 0 0 0 rg (mcae-mac-synchronization) Tj /F1 10 Tf 0 0 0 rg (. If a DHCP Relay is required, you must use) Tj T* 0 Tw (VRRP.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 263.0394 cm
Q
q
1 0 0 1 40.01575 185.0394 cm
q
BT 1 0 0 1 0 62 Tm .514578 Tw 12 TL /F1 10 Tf 0 0 0 rg (When routing protocols are required with an MC-LAG, ) Tj /F5 10 Tf 0 0 0 rg (mcae-mac-synchronization) Tj /F1 10 Tf 0 0 0 rg ( is no longer an option. This) Tj T* 0 Tw .767131 Tw (is because the MAC synchronization option works similarly to an anycast service, but routing protocols require 1:1) Tj T* 0 Tw .742273 Tw (direct relationships. For this reason, when protocol adjacency is required \(such as OSPF between the aggregation) Tj T* 0 Tw .053052 Tw (and core layers\), VRRP is required. In these instances, the devices should peer to the VRRP VIP, not the real IP. To) Tj T* 0 Tw 2.16245 Tw (compensate for potential issues, a static ARP address for the ) Tj /F4 10 Tf (remote) Tj /F1 10 Tf ( peer\222s IRB MAC and real IP should be) Tj T* 0 Tw (configured.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 155.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Spanning Tree Protocol) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 125.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL -0.138795 Tw (Although the goal of MC-LAG is to remove the need for a Spanning Tree Protocol, it is highly recommended that STP) Tj T* 0 Tw (is enabled to prevent loops caused by miswiring as well as to prevent unintentional propagation of BPDUs.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 71.83937 cm
q
BT 1 0 0 1 0 38 Tm 1.778205 Tw 12 TL /F1 10 Tf 0 0 0 rg (When configuring STP, disable STP on the ICL. This is because STP could cause the traffic on the ICL to be) Tj T* 0 Tw 1.02815 Tw (blocked, thereby breaking the MC-LAGs. Configure all MC-LAG interfaces as ) Tj /F5 10 Tf 0 0 0 rg (edge) Tj /F1 10 Tf 0 0 0 rg (. A downstream device should) Tj T* 0 Tw 1.31745 Tw (not be able to cause a loop in a properly designed network. Turn on ) Tj /F5 10 Tf 0 0 0 rg (bpdu-block-on-edge) Tj /F1 10 Tf 0 0 0 rg (. This is to prevent) Tj T* 0 Tw (malicious or unintentional BPDU propagation.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 59.83937 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (7) Tj T* ET
Q
Q
 
endstream
endobj
603 0 obj
<<
/Length 31030
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 718.2394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 14 Tm 2.231506 Tw 12 TL /F1 10 Tf 0 0 0 rg (Do ) Tj /F4 10 Tf (not) Tj /F1 10 Tf ( configure MSTP or VSTP. This can cause loops when not configured appropriately on all devices,) Tj T* 0 Tw (including downstream devices. ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (6) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 712.2394 cm
Q
q
1 0 0 1 40.01575 681.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Configuration) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 651.8394 cm
q
BT 1 0 0 1 0 14 Tm 1.636506 Tw 12 TL /F1 10 Tf 0 0 0 rg (In this example, there are four vQFX switches: vQFX-1 through vQFX-4. vQFX-1 and vQFX-2 are our MC-LAG) Tj T* 0 Tw (head-end devices. Their ICL is ) Tj /F5 10 Tf 0 0 0 rg (ae0) Tj /F1 10 Tf 0 0 0 rg (, which consists of members ) Tj /F5 10 Tf 0 0 0 rg (xe-0/0/0) Tj /F1 10 Tf 0 0 0 rg ( and ) Tj /F5 10 Tf 0 0 0 rg (xe-0/0/1) Tj /F1 10 Tf 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 597.8394 cm
q
BT 1 0 0 1 0 38 Tm .653205 Tw 12 TL /F1 10 Tf 0 0 0 rg (They run an MC-LAG down to vQFX-3 on ) Tj /F5 10 Tf 0 0 0 rg (ae1) Tj /F1 10 Tf 0 0 0 rg ( and to vQFX-4 on ) Tj /F5 10 Tf 0 0 0 rg (ae2) Tj /F1 10 Tf 0 0 0 rg (. ) Tj /F5 10 Tf 0 0 0 rg (ae1) Tj /F1 10 Tf 0 0 0 rg ( consists of ) Tj /F5 10 Tf 0 0 0 rg (xe-0/0/2) Tj /F1 10 Tf 0 0 0 rg ( on vQFX-1 and) Tj T* 0 Tw .050829 Tw /F5 10 Tf 0 0 0 rg (xe-0/0/4) Tj /F1 10 Tf 0 0 0 rg ( on vQFX-2. ) Tj /F5 10 Tf 0 0 0 rg (ae2) Tj /F1 10 Tf 0 0 0 rg ( is made up of ) Tj /F5 10 Tf 0 0 0 rg (xe-0/0/3) Tj /F1 10 Tf 0 0 0 rg ( on vQFX-1 and ) Tj /F5 10 Tf 0 0 0 rg (xe-0/0/5) Tj /F1 10 Tf 0 0 0 rg ( on vQFX-2. The interface numbers) Tj T* 0 Tw 1.605783 Tw (are the same on vQFX-3 and vQFX-4 as their upstream devices with the exception of the bundle interface. On) Tj T* 0 Tw (vQFX-3 and vQFX-4, that is ) Tj /F5 10 Tf 0 0 0 rg (ae0) Tj /F1 10 Tf 0 0 0 rg (. You can see this below in the ) Tj /F5 10 Tf 0 0 0 rg (show) Tj ( ) Tj (lldp) Tj ( ) Tj (neighbors) Tj /F1 10 Tf 0 0 0 rg ( output for each device:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 231.0394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 538 366 re B*
Q
q
.933333 1 .8 rg
n 0 348 24 12 re f*
.933333 1 .8 rg
n 24 348 30 12 re f*
.933333 1 .8 rg
n 54 348 6 12 re f*
.933333 1 .8 rg
n 60 348 6 12 re f*
.933333 1 .8 rg
n 66 348 6 12 re f*
.933333 1 .8 rg
n 78 348 24 12 re f*
.933333 1 .8 rg
n 108 348 24 12 re f*
.933333 1 .8 rg
n 138 348 54 12 re f*
.933333 1 .8 rg
n 0 336 30 12 re f*
.933333 1 .8 rg
n 36 336 54 12 re f*
.933333 1 .8 rg
n 114 336 36 12 re f*
.933333 1 .8 rg
n 156 336 54 12 re f*
.933333 1 .8 rg
n 234 336 42 12 re f*
.933333 1 .8 rg
n 282 336 12 12 re f*
.933333 1 .8 rg
n 354 336 24 12 re f*
.933333 1 .8 rg
n 384 336 24 12 re f*
.933333 1 .8 rg
n 468 336 36 12 re f*
.933333 1 .8 rg
n 510 336 24 12 re f*
.933333 1 .8 rg
n 0 324 12 12 re f*
.933333 1 .8 rg
n 12 324 6 12 re f*
.933333 1 .8 rg
n 18 324 6 12 re f*
1 .941176 1 rg
n 24 324 18 12 re f*
.933333 1 .8 rg
n 42 324 6 12 re f*
.933333 1 .8 rg
n 114 324 18 12 re f*
.933333 1 .8 rg
n 234 324 12 12 re f*
.933333 1 .8 rg
n 246 324 6 12 re f*
.933333 1 .8 rg
n 252 324 12 12 re f*
.933333 1 .8 rg
n 264 324 6 12 re f*
.933333 1 .8 rg
n 270 324 12 12 re f*
.933333 1 .8 rg
n 282 324 6 12 re f*
.933333 1 .8 rg
n 288 324 12 12 re f*
.933333 1 .8 rg
n 300 324 6 12 re f*
.933333 1 .8 rg
n 306 324 12 12 re f*
.933333 1 .8 rg
n 318 324 6 12 re f*
.933333 1 .8 rg
n 324 324 12 12 re f*
.933333 1 .8 rg
n 354 324 12 12 re f*
.933333 1 .8 rg
n 366 324 6 12 re f*
.933333 1 .8 rg
n 372 324 6 12 re f*
1 .941176 1 rg
n 378 324 18 12 re f*
.933333 1 .8 rg
n 396 324 6 12 re f*
.933333 1 .8 rg
n 468 324 24 12 re f*
.933333 1 .8 rg
n 492 324 6 12 re f*
.933333 1 .8 rg
n 498 324 6 12 re f*
.933333 1 .8 rg
n 0 312 12 12 re f*
.933333 1 .8 rg
n 12 312 6 12 re f*
.933333 1 .8 rg
n 18 312 6 12 re f*
1 .941176 1 rg
n 24 312 18 12 re f*
.933333 1 .8 rg
n 42 312 6 12 re f*
.933333 1 .8 rg
n 114 312 18 12 re f*
.933333 1 .8 rg
n 234 312 12 12 re f*
.933333 1 .8 rg
n 246 312 6 12 re f*
.933333 1 .8 rg
n 252 312 12 12 re f*
.933333 1 .8 rg
n 264 312 6 12 re f*
.933333 1 .8 rg
n 270 312 12 12 re f*
.933333 1 .8 rg
n 282 312 6 12 re f*
.933333 1 .8 rg
n 288 312 12 12 re f*
.933333 1 .8 rg
n 300 312 6 12 re f*
.933333 1 .8 rg
n 306 312 12 12 re f*
.933333 1 .8 rg
n 318 312 6 12 re f*
.933333 1 .8 rg
n 324 312 12 12 re f*
.933333 1 .8 rg
n 354 312 12 12 re f*
.933333 1 .8 rg
n 366 312 6 12 re f*
.933333 1 .8 rg
n 372 312 6 12 re f*
1 .941176 1 rg
n 378 312 18 12 re f*
.933333 1 .8 rg
n 396 312 6 12 re f*
.933333 1 .8 rg
n 468 312 24 12 re f*
.933333 1 .8 rg
n 492 312 6 12 re f*
.933333 1 .8 rg
n 498 312 6 12 re f*
.933333 1 .8 rg
n 0 300 12 12 re f*
.933333 1 .8 rg
n 12 300 6 12 re f*
.933333 1 .8 rg
n 18 300 6 12 re f*
1 .941176 1 rg
n 24 300 18 12 re f*
.933333 1 .8 rg
n 42 300 6 12 re f*
.933333 1 .8 rg
n 114 300 18 12 re f*
.933333 1 .8 rg
n 234 300 12 12 re f*
.933333 1 .8 rg
n 246 300 6 12 re f*
.933333 1 .8 rg
n 252 300 12 12 re f*
.933333 1 .8 rg
n 264 300 6 12 re f*
.933333 1 .8 rg
n 270 300 12 12 re f*
.933333 1 .8 rg
n 282 300 6 12 re f*
.933333 1 .8 rg
n 288 300 12 12 re f*
.933333 1 .8 rg
n 300 300 6 12 re f*
.933333 1 .8 rg
n 306 300 30 12 re f*
.933333 1 .8 rg
n 354 300 12 12 re f*
.933333 1 .8 rg
n 366 300 6 12 re f*
.933333 1 .8 rg
n 372 300 6 12 re f*
1 .941176 1 rg
n 378 300 18 12 re f*
.933333 1 .8 rg
n 396 300 6 12 re f*
.933333 1 .8 rg
n 468 300 24 12 re f*
.933333 1 .8 rg
n 492 300 6 12 re f*
.933333 1 .8 rg
n 498 300 6 12 re f*
.933333 1 .8 rg
n 0 288 12 12 re f*
.933333 1 .8 rg
n 12 288 6 12 re f*
.933333 1 .8 rg
n 18 288 6 12 re f*
1 .941176 1 rg
n 24 288 18 12 re f*
.933333 1 .8 rg
n 42 288 6 12 re f*
.933333 1 .8 rg
n 114 288 18 12 re f*
.933333 1 .8 rg
n 234 288 12 12 re f*
.933333 1 .8 rg
n 246 288 6 12 re f*
.933333 1 .8 rg
n 252 288 12 12 re f*
.933333 1 .8 rg
n 264 288 6 12 re f*
.933333 1 .8 rg
n 270 288 12 12 re f*
.933333 1 .8 rg
n 282 288 6 12 re f*
.933333 1 .8 rg
n 288 288 12 12 re f*
.933333 1 .8 rg
n 300 288 6 12 re f*
.933333 1 .8 rg
n 306 288 30 12 re f*
.933333 1 .8 rg
n 354 288 12 12 re f*
.933333 1 .8 rg
n 366 288 6 12 re f*
.933333 1 .8 rg
n 372 288 6 12 re f*
1 .941176 1 rg
n 378 288 18 12 re f*
.933333 1 .8 rg
n 396 288 6 12 re f*
.933333 1 .8 rg
n 468 288 24 12 re f*
.933333 1 .8 rg
n 492 288 6 12 re f*
.933333 1 .8 rg
n 498 288 6 12 re f*
.933333 1 .8 rg
n 0 276 6 12 re f*
.933333 1 .8 rg
n 6 276 48 12 re f*
.933333 1 .8 rg
n 54 276 6 12 re f*
.933333 1 .8 rg
n 0 252 24 12 re f*
.933333 1 .8 rg
n 24 252 30 12 re f*
.933333 1 .8 rg
n 54 252 6 12 re f*
.933333 1 .8 rg
n 60 252 6 12 re f*
.933333 1 .8 rg
n 66 252 6 12 re f*
.933333 1 .8 rg
n 78 252 24 12 re f*
.933333 1 .8 rg
n 108 252 24 12 re f*
.933333 1 .8 rg
n 138 252 54 12 re f*
.933333 1 .8 rg
n 0 240 30 12 re f*
.933333 1 .8 rg
n 36 240 54 12 re f*
.933333 1 .8 rg
n 114 240 36 12 re f*
.933333 1 .8 rg
n 156 240 54 12 re f*
.933333 1 .8 rg
n 234 240 42 12 re f*
.933333 1 .8 rg
n 282 240 12 12 re f*
.933333 1 .8 rg
n 354 240 24 12 re f*
.933333 1 .8 rg
n 384 240 24 12 re f*
.933333 1 .8 rg
n 468 240 36 12 re f*
.933333 1 .8 rg
n 510 240 24 12 re f*
.933333 1 .8 rg
n 0 228 12 12 re f*
.933333 1 .8 rg
n 12 228 6 12 re f*
.933333 1 .8 rg
n 18 228 6 12 re f*
1 .941176 1 rg
n 24 228 18 12 re f*
.933333 1 .8 rg
n 42 228 6 12 re f*
.933333 1 .8 rg
n 114 228 18 12 re f*
.933333 1 .8 rg
n 234 228 12 12 re f*
.933333 1 .8 rg
n 246 228 6 12 re f*
.933333 1 .8 rg
n 252 228 12 12 re f*
.933333 1 .8 rg
n 264 228 6 12 re f*
.933333 1 .8 rg
n 270 228 12 12 re f*
.933333 1 .8 rg
n 282 228 6 12 re f*
.933333 1 .8 rg
n 288 228 12 12 re f*
.933333 1 .8 rg
n 300 228 6 12 re f*
.933333 1 .8 rg
n 306 228 30 12 re f*
.933333 1 .8 rg
n 354 228 12 12 re f*
.933333 1 .8 rg
n 366 228 6 12 re f*
.933333 1 .8 rg
n 372 228 6 12 re f*
1 .941176 1 rg
n 378 228 18 12 re f*
.933333 1 .8 rg
n 396 228 6 12 re f*
.933333 1 .8 rg
n 468 228 24 12 re f*
.933333 1 .8 rg
n 492 228 6 12 re f*
.933333 1 .8 rg
n 498 228 6 12 re f*
.933333 1 .8 rg
n 0 216 12 12 re f*
.933333 1 .8 rg
n 12 216 6 12 re f*
.933333 1 .8 rg
n 18 216 6 12 re f*
1 .941176 1 rg
n 24 216 18 12 re f*
.933333 1 .8 rg
n 42 216 6 12 re f*
.933333 1 .8 rg
n 114 216 18 12 re f*
.933333 1 .8 rg
n 234 216 12 12 re f*
.933333 1 .8 rg
n 246 216 6 12 re f*
.933333 1 .8 rg
n 252 216 12 12 re f*
.933333 1 .8 rg
n 264 216 6 12 re f*
.933333 1 .8 rg
n 270 216 12 12 re f*
.933333 1 .8 rg
n 282 216 6 12 re f*
.933333 1 .8 rg
n 288 216 12 12 re f*
.933333 1 .8 rg
n 300 216 6 12 re f*
.933333 1 .8 rg
n 306 216 30 12 re f*
.933333 1 .8 rg
n 354 216 12 12 re f*
.933333 1 .8 rg
n 366 216 6 12 re f*
.933333 1 .8 rg
n 372 216 6 12 re f*
1 .941176 1 rg
n 378 216 18 12 re f*
.933333 1 .8 rg
n 396 216 6 12 re f*
.933333 1 .8 rg
n 468 216 24 12 re f*
.933333 1 .8 rg
n 492 216 6 12 re f*
.933333 1 .8 rg
n 498 216 6 12 re f*
.933333 1 .8 rg
n 0 204 12 12 re f*
.933333 1 .8 rg
n 12 204 6 12 re f*
.933333 1 .8 rg
n 18 204 6 12 re f*
1 .941176 1 rg
n 24 204 18 12 re f*
.933333 1 .8 rg
n 42 204 6 12 re f*
.933333 1 .8 rg
n 114 204 18 12 re f*
.933333 1 .8 rg
n 234 204 12 12 re f*
.933333 1 .8 rg
n 246 204 6 12 re f*
.933333 1 .8 rg
n 252 204 12 12 re f*
.933333 1 .8 rg
n 264 204 6 12 re f*
.933333 1 .8 rg
n 270 204 12 12 re f*
.933333 1 .8 rg
n 282 204 6 12 re f*
.933333 1 .8 rg
n 288 204 12 12 re f*
.933333 1 .8 rg
n 300 204 6 12 re f*
.933333 1 .8 rg
n 306 204 30 12 re f*
.933333 1 .8 rg
n 354 204 12 12 re f*
.933333 1 .8 rg
n 366 204 6 12 re f*
.933333 1 .8 rg
n 372 204 6 12 re f*
1 .941176 1 rg
n 378 204 18 12 re f*
.933333 1 .8 rg
n 396 204 6 12 re f*
.933333 1 .8 rg
n 468 204 24 12 re f*
.933333 1 .8 rg
n 492 204 6 12 re f*
.933333 1 .8 rg
n 498 204 6 12 re f*
.933333 1 .8 rg
n 0 192 12 12 re f*
.933333 1 .8 rg
n 12 192 6 12 re f*
.933333 1 .8 rg
n 18 192 6 12 re f*
1 .941176 1 rg
n 24 192 18 12 re f*
.933333 1 .8 rg
n 42 192 6 12 re f*
.933333 1 .8 rg
n 114 192 18 12 re f*
.933333 1 .8 rg
n 234 192 12 12 re f*
.933333 1 .8 rg
n 246 192 6 12 re f*
.933333 1 .8 rg
n 252 192 12 12 re f*
.933333 1 .8 rg
n 264 192 6 12 re f*
.933333 1 .8 rg
n 270 192 12 12 re f*
.933333 1 .8 rg
n 282 192 6 12 re f*
.933333 1 .8 rg
n 288 192 12 12 re f*
.933333 1 .8 rg
n 300 192 6 12 re f*
.933333 1 .8 rg
n 306 192 30 12 re f*
.933333 1 .8 rg
n 354 192 12 12 re f*
.933333 1 .8 rg
n 366 192 6 12 re f*
.933333 1 .8 rg
n 372 192 6 12 re f*
1 .941176 1 rg
n 378 192 18 12 re f*
.933333 1 .8 rg
n 396 192 6 12 re f*
.933333 1 .8 rg
n 468 192 24 12 re f*
.933333 1 .8 rg
n 492 192 6 12 re f*
.933333 1 .8 rg
n 498 192 6 12 re f*
.933333 1 .8 rg
n 0 168 6 12 re f*
.933333 1 .8 rg
n 6 168 48 12 re f*
.933333 1 .8 rg
n 54 168 6 12 re f*
.933333 1 .8 rg
n 0 144 24 12 re f*
.933333 1 .8 rg
n 24 144 30 12 re f*
.933333 1 .8 rg
n 54 144 6 12 re f*
.933333 1 .8 rg
n 60 144 6 12 re f*
.933333 1 .8 rg
n 66 144 6 12 re f*
.933333 1 .8 rg
n 78 144 24 12 re f*
.933333 1 .8 rg
n 108 144 24 12 re f*
.933333 1 .8 rg
n 138 144 54 12 re f*
.933333 1 .8 rg
n 0 132 30 12 re f*
.933333 1 .8 rg
n 36 132 54 12 re f*
.933333 1 .8 rg
n 114 132 36 12 re f*
.933333 1 .8 rg
n 156 132 54 12 re f*
.933333 1 .8 rg
n 234 132 42 12 re f*
.933333 1 .8 rg
n 282 132 12 12 re f*
.933333 1 .8 rg
n 354 132 24 12 re f*
.933333 1 .8 rg
n 384 132 24 12 re f*
.933333 1 .8 rg
n 468 132 36 12 re f*
.933333 1 .8 rg
n 510 132 24 12 re f*
.933333 1 .8 rg
n 0 120 12 12 re f*
.933333 1 .8 rg
n 12 120 6 12 re f*
.933333 1 .8 rg
n 18 120 6 12 re f*
1 .941176 1 rg
n 24 120 18 12 re f*
.933333 1 .8 rg
n 42 120 6 12 re f*
.933333 1 .8 rg
n 114 120 18 12 re f*
.933333 1 .8 rg
n 234 120 12 12 re f*
.933333 1 .8 rg
n 246 120 6 12 re f*
.933333 1 .8 rg
n 252 120 12 12 re f*
.933333 1 .8 rg
n 264 120 6 12 re f*
.933333 1 .8 rg
n 270 120 12 12 re f*
.933333 1 .8 rg
n 282 120 6 12 re f*
.933333 1 .8 rg
n 288 120 12 12 re f*
.933333 1 .8 rg
n 300 120 6 12 re f*
.933333 1 .8 rg
n 306 120 12 12 re f*
.933333 1 .8 rg
n 318 120 6 12 re f*
.933333 1 .8 rg
n 324 120 12 12 re f*
.933333 1 .8 rg
n 354 120 12 12 re f*
.933333 1 .8 rg
n 366 120 6 12 re f*
.933333 1 .8 rg
n 372 120 6 12 re f*
1 .941176 1 rg
n 378 120 18 12 re f*
.933333 1 .8 rg
n 396 120 6 12 re f*
.933333 1 .8 rg
n 468 120 24 12 re f*
.933333 1 .8 rg
n 492 120 6 12 re f*
.933333 1 .8 rg
n 498 120 6 12 re f*
.933333 1 .8 rg
n 0 108 12 12 re f*
.933333 1 .8 rg
n 12 108 6 12 re f*
.933333 1 .8 rg
n 18 108 6 12 re f*
1 .941176 1 rg
n 24 108 18 12 re f*
.933333 1 .8 rg
n 42 108 6 12 re f*
.933333 1 .8 rg
n 114 108 18 12 re f*
.933333 1 .8 rg
n 234 108 12 12 re f*
.933333 1 .8 rg
n 246 108 6 12 re f*
.933333 1 .8 rg
n 252 108 12 12 re f*
.933333 1 .8 rg
n 264 108 6 12 re f*
.933333 1 .8 rg
n 270 108 12 12 re f*
.933333 1 .8 rg
n 282 108 6 12 re f*
.933333 1 .8 rg
n 288 108 12 12 re f*
.933333 1 .8 rg
n 300 108 6 12 re f*
.933333 1 .8 rg
n 306 108 30 12 re f*
.933333 1 .8 rg
n 354 108 12 12 re f*
.933333 1 .8 rg
n 366 108 6 12 re f*
.933333 1 .8 rg
n 372 108 6 12 re f*
1 .941176 1 rg
n 378 108 18 12 re f*
.933333 1 .8 rg
n 396 108 6 12 re f*
.933333 1 .8 rg
n 468 108 24 12 re f*
.933333 1 .8 rg
n 492 108 6 12 re f*
.933333 1 .8 rg
n 498 108 6 12 re f*
.933333 1 .8 rg
n 0 84 6 12 re f*
.933333 1 .8 rg
n 6 84 48 12 re f*
.933333 1 .8 rg
n 54 84 6 12 re f*
.933333 1 .8 rg
n 0 60 24 12 re f*
.933333 1 .8 rg
n 24 60 30 12 re f*
.933333 1 .8 rg
n 54 60 6 12 re f*
.933333 1 .8 rg
n 60 60 6 12 re f*
.933333 1 .8 rg
n 66 60 6 12 re f*
.933333 1 .8 rg
n 78 60 24 12 re f*
.933333 1 .8 rg
n 108 60 24 12 re f*
.933333 1 .8 rg
n 138 60 54 12 re f*
.933333 1 .8 rg
n 0 48 30 12 re f*
.933333 1 .8 rg
n 36 48 54 12 re f*
.933333 1 .8 rg
n 114 48 36 12 re f*
.933333 1 .8 rg
n 156 48 54 12 re f*
.933333 1 .8 rg
n 234 48 42 12 re f*
.933333 1 .8 rg
n 282 48 12 12 re f*
.933333 1 .8 rg
n 354 48 24 12 re f*
.933333 1 .8 rg
n 384 48 24 12 re f*
.933333 1 .8 rg
n 468 48 36 12 re f*
.933333 1 .8 rg
n 510 48 24 12 re f*
.933333 1 .8 rg
n 0 36 12 12 re f*
.933333 1 .8 rg
n 12 36 6 12 re f*
.933333 1 .8 rg
n 18 36 6 12 re f*
1 .941176 1 rg
n 24 36 18 12 re f*
.933333 1 .8 rg
n 42 36 6 12 re f*
.933333 1 .8 rg
n 114 36 18 12 re f*
.933333 1 .8 rg
n 234 36 12 12 re f*
.933333 1 .8 rg
n 246 36 6 12 re f*
.933333 1 .8 rg
n 252 36 12 12 re f*
.933333 1 .8 rg
n 264 36 6 12 re f*
.933333 1 .8 rg
n 270 36 12 12 re f*
.933333 1 .8 rg
n 282 36 6 12 re f*
.933333 1 .8 rg
n 288 36 12 12 re f*
.933333 1 .8 rg
n 300 36 6 12 re f*
.933333 1 .8 rg
n 306 36 12 12 re f*
.933333 1 .8 rg
n 318 36 6 12 re f*
.933333 1 .8 rg
n 324 36 12 12 re f*
.933333 1 .8 rg
n 354 36 12 12 re f*
.933333 1 .8 rg
n 366 36 6 12 re f*
.933333 1 .8 rg
n 372 36 6 12 re f*
1 .941176 1 rg
n 378 36 18 12 re f*
.933333 1 .8 rg
n 396 36 6 12 re f*
.933333 1 .8 rg
n 468 36 24 12 re f*
.933333 1 .8 rg
n 492 36 6 12 re f*
.933333 1 .8 rg
n 498 36 6 12 re f*
.933333 1 .8 rg
n 0 24 12 12 re f*
.933333 1 .8 rg
n 12 24 6 12 re f*
.933333 1 .8 rg
n 18 24 6 12 re f*
1 .941176 1 rg
n 24 24 18 12 re f*
.933333 1 .8 rg
n 42 24 6 12 re f*
.933333 1 .8 rg
n 114 24 18 12 re f*
.933333 1 .8 rg
n 234 24 12 12 re f*
.933333 1 .8 rg
n 246 24 6 12 re f*
.933333 1 .8 rg
n 252 24 12 12 re f*
.933333 1 .8 rg
n 264 24 6 12 re f*
.933333 1 .8 rg
n 270 24 12 12 re f*
.933333 1 .8 rg
n 282 24 6 12 re f*
.933333 1 .8 rg
n 288 24 12 12 re f*
.933333 1 .8 rg
n 300 24 6 12 re f*
.933333 1 .8 rg
n 306 24 30 12 re f*
.933333 1 .8 rg
n 354 24 12 12 re f*
.933333 1 .8 rg
n 366 24 6 12 re f*
.933333 1 .8 rg
n 372 24 6 12 re f*
1 .941176 1 rg
n 378 24 18 12 re f*
.933333 1 .8 rg
n 396 24 6 12 re f*
.933333 1 .8 rg
n 468 24 24 12 re f*
.933333 1 .8 rg
n 492 24 6 12 re f*
.933333 1 .8 rg
n 498 24 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
.933333 1 .8 rg
n 6 0 48 12 re f*
.933333 1 .8 rg
n 54 0 6 12 re f*
BT 1 0 0 1 0 350 Tm 12 TL /F5 10 Tf 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (lldp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (neighbors) Tj 0 0 0 rg  T* 0 0 0 rg (Local) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (    ) Tj 0 0 0 rg (Parent) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (    ) Tj 0 0 0 rg (Chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Id) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Port) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (info) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (System) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Name) Tj 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (68) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (68) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae1) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj 0 0 0 rg (bc:00) Tj 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae2) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj 0 0 0 rg (c5:00) Tj 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T*  T* 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (lldp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (neighbors) Tj 0 0 0 rg  T* 0 0 0 rg (Local) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (    ) Tj 0 0 0 rg (Parent) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (    ) Tj 0 0 0 rg (Chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Id) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Port) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (info) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (System) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Name) Tj 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae1) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj 0 0 0 rg (bc:00) Tj 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae2) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj 0 0 0 rg (c5:00) Tj 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj 0 0 0 rg (fa:00) Tj 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj 0 0 0 rg (fa:00) Tj 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T*  T* 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (lldp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (neighbors) Tj 0 0 0 rg  T* 0 0 0 rg (Local) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (    ) Tj 0 0 0 rg (Parent) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (    ) Tj 0 0 0 rg (Chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Id) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Port) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (info) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (System) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Name) Tj 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (68) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj 0 0 0 rg (fa:00) Tj 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T*  T* 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (lldp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (neighbors) Tj 0 0 0 rg  T* 0 0 0 rg (Local) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (    ) Tj 0 0 0 rg (Parent) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (    ) Tj 0 0 0 rg (Chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Id) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Port) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (info) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (System) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Name) Tj 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (68) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj 0 0 0 rg (fa:00) Tj 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 187.0394 cm
q
BT 1 0 0 1 0 26 Tm .074006 Tw 12 TL /F1 10 Tf 0 0 0 rg (The MC-LAG to vQFX-3 provides normal layer 3 gateway services. We use MAC address synchronization here. The) Tj T* 0 Tw .760292 Tw (MC-LAG toward vQFX-4, however, runs OSPF. For this, we remove MAC address synchronization and implement) Tj T* 0 Tw (VRRP with static ARP bindings. See ) Tj 0 0 0 rg (Layer 3 Connectivity) Tj 0 0 0 rg ( for more details about this.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 169.0394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (The final test will be pinging between vQFX-3 and vQFX-4\222s ) Tj /F5 10 Tf 0 0 0 rg (ae0) Tj /F1 10 Tf 0 0 0 rg ( interfaces.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 157.0394 cm
Q
q
1 0 0 1 40.01575 88.23937 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .995227 Tw (I don\222t have Visio or Omnigraffle, and I found making diagrams in anything else highly frustrating. So for now,) Tj T* 0 Tw (there are no diagrams. :\( However, if you\222d like to contribute some, they would be greatly appreciated!) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 82.23937 cm
Q
q
1 0 0 1 40.01575 64.23937 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The very first thing to do with any LAG in Junos is to set the number of LAG interfaces:) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (8) Tj T* ET
Q
Q
 
endstream
endobj
604 0 obj
<<
/Length 10922
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 684.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 102 re B*
Q
q
.933333 1 .8 rg
n 0 84 36 12 re f*
.933333 1 .8 rg
n 0 72 42 12 re f*
.933333 1 .8 rg
n 48 72 6 12 re f*
.933333 1 .8 rg
n 24 60 60 12 re f*
.933333 1 .8 rg
n 84 60 6 12 re f*
.933333 1 .8 rg
n 90 60 42 12 re f*
.933333 1 .8 rg
n 138 60 6 12 re f*
.933333 1 .8 rg
n 48 48 48 12 re f*
.933333 1 .8 rg
n 102 48 6 12 re f*
.933333 1 .8 rg
n 72 36 36 12 re f*
.933333 1 .8 rg
n 108 36 6 12 re f*
.933333 1 .8 rg
n 114 36 30 12 re f*
.933333 1 .8 rg
n 150 36 6 12 re f*
.933333 1 .8 rg
n 156 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 86 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                               ) Tj T* (    ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (devices) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ethernet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (device) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (count) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 573.4394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 102 re B*
Q
q
.933333 1 .8 rg
n 0 84 36 12 re f*
.933333 1 .8 rg
n 0 72 42 12 re f*
.933333 1 .8 rg
n 48 72 6 12 re f*
.933333 1 .8 rg
n 24 60 60 12 re f*
.933333 1 .8 rg
n 84 60 6 12 re f*
.933333 1 .8 rg
n 90 60 42 12 re f*
.933333 1 .8 rg
n 138 60 6 12 re f*
.933333 1 .8 rg
n 48 48 48 12 re f*
.933333 1 .8 rg
n 102 48 6 12 re f*
.933333 1 .8 rg
n 72 36 36 12 re f*
.933333 1 .8 rg
n 108 36 6 12 re f*
.933333 1 .8 rg
n 114 36 30 12 re f*
.933333 1 .8 rg
n 150 36 6 12 re f*
.933333 1 .8 rg
n 156 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 86 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                               ) Tj T* (    ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (devices) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ethernet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (device) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (count) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 462.6394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 102 re B*
Q
q
.933333 1 .8 rg
n 0 84 48 12 re f*
.933333 1 .8 rg
n 0 72 42 12 re f*
.933333 1 .8 rg
n 48 72 6 12 re f*
.933333 1 .8 rg
n 24 60 60 12 re f*
.933333 1 .8 rg
n 84 60 6 12 re f*
.933333 1 .8 rg
n 90 60 42 12 re f*
.933333 1 .8 rg
n 138 60 6 12 re f*
.933333 1 .8 rg
n 48 48 48 12 re f*
.933333 1 .8 rg
n 102 48 6 12 re f*
.933333 1 .8 rg
n 72 36 36 12 re f*
.933333 1 .8 rg
n 108 36 6 12 re f*
.933333 1 .8 rg
n 114 36 30 12 re f*
.933333 1 .8 rg
n 150 36 6 12 re f*
.933333 1 .8 rg
n 156 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 86 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# vQFX-3) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                               ) Tj T* (    ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (devices) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ethernet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (device) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (count) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 351.8394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 102 re B*
Q
q
.933333 1 .8 rg
n 0 84 48 12 re f*
.933333 1 .8 rg
n 0 72 42 12 re f*
.933333 1 .8 rg
n 48 72 6 12 re f*
.933333 1 .8 rg
n 24 60 60 12 re f*
.933333 1 .8 rg
n 84 60 6 12 re f*
.933333 1 .8 rg
n 90 60 42 12 re f*
.933333 1 .8 rg
n 138 60 6 12 re f*
.933333 1 .8 rg
n 48 48 48 12 re f*
.933333 1 .8 rg
n 102 48 6 12 re f*
.933333 1 .8 rg
n 72 36 36 12 re f*
.933333 1 .8 rg
n 108 36 6 12 re f*
.933333 1 .8 rg
n 114 36 30 12 re f*
.933333 1 .8 rg
n 150 36 6 12 re f*
.933333 1 .8 rg
n 156 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 86 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# vQFX-4) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                               ) Tj T* (    ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (devices) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ethernet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (device) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (count) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 331.8394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Next, we configure the ) Tj 0 0 0 rg (Service ID) Tj 0 0 0 rg ( on the upstream devices:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 277.0394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 54 re B*
Q
q
.933333 1 .8 rg
n 0 36 36 12 re f*
.933333 1 .8 rg
n 0 24 36 12 re f*
.933333 1 .8 rg
n 36 24 6 12 re f*
.933333 1 .8 rg
n 42 24 42 12 re f*
.933333 1 .8 rg
n 90 24 6 12 re f*
.933333 1 .8 rg
n 24 12 42 12 re f*
.933333 1 .8 rg
n 66 12 6 12 re f*
.933333 1 .8 rg
n 72 12 12 12 re f*
.933333 1 .8 rg
n 90 12 6 12 re f*
.933333 1 .8 rg
n 96 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 38 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (switch) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (service) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 214.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 54 re B*
Q
q
.933333 1 .8 rg
n 0 36 36 12 re f*
.933333 1 .8 rg
n 0 24 36 12 re f*
.933333 1 .8 rg
n 36 24 6 12 re f*
.933333 1 .8 rg
n 42 24 42 12 re f*
.933333 1 .8 rg
n 90 24 6 12 re f*
.933333 1 .8 rg
n 24 12 42 12 re f*
.933333 1 .8 rg
n 66 12 6 12 re f*
.933333 1 .8 rg
n 72 12 12 12 re f*
.933333 1 .8 rg
n 90 12 6 12 re f*
.933333 1 .8 rg
n 96 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 38 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (switch) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (service) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg (                       ) Tj T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 194.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Next, we\222ll configure the ICL. For redundancy, we\222ll configure the ICL as an LACP bundle:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 55.43937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 138 re B*
Q
q
.933333 1 .8 rg
n 0 120 36 12 re f*
.933333 1 .8 rg
n 0 108 60 12 re f*
.933333 1 .8 rg
n 66 108 6 12 re f*
.933333 1 .8 rg
n 24 96 12 12 re f*
.933333 1 .8 rg
n 36 96 6 12 re f*
.933333 1 .8 rg
n 42 96 6 12 re f*
1 .941176 1 rg
n 48 96 18 12 re f*
.933333 1 .8 rg
n 66 96 6 12 re f*
.933333 1 .8 rg
n 78 96 6 12 re f*
.933333 1 .8 rg
n 48 84 30 12 re f*
.933333 1 .8 rg
n 78 84 6 12 re f*
.933333 1 .8 rg
n 84 84 42 12 re f*
.933333 1 .8 rg
n 132 84 6 12 re f*
.933333 1 .8 rg
n 72 72 30 12 re f*
.933333 1 .8 rg
n 102 72 12 12 re f*
.933333 1 .8 rg
n 120 72 18 12 re f*
.933333 1 .8 rg
n 138 72 6 12 re f*
.933333 1 .8 rg
n 48 60 6 12 re f*
.933333 1 .8 rg
n 24 48 6 12 re f*
.933333 1 .8 rg
n 24 36 12 12 re f*
.933333 1 .8 rg
n 36 36 6 12 re f*
.933333 1 .8 rg
n 42 36 6 12 re f*
1 .941176 1 rg
n 48 36 18 12 re f*
.933333 1 .8 rg
n 66 36 6 12 re f*
.933333 1 .8 rg
n 78 36 6 12 re f*
.933333 1 .8 rg
n 48 24 30 12 re f*
.933333 1 .8 rg
n 78 24 6 12 re f*
.933333 1 .8 rg
n 84 24 42 12 re f*
.933333 1 .8 rg
n 132 24 6 12 re f*
.933333 1 .8 rg
n 72 12 30 12 re f*
.933333 1 .8 rg
n 102 12 12 12 re f*
.933333 1 .8 rg
n 120 12 18 12 re f*
.933333 1 .8 rg
n 138 12 6 12 re f*
.933333 1 .8 rg
n 48 0 6 12 re f*
BT 1 0 0 1 0 122 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg (                ) Tj T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (9) Tj T* ET
Q
Q
 
endstream
endobj
605 0 obj
<<
/Length 10246
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 564.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 222 re B*
Q
q
.933333 1 .8 rg
n 24 204 6 12 re f*
.933333 1 .8 rg
n 24 192 18 12 re f*
.933333 1 .8 rg
n 48 192 6 12 re f*
.933333 1 .8 rg
n 48 180 60 12 re f*
.933333 1 .8 rg
n 108 180 6 12 re f*
.933333 1 .8 rg
n 114 180 30 12 re f*
.933333 1 .8 rg
n 144 180 6 12 re f*
.933333 1 .8 rg
n 150 180 42 12 re f*
.933333 1 .8 rg
n 198 180 6 12 re f*
.933333 1 .8 rg
n 72 168 24 12 re f*
.933333 1 .8 rg
n 102 168 6 12 re f*
.933333 1 .8 rg
n 96 156 36 12 re f*
.933333 1 .8 rg
n 132 156 6 12 re f*
.933333 1 .8 rg
n 96 144 48 12 re f*
.933333 1 .8 rg
n 150 144 24 12 re f*
.933333 1 .8 rg
n 174 144 6 12 re f*
.933333 1 .8 rg
n 72 132 6 12 re f*
.933333 1 .8 rg
n 48 120 6 12 re f*
.933333 1 .8 rg
n 48 108 24 12 re f*
.933333 1 .8 rg
n 78 108 6 12 re f*
.933333 1 .8 rg
n 90 108 6 12 re f*
.933333 1 .8 rg
n 72 96 36 12 re f*
.933333 1 .8 rg
n 114 96 48 12 re f*
.933333 1 .8 rg
n 162 96 6 12 re f*
.933333 1 .8 rg
n 168 96 54 12 re f*
.933333 1 .8 rg
n 228 96 6 12 re f*
.933333 1 .8 rg
n 96 84 54 12 re f*
.933333 1 .8 rg
n 150 84 6 12 re f*
.933333 1 .8 rg
n 156 84 24 12 re f*
.933333 1 .8 rg
n 186 84 30 12 re f*
.933333 1 .8 rg
n 216 84 6 12 re f*
.933333 1 .8 rg
n 96 72 24 12 re f*
.933333 1 .8 rg
n 126 72 6 12 re f*
.933333 1 .8 rg
n 120 60 42 12 re f*
.933333 1 .8 rg
n 168 60 18 12 re f*
.933333 1 .8 rg
n 186 60 6 12 re f*
.933333 1 .8 rg
n 96 48 6 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 206 Tm 12 TL /F5 10 Tf 0 0 0 rg (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (lacp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (periodic) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (slow) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ethernet) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (switching) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (interface) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (trunk) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (vlan) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (members) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (all) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 201.4394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 354 re B*
Q
q
.933333 1 .8 rg
n 0 336 36 12 re f*
.933333 1 .8 rg
n 0 324 60 12 re f*
.933333 1 .8 rg
n 66 324 6 12 re f*
.933333 1 .8 rg
n 24 312 12 12 re f*
.933333 1 .8 rg
n 36 312 6 12 re f*
.933333 1 .8 rg
n 42 312 6 12 re f*
1 .941176 1 rg
n 48 312 18 12 re f*
.933333 1 .8 rg
n 66 312 6 12 re f*
.933333 1 .8 rg
n 78 312 6 12 re f*
.933333 1 .8 rg
n 48 300 30 12 re f*
.933333 1 .8 rg
n 78 300 6 12 re f*
.933333 1 .8 rg
n 84 300 42 12 re f*
.933333 1 .8 rg
n 132 300 6 12 re f*
.933333 1 .8 rg
n 72 288 30 12 re f*
.933333 1 .8 rg
n 102 288 12 12 re f*
.933333 1 .8 rg
n 120 288 18 12 re f*
.933333 1 .8 rg
n 138 288 6 12 re f*
.933333 1 .8 rg
n 48 276 6 12 re f*
.933333 1 .8 rg
n 24 264 6 12 re f*
.933333 1 .8 rg
n 24 252 12 12 re f*
.933333 1 .8 rg
n 36 252 6 12 re f*
.933333 1 .8 rg
n 42 252 6 12 re f*
1 .941176 1 rg
n 48 252 18 12 re f*
.933333 1 .8 rg
n 66 252 6 12 re f*
.933333 1 .8 rg
n 78 252 6 12 re f*
.933333 1 .8 rg
n 48 240 30 12 re f*
.933333 1 .8 rg
n 78 240 6 12 re f*
.933333 1 .8 rg
n 84 240 42 12 re f*
.933333 1 .8 rg
n 132 240 6 12 re f*
.933333 1 .8 rg
n 72 228 30 12 re f*
.933333 1 .8 rg
n 102 228 12 12 re f*
.933333 1 .8 rg
n 120 228 18 12 re f*
.933333 1 .8 rg
n 138 228 6 12 re f*
.933333 1 .8 rg
n 48 216 6 12 re f*
.933333 1 .8 rg
n 24 204 6 12 re f*
.933333 1 .8 rg
n 24 192 18 12 re f*
.933333 1 .8 rg
n 48 192 6 12 re f*
.933333 1 .8 rg
n 48 180 60 12 re f*
.933333 1 .8 rg
n 108 180 6 12 re f*
.933333 1 .8 rg
n 114 180 30 12 re f*
.933333 1 .8 rg
n 144 180 6 12 re f*
.933333 1 .8 rg
n 150 180 42 12 re f*
.933333 1 .8 rg
n 198 180 6 12 re f*
.933333 1 .8 rg
n 72 168 24 12 re f*
.933333 1 .8 rg
n 102 168 6 12 re f*
.933333 1 .8 rg
n 96 156 36 12 re f*
.933333 1 .8 rg
n 132 156 6 12 re f*
.933333 1 .8 rg
n 96 144 48 12 re f*
.933333 1 .8 rg
n 150 144 24 12 re f*
.933333 1 .8 rg
n 174 144 6 12 re f*
.933333 1 .8 rg
n 72 132 6 12 re f*
.933333 1 .8 rg
n 48 120 6 12 re f*
.933333 1 .8 rg
n 48 108 24 12 re f*
.933333 1 .8 rg
n 78 108 6 12 re f*
.933333 1 .8 rg
n 90 108 6 12 re f*
.933333 1 .8 rg
n 72 96 36 12 re f*
.933333 1 .8 rg
n 114 96 48 12 re f*
.933333 1 .8 rg
n 162 96 6 12 re f*
.933333 1 .8 rg
n 168 96 54 12 re f*
.933333 1 .8 rg
n 228 96 6 12 re f*
.933333 1 .8 rg
n 96 84 54 12 re f*
.933333 1 .8 rg
n 150 84 6 12 re f*
.933333 1 .8 rg
n 156 84 24 12 re f*
.933333 1 .8 rg
n 186 84 30 12 re f*
.933333 1 .8 rg
n 216 84 6 12 re f*
.933333 1 .8 rg
n 96 72 24 12 re f*
.933333 1 .8 rg
n 126 72 6 12 re f*
.933333 1 .8 rg
n 120 60 42 12 re f*
.933333 1 .8 rg
n 168 60 18 12 re f*
.933333 1 .8 rg
n 186 60 6 12 re f*
.933333 1 .8 rg
n 96 48 6 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 338 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (lacp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (periodic) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (slow) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ethernet) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (switching) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (interface) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (trunk) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (vlan) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (members) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (all) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 181.4394 cm
Q
q
1 0 0 1 40.01575 112.6394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .269606 Tw (If you have a device with different line cards/slots/ASICs, consider spreading your bundle members across them) Tj T* 0 Tw (for greater resiliency.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 106.6394 cm
Q
q
1 0 0 1 40.01575 64.63937 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .807913 Tw (Now that the ICL has its layer 1 and layer 2 configuration done, we need to ensure it can route packets for ICCP.) Tj T* 0 Tw 2.938864 Tw (Since ICCP only requires TCP/IP connectivity to establish, this could be done between loopback interfaces.) Tj T* 0 Tw (However, for the example, we\222ll just use an IRB interface.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (10) Tj T* ET
Q
Q
 
endstream
endobj
606 0 obj
<<
/Length 13237
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 588.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 198 re B*
Q
q
.933333 1 .8 rg
n 0 180 36 12 re f*
.933333 1 .8 rg
n 0 168 60 12 re f*
.933333 1 .8 rg
n 66 168 6 12 re f*
.933333 1 .8 rg
n 24 156 18 12 re f*
.933333 1 .8 rg
n 48 156 6 12 re f*
.933333 1 .8 rg
n 48 144 24 12 re f*
.933333 1 .8 rg
n 78 144 18 12 re f*
.933333 1 .8 rg
n 102 144 6 12 re f*
.933333 1 .8 rg
n 72 132 36 12 re f*
.933333 1 .8 rg
n 114 132 24 12 re f*
.933333 1 .8 rg
n 144 132 6 12 re f*
.933333 1 .8 rg
n 96 120 42 12 re f*
.933333 1 .8 rg
n 144 120 48 12 re f*
.933333 1 .8 rg
n 192 120 6 12 re f*
.933333 1 .8 rg
n 198 120 12 12 re f*
.933333 1 .8 rg
n 210 120 6 12 re f*
.933333 1 .8 rg
n 72 108 6 12 re f*
.933333 1 .8 rg
n 48 96 6 12 re f*
.933333 1 .8 rg
n 24 84 6 12 re f*
.933333 1 .8 rg
n 0 72 6 12 re f*
.933333 1 .8 rg
n 0 60 30 12 re f*
.933333 1 .8 rg
n 36 60 6 12 re f*
.933333 1 .8 rg
n 24 48 24 12 re f*
.933333 1 .8 rg
n 54 48 6 12 re f*
.933333 1 .8 rg
n 48 36 24 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 78 36 12 12 re f*
.933333 1 .8 rg
n 96 36 18 12 re f*
.933333 1 .8 rg
n 114 36 6 12 re f*
.933333 1 .8 rg
n 48 24 12 12 re f*
.933333 1 .8 rg
n 60 24 6 12 re f*
.933333 1 .8 rg
n 66 24 54 12 re f*
.933333 1 .8 rg
n 126 24 18 12 re f*
.933333 1 .8 rg
n 144 24 24 12 re f*
.933333 1 .8 rg
n 168 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 182 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (irb) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (inet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.0) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (31) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg (    ) Tj T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (vlans) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (v100) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (vlan) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (l3) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 381.4394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 198 re B*
Q
q
.933333 1 .8 rg
n 0 180 36 12 re f*
.933333 1 .8 rg
n 0 168 60 12 re f*
.933333 1 .8 rg
n 66 168 6 12 re f*
.933333 1 .8 rg
n 24 156 18 12 re f*
.933333 1 .8 rg
n 48 156 6 12 re f*
.933333 1 .8 rg
n 48 144 24 12 re f*
.933333 1 .8 rg
n 78 144 18 12 re f*
.933333 1 .8 rg
n 102 144 6 12 re f*
.933333 1 .8 rg
n 72 132 36 12 re f*
.933333 1 .8 rg
n 114 132 24 12 re f*
.933333 1 .8 rg
n 144 132 6 12 re f*
.933333 1 .8 rg
n 96 120 42 12 re f*
.933333 1 .8 rg
n 144 120 48 12 re f*
.933333 1 .8 rg
n 192 120 6 12 re f*
.933333 1 .8 rg
n 198 120 12 12 re f*
.933333 1 .8 rg
n 210 120 6 12 re f*
.933333 1 .8 rg
n 72 108 6 12 re f*
.933333 1 .8 rg
n 48 96 6 12 re f*
.933333 1 .8 rg
n 24 84 6 12 re f*
.933333 1 .8 rg
n 0 72 6 12 re f*
.933333 1 .8 rg
n 0 60 30 12 re f*
.933333 1 .8 rg
n 36 60 6 12 re f*
.933333 1 .8 rg
n 24 48 24 12 re f*
.933333 1 .8 rg
n 54 48 6 12 re f*
.933333 1 .8 rg
n 48 36 24 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 78 36 12 12 re f*
.933333 1 .8 rg
n 96 36 18 12 re f*
.933333 1 .8 rg
n 114 36 6 12 re f*
.933333 1 .8 rg
n 48 24 12 12 re f*
.933333 1 .8 rg
n 60 24 6 12 re f*
.933333 1 .8 rg
n 66 24 54 12 re f*
.933333 1 .8 rg
n 126 24 18 12 re f*
.933333 1 .8 rg
n 144 24 24 12 re f*
.933333 1 .8 rg
n 168 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 182 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (irb) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (inet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.1) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (31) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg (    ) Tj T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (vlans) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (v100) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (vlan) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (l3) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 361.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Next, we need to configure ICCP:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 162.6394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 198 re B*
Q
q
.933333 1 .8 rg
n 0 180 36 12 re f*
.933333 1 .8 rg
n 0 168 54 12 re f*
.933333 1 .8 rg
n 60 168 6 12 re f*
.933333 1 .8 rg
n 24 156 24 12 re f*
.933333 1 .8 rg
n 54 156 6 12 re f*
.933333 1 .8 rg
n 48 144 30 12 re f*
.933333 1 .8 rg
n 78 144 6 12 re f*
.933333 1 .8 rg
n 84 144 12 12 re f*
.933333 1 .8 rg
n 96 144 6 12 re f*
.933333 1 .8 rg
n 102 144 24 12 re f*
.933333 1 .8 rg
n 132 144 48 12 re f*
.933333 1 .8 rg
n 180 144 6 12 re f*
.933333 1 .8 rg
n 48 132 24 12 re f*
.933333 1 .8 rg
n 78 132 48 12 re f*
.933333 1 .8 rg
n 132 132 6 12 re f*
.933333 1 .8 rg
n 72 120 42 12 re f*
.933333 1 .8 rg
n 114 120 6 12 re f*
.933333 1 .8 rg
n 120 120 78 12 re f*
.933333 1 .8 rg
n 198 120 6 12 re f*
.933333 1 .8 rg
n 204 120 24 12 re f*
.933333 1 .8 rg
n 228 120 6 12 re f*
.933333 1 .8 rg
n 234 120 24 12 re f*
.933333 1 .8 rg
n 264 120 12 12 re f*
.933333 1 .8 rg
n 276 120 6 12 re f*
.933333 1 .8 rg
n 72 108 60 12 re f*
.933333 1 .8 rg
n 132 108 6 12 re f*
.933333 1 .8 rg
n 138 108 30 12 re f*
.933333 1 .8 rg
n 168 108 6 12 re f*
.933333 1 .8 rg
n 174 108 12 12 re f*
.933333 1 .8 rg
n 186 108 6 12 re f*
.933333 1 .8 rg
n 192 108 24 12 re f*
.933333 1 .8 rg
n 222 108 18 12 re f*
.933333 1 .8 rg
n 240 108 6 12 re f*
.933333 1 .8 rg
n 72 96 48 12 re f*
.933333 1 .8 rg
n 120 96 6 12 re f*
.933333 1 .8 rg
n 126 96 54 12 re f*
.933333 1 .8 rg
n 186 96 6 12 re f*
.933333 1 .8 rg
n 96 84 42 12 re f*
.933333 1 .8 rg
n 138 84 6 12 re f*
.933333 1 .8 rg
n 144 84 42 12 re f*
.933333 1 .8 rg
n 186 84 6 12 re f*
.933333 1 .8 rg
n 192 84 48 12 re f*
.933333 1 .8 rg
n 246 84 18 12 re f*
.933333 1 .8 rg
n 264 84 6 12 re f*
.933333 1 .8 rg
n 96 72 48 12 re f*
.933333 1 .8 rg
n 144 72 6 12 re f*
.933333 1 .8 rg
n 150 72 48 12 re f*
.933333 1 .8 rg
n 204 72 6 12 re f*
.933333 1 .8 rg
n 120 60 42 12 re f*
.933333 1 .8 rg
n 162 60 6 12 re f*
.933333 1 .8 rg
n 168 60 48 12 re f*
.933333 1 .8 rg
n 222 60 18 12 re f*
.933333 1 .8 rg
n 240 60 6 12 re f*
.933333 1 .8 rg
n 96 48 6 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 182 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (iccp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 .439216 .12549 rg (local) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ip) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (addr) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.0) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg (         ) Tj T* (        ) Tj 0 0 0 rg (peer) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (session) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (establishment) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (hold) Tj .188235 .188235 .188235 rg (-) Tj 0 .439216 .12549 rg (time) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (50) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (redundancy) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (group) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (list) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (liveness) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (detection) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (minimum) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (receive) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interval) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (300) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (transmit) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interval) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (minimum) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interval) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (300) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 63.83937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 90 re B*
Q
q
.933333 1 .8 rg
n 0 72 36 12 re f*
.933333 1 .8 rg
n 0 60 54 12 re f*
.933333 1 .8 rg
n 60 60 6 12 re f*
.933333 1 .8 rg
n 24 48 24 12 re f*
.933333 1 .8 rg
n 54 48 6 12 re f*
.933333 1 .8 rg
n 48 36 30 12 re f*
.933333 1 .8 rg
n 78 36 6 12 re f*
.933333 1 .8 rg
n 84 36 12 12 re f*
.933333 1 .8 rg
n 96 36 6 12 re f*
.933333 1 .8 rg
n 102 36 24 12 re f*
.933333 1 .8 rg
n 132 36 48 12 re f*
.933333 1 .8 rg
n 180 36 6 12 re f*
.933333 1 .8 rg
n 48 24 24 12 re f*
.933333 1 .8 rg
n 78 24 48 12 re f*
.933333 1 .8 rg
n 132 24 6 12 re f*
.933333 1 .8 rg
n 72 12 42 12 re f*
.933333 1 .8 rg
n 114 12 6 12 re f*
.933333 1 .8 rg
n 120 12 78 12 re f*
.933333 1 .8 rg
n 198 12 6 12 re f*
.933333 1 .8 rg
n 204 12 24 12 re f*
.933333 1 .8 rg
n 228 12 6 12 re f*
.933333 1 .8 rg
n 234 12 24 12 re f*
.933333 1 .8 rg
n 264 12 12 12 re f*
.933333 1 .8 rg
n 276 12 6 12 re f*
.933333 1 .8 rg
n 72 0 60 12 re f*
.933333 1 .8 rg
n 132 0 6 12 re f*
.933333 1 .8 rg
n 138 0 30 12 re f*
.933333 1 .8 rg
n 168 0 6 12 re f*
.933333 1 .8 rg
n 174 0 12 12 re f*
.933333 1 .8 rg
n 186 0 6 12 re f*
.933333 1 .8 rg
n 192 0 24 12 re f*
.933333 1 .8 rg
n 222 0 18 12 re f*
.933333 1 .8 rg
n 240 0 6 12 re f*
BT 1 0 0 1 0 74 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (iccp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 .439216 .12549 rg (local) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ip) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (addr) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (peer) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (session) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (establishment) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (hold) Tj .188235 .188235 .188235 rg (-) Tj 0 .439216 .12549 rg (time) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (50) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (redundancy) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (group) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (list) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (11) Tj T* ET
Q
Q
 
endstream
endobj
607 0 obj
<<
/Length 12235
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 672.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 114 re B*
Q
q
.933333 1 .8 rg
n 72 96 48 12 re f*
.933333 1 .8 rg
n 120 96 6 12 re f*
.933333 1 .8 rg
n 126 96 54 12 re f*
.933333 1 .8 rg
n 186 96 6 12 re f*
.933333 1 .8 rg
n 96 84 42 12 re f*
.933333 1 .8 rg
n 138 84 6 12 re f*
.933333 1 .8 rg
n 144 84 42 12 re f*
.933333 1 .8 rg
n 186 84 6 12 re f*
.933333 1 .8 rg
n 192 84 48 12 re f*
.933333 1 .8 rg
n 246 84 18 12 re f*
.933333 1 .8 rg
n 264 84 6 12 re f*
.933333 1 .8 rg
n 96 72 48 12 re f*
.933333 1 .8 rg
n 144 72 6 12 re f*
.933333 1 .8 rg
n 150 72 48 12 re f*
.933333 1 .8 rg
n 204 72 6 12 re f*
.933333 1 .8 rg
n 120 60 42 12 re f*
.933333 1 .8 rg
n 162 60 6 12 re f*
.933333 1 .8 rg
n 168 60 48 12 re f*
.933333 1 .8 rg
n 222 60 18 12 re f*
.933333 1 .8 rg
n 240 60 6 12 re f*
.933333 1 .8 rg
n 96 48 6 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 98 Tm 12 TL /F5 10 Tf 0 0 0 rg (            ) Tj 0 0 0 rg (liveness) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (detection) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (minimum) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (receive) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interval) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (300) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (transmit) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interval) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (minimum) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interval) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (300) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 616.2394 cm
q
BT 1 0 0 1 0 38 Tm .93811 Tw 12 TL /F1 10 Tf 0 0 0 rg (Note that we\222re configuring BFD for faster failure detection in this example. By default, this will create a new BFD) Tj T* 0 Tw 1.726531 Tw (session that runs on the control plane. However, if your platform supports it and you are not running ICCP via) Tj T* 0 Tw .250205 Tw (loopback interfaces \(and ICCP is using IPs that are directly connected\), you can push this down to the PFE with the) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (protocols) Tj ( ) Tj (iccp) Tj ( ) Tj (peer) Tj ( ) Tj (<) Tj (ip) Tj (>) Tj ( ) Tj (liveness-detection) Tj ( ) Tj (single-hop) Tj /F1 10 Tf 0 0 0 rg ( command.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 604.2394 cm
Q
q
1 0 0 1 40.01575 535.4394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .725535 Tw (In production, a best practice would be to configure ICCP between the loopback interfaces to ensure the ICCP) Tj T* 0 Tw (session stays up, even if the ICL is down.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 529.4394 cm
Q
q
1 0 0 1 40.01575 499.4394 cm
q
BT 1 0 0 1 0 14 Tm 3.859116 Tw 12 TL /F1 10 Tf 0 0 0 rg (At this point, everything has been done such that ICCP should come up. This can be verified with the) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (show) Tj ( ) Tj (iccp) Tj ( ) Tj (status) Tj /F1 10 Tf 0 0 0 rg ( command:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 72.63937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 426 re B*
Q
q
.933333 1 .8 rg
n 0 408 24 12 re f*
.933333 1 .8 rg
n 24 408 30 12 re f*
.933333 1 .8 rg
n 54 408 6 12 re f*
.933333 1 .8 rg
n 60 408 6 12 re f*
.933333 1 .8 rg
n 66 408 6 12 re f*
.933333 1 .8 rg
n 78 408 24 12 re f*
.933333 1 .8 rg
n 108 408 24 12 re f*
.933333 1 .8 rg
n 0 384 60 12 re f*
.933333 1 .8 rg
n 66 384 30 12 re f*
.933333 1 .8 rg
n 102 384 66 12 re f*
.933333 1 .8 rg
n 174 384 18 12 re f*
.933333 1 .8 rg
n 198 384 24 12 re f*
.933333 1 .8 rg
n 228 384 48 12 re f*
.933333 1 .8 rg
n 12 372 18 12 re f*
.933333 1 .8 rg
n 36 372 60 12 re f*
.933333 1 .8 rg
n 138 372 6 12 re f*
.933333 1 .8 rg
n 150 372 66 12 re f*
.933333 1 .8 rg
n 12 360 60 12 re f*
.933333 1 .8 rg
n 78 360 54 12 re f*
.933333 1 .8 rg
n 138 360 6 12 re f*
.933333 1 .8 rg
n 150 360 12 12 re f*
.933333 1 .8 rg
n 12 348 60 12 re f*
.933333 1 .8 rg
n 78 348 30 12 re f*
.933333 1 .8 rg
n 114 348 12 12 re f*
.933333 1 .8 rg
n 186 348 36 12 re f*
.933333 1 .8 rg
n 24 336 18 12 re f*
.933333 1 .8 rg
n 192 336 12 12 re f*
.933333 1 .8 rg
n 0 312 36 12 re f*
.933333 1 .8 rg
n 42 312 72 12 re f*
.933333 1 .8 rg
n 120 312 30 12 re f*
.933333 1 .8 rg
n 12 300 60 12 re f*
.933333 1 .8 rg
n 78 300 30 12 re f*
.933333 1 .8 rg
n 114 300 18 12 re f*
.933333 1 .8 rg
n 138 300 42 12 re f*
.933333 1 .8 rg
n 186 300 24 12 re f*
.933333 1 .8 rg
n 0 276 36 12 re f*
.933333 1 .8 rg
n 42 276 72 12 re f*
.933333 1 .8 rg
n 120 276 48 12 re f*
.933333 1 .8 rg
n 12 264 60 12 re f*
.933333 1 .8 rg
n 78 264 30 12 re f*
.933333 1 .8 rg
n 114 264 18 12 re f*
.933333 1 .8 rg
n 138 264 42 12 re f*
.933333 1 .8 rg
n 186 264 24 12 re f*
.933333 1 .8 rg
n 0 240 36 12 re f*
.933333 1 .8 rg
n 42 240 72 12 re f*
.933333 1 .8 rg
n 120 240 108 12 re f*
.933333 1 .8 rg
n 12 228 60 12 re f*
.933333 1 .8 rg
n 78 228 30 12 re f*
.933333 1 .8 rg
n 114 228 18 12 re f*
.933333 1 .8 rg
n 138 228 42 12 re f*
.933333 1 .8 rg
n 186 228 24 12 re f*
.933333 1 .8 rg
n 0 204 6 12 re f*
.933333 1 .8 rg
n 6 204 48 12 re f*
.933333 1 .8 rg
n 54 204 6 12 re f*
.933333 1 .8 rg
n 0 180 24 12 re f*
.933333 1 .8 rg
n 24 180 30 12 re f*
.933333 1 .8 rg
n 54 180 6 12 re f*
.933333 1 .8 rg
n 60 180 6 12 re f*
.933333 1 .8 rg
n 66 180 6 12 re f*
.933333 1 .8 rg
n 78 180 24 12 re f*
.933333 1 .8 rg
n 108 180 24 12 re f*
.933333 1 .8 rg
n 0 156 60 12 re f*
.933333 1 .8 rg
n 66 156 30 12 re f*
.933333 1 .8 rg
n 102 156 66 12 re f*
.933333 1 .8 rg
n 174 156 18 12 re f*
.933333 1 .8 rg
n 198 156 24 12 re f*
.933333 1 .8 rg
n 228 156 48 12 re f*
.933333 1 .8 rg
n 12 144 18 12 re f*
.933333 1 .8 rg
n 36 144 60 12 re f*
.933333 1 .8 rg
n 138 144 6 12 re f*
.933333 1 .8 rg
n 150 144 66 12 re f*
.933333 1 .8 rg
n 12 132 60 12 re f*
.933333 1 .8 rg
n 78 132 54 12 re f*
.933333 1 .8 rg
n 138 132 6 12 re f*
.933333 1 .8 rg
n 150 132 12 12 re f*
.933333 1 .8 rg
n 12 120 60 12 re f*
.933333 1 .8 rg
n 78 120 30 12 re f*
.933333 1 .8 rg
n 114 120 12 12 re f*
.933333 1 .8 rg
n 186 120 36 12 re f*
.933333 1 .8 rg
n 24 108 18 12 re f*
.933333 1 .8 rg
n 192 108 12 12 re f*
.933333 1 .8 rg
n 0 84 36 12 re f*
.933333 1 .8 rg
n 42 84 72 12 re f*
.933333 1 .8 rg
n 120 84 30 12 re f*
.933333 1 .8 rg
n 12 72 60 12 re f*
.933333 1 .8 rg
n 78 72 30 12 re f*
.933333 1 .8 rg
n 114 72 18 12 re f*
.933333 1 .8 rg
n 138 72 42 12 re f*
.933333 1 .8 rg
n 186 72 24 12 re f*
.933333 1 .8 rg
n 0 48 36 12 re f*
.933333 1 .8 rg
n 42 48 72 12 re f*
.933333 1 .8 rg
n 120 48 48 12 re f*
.933333 1 .8 rg
n 12 36 60 12 re f*
.933333 1 .8 rg
n 78 36 30 12 re f*
.933333 1 .8 rg
n 114 36 18 12 re f*
.933333 1 .8 rg
n 138 36 42 12 re f*
.933333 1 .8 rg
n 186 36 24 12 re f*
.933333 1 .8 rg
n 0 12 36 12 re f*
.933333 1 .8 rg
n 42 12 72 12 re f*
.933333 1 .8 rg
n 120 12 108 12 re f*
.933333 1 .8 rg
n 12 0 60 12 re f*
.933333 1 .8 rg
n 78 0 30 12 re f*
.933333 1 .8 rg
n 114 0 18 12 re f*
.933333 1 .8 rg
n 138 0 42 12 re f*
.933333 1 .8 rg
n 186 0 24 12 re f*
BT 1 0 0 1 0 410 Tm 12 TL /F5 10 Tf 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (iccp) Tj 0 0 0 rg  T*  T* 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Information) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 .501961 0 rg (for) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (peer) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.1) Tj /F5 10 Tf 0 0 0 rg  T* (  ) Tj 0 0 0 rg (TCP) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Connection) Tj 0 0 0 rg (       ) Tj 0 0 0 rg (:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Established) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Liveliness) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Detection) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Up) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ID) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Status) Tj 0 0 0 rg  T* (    ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (                         ) Tj 0 0 0 rg (Up) Tj 0 0 0 rg  T*  T* 0 0 0 rg (Client) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Application:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (lacpd) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (IDs) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Joined:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (None) Tj 0 0 0 rg  T*  T* 0 0 0 rg (Client) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Application:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (MCSNOOPD) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (IDs) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Joined:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (None) Tj 0 0 0 rg  T*  T* 0 0 0 rg (Client) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Application:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (l2ald_iccpd_client) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (IDs) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Joined:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (None) Tj 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T*  T* 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (iccp) Tj 0 0 0 rg  T*  T* 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Information) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 .501961 0 rg (for) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (peer) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.0) Tj /F5 10 Tf 0 0 0 rg  T* (  ) Tj 0 0 0 rg (TCP) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Connection) Tj 0 0 0 rg (       ) Tj 0 0 0 rg (:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Established) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Liveliness) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Detection) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Up) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ID) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Status) Tj 0 0 0 rg  T* (    ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (                         ) Tj 0 0 0 rg (Up) Tj 0 0 0 rg  T*  T* 0 0 0 rg (Client) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Application:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (lacpd) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (IDs) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Joined:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (None) Tj 0 0 0 rg  T*  T* 0 0 0 rg (Client) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Application:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (MCSNOOPD) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (IDs) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Joined:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (None) Tj 0 0 0 rg  T*  T* 0 0 0 rg (Client) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Application:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (l2ald_iccpd_client) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (IDs) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Joined:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (None) Tj 0 0 0 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (12) Tj T* ET
Q
Q
 
endstream
endobj
608 0 obj
<<
/Length 12694
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 756.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 30 re B*
Q
q
.933333 1 .8 rg
n 0 0 6 12 re f*
.933333 1 .8 rg
n 6 0 48 12 re f*
.933333 1 .8 rg
n 54 0 6 12 re f*
BT 1 0 0 1 0 14 Tm 12 TL /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 724.2394 cm
q
BT 1 0 0 1 0 14 Tm .937756 Tw 12 TL /F1 10 Tf 0 0 0 rg (Before going on, we have two minor things to finish up: configuring ) Tj 0 0 0 rg (MC-LAG Protection) Tj 0 0 0 rg ( and configuring ) Tj 0 0 0 rg (Spanning) Tj T* 0 Tw (Tree Protocol) Tj 0 0 0 rg (:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 513.4394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 210 re B*
Q
q
.933333 1 .8 rg
n 0 192 36 12 re f*
.933333 1 .8 rg
n 0 180 30 12 re f*
.933333 1 .8 rg
n 30 180 6 12 re f*
.933333 1 .8 rg
n 36 180 42 12 re f*
.933333 1 .8 rg
n 84 180 6 12 re f*
.933333 1 .8 rg
n 24 168 30 12 re f*
.933333 1 .8 rg
n 54 168 6 12 re f*
.933333 1 .8 rg
n 60 168 42 12 re f*
.933333 1 .8 rg
n 102 168 6 12 re f*
.933333 1 .8 rg
n 108 168 60 12 re f*
.933333 1 .8 rg
n 174 168 48 12 re f*
.933333 1 .8 rg
n 228 168 6 12 re f*
.933333 1 .8 rg
n 48 156 54 12 re f*
.933333 1 .8 rg
n 108 156 18 12 re f*
.933333 1 .8 rg
n 126 156 6 12 re f*
.933333 1 .8 rg
n 24 144 6 12 re f*
.933333 1 .8 rg
n 0 132 6 12 re f*
.933333 1 .8 rg
n 0 120 54 12 re f*
.933333 1 .8 rg
n 60 120 6 12 re f*
.933333 1 .8 rg
n 24 108 24 12 re f*
.933333 1 .8 rg
n 54 108 6 12 re f*
.933333 1 .8 rg
n 48 96 54 12 re f*
.933333 1 .8 rg
n 108 96 18 12 re f*
.933333 1 .8 rg
n 132 96 6 12 re f*
.933333 1 .8 rg
n 72 84 42 12 re f*
.933333 1 .8 rg
n 114 84 6 12 re f*
.933333 1 .8 rg
n 48 72 6 12 re f*
.933333 1 .8 rg
n 48 60 54 12 re f*
.933333 1 .8 rg
n 108 60 18 12 re f*
.933333 1 .8 rg
n 132 60 6 12 re f*
.933333 1 .8 rg
n 72 48 24 12 re f*
.933333 1 .8 rg
n 102 48 30 12 re f*
.933333 1 .8 rg
n 132 48 6 12 re f*
.933333 1 .8 rg
n 138 48 12 12 re f*
.933333 1 .8 rg
n 150 48 6 12 re f*
.933333 1 .8 rg
n 156 48 30 12 re f*
.933333 1 .8 rg
n 186 48 6 12 re f*
.933333 1 .8 rg
n 48 36 6 12 re f*
.933333 1 .8 rg
n 48 24 24 12 re f*
.933333 1 .8 rg
n 72 24 6 12 re f*
.933333 1 .8 rg
n 78 24 30 12 re f*
.933333 1 .8 rg
n 108 24 6 12 re f*
.933333 1 .8 rg
n 114 24 12 12 re f*
.933333 1 .8 rg
n 126 24 6 12 re f*
.933333 1 .8 rg
n 132 24 24 12 re f*
.933333 1 .8 rg
n 156 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 194 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (multi) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (multi) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (chassis) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (protection) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg ( ) Tj T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (rstp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (disable) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (all) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (point) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (to) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (point) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (bpdu) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (block) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (on) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (edge) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 294.6394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 210 re B*
Q
q
.933333 1 .8 rg
n 0 192 36 12 re f*
.933333 1 .8 rg
n 0 180 30 12 re f*
.933333 1 .8 rg
n 30 180 6 12 re f*
.933333 1 .8 rg
n 36 180 42 12 re f*
.933333 1 .8 rg
n 84 180 6 12 re f*
.933333 1 .8 rg
n 24 168 30 12 re f*
.933333 1 .8 rg
n 54 168 6 12 re f*
.933333 1 .8 rg
n 60 168 42 12 re f*
.933333 1 .8 rg
n 102 168 6 12 re f*
.933333 1 .8 rg
n 108 168 60 12 re f*
.933333 1 .8 rg
n 174 168 48 12 re f*
.933333 1 .8 rg
n 228 168 6 12 re f*
.933333 1 .8 rg
n 48 156 54 12 re f*
.933333 1 .8 rg
n 108 156 18 12 re f*
.933333 1 .8 rg
n 126 156 6 12 re f*
.933333 1 .8 rg
n 24 144 6 12 re f*
.933333 1 .8 rg
n 0 132 6 12 re f*
.933333 1 .8 rg
n 0 120 54 12 re f*
.933333 1 .8 rg
n 60 120 6 12 re f*
.933333 1 .8 rg
n 24 108 24 12 re f*
.933333 1 .8 rg
n 54 108 6 12 re f*
.933333 1 .8 rg
n 48 96 54 12 re f*
.933333 1 .8 rg
n 108 96 18 12 re f*
.933333 1 .8 rg
n 132 96 6 12 re f*
.933333 1 .8 rg
n 72 84 42 12 re f*
.933333 1 .8 rg
n 114 84 6 12 re f*
.933333 1 .8 rg
n 48 72 6 12 re f*
.933333 1 .8 rg
n 48 60 54 12 re f*
.933333 1 .8 rg
n 108 60 18 12 re f*
.933333 1 .8 rg
n 132 60 6 12 re f*
.933333 1 .8 rg
n 72 48 24 12 re f*
.933333 1 .8 rg
n 102 48 30 12 re f*
.933333 1 .8 rg
n 132 48 6 12 re f*
.933333 1 .8 rg
n 138 48 12 12 re f*
.933333 1 .8 rg
n 150 48 6 12 re f*
.933333 1 .8 rg
n 156 48 30 12 re f*
.933333 1 .8 rg
n 186 48 6 12 re f*
.933333 1 .8 rg
n 48 36 6 12 re f*
.933333 1 .8 rg
n 48 24 24 12 re f*
.933333 1 .8 rg
n 72 24 6 12 re f*
.933333 1 .8 rg
n 78 24 30 12 re f*
.933333 1 .8 rg
n 108 24 6 12 re f*
.933333 1 .8 rg
n 114 24 12 12 re f*
.933333 1 .8 rg
n 126 24 6 12 re f*
.933333 1 .8 rg
n 132 24 24 12 re f*
.933333 1 .8 rg
n 156 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 194 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (multi) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (multi) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (chassis) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (protection) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg ( ) Tj T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (rstp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (disable) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (all) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (point) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (to) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (point) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (bpdu) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (block) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (on) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (edge) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 262.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.40811 Tw (All that\222s left to finish our MC-LAG configuration is to start bringing up MCAEs! First, we\222ll work on the MC-LAG) Tj T* 0 Tw (toward vQFX-3.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 63.83937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 198 re B*
Q
q
.933333 1 .8 rg
n 0 180 36 12 re f*
.933333 1 .8 rg
n 0 168 60 12 re f*
.933333 1 .8 rg
n 66 168 6 12 re f*
.933333 1 .8 rg
n 24 156 12 12 re f*
.933333 1 .8 rg
n 36 156 6 12 re f*
.933333 1 .8 rg
n 42 156 6 12 re f*
1 .941176 1 rg
n 48 156 18 12 re f*
.933333 1 .8 rg
n 66 156 6 12 re f*
.933333 1 .8 rg
n 78 156 6 12 re f*
.933333 1 .8 rg
n 48 144 30 12 re f*
.933333 1 .8 rg
n 78 144 6 12 re f*
.933333 1 .8 rg
n 84 144 42 12 re f*
.933333 1 .8 rg
n 132 144 6 12 re f*
.933333 1 .8 rg
n 72 132 30 12 re f*
.933333 1 .8 rg
n 102 132 12 12 re f*
.933333 1 .8 rg
n 120 132 18 12 re f*
.933333 1 .8 rg
n 138 132 6 12 re f*
.933333 1 .8 rg
n 48 120 6 12 re f*
.933333 1 .8 rg
n 24 108 6 12 re f*
.933333 1 .8 rg
n 24 96 18 12 re f*
.933333 1 .8 rg
n 48 96 6 12 re f*
.933333 1 .8 rg
n 48 84 60 12 re f*
.933333 1 .8 rg
n 108 84 6 12 re f*
.933333 1 .8 rg
n 114 84 30 12 re f*
.933333 1 .8 rg
n 144 84 6 12 re f*
.933333 1 .8 rg
n 150 84 42 12 re f*
.933333 1 .8 rg
n 198 84 6 12 re f*
.933333 1 .8 rg
n 72 72 24 12 re f*
.933333 1 .8 rg
n 102 72 6 12 re f*
.933333 1 .8 rg
n 96 60 36 12 re f*
.933333 1 .8 rg
n 132 60 6 12 re f*
.933333 1 .8 rg
n 96 48 48 12 re f*
.933333 1 .8 rg
n 150 48 24 12 re f*
.933333 1 .8 rg
n 174 48 6 12 re f*
.933333 1 .8 rg
n 96 36 36 12 re f*
.933333 1 .8 rg
n 132 36 6 12 re f*
.933333 1 .8 rg
n 138 36 12 12 re f*
.933333 1 .8 rg
n 156 36 12 12 re f*
.933333 1 .8 rg
n 168 36 6 12 re f*
.933333 1 .8 rg
n 174 36 12 12 re f*
.933333 1 .8 rg
n 186 36 6 12 re f*
.933333 1 .8 rg
n 192 36 12 12 re f*
.933333 1 .8 rg
n 204 36 6 12 re f*
.933333 1 .8 rg
n 210 36 12 12 re f*
.933333 1 .8 rg
n 222 36 6 12 re f*
.933333 1 .8 rg
n 228 36 12 12 re f*
.933333 1 .8 rg
n 240 36 6 12 re f*
.933333 1 .8 rg
n 246 36 12 12 re f*
.933333 1 .8 rg
n 258 36 6 12 re f*
.933333 1 .8 rg
n 96 24 30 12 re f*
.933333 1 .8 rg
n 126 24 6 12 re f*
.933333 1 .8 rg
n 132 24 18 12 re f*
.933333 1 .8 rg
n 156 24 6 12 re f*
.933333 1 .8 rg
n 162 24 6 12 re f*
.933333 1 .8 rg
n 72 12 6 12 re f*
.933333 1 .8 rg
n 72 0 12 12 re f*
.933333 1 .8 rg
n 84 0 6 12 re f*
.933333 1 .8 rg
n 90 0 12 12 re f*
.933333 1 .8 rg
n 108 0 6 12 re f*
BT 1 0 0 1 0 182 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae1) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ae1) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                               ) Tj T* (        ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (lacp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (periodic) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (slow) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 .439216 .12549 rg (system) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (11) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (11) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (11) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (admin) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (key) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (mc) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ae) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (13) Tj T* ET
Q
Q
 
endstream
endobj
609 0 obj
<<
/Length 15324
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 336.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 450 re B*
Q
q
.933333 1 .8 rg
n 96 432 12 12 re f*
.933333 1 .8 rg
n 108 432 6 12 re f*
.933333 1 .8 rg
n 114 432 12 12 re f*
.933333 1 .8 rg
n 126 432 6 12 re f*
.933333 1 .8 rg
n 132 432 12 12 re f*
.933333 1 .8 rg
n 150 432 6 12 re f*
.933333 1 .8 rg
n 156 432 6 12 re f*
.933333 1 .8 rg
n 96 420 60 12 re f*
.933333 1 .8 rg
n 156 420 6 12 re f*
.933333 1 .8 rg
n 162 420 30 12 re f*
.933333 1 .8 rg
n 198 420 18 12 re f*
.933333 1 .8 rg
n 216 420 6 12 re f*
.933333 1 .8 rg
n 96 408 42 12 re f*
.933333 1 .8 rg
n 138 408 6 12 re f*
.933333 1 .8 rg
n 144 408 12 12 re f*
.933333 1 .8 rg
n 162 408 6 12 re f*
.933333 1 .8 rg
n 168 408 6 12 re f*
.933333 1 .8 rg
n 96 396 24 12 re f*
.933333 1 .8 rg
n 126 396 36 12 re f*
.933333 1 .8 rg
n 162 396 6 12 re f*
.933333 1 .8 rg
n 168 396 36 12 re f*
.933333 1 .8 rg
n 204 396 6 12 re f*
.933333 1 .8 rg
n 96 384 36 12 re f*
.933333 1 .8 rg
n 132 384 6 12 re f*
.933333 1 .8 rg
n 138 384 42 12 re f*
.933333 1 .8 rg
n 186 384 36 12 re f*
.933333 1 .8 rg
n 222 384 6 12 re f*
.933333 1 .8 rg
n 96 372 24 12 re f*
.933333 1 .8 rg
n 120 372 6 12 re f*
.933333 1 .8 rg
n 126 372 30 12 re f*
.933333 1 .8 rg
n 156 372 6 12 re f*
.933333 1 .8 rg
n 162 372 24 12 re f*
.933333 1 .8 rg
n 192 372 12 12 re f*
.933333 1 .8 rg
n 204 372 6 12 re f*
.933333 1 .8 rg
n 72 360 6 12 re f*
.933333 1 .8 rg
n 48 348 6 12 re f*
.933333 1 .8 rg
n 48 336 24 12 re f*
.933333 1 .8 rg
n 78 336 6 12 re f*
.933333 1 .8 rg
n 90 336 6 12 re f*
.933333 1 .8 rg
n 72 324 36 12 re f*
.933333 1 .8 rg
n 114 324 48 12 re f*
.933333 1 .8 rg
n 162 324 6 12 re f*
.933333 1 .8 rg
n 168 324 54 12 re f*
.933333 1 .8 rg
n 228 324 6 12 re f*
.933333 1 .8 rg
n 96 312 54 12 re f*
.933333 1 .8 rg
n 150 312 6 12 re f*
.933333 1 .8 rg
n 156 312 24 12 re f*
.933333 1 .8 rg
n 186 312 36 12 re f*
.933333 1 .8 rg
n 222 312 6 12 re f*
.933333 1 .8 rg
n 96 300 24 12 re f*
.933333 1 .8 rg
n 126 300 6 12 re f*
.933333 1 .8 rg
n 120 288 42 12 re f*
.933333 1 .8 rg
n 168 288 30 12 re f*
.933333 1 .8 rg
n 198 288 6 12 re f*
.933333 1 .8 rg
n 96 276 6 12 re f*
.933333 1 .8 rg
n 72 264 6 12 re f*
.933333 1 .8 rg
n 48 252 6 12 re f*
.933333 1 .8 rg
n 24 240 6 12 re f*
.933333 1 .8 rg
n 24 228 18 12 re f*
.933333 1 .8 rg
n 48 228 6 12 re f*
.933333 1 .8 rg
n 48 216 24 12 re f*
.933333 1 .8 rg
n 78 216 24 12 re f*
.933333 1 .8 rg
n 108 216 6 12 re f*
.933333 1 .8 rg
n 72 204 36 12 re f*
.933333 1 .8 rg
n 114 204 24 12 re f*
.933333 1 .8 rg
n 144 204 6 12 re f*
.933333 1 .8 rg
n 96 192 42 12 re f*
.933333 1 .8 rg
n 144 192 78 12 re f*
.933333 1 .8 rg
n 222 192 6 12 re f*
.933333 1 .8 rg
n 228 192 12 12 re f*
.933333 1 .8 rg
n 240 192 6 12 re f*
.933333 1 .8 rg
n 72 180 6 12 re f*
.933333 1 .8 rg
n 48 168 6 12 re f*
.933333 1 .8 rg
n 0 156 6 12 re f*
.933333 1 .8 rg
n 0 144 54 12 re f*
.933333 1 .8 rg
n 60 144 6 12 re f*
.933333 1 .8 rg
n 24 132 24 12 re f*
.933333 1 .8 rg
n 54 132 6 12 re f*
.933333 1 .8 rg
n 48 120 54 12 re f*
.933333 1 .8 rg
n 108 120 18 12 re f*
.933333 1 .8 rg
n 132 120 6 12 re f*
.933333 1 .8 rg
n 72 108 24 12 re f*
.933333 1 .8 rg
n 96 108 6 12 re f*
.933333 1 .8 rg
n 48 96 6 12 re f*
.933333 1 .8 rg
n 0 84 6 12 re f*
.933333 1 .8 rg
n 0 72 30 12 re f*
.933333 1 .8 rg
n 36 72 6 12 re f*
.933333 1 .8 rg
n 24 60 30 12 re f*
.933333 1 .8 rg
n 60 60 6 12 re f*
.933333 1 .8 rg
n 48 48 24 12 re f*
.933333 1 .8 rg
n 72 48 6 12 re f*
.933333 1 .8 rg
n 78 48 12 12 re f*
.933333 1 .8 rg
n 96 48 24 12 re f*
.933333 1 .8 rg
n 120 48 6 12 re f*
.933333 1 .8 rg
n 48 36 12 12 re f*
.933333 1 .8 rg
n 60 36 6 12 re f*
.933333 1 .8 rg
n 66 36 54 12 re f*
.933333 1 .8 rg
n 126 36 18 12 re f*
.933333 1 .8 rg
n 144 36 30 12 re f*
.933333 1 .8 rg
n 174 36 6 12 re f*
.933333 1 .8 rg
n 48 24 24 12 re f*
.933333 1 .8 rg
n 72 24 6 12 re f*
.933333 1 .8 rg
n 78 24 18 12 re f*
.933333 1 .8 rg
n 96 24 6 12 re f*
.933333 1 .8 rg
n 102 24 66 12 re f*
.933333 1 .8 rg
n 168 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 434 Tm 12 TL /F5 10 Tf 0 0 0 rg (                ) Tj 0 0 0 rg (mc) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ae) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (redundancy) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (group) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (chassis) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (active) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (status) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (control) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (init) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (delay) Tj .188235 .188235 .188235 rg (-) Tj 0 .439216 .12549 rg (time) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (15) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ethernet) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (switching) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (interface) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (access) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (vlan) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (members) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (v1000) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg (                           ) Tj T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (irb) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1000) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (inet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.0) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (31) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (rstp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae1) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (edge) Tj 0 0 0 rg (;) Tj 0 0 0 rg (                       ) Tj T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (vlans) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (v1000) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                             ) Tj T* (        ) Tj 0 0 0 rg (vlan) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (l3) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.1000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (mcae) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (mac) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (synchronize) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 57.43937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 270 re B*
Q
q
.933333 1 .8 rg
n 0 252 36 12 re f*
.933333 1 .8 rg
n 0 240 60 12 re f*
.933333 1 .8 rg
n 66 240 6 12 re f*
.933333 1 .8 rg
n 24 228 12 12 re f*
.933333 1 .8 rg
n 36 228 6 12 re f*
.933333 1 .8 rg
n 42 228 6 12 re f*
1 .941176 1 rg
n 48 228 18 12 re f*
.933333 1 .8 rg
n 66 228 6 12 re f*
.933333 1 .8 rg
n 78 228 6 12 re f*
.933333 1 .8 rg
n 48 216 30 12 re f*
.933333 1 .8 rg
n 78 216 6 12 re f*
.933333 1 .8 rg
n 84 216 42 12 re f*
.933333 1 .8 rg
n 132 216 6 12 re f*
.933333 1 .8 rg
n 72 204 30 12 re f*
.933333 1 .8 rg
n 102 204 12 12 re f*
.933333 1 .8 rg
n 120 204 18 12 re f*
.933333 1 .8 rg
n 138 204 6 12 re f*
.933333 1 .8 rg
n 48 192 6 12 re f*
.933333 1 .8 rg
n 24 180 6 12 re f*
.933333 1 .8 rg
n 24 168 18 12 re f*
.933333 1 .8 rg
n 48 168 6 12 re f*
.933333 1 .8 rg
n 48 156 60 12 re f*
.933333 1 .8 rg
n 108 156 6 12 re f*
.933333 1 .8 rg
n 114 156 30 12 re f*
.933333 1 .8 rg
n 144 156 6 12 re f*
.933333 1 .8 rg
n 150 156 42 12 re f*
.933333 1 .8 rg
n 198 156 6 12 re f*
.933333 1 .8 rg
n 72 144 24 12 re f*
.933333 1 .8 rg
n 102 144 6 12 re f*
.933333 1 .8 rg
n 96 132 36 12 re f*
.933333 1 .8 rg
n 132 132 6 12 re f*
.933333 1 .8 rg
n 96 120 48 12 re f*
.933333 1 .8 rg
n 150 120 24 12 re f*
.933333 1 .8 rg
n 174 120 6 12 re f*
.933333 1 .8 rg
n 96 108 36 12 re f*
.933333 1 .8 rg
n 132 108 6 12 re f*
.933333 1 .8 rg
n 138 108 12 12 re f*
.933333 1 .8 rg
n 156 108 12 12 re f*
.933333 1 .8 rg
n 168 108 6 12 re f*
.933333 1 .8 rg
n 174 108 12 12 re f*
.933333 1 .8 rg
n 186 108 6 12 re f*
.933333 1 .8 rg
n 192 108 12 12 re f*
.933333 1 .8 rg
n 204 108 6 12 re f*
.933333 1 .8 rg
n 210 108 12 12 re f*
.933333 1 .8 rg
n 222 108 6 12 re f*
.933333 1 .8 rg
n 228 108 12 12 re f*
.933333 1 .8 rg
n 240 108 6 12 re f*
.933333 1 .8 rg
n 246 108 12 12 re f*
.933333 1 .8 rg
n 258 108 6 12 re f*
.933333 1 .8 rg
n 96 96 30 12 re f*
.933333 1 .8 rg
n 126 96 6 12 re f*
.933333 1 .8 rg
n 132 96 18 12 re f*
.933333 1 .8 rg
n 156 96 6 12 re f*
.933333 1 .8 rg
n 162 96 6 12 re f*
.933333 1 .8 rg
n 72 84 6 12 re f*
.933333 1 .8 rg
n 72 72 12 12 re f*
.933333 1 .8 rg
n 84 72 6 12 re f*
.933333 1 .8 rg
n 90 72 12 12 re f*
.933333 1 .8 rg
n 108 72 6 12 re f*
.933333 1 .8 rg
n 96 60 12 12 re f*
.933333 1 .8 rg
n 108 60 6 12 re f*
.933333 1 .8 rg
n 114 60 12 12 re f*
.933333 1 .8 rg
n 126 60 6 12 re f*
.933333 1 .8 rg
n 132 60 12 12 re f*
.933333 1 .8 rg
n 150 60 6 12 re f*
.933333 1 .8 rg
n 156 60 6 12 re f*
.933333 1 .8 rg
n 96 48 60 12 re f*
.933333 1 .8 rg
n 156 48 6 12 re f*
.933333 1 .8 rg
n 162 48 30 12 re f*
.933333 1 .8 rg
n 198 48 18 12 re f*
.933333 1 .8 rg
n 216 48 6 12 re f*
.933333 1 .8 rg
n 96 36 42 12 re f*
.933333 1 .8 rg
n 138 36 6 12 re f*
.933333 1 .8 rg
n 144 36 12 12 re f*
.933333 1 .8 rg
n 162 36 6 12 re f*
.933333 1 .8 rg
n 168 36 6 12 re f*
.933333 1 .8 rg
n 96 24 24 12 re f*
.933333 1 .8 rg
n 126 24 36 12 re f*
.933333 1 .8 rg
n 162 24 6 12 re f*
.933333 1 .8 rg
n 168 24 36 12 re f*
.933333 1 .8 rg
n 204 24 6 12 re f*
.933333 1 .8 rg
n 96 12 36 12 re f*
.933333 1 .8 rg
n 132 12 6 12 re f*
.933333 1 .8 rg
n 138 12 42 12 re f*
.933333 1 .8 rg
n 186 12 42 12 re f*
.933333 1 .8 rg
n 228 12 6 12 re f*
.933333 1 .8 rg
n 96 0 24 12 re f*
.933333 1 .8 rg
n 120 0 6 12 re f*
.933333 1 .8 rg
n 126 0 30 12 re f*
.933333 1 .8 rg
n 156 0 6 12 re f*
.933333 1 .8 rg
n 162 0 24 12 re f*
.933333 1 .8 rg
n 192 0 12 12 re f*
.933333 1 .8 rg
n 204 0 6 12 re f*
BT 1 0 0 1 0 254 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae1) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ae1) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                               ) Tj T* (        ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (lacp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (periodic) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (slow) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 .439216 .12549 rg (system) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (11) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (11) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (11) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (admin) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (key) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (mc) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ae) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (mc) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ae) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (redundancy) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (group) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (chassis) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (active) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (status) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (control) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (standby) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (init) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (delay) Tj .188235 .188235 .188235 rg (-) Tj 0 .439216 .12549 rg (time) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (15) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (14) Tj T* ET
Q
Q
 
endstream
endobj
610 0 obj
<<
/Length 11737
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 408.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 378 re B*
Q
q
.933333 1 .8 rg
n 72 360 6 12 re f*
.933333 1 .8 rg
n 48 348 6 12 re f*
.933333 1 .8 rg
n 48 336 24 12 re f*
.933333 1 .8 rg
n 78 336 6 12 re f*
.933333 1 .8 rg
n 90 336 6 12 re f*
.933333 1 .8 rg
n 72 324 36 12 re f*
.933333 1 .8 rg
n 114 324 48 12 re f*
.933333 1 .8 rg
n 162 324 6 12 re f*
.933333 1 .8 rg
n 168 324 54 12 re f*
.933333 1 .8 rg
n 228 324 6 12 re f*
.933333 1 .8 rg
n 96 312 54 12 re f*
.933333 1 .8 rg
n 150 312 6 12 re f*
.933333 1 .8 rg
n 156 312 24 12 re f*
.933333 1 .8 rg
n 186 312 36 12 re f*
.933333 1 .8 rg
n 222 312 6 12 re f*
.933333 1 .8 rg
n 96 300 24 12 re f*
.933333 1 .8 rg
n 126 300 6 12 re f*
.933333 1 .8 rg
n 120 288 42 12 re f*
.933333 1 .8 rg
n 168 288 30 12 re f*
.933333 1 .8 rg
n 198 288 6 12 re f*
.933333 1 .8 rg
n 96 276 6 12 re f*
.933333 1 .8 rg
n 72 264 6 12 re f*
.933333 1 .8 rg
n 48 252 6 12 re f*
.933333 1 .8 rg
n 24 240 6 12 re f*
.933333 1 .8 rg
n 24 228 18 12 re f*
.933333 1 .8 rg
n 48 228 6 12 re f*
.933333 1 .8 rg
n 48 216 24 12 re f*
.933333 1 .8 rg
n 78 216 24 12 re f*
.933333 1 .8 rg
n 108 216 6 12 re f*
.933333 1 .8 rg
n 72 204 36 12 re f*
.933333 1 .8 rg
n 114 204 24 12 re f*
.933333 1 .8 rg
n 144 204 6 12 re f*
.933333 1 .8 rg
n 96 192 42 12 re f*
.933333 1 .8 rg
n 144 192 78 12 re f*
.933333 1 .8 rg
n 222 192 6 12 re f*
.933333 1 .8 rg
n 228 192 12 12 re f*
.933333 1 .8 rg
n 240 192 6 12 re f*
.933333 1 .8 rg
n 72 180 6 12 re f*
.933333 1 .8 rg
n 48 168 6 12 re f*
.933333 1 .8 rg
n 0 156 6 12 re f*
.933333 1 .8 rg
n 0 144 54 12 re f*
.933333 1 .8 rg
n 60 144 6 12 re f*
.933333 1 .8 rg
n 24 132 24 12 re f*
.933333 1 .8 rg
n 54 132 6 12 re f*
.933333 1 .8 rg
n 48 120 54 12 re f*
.933333 1 .8 rg
n 108 120 18 12 re f*
.933333 1 .8 rg
n 132 120 6 12 re f*
.933333 1 .8 rg
n 72 108 24 12 re f*
.933333 1 .8 rg
n 96 108 6 12 re f*
.933333 1 .8 rg
n 48 96 6 12 re f*
.933333 1 .8 rg
n 0 84 6 12 re f*
.933333 1 .8 rg
n 0 72 30 12 re f*
.933333 1 .8 rg
n 36 72 6 12 re f*
.933333 1 .8 rg
n 24 60 30 12 re f*
.933333 1 .8 rg
n 60 60 6 12 re f*
.933333 1 .8 rg
n 48 48 24 12 re f*
.933333 1 .8 rg
n 72 48 6 12 re f*
.933333 1 .8 rg
n 78 48 12 12 re f*
.933333 1 .8 rg
n 96 48 24 12 re f*
.933333 1 .8 rg
n 120 48 6 12 re f*
.933333 1 .8 rg
n 48 36 12 12 re f*
.933333 1 .8 rg
n 60 36 6 12 re f*
.933333 1 .8 rg
n 66 36 54 12 re f*
.933333 1 .8 rg
n 126 36 18 12 re f*
.933333 1 .8 rg
n 144 36 30 12 re f*
.933333 1 .8 rg
n 174 36 6 12 re f*
.933333 1 .8 rg
n 48 24 24 12 re f*
.933333 1 .8 rg
n 72 24 6 12 re f*
.933333 1 .8 rg
n 78 24 18 12 re f*
.933333 1 .8 rg
n 96 24 6 12 re f*
.933333 1 .8 rg
n 102 24 66 12 re f*
.933333 1 .8 rg
n 168 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 362 Tm 12 TL /F5 10 Tf 0 0 0 rg (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ethernet) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (switching) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (interface) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (access) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (vlan) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (members) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (v1000) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg (                           ) Tj T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (irb) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1000) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (inet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.0) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (31) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (rstp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae1) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (edge) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (vlans) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (v1000) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (vlan) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (l3) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.1000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (mcae) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (mac) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (synchronize) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 364.2394 cm
q
BT 1 0 0 1 0 26 Tm .687888 Tw 12 TL /F1 10 Tf 0 0 0 rg (The lines highlighted are specific to MC-LAG; everything else is just normal LACP configuration. Note that on both) Tj T* 0 Tw .754947 Tw (vQFX-1 and vQFX-2 the ) Tj 0 0 0 rg (LACP System ID) Tj 0 0 0 rg (, ) Tj 0 0 0 rg (LACP Admin Key) Tj 0 0 0 rg (, ) Tj 0 0 0 rg (MCAE ID) Tj 0 0 0 rg (, ) Tj 0 0 0 rg (Redundancy Group ID) Tj 0 0 0 rg (, and ) Tj 0 0 0 rg (MCAE Mode) Tj 0 0 0 rg  T* 0 Tw (are all the same.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 346.2394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (However, the ) Tj 0 0 0 rg (MCAE Chassis ID) Tj 0 0 0 rg ( and ) Tj 0 0 0 rg (Status Control) Tj 0 0 0 rg ( are unique between the two devices.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 328.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Next we\222ll configure vQFX-3, which is just standard LACP configuration:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 57.43937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 270 re B*
Q
q
.933333 1 .8 rg
n 0 252 48 12 re f*
.933333 1 .8 rg
n 0 240 60 12 re f*
.933333 1 .8 rg
n 66 240 6 12 re f*
.933333 1 .8 rg
n 24 228 12 12 re f*
.933333 1 .8 rg
n 36 228 6 12 re f*
.933333 1 .8 rg
n 42 228 6 12 re f*
1 .941176 1 rg
n 48 228 18 12 re f*
.933333 1 .8 rg
n 66 228 6 12 re f*
.933333 1 .8 rg
n 78 228 6 12 re f*
.933333 1 .8 rg
n 48 216 30 12 re f*
.933333 1 .8 rg
n 78 216 6 12 re f*
.933333 1 .8 rg
n 84 216 42 12 re f*
.933333 1 .8 rg
n 132 216 6 12 re f*
.933333 1 .8 rg
n 72 204 30 12 re f*
.933333 1 .8 rg
n 102 204 12 12 re f*
.933333 1 .8 rg
n 120 204 18 12 re f*
.933333 1 .8 rg
n 138 204 6 12 re f*
.933333 1 .8 rg
n 48 192 6 12 re f*
.933333 1 .8 rg
n 24 180 6 12 re f*
.933333 1 .8 rg
n 24 168 12 12 re f*
.933333 1 .8 rg
n 36 168 6 12 re f*
.933333 1 .8 rg
n 42 168 6 12 re f*
1 .941176 1 rg
n 48 168 18 12 re f*
.933333 1 .8 rg
n 66 168 6 12 re f*
.933333 1 .8 rg
n 78 168 6 12 re f*
.933333 1 .8 rg
n 48 156 30 12 re f*
.933333 1 .8 rg
n 78 156 6 12 re f*
.933333 1 .8 rg
n 84 156 42 12 re f*
.933333 1 .8 rg
n 132 156 6 12 re f*
.933333 1 .8 rg
n 72 144 30 12 re f*
.933333 1 .8 rg
n 102 144 12 12 re f*
.933333 1 .8 rg
n 120 144 18 12 re f*
.933333 1 .8 rg
n 138 144 6 12 re f*
.933333 1 .8 rg
n 48 132 6 12 re f*
.933333 1 .8 rg
n 24 120 6 12 re f*
.933333 1 .8 rg
n 24 108 18 12 re f*
.933333 1 .8 rg
n 48 108 6 12 re f*
.933333 1 .8 rg
n 48 96 60 12 re f*
.933333 1 .8 rg
n 108 96 6 12 re f*
.933333 1 .8 rg
n 114 96 30 12 re f*
.933333 1 .8 rg
n 144 96 6 12 re f*
.933333 1 .8 rg
n 150 96 42 12 re f*
.933333 1 .8 rg
n 198 96 6 12 re f*
.933333 1 .8 rg
n 72 84 24 12 re f*
.933333 1 .8 rg
n 102 84 6 12 re f*
.933333 1 .8 rg
n 96 72 36 12 re f*
.933333 1 .8 rg
n 132 72 6 12 re f*
.933333 1 .8 rg
n 96 60 48 12 re f*
.933333 1 .8 rg
n 150 60 24 12 re f*
.933333 1 .8 rg
n 174 60 6 12 re f*
.933333 1 .8 rg
n 72 48 6 12 re f*
.933333 1 .8 rg
n 48 36 6 12 re f*
.933333 1 .8 rg
n 48 24 24 12 re f*
.933333 1 .8 rg
n 78 24 6 12 re f*
.933333 1 .8 rg
n 90 24 6 12 re f*
.933333 1 .8 rg
n 72 12 36 12 re f*
.933333 1 .8 rg
n 114 12 24 12 re f*
.933333 1 .8 rg
n 144 12 6 12 re f*
.933333 1 .8 rg
n 96 0 42 12 re f*
.933333 1 .8 rg
n 144 0 78 12 re f*
.933333 1 .8 rg
n 222 0 6 12 re f*
.933333 1 .8 rg
n 228 0 12 12 re f*
.933333 1 .8 rg
n 240 0 6 12 re f*
BT 1 0 0 1 0 254 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# vQFX-3) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                 ) Tj T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (lacp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (periodic) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (slow) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (inet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (               ) Tj T* (                ) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.1) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (31) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (15) Tj T* ET
Q
Q
 
endstream
endobj
611 0 obj
<<
/Length 15868
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 660.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 126 re B*
Q
q
.933333 1 .8 rg
n 72 108 6 12 re f*
.933333 1 .8 rg
n 48 96 6 12 re f*
.933333 1 .8 rg
n 24 84 6 12 re f*
.933333 1 .8 rg
n 0 72 6 12 re f*
.933333 1 .8 rg
n 0 60 42 12 re f*
.933333 1 .8 rg
n 42 60 6 12 re f*
.933333 1 .8 rg
n 48 60 42 12 re f*
.933333 1 .8 rg
n 96 60 6 12 re f*
.933333 1 .8 rg
n 24 48 36 12 re f*
.933333 1 .8 rg
n 66 48 6 12 re f*
.933333 1 .8 rg
n 48 36 30 12 re f*
.933333 1 .8 rg
n 84 36 42 12 re f*
.933333 1 .8 rg
n 126 36 6 12 re f*
.933333 1 .8 rg
n 132 36 6 12 re f*
.933333 1 .8 rg
n 144 36 24 12 re f*
.933333 1 .8 rg
n 168 36 6 12 re f*
.933333 1 .8 rg
n 174 36 18 12 re f*
.933333 1 .8 rg
n 198 36 78 12 re f*
.933333 1 .8 rg
n 276 36 6 12 re f*
.933333 1 .8 rg
n 24 24 6 12 re f*
.933333 1 .8 rg
n 24 12 36 12 re f*
.933333 1 .8 rg
n 60 12 6 12 re f*
.933333 1 .8 rg
n 66 12 12 12 re f*
.933333 1 .8 rg
n 84 12 42 12 re f*
.933333 1 .8 rg
n 126 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 110 Tm 12 TL /F5 10 Tf 0 0 0 rg (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (routing) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (static) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (route) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (0.0.0.0) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj /F6 10 Tf 0 .501961 0 rg (next) Tj /F5 10 Tf .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (hop) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.0) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (router) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (3.3.3.3) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 628.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL -0.052186 Tw (We add a static default route so that we can ping vQFX-4 later once its configuration is complete. But first, let\222s make) Tj T* 0 Tw (sure we can ping our gateway!) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 525.4394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 102 re B*
Q
q
.933333 1 .8 rg
n 0 84 24 12 re f*
.933333 1 .8 rg
n 24 84 30 12 re f*
.933333 1 .8 rg
n 54 84 6 12 re f*
.933333 1 .8 rg
n 60 84 6 12 re f*
.933333 1 .8 rg
n 66 84 6 12 re f*
.933333 1 .8 rg
n 78 84 24 12 re f*
.933333 1 .8 rg
n 108 84 78 12 re f*
.933333 1 .8 rg
n 192 84 30 12 re f*
.933333 1 .8 rg
n 228 84 30 12 re f*
.933333 1 .8 rg
n 264 84 6 12 re f*
.933333 1 .8 rg
n 0 72 24 12 re f*
.933333 1 .8 rg
n 30 72 78 12 re f*
.933333 1 .8 rg
n 114 72 6 12 re f*
.933333 1 .8 rg
n 120 72 78 12 re f*
.933333 1 .8 rg
n 198 72 12 12 re f*
.933333 1 .8 rg
n 216 72 12 12 re f*
.933333 1 .8 rg
n 234 72 24 12 re f*
.933333 1 .8 rg
n 264 72 30 12 re f*
.933333 1 .8 rg
n 0 60 30 12 re f*
.933333 1 .8 rg
n 0 48 18 12 re f*
.933333 1 .8 rg
n 24 48 78 12 re f*
.933333 1 .8 rg
n 108 48 24 12 re f*
.933333 1 .8 rg
n 138 48 60 12 re f*
.933333 1 .8 rg
n 204 48 18 12 re f*
.933333 1 .8 rg
n 0 36 6 12 re f*
.933333 1 .8 rg
n 12 36 42 12 re f*
.933333 1 .8 rg
n 60 36 66 12 re f*
.933333 1 .8 rg
n 126 36 6 12 re f*
.933333 1 .8 rg
n 138 36 6 12 re f*
.933333 1 .8 rg
n 150 36 42 12 re f*
.933333 1 .8 rg
n 198 36 48 12 re f*
.933333 1 .8 rg
n 246 36 6 12 re f*
.933333 1 .8 rg
n 258 36 6 12 re f*
.933333 1 .8 rg
n 264 36 6 12 re f*
.933333 1 .8 rg
n 276 36 36 12 re f*
.933333 1 .8 rg
n 318 36 24 12 re f*
.933333 1 .8 rg
n 0 24 30 12 re f*
.933333 1 .8 rg
n 30 24 6 12 re f*
.933333 1 .8 rg
n 36 24 24 12 re f*
.933333 1 .8 rg
n 66 24 18 12 re f*
1 .941176 1 rg
n 84 24 36 12 re f*
.933333 1 .8 rg
n 120 24 12 12 re f*
1 .941176 1 rg
n 132 24 108 12 re f*
.933333 1 .8 rg
n 240 24 42 12 re f*
1 .941176 1 rg
n 282 24 54 12 re f*
.933333 1 .8 rg
n 336 24 36 12 re f*
.933333 1 .8 rg
n 378 24 12 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
.933333 1 .8 rg
n 6 0 48 12 re f*
.933333 1 .8 rg
n 54 0 6 12 re f*
BT 1 0 0 1 0 86 Tm 12 TL /F5 10 Tf 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ping) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (rapid) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (count) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj T* 0 0 0 rg (PING) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (\() Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.0) Tj /F5 10 Tf 0 0 0 rg (\):) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (56) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (data) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (bytes) Tj 0 0 0 rg  T* .188235 .188235 .188235 rg (!!!!!) Tj 0 0 0 rg  T* .188235 .188235 .188235 rg (---) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (ping) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (statistics) Tj 0 0 0 rg ( ) Tj .188235 .188235 .188235 rg (---) Tj 0 0 0 rg  T* /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (packets) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (transmitted) Tj 0 0 0 rg (,) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (packets) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (received) Tj 0 0 0 rg (,) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf .564706 .376471 .188235 rg (%) Tj 0 0 0 rg ( ) Tj .564706 .376471 .188235 rg (packet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (loss) Tj 0 0 0 rg  T* 0 0 0 rg (round) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (trip) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (min) Tj 0 0 0 rg (/avg/m) Tj 0 0 0 rg (ax) Tj 0 0 0 rg (/stddev = 306.100/) Tj /F6 10 Tf .376471 0 .878431 rg (365.522) Tj /F5 10 Tf 0 0 0 rg (/380.486/) Tj /F6 10 Tf .376471 0 .878431 rg (29.711) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (ms) Tj 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 493.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .329653 Tw (Success! Let\222s move on to configuring the MCAE toward vQFX-4, which is slightly more complicated due to running) Tj T* 0 Tw (OSPF. We\222ll split up the layer 2 configuation and the layer 3 configuration to make it a little easier to digest.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 475.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (First, let\222s configure the upstream devices:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 60.63937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 414 re B*
Q
q
.933333 1 .8 rg
n 0 396 36 12 re f*
.933333 1 .8 rg
n 0 384 60 12 re f*
.933333 1 .8 rg
n 66 384 6 12 re f*
.933333 1 .8 rg
n 24 372 12 12 re f*
.933333 1 .8 rg
n 36 372 6 12 re f*
.933333 1 .8 rg
n 42 372 6 12 re f*
1 .941176 1 rg
n 48 372 18 12 re f*
.933333 1 .8 rg
n 66 372 6 12 re f*
.933333 1 .8 rg
n 78 372 6 12 re f*
.933333 1 .8 rg
n 48 360 30 12 re f*
.933333 1 .8 rg
n 78 360 6 12 re f*
.933333 1 .8 rg
n 84 360 42 12 re f*
.933333 1 .8 rg
n 132 360 6 12 re f*
.933333 1 .8 rg
n 72 348 30 12 re f*
.933333 1 .8 rg
n 102 348 12 12 re f*
.933333 1 .8 rg
n 120 348 18 12 re f*
.933333 1 .8 rg
n 138 348 6 12 re f*
.933333 1 .8 rg
n 48 336 6 12 re f*
.933333 1 .8 rg
n 24 324 6 12 re f*
.933333 1 .8 rg
n 24 312 18 12 re f*
.933333 1 .8 rg
n 48 312 6 12 re f*
.933333 1 .8 rg
n 48 300 60 12 re f*
.933333 1 .8 rg
n 108 300 6 12 re f*
.933333 1 .8 rg
n 114 300 30 12 re f*
.933333 1 .8 rg
n 144 300 6 12 re f*
.933333 1 .8 rg
n 150 300 42 12 re f*
.933333 1 .8 rg
n 198 300 6 12 re f*
.933333 1 .8 rg
n 72 288 24 12 re f*
.933333 1 .8 rg
n 102 288 6 12 re f*
.933333 1 .8 rg
n 96 276 36 12 re f*
.933333 1 .8 rg
n 132 276 6 12 re f*
.933333 1 .8 rg
n 96 264 48 12 re f*
.933333 1 .8 rg
n 150 264 24 12 re f*
.933333 1 .8 rg
n 174 264 6 12 re f*
.933333 1 .8 rg
n 96 252 36 12 re f*
.933333 1 .8 rg
n 132 252 6 12 re f*
.933333 1 .8 rg
n 138 252 12 12 re f*
.933333 1 .8 rg
n 156 252 12 12 re f*
.933333 1 .8 rg
n 168 252 6 12 re f*
.933333 1 .8 rg
n 174 252 12 12 re f*
.933333 1 .8 rg
n 186 252 6 12 re f*
.933333 1 .8 rg
n 192 252 12 12 re f*
.933333 1 .8 rg
n 204 252 6 12 re f*
.933333 1 .8 rg
n 210 252 12 12 re f*
.933333 1 .8 rg
n 222 252 6 12 re f*
.933333 1 .8 rg
n 228 252 12 12 re f*
.933333 1 .8 rg
n 240 252 6 12 re f*
.933333 1 .8 rg
n 246 252 12 12 re f*
.933333 1 .8 rg
n 258 252 6 12 re f*
.933333 1 .8 rg
n 96 240 30 12 re f*
.933333 1 .8 rg
n 126 240 6 12 re f*
.933333 1 .8 rg
n 132 240 18 12 re f*
.933333 1 .8 rg
n 156 240 6 12 re f*
.933333 1 .8 rg
n 162 240 6 12 re f*
.933333 1 .8 rg
n 72 228 6 12 re f*
.933333 1 .8 rg
n 72 216 12 12 re f*
.933333 1 .8 rg
n 84 216 6 12 re f*
.933333 1 .8 rg
n 90 216 12 12 re f*
.933333 1 .8 rg
n 108 216 6 12 re f*
.933333 1 .8 rg
n 96 204 12 12 re f*
.933333 1 .8 rg
n 108 204 6 12 re f*
.933333 1 .8 rg
n 114 204 12 12 re f*
.933333 1 .8 rg
n 126 204 6 12 re f*
.933333 1 .8 rg
n 132 204 12 12 re f*
.933333 1 .8 rg
n 150 204 6 12 re f*
.933333 1 .8 rg
n 156 204 6 12 re f*
.933333 1 .8 rg
n 96 192 60 12 re f*
.933333 1 .8 rg
n 156 192 6 12 re f*
.933333 1 .8 rg
n 162 192 30 12 re f*
.933333 1 .8 rg
n 198 192 18 12 re f*
.933333 1 .8 rg
n 216 192 6 12 re f*
.933333 1 .8 rg
n 96 180 42 12 re f*
.933333 1 .8 rg
n 138 180 6 12 re f*
.933333 1 .8 rg
n 144 180 12 12 re f*
.933333 1 .8 rg
n 162 180 6 12 re f*
.933333 1 .8 rg
n 168 180 6 12 re f*
.933333 1 .8 rg
n 96 168 24 12 re f*
.933333 1 .8 rg
n 126 168 36 12 re f*
.933333 1 .8 rg
n 162 168 6 12 re f*
.933333 1 .8 rg
n 168 168 36 12 re f*
.933333 1 .8 rg
n 204 168 6 12 re f*
.933333 1 .8 rg
n 96 156 36 12 re f*
.933333 1 .8 rg
n 132 156 6 12 re f*
.933333 1 .8 rg
n 138 156 42 12 re f*
.933333 1 .8 rg
n 186 156 42 12 re f*
.933333 1 .8 rg
n 228 156 6 12 re f*
.933333 1 .8 rg
n 96 144 24 12 re f*
.933333 1 .8 rg
n 120 144 6 12 re f*
.933333 1 .8 rg
n 126 144 30 12 re f*
.933333 1 .8 rg
n 156 144 6 12 re f*
.933333 1 .8 rg
n 162 144 24 12 re f*
.933333 1 .8 rg
n 192 144 12 12 re f*
.933333 1 .8 rg
n 204 144 6 12 re f*
.933333 1 .8 rg
n 72 132 6 12 re f*
.933333 1 .8 rg
n 48 120 6 12 re f*
.933333 1 .8 rg
n 48 108 24 12 re f*
.933333 1 .8 rg
n 78 108 6 12 re f*
.933333 1 .8 rg
n 90 108 6 12 re f*
.933333 1 .8 rg
n 72 96 36 12 re f*
.933333 1 .8 rg
n 114 96 48 12 re f*
.933333 1 .8 rg
n 162 96 6 12 re f*
.933333 1 .8 rg
n 168 96 54 12 re f*
.933333 1 .8 rg
n 228 96 6 12 re f*
.933333 1 .8 rg
n 96 84 54 12 re f*
.933333 1 .8 rg
n 150 84 6 12 re f*
.933333 1 .8 rg
n 156 84 24 12 re f*
.933333 1 .8 rg
n 186 84 36 12 re f*
.933333 1 .8 rg
n 222 84 6 12 re f*
.933333 1 .8 rg
n 96 72 24 12 re f*
.933333 1 .8 rg
n 126 72 6 12 re f*
.933333 1 .8 rg
n 120 60 42 12 re f*
.933333 1 .8 rg
n 168 60 30 12 re f*
.933333 1 .8 rg
n 198 60 6 12 re f*
.933333 1 .8 rg
n 96 48 6 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 398 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae2) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ae2) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (lacp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (periodic) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (slow) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 .439216 .12549 rg (system) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (22) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (22) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (22) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (admin) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (key) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (mc) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ae) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (mc) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ae) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (redundancy) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (group) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (chassis) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (active) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (status) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (control) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (standby) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (init) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (delay) Tj .188235 .188235 .188235 rg (-) Tj 0 .439216 .12549 rg (time) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (15) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ethernet) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (switching) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (interface) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (access) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (vlan) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                  ) Tj T* (                    ) Tj 0 0 0 rg (members) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (v2000) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (16) Tj T* ET
Q
Q
 
endstream
endobj
612 0 obj
<<
/Length 13197
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 636.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 150 re B*
Q
q
.933333 1 .8 rg
n 0 132 54 12 re f*
.933333 1 .8 rg
n 60 132 6 12 re f*
.933333 1 .8 rg
n 24 120 24 12 re f*
.933333 1 .8 rg
n 54 120 6 12 re f*
.933333 1 .8 rg
n 48 108 54 12 re f*
.933333 1 .8 rg
n 108 108 18 12 re f*
.933333 1 .8 rg
n 132 108 6 12 re f*
.933333 1 .8 rg
n 72 96 24 12 re f*
.933333 1 .8 rg
n 96 96 6 12 re f*
.933333 1 .8 rg
n 48 84 6 12 re f*
.933333 1 .8 rg
n 0 72 6 12 re f*
.933333 1 .8 rg
n 0 60 30 12 re f*
.933333 1 .8 rg
n 36 60 6 12 re f*
.933333 1 .8 rg
n 24 48 30 12 re f*
.933333 1 .8 rg
n 60 48 6 12 re f*
.933333 1 .8 rg
n 48 36 24 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 78 36 12 12 re f*
.933333 1 .8 rg
n 96 36 24 12 re f*
.933333 1 .8 rg
n 120 36 6 12 re f*
.933333 1 .8 rg
n 48 24 12 12 re f*
.933333 1 .8 rg
n 60 24 6 12 re f*
.933333 1 .8 rg
n 66 24 54 12 re f*
.933333 1 .8 rg
n 126 24 18 12 re f*
.933333 1 .8 rg
n 144 24 30 12 re f*
.933333 1 .8 rg
n 174 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 134 Tm 12 TL /F5 10 Tf 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (rstp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae2) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (edge) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (vlans) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (v2000) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (vlan) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (2000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (l3) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.2000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 69.43937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 558 re B*
Q
q
.933333 1 .8 rg
n 0 540 36 12 re f*
.933333 1 .8 rg
n 0 528 60 12 re f*
.933333 1 .8 rg
n 66 528 6 12 re f*
.933333 1 .8 rg
n 24 516 12 12 re f*
.933333 1 .8 rg
n 36 516 6 12 re f*
.933333 1 .8 rg
n 42 516 6 12 re f*
1 .941176 1 rg
n 48 516 18 12 re f*
.933333 1 .8 rg
n 66 516 6 12 re f*
.933333 1 .8 rg
n 78 516 6 12 re f*
.933333 1 .8 rg
n 48 504 30 12 re f*
.933333 1 .8 rg
n 78 504 6 12 re f*
.933333 1 .8 rg
n 84 504 42 12 re f*
.933333 1 .8 rg
n 132 504 6 12 re f*
.933333 1 .8 rg
n 72 492 30 12 re f*
.933333 1 .8 rg
n 102 492 12 12 re f*
.933333 1 .8 rg
n 120 492 18 12 re f*
.933333 1 .8 rg
n 138 492 6 12 re f*
.933333 1 .8 rg
n 48 480 6 12 re f*
.933333 1 .8 rg
n 24 468 6 12 re f*
.933333 1 .8 rg
n 24 456 18 12 re f*
.933333 1 .8 rg
n 48 456 6 12 re f*
.933333 1 .8 rg
n 48 444 60 12 re f*
.933333 1 .8 rg
n 108 444 6 12 re f*
.933333 1 .8 rg
n 114 444 30 12 re f*
.933333 1 .8 rg
n 144 444 6 12 re f*
.933333 1 .8 rg
n 150 444 42 12 re f*
.933333 1 .8 rg
n 198 444 6 12 re f*
.933333 1 .8 rg
n 72 432 24 12 re f*
.933333 1 .8 rg
n 102 432 6 12 re f*
.933333 1 .8 rg
n 96 420 36 12 re f*
.933333 1 .8 rg
n 132 420 6 12 re f*
.933333 1 .8 rg
n 96 408 48 12 re f*
.933333 1 .8 rg
n 150 408 24 12 re f*
.933333 1 .8 rg
n 174 408 6 12 re f*
.933333 1 .8 rg
n 96 396 36 12 re f*
.933333 1 .8 rg
n 132 396 6 12 re f*
.933333 1 .8 rg
n 138 396 12 12 re f*
.933333 1 .8 rg
n 156 396 12 12 re f*
.933333 1 .8 rg
n 168 396 6 12 re f*
.933333 1 .8 rg
n 174 396 12 12 re f*
.933333 1 .8 rg
n 186 396 6 12 re f*
.933333 1 .8 rg
n 192 396 12 12 re f*
.933333 1 .8 rg
n 204 396 6 12 re f*
.933333 1 .8 rg
n 210 396 12 12 re f*
.933333 1 .8 rg
n 222 396 6 12 re f*
.933333 1 .8 rg
n 228 396 12 12 re f*
.933333 1 .8 rg
n 240 396 6 12 re f*
.933333 1 .8 rg
n 246 396 12 12 re f*
.933333 1 .8 rg
n 258 396 6 12 re f*
.933333 1 .8 rg
n 96 384 30 12 re f*
.933333 1 .8 rg
n 126 384 6 12 re f*
.933333 1 .8 rg
n 132 384 18 12 re f*
.933333 1 .8 rg
n 156 384 6 12 re f*
.933333 1 .8 rg
n 162 384 6 12 re f*
.933333 1 .8 rg
n 72 372 6 12 re f*
.933333 1 .8 rg
n 72 360 12 12 re f*
.933333 1 .8 rg
n 84 360 6 12 re f*
.933333 1 .8 rg
n 90 360 12 12 re f*
.933333 1 .8 rg
n 108 360 6 12 re f*
.933333 1 .8 rg
n 96 348 12 12 re f*
.933333 1 .8 rg
n 108 348 6 12 re f*
.933333 1 .8 rg
n 114 348 12 12 re f*
.933333 1 .8 rg
n 126 348 6 12 re f*
.933333 1 .8 rg
n 132 348 12 12 re f*
.933333 1 .8 rg
n 150 348 6 12 re f*
.933333 1 .8 rg
n 156 348 6 12 re f*
.933333 1 .8 rg
n 96 336 60 12 re f*
.933333 1 .8 rg
n 156 336 6 12 re f*
.933333 1 .8 rg
n 162 336 30 12 re f*
.933333 1 .8 rg
n 198 336 18 12 re f*
.933333 1 .8 rg
n 216 336 6 12 re f*
.933333 1 .8 rg
n 96 324 42 12 re f*
.933333 1 .8 rg
n 138 324 6 12 re f*
.933333 1 .8 rg
n 144 324 12 12 re f*
.933333 1 .8 rg
n 162 324 6 12 re f*
.933333 1 .8 rg
n 168 324 6 12 re f*
.933333 1 .8 rg
n 96 312 24 12 re f*
.933333 1 .8 rg
n 126 312 36 12 re f*
.933333 1 .8 rg
n 162 312 6 12 re f*
.933333 1 .8 rg
n 168 312 36 12 re f*
.933333 1 .8 rg
n 204 312 6 12 re f*
.933333 1 .8 rg
n 96 300 36 12 re f*
.933333 1 .8 rg
n 132 300 6 12 re f*
.933333 1 .8 rg
n 138 300 42 12 re f*
.933333 1 .8 rg
n 186 300 36 12 re f*
.933333 1 .8 rg
n 222 300 6 12 re f*
.933333 1 .8 rg
n 96 288 24 12 re f*
.933333 1 .8 rg
n 120 288 6 12 re f*
.933333 1 .8 rg
n 126 288 30 12 re f*
.933333 1 .8 rg
n 156 288 6 12 re f*
.933333 1 .8 rg
n 162 288 24 12 re f*
.933333 1 .8 rg
n 192 288 12 12 re f*
.933333 1 .8 rg
n 204 288 6 12 re f*
.933333 1 .8 rg
n 72 276 6 12 re f*
.933333 1 .8 rg
n 48 264 6 12 re f*
.933333 1 .8 rg
n 48 252 24 12 re f*
.933333 1 .8 rg
n 78 252 6 12 re f*
.933333 1 .8 rg
n 90 252 6 12 re f*
.933333 1 .8 rg
n 72 240 36 12 re f*
.933333 1 .8 rg
n 114 240 48 12 re f*
.933333 1 .8 rg
n 162 240 6 12 re f*
.933333 1 .8 rg
n 168 240 54 12 re f*
.933333 1 .8 rg
n 228 240 6 12 re f*
.933333 1 .8 rg
n 96 228 54 12 re f*
.933333 1 .8 rg
n 150 228 6 12 re f*
.933333 1 .8 rg
n 156 228 24 12 re f*
.933333 1 .8 rg
n 186 228 36 12 re f*
.933333 1 .8 rg
n 222 228 6 12 re f*
.933333 1 .8 rg
n 96 216 24 12 re f*
.933333 1 .8 rg
n 126 216 6 12 re f*
.933333 1 .8 rg
n 120 204 42 12 re f*
.933333 1 .8 rg
n 168 204 30 12 re f*
.933333 1 .8 rg
n 198 204 6 12 re f*
.933333 1 .8 rg
n 96 192 6 12 re f*
.933333 1 .8 rg
n 72 180 6 12 re f*
.933333 1 .8 rg
n 48 168 6 12 re f*
.933333 1 .8 rg
n 24 156 6 12 re f*
.933333 1 .8 rg
n 0 144 6 12 re f*
.933333 1 .8 rg
n 0 132 54 12 re f*
.933333 1 .8 rg
n 60 132 6 12 re f*
.933333 1 .8 rg
n 24 120 24 12 re f*
.933333 1 .8 rg
n 54 120 6 12 re f*
.933333 1 .8 rg
n 48 108 54 12 re f*
.933333 1 .8 rg
n 108 108 18 12 re f*
.933333 1 .8 rg
n 132 108 6 12 re f*
.933333 1 .8 rg
n 72 96 24 12 re f*
.933333 1 .8 rg
n 96 96 6 12 re f*
.933333 1 .8 rg
n 48 84 6 12 re f*
.933333 1 .8 rg
n 0 72 6 12 re f*
.933333 1 .8 rg
n 0 60 30 12 re f*
.933333 1 .8 rg
n 36 60 6 12 re f*
.933333 1 .8 rg
n 24 48 30 12 re f*
.933333 1 .8 rg
n 60 48 6 12 re f*
.933333 1 .8 rg
n 48 36 24 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 78 36 12 12 re f*
.933333 1 .8 rg
n 96 36 24 12 re f*
.933333 1 .8 rg
n 120 36 6 12 re f*
.933333 1 .8 rg
n 48 24 12 12 re f*
.933333 1 .8 rg
n 60 24 6 12 re f*
.933333 1 .8 rg
n 66 24 54 12 re f*
.933333 1 .8 rg
n 126 24 18 12 re f*
.933333 1 .8 rg
n 144 24 30 12 re f*
.933333 1 .8 rg
n 174 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 542 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae2) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ae2) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (lacp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (periodic) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (slow) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 .439216 .12549 rg (system) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (22) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (22) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (22) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (admin) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (key) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (mc) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ae) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (mc) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ae) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (redundancy) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (group) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (chassis) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (active) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (status) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (control) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (init) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (delay) Tj .188235 .188235 .188235 rg (-) Tj 0 .439216 .12549 rg (time) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (15) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ethernet) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (switching) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (interface) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (access) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (vlan) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                  ) Tj T* (                    ) Tj 0 0 0 rg (members) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (v2000) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (rstp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae2) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (edge) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (vlans) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (v2000) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (vlan) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (2000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (l3) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.2000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (17) Tj T* ET
Q
Q
 
endstream
endobj
613 0 obj
<<
/Length 13476
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 775.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The MC-LAG-specific configurations are highlighted above.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 763.0394 cm
Q
q
1 0 0 1 40.01575 682.2394 cm
.933333 .933333 .933333 rg
n 0 80.8 515.2441 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 26 Tm .56094 Tw 12 TL /F1 10 Tf 0 0 0 rg (Notice in this example that we did not configure ) Tj /F5 10 Tf 0 0 0 rg (mcae-mac-synchronization) Tj /F1 10 Tf 0 0 0 rg ( on the VLAN. This is because) Tj T* 0 Tw .038561 Tw (we will be using VRRP due to the OSPF requirement, and these two configurations are mutually exclusive on the) Tj T* 0 Tw (QFX series switches.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 515.2441 80.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 80.8 l S
n 515.2441 0 m 515.2441 80.8 l S
Q
Q
q
1 0 0 1 40.01575 676.2394 cm
Q
q
1 0 0 1 40.01575 658.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Now let\222s examine the layer 3 configuration on vQFX-1 and vQFX-2:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 291.4394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 366 re B*
Q
q
.933333 1 .8 rg
n 0 348 36 12 re f*
.933333 1 .8 rg
n 0 336 60 12 re f*
.933333 1 .8 rg
n 66 336 6 12 re f*
.933333 1 .8 rg
n 24 324 18 12 re f*
.933333 1 .8 rg
n 48 324 6 12 re f*
.933333 1 .8 rg
n 48 312 24 12 re f*
.933333 1 .8 rg
n 78 312 24 12 re f*
.933333 1 .8 rg
n 108 312 6 12 re f*
.933333 1 .8 rg
n 72 300 36 12 re f*
.933333 1 .8 rg
n 114 300 24 12 re f*
.933333 1 .8 rg
n 144 300 6 12 re f*
.933333 1 .8 rg
n 96 288 42 12 re f*
.933333 1 .8 rg
n 144 288 78 12 re f*
.933333 1 .8 rg
n 222 288 6 12 re f*
.933333 1 .8 rg
n 228 288 12 12 re f*
.933333 1 .8 rg
n 246 288 6 12 re f*
.933333 1 .8 rg
n 120 276 18 12 re f*
.933333 1 .8 rg
n 144 276 78 12 re f*
.933333 1 .8 rg
n 228 276 12 12 re f*
.933333 1 .8 rg
n 240 276 6 12 re f*
.933333 1 .8 rg
n 246 276 54 12 re f*
.933333 1 .8 rg
n 306 276 18 12 re f*
.933333 1 .8 rg
n 324 276 12 12 re f*
.933333 1 .8 rg
n 342 276 18 12 re f*
.933333 1 .8 rg
n 366 276 12 12 re f*
.933333 1 .8 rg
n 378 276 6 12 re f*
.933333 1 .8 rg
n 384 276 12 12 re f*
.933333 1 .8 rg
n 396 276 6 12 re f*
.933333 1 .8 rg
n 402 276 12 12 re f*
.933333 1 .8 rg
n 414 276 6 12 re f*
.933333 1 .8 rg
n 420 276 12 12 re f*
.933333 1 .8 rg
n 432 276 6 12 re f*
.933333 1 .8 rg
n 438 276 12 12 re f*
.933333 1 .8 rg
n 450 276 6 12 re f*
.933333 1 .8 rg
n 456 276 12 12 re f*
.933333 1 .8 rg
n 468 276 6 12 re f*
.933333 1 .8 rg
n 120 264 24 12 re f*
.933333 1 .8 rg
n 144 264 6 12 re f*
.933333 1 .8 rg
n 150 264 30 12 re f*
.933333 1 .8 rg
n 186 264 6 12 re f*
.933333 1 .8 rg
n 198 264 6 12 re f*
.933333 1 .8 rg
n 144 252 42 12 re f*
.933333 1 .8 rg
n 186 252 6 12 re f*
.933333 1 .8 rg
n 192 252 42 12 re f*
.933333 1 .8 rg
n 240 252 78 12 re f*
.933333 1 .8 rg
n 318 252 6 12 re f*
.933333 1 .8 rg
n 144 240 48 12 re f*
.933333 1 .8 rg
n 198 240 18 12 re f*
.933333 1 .8 rg
n 216 240 6 12 re f*
.933333 1 .8 rg
n 144 228 36 12 re f*
.933333 1 .8 rg
n 180 228 6 12 re f*
.933333 1 .8 rg
n 186 228 24 12 re f*
.933333 1 .8 rg
n 210 228 6 12 re f*
.933333 1 .8 rg
n 120 216 6 12 re f*
.933333 1 .8 rg
n 96 204 6 12 re f*
.933333 1 .8 rg
n 72 192 6 12 re f*
.933333 1 .8 rg
n 48 180 6 12 re f*
.933333 1 .8 rg
n 24 168 6 12 re f*
.933333 1 .8 rg
n 0 156 6 12 re f*
.933333 1 .8 rg
n 0 144 42 12 re f*
.933333 1 .8 rg
n 42 144 6 12 re f*
.933333 1 .8 rg
n 48 144 42 12 re f*
.933333 1 .8 rg
n 96 144 6 12 re f*
.933333 1 .8 rg
n 24 132 36 12 re f*
.933333 1 .8 rg
n 60 132 6 12 re f*
.933333 1 .8 rg
n 66 132 12 12 re f*
.933333 1 .8 rg
n 84 132 42 12 re f*
.933333 1 .8 rg
n 126 132 6 12 re f*
.933333 1 .8 rg
n 0 120 6 12 re f*
.933333 1 .8 rg
n 0 108 54 12 re f*
.933333 1 .8 rg
n 60 108 6 12 re f*
.933333 1 .8 rg
n 24 96 24 12 re f*
.933333 1 .8 rg
n 54 96 6 12 re f*
.933333 1 .8 rg
n 48 84 24 12 re f*
.933333 1 .8 rg
n 78 84 42 12 re f*
.933333 1 .8 rg
n 126 84 6 12 re f*
.933333 1 .8 rg
n 72 72 54 12 re f*
.933333 1 .8 rg
n 132 72 18 12 re f*
.933333 1 .8 rg
n 150 72 30 12 re f*
.933333 1 .8 rg
n 180 72 6 12 re f*
.933333 1 .8 rg
n 72 60 54 12 re f*
.933333 1 .8 rg
n 132 60 18 12 re f*
.933333 1 .8 rg
n 150 60 30 12 re f*
.933333 1 .8 rg
n 186 60 6 12 re f*
.933333 1 .8 rg
n 96 48 42 12 re f*
.933333 1 .8 rg
n 138 48 6 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 350 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (irb) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (2000) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (inet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.2) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (29) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (arp) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.3) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (l2) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj /F6 10 Tf .376471 0 .878431 rg (.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (mac) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (93) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (vrrp) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (group) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                        ) Tj 0 0 0 rg (virtual) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                        ) Tj 0 0 0 rg (priority) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (200) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                        ) Tj 0 .439216 .12549 rg (accept) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (data) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (routing) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (router) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (1.1.1.1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ospf) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (area) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (0.0.0.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.2000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.1000) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (passive) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 60.63937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 222 re B*
Q
q
.933333 1 .8 rg
n 0 204 36 12 re f*
.933333 1 .8 rg
n 0 192 60 12 re f*
.933333 1 .8 rg
n 66 192 6 12 re f*
.933333 1 .8 rg
n 24 180 18 12 re f*
.933333 1 .8 rg
n 48 180 6 12 re f*
.933333 1 .8 rg
n 48 168 24 12 re f*
.933333 1 .8 rg
n 78 168 24 12 re f*
.933333 1 .8 rg
n 108 168 6 12 re f*
.933333 1 .8 rg
n 72 156 36 12 re f*
.933333 1 .8 rg
n 114 156 24 12 re f*
.933333 1 .8 rg
n 144 156 6 12 re f*
.933333 1 .8 rg
n 96 144 42 12 re f*
.933333 1 .8 rg
n 144 144 78 12 re f*
.933333 1 .8 rg
n 222 144 6 12 re f*
.933333 1 .8 rg
n 228 144 12 12 re f*
.933333 1 .8 rg
n 246 144 6 12 re f*
.933333 1 .8 rg
n 120 132 18 12 re f*
.933333 1 .8 rg
n 144 132 78 12 re f*
.933333 1 .8 rg
n 228 132 12 12 re f*
.933333 1 .8 rg
n 240 132 6 12 re f*
.933333 1 .8 rg
n 246 132 54 12 re f*
.933333 1 .8 rg
n 306 132 18 12 re f*
.933333 1 .8 rg
n 324 132 12 12 re f*
.933333 1 .8 rg
n 342 132 18 12 re f*
.933333 1 .8 rg
n 366 132 12 12 re f*
.933333 1 .8 rg
n 378 132 6 12 re f*
.933333 1 .8 rg
n 384 132 12 12 re f*
.933333 1 .8 rg
n 396 132 6 12 re f*
.933333 1 .8 rg
n 402 132 12 12 re f*
.933333 1 .8 rg
n 414 132 6 12 re f*
.933333 1 .8 rg
n 420 132 12 12 re f*
.933333 1 .8 rg
n 432 132 6 12 re f*
.933333 1 .8 rg
n 438 132 12 12 re f*
.933333 1 .8 rg
n 450 132 6 12 re f*
.933333 1 .8 rg
n 456 132 12 12 re f*
.933333 1 .8 rg
n 468 132 6 12 re f*
.933333 1 .8 rg
n 120 120 24 12 re f*
.933333 1 .8 rg
n 144 120 6 12 re f*
.933333 1 .8 rg
n 150 120 30 12 re f*
.933333 1 .8 rg
n 186 120 6 12 re f*
.933333 1 .8 rg
n 198 120 6 12 re f*
.933333 1 .8 rg
n 144 108 42 12 re f*
.933333 1 .8 rg
n 186 108 6 12 re f*
.933333 1 .8 rg
n 192 108 42 12 re f*
.933333 1 .8 rg
n 240 108 78 12 re f*
.933333 1 .8 rg
n 318 108 6 12 re f*
.933333 1 .8 rg
n 144 96 48 12 re f*
.933333 1 .8 rg
n 198 96 18 12 re f*
.933333 1 .8 rg
n 216 96 6 12 re f*
.933333 1 .8 rg
n 144 84 36 12 re f*
.933333 1 .8 rg
n 180 84 6 12 re f*
.933333 1 .8 rg
n 186 84 24 12 re f*
.933333 1 .8 rg
n 210 84 6 12 re f*
.933333 1 .8 rg
n 120 72 6 12 re f*
.933333 1 .8 rg
n 96 60 6 12 re f*
.933333 1 .8 rg
n 72 48 6 12 re f*
.933333 1 .8 rg
n 48 36 6 12 re f*
.933333 1 .8 rg
n 24 24 6 12 re f*
.933333 1 .8 rg
n 0 12 6 12 re f*
.933333 1 .8 rg
n 0 0 42 12 re f*
.933333 1 .8 rg
n 42 0 6 12 re f*
.933333 1 .8 rg
n 48 0 42 12 re f*
.933333 1 .8 rg
n 96 0 6 12 re f*
BT 1 0 0 1 0 206 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (irb) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (2000) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (inet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.3) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (29) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (arp) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.2) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (l2) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj /F6 10 Tf .376471 0 .878431 rg (.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (mac) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (62) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (vrrp) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (group) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                        ) Tj 0 0 0 rg (virtual) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                        ) Tj 0 0 0 rg (priority) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                        ) Tj 0 .439216 .12549 rg (accept) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (data) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (routing) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (18) Tj T* ET
Q
Q
 
endstream
endobj
614 0 obj
<<
/Length 12157
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 636.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 150 re B*
Q
q
.933333 1 .8 rg
n 24 132 36 12 re f*
.933333 1 .8 rg
n 60 132 6 12 re f*
.933333 1 .8 rg
n 66 132 12 12 re f*
.933333 1 .8 rg
n 84 132 42 12 re f*
.933333 1 .8 rg
n 126 132 6 12 re f*
.933333 1 .8 rg
n 0 120 6 12 re f*
.933333 1 .8 rg
n 0 108 54 12 re f*
.933333 1 .8 rg
n 60 108 6 12 re f*
.933333 1 .8 rg
n 24 96 24 12 re f*
.933333 1 .8 rg
n 54 96 6 12 re f*
.933333 1 .8 rg
n 48 84 24 12 re f*
.933333 1 .8 rg
n 78 84 42 12 re f*
.933333 1 .8 rg
n 126 84 6 12 re f*
.933333 1 .8 rg
n 72 72 54 12 re f*
.933333 1 .8 rg
n 132 72 18 12 re f*
.933333 1 .8 rg
n 150 72 30 12 re f*
.933333 1 .8 rg
n 180 72 6 12 re f*
.933333 1 .8 rg
n 72 60 54 12 re f*
.933333 1 .8 rg
n 132 60 18 12 re f*
.933333 1 .8 rg
n 150 60 30 12 re f*
.933333 1 .8 rg
n 186 60 6 12 re f*
.933333 1 .8 rg
n 96 48 42 12 re f*
.933333 1 .8 rg
n 138 48 6 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 134 Tm 12 TL /F5 10 Tf 0 0 0 rg (    ) Tj 0 0 0 rg (router) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (2.2.2.2) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ospf) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (area) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (0.0.0.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.2000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.1000) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (passive) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 580.2394 cm
q
BT 1 0 0 1 0 38 Tm .195705 Tw 12 TL /F1 10 Tf 0 0 0 rg (The only line that is different compared to standard layer 3 configuration is the static ARP entry. Recall from ) Tj 0 0 0 rg (Layer 3) Tj T* 0 Tw .029205 Tw (Connectivity) Tj 0 0 0 rg ( that we need a static ARP entry pointing to the remote device\222s IRB MAC address via the ICL. That\222s all) Tj T* 0 Tw .708822 Tw (this configuration line does: create a static ARP entry for the real IP of the remote switch with its IRB MAC via the) Tj T* 0 Tw (ICL.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 562.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (We can now examine vQFX-4\222s configuration:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 123.4394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 438 re B*
Q
q
.933333 1 .8 rg
n 0 420 48 12 re f*
.933333 1 .8 rg
n 0 408 60 12 re f*
.933333 1 .8 rg
n 66 408 6 12 re f*
.933333 1 .8 rg
n 24 396 12 12 re f*
.933333 1 .8 rg
n 36 396 6 12 re f*
.933333 1 .8 rg
n 42 396 6 12 re f*
1 .941176 1 rg
n 48 396 18 12 re f*
.933333 1 .8 rg
n 66 396 6 12 re f*
.933333 1 .8 rg
n 78 396 6 12 re f*
.933333 1 .8 rg
n 48 384 30 12 re f*
.933333 1 .8 rg
n 78 384 6 12 re f*
.933333 1 .8 rg
n 84 384 42 12 re f*
.933333 1 .8 rg
n 132 384 6 12 re f*
.933333 1 .8 rg
n 72 372 30 12 re f*
.933333 1 .8 rg
n 102 372 12 12 re f*
.933333 1 .8 rg
n 120 372 18 12 re f*
.933333 1 .8 rg
n 138 372 6 12 re f*
.933333 1 .8 rg
n 48 360 6 12 re f*
.933333 1 .8 rg
n 24 348 6 12 re f*
.933333 1 .8 rg
n 24 336 12 12 re f*
.933333 1 .8 rg
n 36 336 6 12 re f*
.933333 1 .8 rg
n 42 336 6 12 re f*
1 .941176 1 rg
n 48 336 18 12 re f*
.933333 1 .8 rg
n 66 336 6 12 re f*
.933333 1 .8 rg
n 78 336 6 12 re f*
.933333 1 .8 rg
n 48 324 30 12 re f*
.933333 1 .8 rg
n 78 324 6 12 re f*
.933333 1 .8 rg
n 84 324 42 12 re f*
.933333 1 .8 rg
n 132 324 6 12 re f*
.933333 1 .8 rg
n 72 312 30 12 re f*
.933333 1 .8 rg
n 102 312 12 12 re f*
.933333 1 .8 rg
n 120 312 18 12 re f*
.933333 1 .8 rg
n 138 312 6 12 re f*
.933333 1 .8 rg
n 48 300 6 12 re f*
.933333 1 .8 rg
n 24 288 6 12 re f*
.933333 1 .8 rg
n 24 276 18 12 re f*
.933333 1 .8 rg
n 48 276 6 12 re f*
.933333 1 .8 rg
n 48 264 60 12 re f*
.933333 1 .8 rg
n 108 264 6 12 re f*
.933333 1 .8 rg
n 114 264 30 12 re f*
.933333 1 .8 rg
n 144 264 6 12 re f*
.933333 1 .8 rg
n 150 264 42 12 re f*
.933333 1 .8 rg
n 198 264 6 12 re f*
.933333 1 .8 rg
n 72 252 24 12 re f*
.933333 1 .8 rg
n 102 252 6 12 re f*
.933333 1 .8 rg
n 96 240 36 12 re f*
.933333 1 .8 rg
n 132 240 6 12 re f*
.933333 1 .8 rg
n 96 228 48 12 re f*
.933333 1 .8 rg
n 150 228 24 12 re f*
.933333 1 .8 rg
n 174 228 6 12 re f*
.933333 1 .8 rg
n 72 216 6 12 re f*
.933333 1 .8 rg
n 48 204 6 12 re f*
.933333 1 .8 rg
n 48 192 24 12 re f*
.933333 1 .8 rg
n 78 192 6 12 re f*
.933333 1 .8 rg
n 90 192 6 12 re f*
.933333 1 .8 rg
n 72 180 36 12 re f*
.933333 1 .8 rg
n 114 180 24 12 re f*
.933333 1 .8 rg
n 144 180 6 12 re f*
.933333 1 .8 rg
n 96 168 42 12 re f*
.933333 1 .8 rg
n 144 168 78 12 re f*
.933333 1 .8 rg
n 222 168 6 12 re f*
.933333 1 .8 rg
n 228 168 12 12 re f*
.933333 1 .8 rg
n 240 168 6 12 re f*
.933333 1 .8 rg
n 72 156 6 12 re f*
.933333 1 .8 rg
n 48 144 6 12 re f*
.933333 1 .8 rg
n 24 132 6 12 re f*
.933333 1 .8 rg
n 0 120 6 12 re f*
.933333 1 .8 rg
n 0 108 42 12 re f*
.933333 1 .8 rg
n 42 108 6 12 re f*
.933333 1 .8 rg
n 48 108 42 12 re f*
.933333 1 .8 rg
n 96 108 6 12 re f*
.933333 1 .8 rg
n 24 96 36 12 re f*
.933333 1 .8 rg
n 60 96 6 12 re f*
.933333 1 .8 rg
n 66 96 12 12 re f*
.933333 1 .8 rg
n 84 96 42 12 re f*
.933333 1 .8 rg
n 126 96 6 12 re f*
.933333 1 .8 rg
n 0 84 6 12 re f*
.933333 1 .8 rg
n 0 72 54 12 re f*
.933333 1 .8 rg
n 60 72 6 12 re f*
.933333 1 .8 rg
n 24 60 24 12 re f*
.933333 1 .8 rg
n 54 60 6 12 re f*
.933333 1 .8 rg
n 48 48 24 12 re f*
.933333 1 .8 rg
n 78 48 42 12 re f*
.933333 1 .8 rg
n 126 48 6 12 re f*
.933333 1 .8 rg
n 72 36 54 12 re f*
.933333 1 .8 rg
n 132 36 18 12 re f*
.933333 1 .8 rg
n 150 36 12 12 re f*
.933333 1 .8 rg
n 162 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 422 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# vQFX-4) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                 ) Tj T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (lacp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (periodic) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (slow) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (inet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.4) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (29) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (routing) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (router) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (4.4.4.4) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ospf) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (area) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (0.0.0.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj /F6 10 Tf .376471 0 .878431 rg (.0) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 103.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This is just standard configuration. No special tricks required! Let\222s check OSPF:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 60.63937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 42 re B*
Q
q
.933333 1 .8 rg
n 0 24 24 12 re f*
.933333 1 .8 rg
n 24 24 30 12 re f*
.933333 1 .8 rg
n 54 24 6 12 re f*
.933333 1 .8 rg
n 60 24 6 12 re f*
.933333 1 .8 rg
n 66 24 6 12 re f*
.933333 1 .8 rg
n 78 24 24 12 re f*
.933333 1 .8 rg
n 108 24 24 12 re f*
.933333 1 .8 rg
n 138 24 48 12 re f*
.933333 1 .8 rg
n 0 12 42 12 re f*
.933333 1 .8 rg
n 102 12 54 12 re f*
.933333 1 .8 rg
n 240 12 30 12 re f*
.933333 1 .8 rg
n 300 12 12 12 re f*
.933333 1 .8 rg
n 402 12 18 12 re f*
.933333 1 .8 rg
n 432 12 24 12 re f*
.933333 1 .8 rg
n 0 0 78 12 re f*
.933333 1 .8 rg
n 102 0 18 12 re f*
.933333 1 .8 rg
n 120 0 30 12 re f*
.933333 1 .8 rg
n 240 0 24 12 re f*
.933333 1 .8 rg
n 300 0 42 12 re f*
.933333 1 .8 rg
n 402 0 18 12 re f*
.933333 1 .8 rg
n 444 0 12 12 re f*
BT 1 0 0 1 0 26 Tm 12 TL /F5 10 Tf 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ospf) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (neighbor) Tj 0 0 0 rg ( ) Tj T* 0 0 0 rg (Address) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (              ) Tj 0 0 0 rg (State) Tj 0 0 0 rg (     ) Tj 0 0 0 rg (ID) Tj 0 0 0 rg (               ) Tj 0 0 0 rg (Pri) Tj 0 0 0 rg (  ) Tj 0 0 0 rg (Dead) Tj 0 0 0 rg  T* /F6 10 Tf .376471 0 .878431 rg (192.168.200.4) Tj /F5 10 Tf 0 0 0 rg (    ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.2000) Tj /F5 10 Tf 0 0 0 rg (               ) Tj 0 0 0 rg (Full) Tj 0 0 0 rg (      ) Tj /F6 10 Tf .376471 0 .878431 rg (4.4.4.4) Tj /F5 10 Tf 0 0 0 rg (          ) Tj /F6 10 Tf 0 0 .815686 rg (128) Tj /F5 10 Tf 0 0 0 rg (    ) Tj /F6 10 Tf 0 0 .815686 rg (30) Tj /F5 10 Tf 0 0 0 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (19) Tj T* ET
Q
Q
 
endstream
endobj
615 0 obj
<<
/Length 18444
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 576.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 210 re B*
Q
q
.933333 1 .8 rg
n 0 192 78 12 re f*
.933333 1 .8 rg
n 102 192 18 12 re f*
.933333 1 .8 rg
n 120 192 30 12 re f*
.933333 1 .8 rg
n 240 192 24 12 re f*
.933333 1 .8 rg
n 300 192 42 12 re f*
.933333 1 .8 rg
n 402 192 18 12 re f*
.933333 1 .8 rg
n 444 192 12 12 re f*
.933333 1 .8 rg
n 0 168 6 12 re f*
.933333 1 .8 rg
n 6 168 48 12 re f*
.933333 1 .8 rg
n 54 168 6 12 re f*
.933333 1 .8 rg
n 0 144 24 12 re f*
.933333 1 .8 rg
n 24 144 30 12 re f*
.933333 1 .8 rg
n 54 144 6 12 re f*
.933333 1 .8 rg
n 60 144 6 12 re f*
.933333 1 .8 rg
n 66 144 6 12 re f*
.933333 1 .8 rg
n 78 144 24 12 re f*
.933333 1 .8 rg
n 108 144 24 12 re f*
.933333 1 .8 rg
n 138 144 48 12 re f*
.933333 1 .8 rg
n 0 132 42 12 re f*
.933333 1 .8 rg
n 102 132 54 12 re f*
.933333 1 .8 rg
n 240 132 30 12 re f*
.933333 1 .8 rg
n 300 132 12 12 re f*
.933333 1 .8 rg
n 402 132 18 12 re f*
.933333 1 .8 rg
n 432 132 24 12 re f*
.933333 1 .8 rg
n 0 120 78 12 re f*
.933333 1 .8 rg
n 102 120 18 12 re f*
.933333 1 .8 rg
n 120 120 30 12 re f*
.933333 1 .8 rg
n 240 120 24 12 re f*
.933333 1 .8 rg
n 300 120 42 12 re f*
.933333 1 .8 rg
n 402 120 18 12 re f*
.933333 1 .8 rg
n 444 120 12 12 re f*
.933333 1 .8 rg
n 0 108 78 12 re f*
.933333 1 .8 rg
n 102 108 18 12 re f*
.933333 1 .8 rg
n 120 108 30 12 re f*
.933333 1 .8 rg
n 240 108 24 12 re f*
.933333 1 .8 rg
n 300 108 42 12 re f*
.933333 1 .8 rg
n 402 108 18 12 re f*
.933333 1 .8 rg
n 444 108 12 12 re f*
.933333 1 .8 rg
n 0 84 6 12 re f*
.933333 1 .8 rg
n 6 84 48 12 re f*
.933333 1 .8 rg
n 54 84 6 12 re f*
.933333 1 .8 rg
n 0 60 24 12 re f*
.933333 1 .8 rg
n 24 60 30 12 re f*
.933333 1 .8 rg
n 54 60 6 12 re f*
.933333 1 .8 rg
n 60 60 6 12 re f*
.933333 1 .8 rg
n 66 60 6 12 re f*
.933333 1 .8 rg
n 78 60 24 12 re f*
.933333 1 .8 rg
n 108 60 24 12 re f*
.933333 1 .8 rg
n 138 60 48 12 re f*
.933333 1 .8 rg
n 0 48 42 12 re f*
.933333 1 .8 rg
n 102 48 54 12 re f*
.933333 1 .8 rg
n 240 48 30 12 re f*
.933333 1 .8 rg
n 300 48 12 12 re f*
.933333 1 .8 rg
n 402 48 18 12 re f*
.933333 1 .8 rg
n 432 48 24 12 re f*
.933333 1 .8 rg
n 0 36 78 12 re f*
.933333 1 .8 rg
n 102 36 18 12 re f*
.933333 1 .8 rg
n 120 36 12 12 re f*
.933333 1 .8 rg
n 240 36 24 12 re f*
.933333 1 .8 rg
n 300 36 42 12 re f*
.933333 1 .8 rg
n 402 36 18 12 re f*
.933333 1 .8 rg
n 444 36 12 12 re f*
.933333 1 .8 rg
n 0 24 78 12 re f*
.933333 1 .8 rg
n 102 24 18 12 re f*
.933333 1 .8 rg
n 120 24 12 12 re f*
.933333 1 .8 rg
n 240 24 24 12 re f*
.933333 1 .8 rg
n 300 24 42 12 re f*
.933333 1 .8 rg
n 402 24 18 12 re f*
.933333 1 .8 rg
n 444 24 12 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
.933333 1 .8 rg
n 6 0 48 12 re f*
.933333 1 .8 rg
n 54 0 6 12 re f*
BT 1 0 0 1 0 194 Tm 12 TL /F6 10 Tf .376471 0 .878431 rg (192.168.200.3) Tj /F5 10 Tf 0 0 0 rg (    ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.2000) Tj /F5 10 Tf 0 0 0 rg (               ) Tj 0 0 0 rg (Full) Tj 0 0 0 rg (      ) Tj /F6 10 Tf .376471 0 .878431 rg (2.2.2.2) Tj /F5 10 Tf 0 0 0 rg (          ) Tj /F6 10 Tf 0 0 .815686 rg (128) Tj /F5 10 Tf 0 0 0 rg (    ) Tj /F6 10 Tf 0 0 .815686 rg (36) Tj /F5 10 Tf 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T*  T* 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ospf) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (neighbor) Tj 0 0 0 rg (    ) Tj T* 0 0 0 rg (Address) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (              ) Tj 0 0 0 rg (State) Tj 0 0 0 rg (     ) Tj 0 0 0 rg (ID) Tj 0 0 0 rg (               ) Tj 0 0 0 rg (Pri) Tj 0 0 0 rg (  ) Tj 0 0 0 rg (Dead) Tj 0 0 0 rg  T* /F6 10 Tf .376471 0 .878431 rg (192.168.200.4) Tj /F5 10 Tf 0 0 0 rg (    ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.2000) Tj /F5 10 Tf 0 0 0 rg (               ) Tj 0 0 0 rg (Full) Tj 0 0 0 rg (      ) Tj /F6 10 Tf .376471 0 .878431 rg (4.4.4.4) Tj /F5 10 Tf 0 0 0 rg (          ) Tj /F6 10 Tf 0 0 .815686 rg (128) Tj /F5 10 Tf 0 0 0 rg (    ) Tj /F6 10 Tf 0 0 .815686 rg (32) Tj /F5 10 Tf 0 0 0 rg  T* /F6 10 Tf .376471 0 .878431 rg (192.168.200.2) Tj /F5 10 Tf 0 0 0 rg (    ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.2000) Tj /F5 10 Tf 0 0 0 rg (               ) Tj 0 0 0 rg (Full) Tj 0 0 0 rg (      ) Tj /F6 10 Tf .376471 0 .878431 rg (1.1.1.1) Tj /F5 10 Tf 0 0 0 rg (          ) Tj /F6 10 Tf 0 0 .815686 rg (128) Tj /F5 10 Tf 0 0 0 rg (    ) Tj /F6 10 Tf 0 0 .815686 rg (34) Tj /F5 10 Tf 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T*  T* 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ospf) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (neighbor) Tj 0 0 0 rg (    ) Tj T* 0 0 0 rg (Address) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (              ) Tj 0 0 0 rg (State) Tj 0 0 0 rg (     ) Tj 0 0 0 rg (ID) Tj 0 0 0 rg (               ) Tj 0 0 0 rg (Pri) Tj 0 0 0 rg (  ) Tj 0 0 0 rg (Dead) Tj 0 0 0 rg  T* /F6 10 Tf .376471 0 .878431 rg (192.168.200.2) Tj /F5 10 Tf 0 0 0 rg (    ) Tj 0 0 0 rg (ae0) Tj /F6 10 Tf .376471 0 .878431 rg (.0) Tj /F5 10 Tf 0 0 0 rg (                  ) Tj 0 0 0 rg (Full) Tj 0 0 0 rg (      ) Tj /F6 10 Tf .376471 0 .878431 rg (1.1.1.1) Tj /F5 10 Tf 0 0 0 rg (          ) Tj /F6 10 Tf 0 0 .815686 rg (128) Tj /F5 10 Tf 0 0 0 rg (    ) Tj /F6 10 Tf 0 0 .815686 rg (33) Tj /F5 10 Tf 0 0 0 rg  T* /F6 10 Tf .376471 0 .878431 rg (192.168.200.3) Tj /F5 10 Tf 0 0 0 rg (    ) Tj 0 0 0 rg (ae0) Tj /F6 10 Tf .376471 0 .878431 rg (.0) Tj /F5 10 Tf 0 0 0 rg (                  ) Tj 0 0 0 rg (Full) Tj 0 0 0 rg (      ) Tj /F6 10 Tf .376471 0 .878431 rg (2.2.2.2) Tj /F5 10 Tf 0 0 0 rg (          ) Tj /F6 10 Tf 0 0 .815686 rg (128) Tj /F5 10 Tf 0 0 0 rg (    ) Tj /F6 10 Tf 0 0 .815686 rg (39) Tj /F5 10 Tf 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 556.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Finally, let\222s ensure we can ping between vQFX-3 and vQFX-4:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 345.4394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 210 re B*
Q
q
.933333 1 .8 rg
n 0 192 24 12 re f*
.933333 1 .8 rg
n 24 192 30 12 re f*
.933333 1 .8 rg
n 54 192 6 12 re f*
.933333 1 .8 rg
n 60 192 6 12 re f*
.933333 1 .8 rg
n 66 192 6 12 re f*
.933333 1 .8 rg
n 78 192 24 12 re f*
.933333 1 .8 rg
n 108 192 78 12 re f*
.933333 1 .8 rg
n 192 192 30 12 re f*
.933333 1 .8 rg
n 228 192 30 12 re f*
.933333 1 .8 rg
n 264 192 6 12 re f*
.933333 1 .8 rg
n 0 180 24 12 re f*
.933333 1 .8 rg
n 30 180 78 12 re f*
.933333 1 .8 rg
n 114 180 6 12 re f*
.933333 1 .8 rg
n 120 180 78 12 re f*
.933333 1 .8 rg
n 198 180 12 12 re f*
.933333 1 .8 rg
n 216 180 12 12 re f*
.933333 1 .8 rg
n 234 180 24 12 re f*
.933333 1 .8 rg
n 264 180 30 12 re f*
.933333 1 .8 rg
n 0 168 30 12 re f*
.933333 1 .8 rg
n 0 156 18 12 re f*
.933333 1 .8 rg
n 24 156 78 12 re f*
.933333 1 .8 rg
n 108 156 24 12 re f*
.933333 1 .8 rg
n 138 156 60 12 re f*
.933333 1 .8 rg
n 204 156 18 12 re f*
.933333 1 .8 rg
n 0 144 6 12 re f*
.933333 1 .8 rg
n 12 144 42 12 re f*
.933333 1 .8 rg
n 60 144 66 12 re f*
.933333 1 .8 rg
n 126 144 6 12 re f*
.933333 1 .8 rg
n 138 144 6 12 re f*
.933333 1 .8 rg
n 150 144 42 12 re f*
.933333 1 .8 rg
n 198 144 48 12 re f*
.933333 1 .8 rg
n 246 144 6 12 re f*
.933333 1 .8 rg
n 258 144 6 12 re f*
.933333 1 .8 rg
n 264 144 6 12 re f*
.933333 1 .8 rg
n 276 144 36 12 re f*
.933333 1 .8 rg
n 318 144 24 12 re f*
.933333 1 .8 rg
n 0 132 30 12 re f*
.933333 1 .8 rg
n 30 132 6 12 re f*
.933333 1 .8 rg
n 36 132 24 12 re f*
.933333 1 .8 rg
n 66 132 18 12 re f*
1 .941176 1 rg
n 84 132 36 12 re f*
.933333 1 .8 rg
n 120 132 12 12 re f*
1 .941176 1 rg
n 132 132 108 12 re f*
.933333 1 .8 rg
n 240 132 42 12 re f*
1 .941176 1 rg
n 282 132 54 12 re f*
.933333 1 .8 rg
n 336 132 42 12 re f*
.933333 1 .8 rg
n 384 132 12 12 re f*
.933333 1 .8 rg
n 0 108 6 12 re f*
.933333 1 .8 rg
n 6 108 48 12 re f*
.933333 1 .8 rg
n 54 108 6 12 re f*
.933333 1 .8 rg
n 0 84 24 12 re f*
.933333 1 .8 rg
n 24 84 30 12 re f*
.933333 1 .8 rg
n 54 84 6 12 re f*
.933333 1 .8 rg
n 60 84 6 12 re f*
.933333 1 .8 rg
n 66 84 6 12 re f*
.933333 1 .8 rg
n 78 84 24 12 re f*
.933333 1 .8 rg
n 108 84 78 12 re f*
.933333 1 .8 rg
n 192 84 30 12 re f*
.933333 1 .8 rg
n 228 84 30 12 re f*
.933333 1 .8 rg
n 264 84 6 12 re f*
.933333 1 .8 rg
n 0 72 24 12 re f*
.933333 1 .8 rg
n 30 72 78 12 re f*
.933333 1 .8 rg
n 114 72 6 12 re f*
.933333 1 .8 rg
n 120 72 78 12 re f*
.933333 1 .8 rg
n 198 72 12 12 re f*
.933333 1 .8 rg
n 216 72 12 12 re f*
.933333 1 .8 rg
n 234 72 24 12 re f*
.933333 1 .8 rg
n 264 72 30 12 re f*
.933333 1 .8 rg
n 0 60 30 12 re f*
.933333 1 .8 rg
n 0 48 18 12 re f*
.933333 1 .8 rg
n 24 48 78 12 re f*
.933333 1 .8 rg
n 108 48 24 12 re f*
.933333 1 .8 rg
n 138 48 60 12 re f*
.933333 1 .8 rg
n 204 48 18 12 re f*
.933333 1 .8 rg
n 0 36 6 12 re f*
.933333 1 .8 rg
n 12 36 42 12 re f*
.933333 1 .8 rg
n 60 36 66 12 re f*
.933333 1 .8 rg
n 126 36 6 12 re f*
.933333 1 .8 rg
n 138 36 6 12 re f*
.933333 1 .8 rg
n 150 36 42 12 re f*
.933333 1 .8 rg
n 198 36 48 12 re f*
.933333 1 .8 rg
n 246 36 6 12 re f*
.933333 1 .8 rg
n 258 36 6 12 re f*
.933333 1 .8 rg
n 264 36 6 12 re f*
.933333 1 .8 rg
n 276 36 36 12 re f*
.933333 1 .8 rg
n 318 36 24 12 re f*
.933333 1 .8 rg
n 0 24 30 12 re f*
.933333 1 .8 rg
n 30 24 6 12 re f*
.933333 1 .8 rg
n 36 24 24 12 re f*
.933333 1 .8 rg
n 66 24 18 12 re f*
1 .941176 1 rg
n 84 24 36 12 re f*
.933333 1 .8 rg
n 120 24 12 12 re f*
1 .941176 1 rg
n 132 24 108 12 re f*
.933333 1 .8 rg
n 240 24 42 12 re f*
1 .941176 1 rg
n 282 24 54 12 re f*
.933333 1 .8 rg
n 336 24 36 12 re f*
.933333 1 .8 rg
n 378 24 12 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
.933333 1 .8 rg
n 6 0 48 12 re f*
.933333 1 .8 rg
n 54 0 6 12 re f*
BT 1 0 0 1 0 194 Tm 12 TL /F5 10 Tf 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ping) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.4) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (rapid) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (count) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg (    ) Tj T* 0 0 0 rg (PING) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.4) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (\() Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.4) Tj /F5 10 Tf 0 0 0 rg (\):) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (56) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (data) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (bytes) Tj 0 0 0 rg  T* .188235 .188235 .188235 rg (!!!!!) Tj 0 0 0 rg  T* .188235 .188235 .188235 rg (---) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.4) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (ping) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (statistics) Tj 0 0 0 rg ( ) Tj .188235 .188235 .188235 rg (---) Tj 0 0 0 rg  T* /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (packets) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (transmitted) Tj 0 0 0 rg (,) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (packets) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (received) Tj 0 0 0 rg (,) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf .564706 .376471 .188235 rg (%) Tj 0 0 0 rg ( ) Tj .564706 .376471 .188235 rg (packet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (loss) Tj 0 0 0 rg  T* 0 0 0 rg (round) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (trip) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (min) Tj 0 0 0 rg (/avg/m) Tj 0 0 0 rg (ax) Tj 0 0 0 rg (/stddev = 239.258/) Tj /F6 10 Tf .376471 0 .878431 rg (425.293) Tj /F5 10 Tf 0 0 0 rg (/601.453/) Tj /F6 10 Tf .376471 0 .878431 rg (129.111) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (ms) Tj 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T*  T* 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ping) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (rapid) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (count) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj T* 0 0 0 rg (PING) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (\() Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.1) Tj /F5 10 Tf 0 0 0 rg (\):) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (56) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (data) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (bytes) Tj 0 0 0 rg  T* .188235 .188235 .188235 rg (!!!!!) Tj 0 0 0 rg  T* .188235 .188235 .188235 rg (---) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (ping) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (statistics) Tj 0 0 0 rg ( ) Tj .188235 .188235 .188235 rg (---) Tj 0 0 0 rg  T* /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (packets) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (transmitted) Tj 0 0 0 rg (,) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (packets) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (received) Tj 0 0 0 rg (,) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf .564706 .376471 .188235 rg (%) Tj 0 0 0 rg ( ) Tj .564706 .376471 .188235 rg (packet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (loss) Tj 0 0 0 rg  T* 0 0 0 rg (round) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (trip) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (min) Tj 0 0 0 rg (/avg/m) Tj 0 0 0 rg (ax) Tj 0 0 0 rg (/stddev = 114.584/) Tj /F6 10 Tf .376471 0 .878431 rg (234.628) Tj /F5 10 Tf 0 0 0 rg (/287.023/) Tj /F6 10 Tf .376471 0 .878431 rg (67.643) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (ms) Tj 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 325.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (And that\222s it! MC-LAG configuration for simple gateway and advanced layer 3 routing is working.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 295.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Conclusion) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 265.0394 cm
q
BT 1 0 0 1 0 14 Tm .892273 Tw 12 TL /F1 10 Tf 0 0 0 rg (We\222ve brushed the surface of MC-LAG, hopefully enough for the JNCIP-DC. For more detailed information, check) Tj T* 0 Tw (out Juniper MX Series, Second Edition ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (7) Tj /F1 10 Tf 0 0 0 rg 0 Ts (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 247.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The following blogs were helpful in compiling these notes:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 241.0394 cm
Q
q
1 0 0 1 40.01575 241.0394 cm
Q
q
1 0 0 1 40.01575 229.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (MC-LAG on vQFX \(EVE-NG\)) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 223.0394 cm
Q
q
1 0 0 1 40.01575 211.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (MC-LAG Lab \226 Basic L2 Connectivity) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 205.0394 cm
Q
q
1 0 0 1 40.01575 193.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (MC-LAG Lab \226 Advanced IRB FunctinNality) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 193.0394 cm
Q
q
1 0 0 1 40.01575 187.0394 cm
Q
q
1 0 0 1 40.01575 175.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (4) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Juniper Ambassador\222s Cookbook 2019, Recipe #5) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 175.0394 cm
Q
q
1 0 0 1 40.01575 169.0394 cm
Q
q
1 0 0 1 40.01575 157.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (5\() Tj 0 0 .501961 rg (1) Tj 0 0 0 rg (, ) Tj 0 0 .501961 rg (2) Tj 0 0 0 rg (, ) Tj 0 0 .501961 rg (3) Tj 0 0 0 rg (\)) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Juniper MX Series, Chapter 9, ICCP Hierarchy Section) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 157.0394 cm
Q
q
1 0 0 1 40.01575 151.0394 cm
Q
q
1 0 0 1 40.01575 139.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (6\() Tj 0 0 .501961 rg (1) Tj 0 0 0 rg (, ) Tj 0 0 .501961 rg (2) Tj 0 0 0 rg (\)) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Understanding Multichassis Link Aggregation Groups) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 139.0394 cm
Q
q
1 0 0 1 40.01575 133.0394 cm
Q
q
1 0 0 1 40.01575 121.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (7\() Tj 0 0 .501961 rg (1) Tj 0 0 0 rg (, ) Tj 0 0 .501961 rg (2) Tj 0 0 0 rg (\)) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Juniper MX Series, Second Edition) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 121.0394 cm
Q
q
1 0 0 1 40.01575 88.23937 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (Layer 2 Fabrics) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 70.23937 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This blueprint item primarily covers the following topics:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 64.23937 cm
Q
q
1 0 0 1 40.01575 64.23937 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (20) Tj T* ET
Q
Q
 
endstream
endobj
616 0 obj
<<
/Length 9125
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 775.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Virtual Chassis) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 769.0394 cm
Q
q
1 0 0 1 40.01575 757.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Virtual Chassis Fabric) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 757.0394 cm
Q
q
1 0 0 1 40.01575 745.0394 cm
Q
q
1 0 0 1 40.01575 640.2394 cm
.933333 .933333 .933333 rg
n 0 104.8 515.2441 -104.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 86.8 Tm  T* ET
q
1 0 0 1 8 80 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 50 Tm .646007 Tw 12 TL /F1 10 Tf 0 0 0 rg (Both ) Tj 0 0 0 rg (Virtual Chassis) Tj 0 0 0 rg ( and ) Tj 0 0 0 rg (Virtual Chassis Fabric) Tj 0 0 0 rg ( are hardware-based architectures. Unfortunately, I do not have) Tj T* 0 Tw .796005 Tw (access to real hardware; all of my labbing is based on the vQFX0000. This means that although there may be) Tj T* 0 Tw .376339 Tw (configurations presented, I don\222t currently have a way of validating. If you have access to physical gear and can) Tj T* 0 Tw 2.10493 Tw (validate the configurations \(or present more interesting topologies/configurations\), I would love to see them) Tj T* 0 Tw (contributed!) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 104.8 m 515.2441 104.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 104.8 l S
n 515.2441 0 m 515.2441 104.8 l S
Q
Q
q
1 0 0 1 40.01575 634.2394 cm
Q
q
1 0 0 1 40.01575 603.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Virtual Chassis) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 561.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .916711 Tw (The EX4300, QFX3500, QFX3600, and QFX5100 can form a mixed mode Virtual Chassis. If you are familiar with) Tj T* 0 Tw .48494 Tw (mixed mode Virtual Chassis from the Enterprise track \(EX4200/EX4500/EX4550\), the concept is very similar. Up to) Tj T* 0 Tw (10 switches are supported in a stack, although some switches, such as the QFX5100-96S, may not be supported.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 507.8394 cm
q
BT 1 0 0 1 0 38 Tm .179277 Tw 12 TL /F1 10 Tf 0 0 0 rg (The first step in creating a mixed mode Virtual Chassis is to tell each individual switch that it will be participating in a) Tj T* 0 Tw -0.022762 Tw (mixed mode VC with the ) Tj /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (mode) Tj ( ) Tj (mixed) Tj ( ) Tj (reboot) Tj /F1 10 Tf 0 0 0 rg ( command. However, when building) Tj T* 0 Tw .510292 Tw (a new stack, the ) Tj /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (mode) Tj ( ) Tj (mixed) Tj ( ) Tj (all-members) Tj ( ) Tj (reboot) Tj /F1 10 Tf 0 0 0 rg ( command can be used to) Tj T* 0 Tw (set all members in the stack to mixed mode at the same time.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 495.8394 cm
Q
q
1 0 0 1 40.01575 403.0394 cm
.933333 .933333 .933333 rg
n 0 92.8 515.2441 -92.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 74.8 Tm  T* ET
q
1 0 0 1 8 68 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL 1.989631 Tw (When operating in a mixed mode Virtual Chassis, the scaling numbers are reduced to the lowest common) Tj T* 0 Tw .382273 Tw (denominator. This severely limits the scalability of a deployment. The lowest common denominator is the lowest) Tj T* 0 Tw .007584 Tw (scaling factor of the smallest possible PFE. This means that if you have a mixed Virtual Chassis of QFX3500 and) Tj T* 0 Tw (QFX5100, even if there is no EX4300, each device will still be limited to the maximum scale of an EX4300.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 92.8 m 515.2441 92.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 92.8 l S
n 515.2441 0 m 515.2441 92.8 l S
Q
Q
q
1 0 0 1 40.01575 397.0394 cm
Q
q
1 0 0 1 40.01575 379.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The benefits of a mixed mode Virtual Chassis are the same as those of a regular Virtual Chassis:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 373.0394 cm
Q
q
1 0 0 1 40.01575 373.0394 cm
Q
q
1 0 0 1 40.01575 361.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Redundant Routing Engines) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 355.0394 cm
Q
q
1 0 0 1 40.01575 343.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (NSR and NSB) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 337.0394 cm
Q
q
1 0 0 1 40.01575 325.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (One control plane for multiple data planes) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 319.0394 cm
Q
q
1 0 0 1 40.01575 307.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Potential elimination of xSTP) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 307.0394 cm
Q
q
1 0 0 1 40.01575 205.0394 cm
q
BT 1 0 0 1 0 86 Tm .600227 Tw 12 TL /F1 10 Tf 0 0 0 rg (By default, the 40G QSFP+ ports on an EX4300 are enabled for Virtual Chassis; however, on the QFX5100, these) Tj T* 0 Tw .361417 Tw (ports are disabled for Virtual Chassis. When a mixed mode VC contains QFX5100 switches, only the QFX5100 can) Tj T* 0 Tw 1.392131 Tw (become an RE. As with many protocols consisting of primary and secondary nodes, the VC mastership process) Tj T* 0 Tw 1.056005 Tw (follows an election process. The first tie-breaker is priority, which is 128 by default. Higher is better. If the priority) Tj T* 0 Tw .583052 Tw (values are the same, the next factor to consider is which node was the master prior to a reboot. Next, the member) Tj T* 0 Tw 1.204672 Tw (with the highest uptime; however, the difference in uptime must be more than 60 seconds. Finally, all else being) Tj T* 0 Tw 1.638005 Tw (equal \(and difference in uptime being less than 60 seconds\), the member with the ) Tj /F4 10 Tf (lowest) Tj /F1 10 Tf ( MAC address will be) Tj T* 0 Tw (elected as the master. The backup is elected according to the same criteria.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 151.0394 cm
q
BT 1 0 0 1 0 38 Tm 1.939463 Tw 12 TL /F1 10 Tf 0 0 0 rg (When implementing Virtual Chassis, you can use the ) Tj /F5 10 Tf 0 0 0 rg (virtual-chassis) Tj ( ) Tj (auto-sw-upgrade) Tj /F1 10 Tf 0 0 0 rg ( configuration to) Tj T* 0 Tw -0.101524 Tw (automatically upgrade members with the ) Tj /F5 10 Tf 0 0 0 rg (LC) Tj ( ) Tj (\(Line) Tj ( ) Tj (Card\)) Tj /F1 10 Tf 0 0 0 rg ( state when their software version does not match that of) Tj T* 0 Tw .647841 Tw (the Master RE. Additionally, Split Detection can be disabled with the ) Tj /F5 10 Tf 0 0 0 rg (virtual-chassis) Tj ( ) Tj (no-split-detection) Tj /F1 10 Tf 0 0 0 rg  T* 0 Tw (configurtation. However, this should only be done when there are only two members in the Virtual Chassis.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 121.0394 cm
q
BT 1 0 0 1 0 14 Tm 13.30101 Tw 12 TL /F1 10 Tf 0 0 0 rg (On a QFX5100, you will need to set ports as Virtual Chassis Ports with the) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (vc-port) Tj ( ) Tj (set) Tj ( ) Tj (pic-slot) Tj ( ) Tj (0) Tj ( ) Tj (port) Tj ( ) Tj (48) Tj /F1 10 Tf 0 0 0 rg ( operational command.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 55.03937 cm
q
BT 1 0 0 1 0 50 Tm .350881 Tw 12 TL /F1 10 Tf 0 0 0 rg (Virtual Chassis supports a special deviation of ISSU called NSSU: Non-Stop Software Upgrade. For NSSU to work,) Tj T* 0 Tw .766862 Tw (the physical topology must be a ring \226 it cannot be a braid. The master and backup must be adjacent; this means) Tj T* 0 Tw 2.921506 Tw (that the roles of each switch must be deterministic. For this reason, only pre-provisioned Virtual Chassis is) Tj T* 0 Tw .817888 Tw (supported. Additionally, both NSR and GRES must be configured; NSB is optional. To initiate an NSSU, issue the) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (system) Tj ( ) Tj (software) Tj ( ) Tj (nonstop-upgrade) Tj ( ) Tj ([) Tj (<) Tj (path_platform1) Tj (>) Tj ( ) Tj (<) Tj (path_platform2) Tj (>) Tj (]) Tj /F1 10 Tf 0 0 0 rg ( command.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (21) Tj T* ET
Q
Q
 
endstream
endobj
617 0 obj
<<
/Length 7317
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 772.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Virtual Chassis Fabric) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 742.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .279631 Tw (Virtual Chassis Fabric is an extension of Virtual Chassis. It works with QFX3500, QFX3600, QFX5100, and EX4300) Tj T* 0 Tw (series switches. New switches added to a VCF are automatically discovered and brought online.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 730.6394 cm
Q
q
1 0 0 1 40.01575 637.8394 cm
.933333 .933333 .933333 rg
n 0 92.8 515.2441 -92.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 74.8 Tm  T* ET
q
1 0 0 1 8 68 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 38 Tm 1.439584 Tw 12 TL /F1 10 Tf 0 0 0 rg (The node limit is unclear. In Chapter 5 of the O\222Reilly QFX5100 Series book ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (8) Tj /F1 10 Tf 0 0 0 rg 0 Ts (, a passage indicates that the) Tj T* 0 Tw .381073 Tw (maximum number of switches is 32; however, recent Juniper documentation publications ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (9) Tj /F1 10 Tf 0 0 0 rg 0 Ts ( indicate that the limit) Tj T* 0 Tw .986123 Tw (is 20. Because the documentation is more recent than the published book, even though there is no confirmed) Tj T* 0 Tw (and published errata ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (10) Tj /F1 10 Tf 0 0 0 rg 0 Ts (, readers should assume a limit of 20 nodes.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 92.8 m 515.2441 92.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 92.8 l S
n 515.2441 0 m 515.2441 92.8 l S
Q
Q
q
1 0 0 1 40.01575 631.8394 cm
Q
q
1 0 0 1 40.01575 577.8394 cm
q
BT 1 0 0 1 0 38 Tm .664006 Tw 12 TL /F1 10 Tf 0 0 0 rg (Like ) Tj 0 0 0 rg (Virtual Chassis) Tj 0 0 0 rg (, VCF uses IS-IS between switches. The links between switches, however, come up as \223Smart) Tj T* 0 Tw .711339 Tw (Trunks.\224 This is part of what enables VCF to perform unequal cost multipath load balancing in certain designs and) Tj T* 0 Tw -0.001727 Tw (failure scenarios. The other technology that enables unueqal cost multipath is Adaptive Load Balancing. ALB hashes) Tj T* 0 Tw (TCP flowlets to different links.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 499.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 62 Tm /F1 10 Tf 12 TL .248205 Tw (These flowlets are tracked in a hash bucket table. This table can hold hundreds of thousands of entries \226 enough to) Tj T* 0 Tw 1.766711 Tw (prevent \223elephant flows\224 from overloading a given link. When the flowlet egresses the switch, the hash table is) Tj T* 0 Tw .239243 Tw (updated with a timestamp and the link via which it egressed. When a new packet for the same flowlet egresses, it is) Tj T* 0 Tw 1.784952 Tw (checked against an expiration or inactivity timer. If the time since the last packet was seen is greater than the) Tj T* 0 Tw 1.501705 Tw (inactivity timer, then the flowlet is hashed to a new uplink. The egress link selection is also based on a moving) Tj T* 0 Tw (average of the load and queue depth on each interface.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 469.8394 cm
q
BT 1 0 0 1 0 14 Tm 1.053381 Tw 12 TL /F1 10 Tf 0 0 0 rg (ALB is disabled by default; to enable it in a VCF, use the ) Tj /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (fabric-load-balance) Tj ( ) Tj (flowlet) Tj /F1 10 Tf 0 0 0 rg ( configuration) Tj T* 0 Tw (command.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 439.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.509719 Tw (Not all switches can be spine switches, but all switches can be leaf switches. A general rule of thumb is that a) Tj T* 0 Tw (fiber-based QFX5100 can be a leaf switch or a spine switch; any other switch can only be a leaf switch.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 410.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Provisioning Options) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 368.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .171084 Tw (When configuring a VCF, you have three options: auto-provisioned, pre-provisioned, and non-provisioned. Each has) Tj T* 0 Tw 3.655292 Tw (its own benefits and drawbacks; auto-provisioned is less secure, while the non-provisioned mode is more) Tj T* 0 Tw (configuration-intensive and less predictable.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 338.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .403561 Tw (With an auto-provisioned VCF, you must specify the role and serial number for each spine switch; the leaf switches) Tj T* 0 Tw (are automatically added. The Virtual Chassis Ports are automatically discovered and added.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 296.6394 cm
q
BT 1 0 0 1 0 26 Tm .629006 Tw 12 TL /F1 10 Tf 0 0 0 rg (With a pre-provisioned VCF, you specify each spine ) Tj /F4 10 Tf (and) Tj /F1 10 Tf ( leaf member. Virtual Chassis Ports are also automatically) Tj T* 0 Tw 3.826711 Tw (discovered and added. Configuring a VCF in this mode is the same as configuring a ) Tj 0 0 0 rg (Virtual Chassis) Tj 0 0 0 rg ( in) Tj T* 0 Tw (pre-provisioned mode.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 284.6394 cm
Q
q
1 0 0 1 40.01575 215.8394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .366123 Tw (If you do not want links between switches to be converted to VCPs automatically, delete the LLDP configuration) Tj T* 0 Tw (before powering on additional switches.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 209.8394 cm
Q
q
1 0 0 1 40.01575 197.8394 cm
Q
q
1 0 0 1 40.01575 117.0394 cm
.933333 .933333 .933333 rg
n 0 80.8 515.2441 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 26 Tm 1.14811 Tw 12 TL /F1 10 Tf 0 0 0 rg (If you\222re using a mixed mode ) Tj 0 0 0 rg (Virtual Chassis Fabric) Tj 0 0 0 rg (, you need to disable the VCPs on any EX4300 switch in) Tj T* 0 Tw .529631 Tw (order for the VCPs to autonegotiate successfully. Converting VCPs to network interfaces is covered in the ) Tj 0 0 0 rg (Data) Tj T* 0 Tw (Plane) Tj 0 0 0 rg ( section.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 515.2441 80.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 80.8 l S
n 515.2441 0 m 515.2441 80.8 l S
Q
Q
q
1 0 0 1 40.01575 111.0394 cm
Q
q
1 0 0 1 40.01575 69.03937 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL 1.669631 Tw (The non-provisioned mode is similar to the pre-provisioned mode, except that the Virtual Chassis Ports are not) Tj T* 0 Tw .87315 Tw (automatically discovered and added, and the roles are not automatically defined; instead, a priority-based election) Tj T* 0 Tw (process occurs.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (22) Tj T* ET
Q
Q
 
endstream
endobj
618 0 obj
<<
/Length 8006
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 751.0394 cm
q
BT 1 0 0 1 0 26 Tm 10.24901 Tw 12 TL /F1 10 Tf 0 0 0 rg (To create a VCF, you need to set the master RE switch into the VCF mode with) Tj T* 0 Tw .575881 Tw /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (mode) Tj ( ) Tj (fabric) Tj ( ) Tj (reboot) Tj /F1 10 Tf 0 0 0 rg (. At least one leaf switch needs to be installed next, and it) Tj T* 0 Tw (should be cabled to the second spine switch before bringing up the second spine switch.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 739.0394 cm
Q
q
1 0 0 1 40.01575 634.2394 cm
.933333 .933333 .933333 rg
n 0 104.8 515.2441 -104.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 86.8 Tm  T* ET
q
1 0 0 1 8 80 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 50 Tm .064952 Tw 12 TL /F1 10 Tf 0 0 0 rg (If you need a Mixed Mode ) Tj 0 0 0 rg (Virtual Chassis Fabric) Tj 0 0 0 rg (, such as when building a fabric with the QFX5100 and EX4300,) Tj T* 0 Tw 1.576175 Tw (you need to use the ) Tj /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (mode) Tj ( ) Tj (fabric) Tj ( ) Tj (mixed) Tj ( ) Tj (reboot) Tj /F1 10 Tf 0 0 0 rg ( operational command.) Tj T* 0 Tw 1.120227 Tw (When operating a mixed mode ) Tj 0 0 0 rg (Virtual Chassis Fabric) Tj 0 0 0 rg (, you can set the master\222s mode to ) Tj /F5 10 Tf 0 0 0 rg (mixed) Tj /F1 10 Tf 0 0 0 rg (, then add all) Tj T* 0 Tw 7.01294 Tw (members, and then set all switches to ) Tj /F5 10 Tf 0 0 0 rg (mixed) Tj /F1 10 Tf 0 0 0 rg ( mode at the same time with the operational) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (mode) Tj ( ) Tj (fabric) Tj ( ) Tj (mixed) Tj ( ) Tj (all-members) Tj ( ) Tj (reboot) Tj /F1 10 Tf 0 0 0 rg ( command.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 104.8 m 515.2441 104.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 104.8 l S
n 515.2441 0 m 515.2441 104.8 l S
Q
Q
q
1 0 0 1 40.01575 628.2394 cm
Q
q
1 0 0 1 40.01575 599.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Mastership Election) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 545.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL 1.18494 Tw (In auto-provisioned and pre-provisioned, modes, the QFX5100 that has the highest uptime is elected the master.) Tj T* 0 Tw .400783 Tw (The QFX5100 with the second-highest uptime is elected the backup. Any other QFX5100s in the spine role are line) Tj T* 0 Tw .630641 Tw (cards. If one of the masters fails, then one of the QFX5100 spines operating as a line card will be elected the new) Tj T* 0 Tw (backup following the same uptime rules.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 527.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (For a non-provisioned VCF, the following rules dictate master selection:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 497.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .58745 Tw (1: Highest priority \(default is 128\) 2: QFX5100 operating as master prior to reboot 3: QFX5100 with longest uptime) Tj T* 0 Tw (\(greater than one minute\) 4: QFX5100 with lowest MAC address) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 479.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (For the backup RE, the process is repeated.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 467.0394 cm
Q
q
1 0 0 1 40.01575 410.2394 cm
.933333 .933333 .933333 rg
n 0 56.8 515.2441 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (You might notice that this the same mastership election process as for ) Tj 0 0 0 rg (Virtual Chassis) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 515.2441 56.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 56.8 l S
n 515.2441 0 m 515.2441 56.8 l S
Q
Q
q
1 0 0 1 40.01575 404.2394 cm
Q
q
1 0 0 1 40.01575 375.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Control Plane) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 321.0394 cm
q
BT 1 0 0 1 0 38 Tm 1.756005 Tw 12 TL /F5 10 Tf 0 0 0 rg (vccpd) Tj /F1 10 Tf 0 0 0 rg ( runs on all nodes and is based on IS-IS. It is responsible for topology discovery. It also distributes any) Tj T* 0 Tw 1.782273 Tw (VCCP-specific state information. For unicast traffic, shortest path first is used; however, to support BUM traffic,) Tj T* 0 Tw .067888 Tw (bidirection multicast trees are used. Finally, for control plane traffic, a unique Class of Service queue is automatically) Tj T* 0 Tw (created and used. All of this operational complexity is abstracted by ) Tj 0 0 0 rg (Virtual Chassis Fabric) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 303.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (When deploying a VCF, GRES, NSR, and NSB are used to keep the master and backup REs in sync.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 261.0394 cm
q
BT 1 0 0 1 0 26 Tm 1.576339 Tw 12 TL /F1 10 Tf 0 0 0 rg (For console access, each switch runs a virtual console server. When you attach to the console of any member) Tj T* 0 Tw .107756 Tw (switch, this virtual console server software automatically redirects your connection to the master RE. Once you\222re on) Tj T* 0 Tw (the master RE, you can access a specific node with the ) Tj /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (session) Tj ( ) Tj (member) Tj ( ) Tj (<) Tj (id) Tj (>) Tj /F1 10 Tf 0 0 0 rg ( command.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 243.0394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (As with ) Tj 0 0 0 rg (Virtual Chassis) Tj 0 0 0 rg (, the OOB management interface becomes a ) Tj /F5 10 Tf 0 0 0 rg (vme) Tj /F1 10 Tf 0 0 0 rg ( interface.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 201.0394 cm
q
BT 1 0 0 1 0 26 Tm .057705 Tw 12 TL /F1 10 Tf 0 0 0 rg (When a switch is removed, its member ID does not get released automatically. If you want to release the member ID) Tj T* 0 Tw 24.4531 Tw (to be used by the next switch attached, you can use the) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (recycle) Tj ( ) Tj (member-id) Tj ( ) Tj (<) Tj (id) Tj (>) Tj /F1 10 Tf 0 0 0 rg ( operational cmmand.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 135.0394 cm
q
BT 1 0 0 1 0 50 Tm -0.097406 Tw 12 TL /F1 10 Tf 0 0 0 rg (When adding a new switch, the software versions must be compatible. You can either upgrade the devices manually,) Tj T* 0 Tw .754358 Tw (or you can use the ) Tj /F5 10 Tf 0 0 0 rg (auto-sw-upgrade) Tj /F1 10 Tf 0 0 0 rg ( configuration. When using this, you must have the images for each series) Tj T* 0 Tw 7.93094 Tw (\(EX4300, QFX3500, QFX5100\) in your fabric on the master RE or a remote URL. Use the) Tj T* 0 Tw 1.168675 Tw /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (auto-sw-upgrade) Tj ( ) Tj (ex-4300) Tj ( ) Tj (<) Tj (path) Tj (>) Tj /F1 10 Tf 0 0 0 rg ( configuration command to set the path for an) Tj T* 0 Tw (EX4300. Replace ) Tj /F5 10 Tf 0 0 0 rg (ex-4300) Tj /F1 10 Tf 0 0 0 rg ( with ) Tj /F5 10 Tf 0 0 0 rg (qfx-3) Tj /F1 10 Tf 0 0 0 rg ( or ) Tj /F5 10 Tf 0 0 0 rg (qfx-5) Tj /F1 10 Tf 0 0 0 rg ( for the QFX3500 or QFX5100, respectively.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 93.03937 cm
q
BT 1 0 0 1 0 26 Tm 1.424631 Tw 12 TL /F1 10 Tf 0 0 0 rg (When performing a software upgrade, the Non-Stop Software Upgrade \(NSSU\) feature can be used if using the) Tj T* 0 Tw 1.647645 Tw /F5 10 Tf 0 0 0 rg (preprovisioned) Tj /F1 10 Tf 0 0 0 rg ( mode. Additionally, ) Tj /F5 10 Tf 0 0 0 rg (no-split-detection) Tj /F1 10 Tf 0 0 0 rg ( \(covered in the ) Tj 0 0 0 rg (Fabric Partition) Tj 0 0 0 rg ( section\) must be) Tj T* 0 Tw (configured.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (23) Tj T* ET
Q
Q
 
endstream
endobj
619 0 obj
<<
/Length 9574
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 773.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Data Plane) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 731.8394 cm
q
BT 1 0 0 1 0 26 Tm -0.120328 Tw 12 TL /F1 10 Tf 0 0 0 rg (Virtual Chassis Fabric) Tj 0 0 0 rg ( has a concept of \223Smart Trunks.\224 When two or more links between two devices are connected,) Tj T* 0 Tw .310227 Tw (they will automatically form a LAG. Each path is weighted based on the bandwidth ratio. Traffic is distributed across) Tj T* 0 Tw (multiple unequal paths, taking into account the minimum possible bandwidth on any links in the path.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 689.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL -0.024359 Tw (A 16 byte Fabric Header is added to each packet received or sent by an ingress or egress device, similar to MPLS. It) Tj T* 0 Tw .870256 Tw (contains the incoming member ID, incoming port ID, destination member ID, and destination port ID, among other) Tj T* 0 Tw (fields.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 671.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (For load balancing hashing, the following fields are used:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 653.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Layer 2+Fabric Header:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 647.8394 cm
Q
q
1 0 0 1 40.01575 647.8394 cm
Q
q
1 0 0 1 40.01575 635.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Source MAC) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 629.8394 cm
Q
q
1 0 0 1 40.01575 617.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Destination MAC) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 611.8394 cm
Q
q
1 0 0 1 40.01575 599.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Ethertype) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 593.8394 cm
Q
q
1 0 0 1 40.01575 581.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (VLAN ID) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 575.8394 cm
Q
q
1 0 0 1 40.01575 563.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Incoming Port ID) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 557.8394 cm
Q
q
1 0 0 1 40.01575 545.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Incoming Member ID) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 545.8394 cm
Q
q
1 0 0 1 40.01575 527.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Layer 3+4:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 521.8394 cm
Q
q
1 0 0 1 40.01575 521.8394 cm
Q
q
1 0 0 1 40.01575 509.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Source IP) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 503.8394 cm
Q
q
1 0 0 1 40.01575 491.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Destination IP) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 485.8394 cm
Q
q
1 0 0 1 40.01575 473.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Source Port) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 467.8394 cm
Q
q
1 0 0 1 40.01575 455.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Destination Port) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 449.8394 cm
Q
q
1 0 0 1 40.01575 437.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Protocol) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 431.8394 cm
Q
q
1 0 0 1 40.01575 419.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Incoming Port ID) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 413.8394 cm
Q
q
1 0 0 1 40.01575 401.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Incoming Member ID) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 395.8394 cm
Q
q
1 0 0 1 40.01575 383.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Next Header \(IPv6 Only\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 383.8394 cm
Q
q
1 0 0 1 40.01575 317.8394 cm
q
BT 1 0 0 1 0 50 Tm 30.17841 Tw 12 TL /F1 10 Tf 0 0 0 rg (If you need to convert an interface to a VCP, the) Tj T* 0 Tw .813675 Tw /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (vc-port) Tj ( ) Tj (set) Tj ( ) Tj (pic-slot) Tj ( ) Tj (<) Tj (id) Tj (>) Tj ( ) Tj (port) Tj ( ) Tj (<) Tj (id) Tj (>) Tj ( ) Tj (member) Tj ( ) Tj (<) Tj (id) Tj (>) Tj /F1 10 Tf 0 0 0 rg ( command can be) Tj T* 0 Tw 1.467131 Tw (used. The ) Tj /F5 10 Tf 0 0 0 rg (member) Tj ( ) Tj (<) Tj (id) Tj (>) Tj /F1 10 Tf 0 0 0 rg ( corresponds to the FPC number in the interface\222s representation. To do the opposite,) Tj T* 0 Tw 67.68482 Tw (replace ) Tj /F5 10 Tf 0 0 0 rg (set) Tj /F1 10 Tf 0 0 0 rg ( with ) Tj /F5 10 Tf 0 0 0 rg (delete) Tj /F1 10 Tf 0 0 0 rg (. For example,) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (vc-port) Tj ( ) Tj (delete) Tj ( ) Tj (pic-slot) Tj ( ) Tj (0) Tj ( ) Tj (port) Tj ( ) Tj (1) Tj ( ) Tj (member) Tj ( ) Tj (7) Tj /F1 10 Tf 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 287.8394 cm
q
BT 1 0 0 1 0 14 Tm 1.467058 Tw 12 TL /F1 10 Tf 0 0 0 rg (Finally, MAC learning is similar to a ) Tj 0 0 0 rg (Virtual Chassis) Tj 0 0 0 rg (: when a member learns a new MAC address, it notifies the) Tj T* 0 Tw (master of the MAC address. The master then programs all other members with the MAC-to-interface entry.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 258.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (BUM Traffic) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 204.6394 cm
q
BT 1 0 0 1 0 38 Tm 1.80377 Tw 12 TL /F1 10 Tf 0 0 0 rg (BUM traffic is distributed according to a Multicast Distribution Tree \(MDT\). There are multiple trees in a ) Tj 0 0 0 rg (Virtual) Tj T* 0 Tw .374705 Tw (Chassis Fabric) Tj 0 0 0 rg (, each rooted at each switch. Therefore, there are ) Tj /F5 10 Tf 0 0 0 rg (N) Tj /F1 10 Tf 0 0 0 rg ( MDTs, where ) Tj /F5 10 Tf 0 0 0 rg (N) Tj /F1 10 Tf 0 0 0 rg ( is the number of switches in the) Tj T* 0 Tw .405227 Tw 0 0 0 rg (Virtual Chassis Fabric) Tj 0 0 0 rg (. Each switch can load balance across all of the available MDTs for sending BUM traffic. This) Tj T* 0 Tw (traffic is hashed based on the VLAN ID.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 192.6394 cm
Q
q
1 0 0 1 40.01575 135.8394 cm
.933333 .933333 .933333 rg
n 0 56.8 515.2441 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (In a ) Tj 0 0 0 rg (Virtual Chassis Fabric) Tj 0 0 0 rg (, all members receive a copy of all BUM traffic.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 515.2441 56.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 56.8 l S
n 515.2441 0 m 515.2441 56.8 l S
Q
Q
q
1 0 0 1 40.01575 129.8394 cm
Q
q
1 0 0 1 40.01575 100.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Fabric Partition) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 58.63937 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL -0.060936 Tw (Sometimes, a fabric may become partitioned or \223split.\224 This occurs when one or more switches become isolated from) Tj T* 0 Tw -0.13171 Tw (one or more other switches in the fabric. When this happens, one of the new fabrics will remain active, and the others) Tj T* 0 Tw (will be deactivated.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 54.85039 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (24) Tj T* ET
Q
Q
 
endstream
endobj
620 0 obj
<<
/Length 8328
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 718.2394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .75294 Tw (\223Isolated\224 refers to communications via the Virtual Chassis Ports. Even if IP connectivity would otherwise exist,) Tj T* 0 Tw (the fabric is considered partitioned if it cannot communicate over the VCPs.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 712.2394 cm
Q
q
1 0 0 1 40.01575 694.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (To determine which fabric will remain active, the following rules are evaluated, in order:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 678.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (1: The fabric contains both the master and the backup RE from the) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 663.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (previous fabric) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 647.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (2: The fabric contains the original master RE and at least half of the) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 632.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (members from the previous fabric) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 616.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (2: The fabric contains the backup master RE and at least half of the) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 601.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (members from the previous fabric) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 559.2394 cm
q
BT 1 0 0 1 0 26 Tm 5.069631 Tw 12 TL /F1 10 Tf 0 0 0 rg (If your design can function when a partition happens, you can disable the default behavior with the) Tj T* 0 Tw 3.631566 Tw /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (no-split-detection) Tj /F1 10 Tf 0 0 0 rg ( configuration command. This disables the deactivation of) Tj T* 0 Tw (partitioned fabrics described above.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 553.2394 cm
Q
q
1 0 0 1 40.01575 541.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (8) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Juniper QFX5100 Series) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 541.2394 cm
Q
q
1 0 0 1 40.01575 535.2394 cm
Q
q
1 0 0 1 40.01575 523.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (9) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Planning a Virtual Chassis Fabric Deployment) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 523.2394 cm
Q
q
1 0 0 1 40.01575 517.2394 cm
Q
q
1 0 0 1 40.01575 505.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (10) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Errata for Juniper QFX5100 Series) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 505.2394 cm
Q
q
1 0 0 1 40.01575 472.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (Layer 3 Fabrics) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 454.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This blueprint item primarily covers the following topics:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 448.4394 cm
Q
q
1 0 0 1 40.01575 448.4394 cm
Q
q
1 0 0 1 40.01575 436.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3-Stage Clos Architecture) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 430.4394 cm
Q
q
1 0 0 1 40.01575 418.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IP Fabric Routing) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 412.4394 cm
Q
q
1 0 0 1 40.01575 400.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IP Fabric Scaling) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 394.4394 cm
Q
q
1 0 0 1 40.01575 382.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IP Fabric Best Practices) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 382.4394 cm
Q
q
1 0 0 1 40.01575 352.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (3-Stage Clos Architecture) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 310.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .866894 Tw (A Clos network was originally a circuit switching architecture for the PSTN. It provided for connecting one input to) Tj T* 0 Tw .164358 Tw (one output with no blocking. In other words, connectivity was always possible. This was because of the intermediate) Tj T* 0 Tw (switches that connected ingress and egress switches.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 196.0394 cm
q
BT 1 0 0 1 0 98 Tm 2.778476 Tw 12 TL /F1 10 Tf 0 0 0 rg (In IP networking, this concept has been applied in the \223spine-leaf\224 architecture. In this design, a number of) Tj T* 0 Tw 1.329546 Tw (interconnecting transport switches \(spines\) connect to ingress and egress switches \(leafs\). They provide multiple) Tj T* 0 Tw .982594 Tw (paths for communications and can be designed in a way that is \223non-blocking\224 if zero oversubscription is desired.) Tj T* 0 Tw .409705 Tw (These fabrics make better use of their links. They are classified as ) Tj /F5 10 Tf 0 0 0 rg (n-stage) Tj /F1 10 Tf 0 0 0 rg (, where ) Tj /F5 10 Tf 0 0 0 rg (n) Tj /F1 10 Tf 0 0 0 rg ( is \(more or less\) the number) Tj T* 0 Tw .501205 Tw (of network devices a packet will traverse when ingressing and egressing from any point in the fabric to any point in) Tj T* 0 Tw .278205 Tw (the fabric. A 3-stage architecture consists of three network devices from point A to point Z: the ingress leaf, a spine,) Tj T* 0 Tw 2.026711 Tw (and an egress leaf. This means that you can have predictable network characteristics such as hop count and) Tj T* 0 Tw .263606 Tw (latency. For example, for intra-fabric communications, any destination is exactly two hops from its source \(excluding) Tj T* 0 Tw (advanced services such as overlay networking, firewalls, load balancers, etc.\).) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 165.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (IP Fabric Routing) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 147.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (When designing an IP fabric, there are two primary designs, though both leverage BGP.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 118.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (iBGP) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 76.43937 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .639705 Tw (In an iBGP design, an IGP such as OSPF or IS-IS is used to provide multipathing. iBGP peerings are formed over) Tj T* 0 Tw -0.06623 Tw (loopback interfaces, and route reflectors can be used to increase the scale of the solution. Route reflection, however,) Tj T* 0 Tw (introduces its own issues.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (25) Tj T* ET
Q
Q
 
endstream
endobj
621 0 obj
<<
/Length 8688
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 727.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL .475205 Tw (When the same prefix is received from multiple leafs by a route reflector spine, it will \(by default\) only advertise the) Tj T* 0 Tw .48294 Tw (best path to the non-route-reflector spines. This results in suboptimal traffic forwarding, and in congested scenarios) Tj T* 0 Tw .230241 Tw (may result in avoidable congestion and degradation of service. To resolve this issue, BGP ADD-PATH can be used.) Tj T* 0 Tw .958005 Tw (BGP ADD-PATH causes the router to prefix a unique path identifier to a prefix advertisement; because of this, all) Tj T* 0 Tw (routers at the spine level must support and be configured for BGP ADD-PATH.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 697.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (eBGP) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 667.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .377764 Tw (With eBGP, there is no IGP \226 BGP acts in a similar role as an IGP. In this design, each leaf node is given a unique) Tj T* 0 Tw (ASN and all spines either share the same ASN or have unique ASNs per node.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 655.8394 cm
Q
q
1 0 0 1 40.01575 551.0394 cm
.933333 .933333 .933333 rg
n 0 104.8 515.2441 -104.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 86.8 Tm  T* ET
q
1 0 0 1 8 80 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 50 Tm .074358 Tw 12 TL /F1 10 Tf 0 0 0 rg (The QFX5100 Series book ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (11) Tj /F1 10 Tf 0 0 0 rg 0 Ts (, particularly Chapter 7: IP Fabrics \(Clos\), seems to suggest that the spine switches) Tj T* 0 Tw 1.056561 Tw (should each have a unique ASN. However, multiple other sources such as RFC7938 ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (12) Tj /F1 10 Tf 0 0 0 rg 0 Ts ( and BGP in the Data) Tj T* 0 Tw .145905 Tw (Center ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (13) Tj /F1 10 Tf 0 0 0 rg 0 Ts ( suggest giving the spines the same ASN while allowing the leafs to have unique ASNs. This is likely to) Tj T* 0 Tw .315606 Tw (avoid the nead for ) Tj /F5 10 Tf 0 0 0 rg (multipath) Tj ( ) Tj (multiple-as) Tj /F1 10 Tf 0 0 0 rg ( on every leaf and to simplify spine configuration. However, even) Tj T* 0 Tw (following this numbering scheme, the spines will ultimately require ) Tj /F5 10 Tf 0 0 0 rg (multipath) Tj ( ) Tj (multiple-as) Tj /F1 10 Tf 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 104.8 m 515.2441 104.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 104.8 l S
n 515.2441 0 m 515.2441 104.8 l S
Q
Q
q
1 0 0 1 40.01575 545.0394 cm
Q
q
1 0 0 1 40.01575 431.0394 cm
q
BT 1 0 0 1 0 98 Tm .730742 Tw 12 TL /F1 10 Tf 0 0 0 rg (You might notice that because of this design, you will still need extra configuration to handle the scenario where a) Tj T* 0 Tw 18.85128 Tw (prefix is received from multiple switches. To work around this, use the) Tj T* 0 Tw 1.346736 Tw /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (protocols) Tj ( ) Tj (bgp) Tj ( ) Tj (group) Tj ( ) Tj (<) Tj (name) Tj (>) Tj ( ) Tj (multipath) Tj ( ) Tj (multiple-as) Tj /F1 10 Tf 0 0 0 rg ( BGP configuration. The biggest difference) Tj T* 0 Tw 1.636123 Tw (between this an the requirement for ADD-PATH in an ) Tj 0 0 0 rg (iBGP) Tj 0 0 0 rg ( is that ADD-PATH is a feature negotiated between) Tj T* 0 Tw .371417 Tw (peers, whereas ) Tj /F5 10 Tf 0 0 0 rg (multipath) Tj ( ) Tj (multiple-as) Tj /F1 10 Tf 0 0 0 rg ( is not. This results in less complexity and fewer places for things to go) Tj T* 0 Tw .279006 Tw (wrong. It also increases vendor and platform interoperability since ADD-PATH is not guaranteed to be supported on) Tj T* 0 Tw .384273 Tw (a given platform or vendor, but even without ) Tj /F5 10 Tf 0 0 0 rg (multipath) Tj ( ) Tj (multiple-as) Tj /F1 10 Tf 0 0 0 rg (, the fabric will still function \(suboptimally\).) Tj T* 0 Tw .278205 Tw (Additionally, if the spine switches are given the same ASN instead of a unique ASN per spine switch, the number of) Tj T* 0 Tw (places that require ) Tj /F5 10 Tf 0 0 0 rg (multipath) Tj ( ) Tj (multiple-as) Tj /F1 10 Tf 0 0 0 rg ( might be reduced depending on your design and requirements.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 419.0394 cm
Q
q
1 0 0 1 40.01575 326.2394 cm
.933333 .933333 .933333 rg
n 0 92.8 515.2441 -92.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 74.8 Tm  T* ET
q
1 0 0 1 8 68 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 38 Tm 1.025881 Tw 12 TL /F5 10 Tf 0 0 0 rg (multipath) Tj ( ) Tj (multiple-as) Tj /F1 10 Tf 0 0 0 rg ( is recommended on all nodes. You ) Tj /F4 10 Tf (can) Tj /F1 10 Tf ( get away with only deploying it in certain) Tj T* 0 Tw 1.14745 Tw (places, but that doesn\222t mean you should. One of the benefits of deploying an IP fabric is reproducibility, and) Tj T* 0 Tw 1.67377 Tw (when you start tailoring to such a degree, it increases the cognitive load on engineers supporting the fabric) Tj T* 0 Tw (because they can no longer assume similar behavior amongst nodes.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 92.8 m 515.2441 92.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 92.8 l S
n 515.2441 0 m 515.2441 92.8 l S
Q
Q
q
1 0 0 1 40.01575 320.2394 cm
Q
q
1 0 0 1 40.01575 289.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (IP Fabric Scaling) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 271.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The scalability of an IP fabric is largely limited by three things:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 265.8394 cm
Q
q
1 0 0 1 40.01575 265.8394 cm
Q
q
1 0 0 1 40.01575 253.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (the acceptable oversubscription ratio) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 247.8394 cm
Q
q
1 0 0 1 40.01575 235.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (the number of uplinks available per leaf per pod) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 229.8394 cm
Q
q
1 0 0 1 40.01575 217.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (the number of ports per spine per pod) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 217.8394 cm
Q
q
1 0 0 1 40.01575 127.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 74 Tm /F1 10 Tf 12 TL 1.275535 Tw (The acceptable oversubscription ratio can determine both how many servers you attach to a leaf and how many) Tj T* 0 Tw .849064 Tw (spines you need to have, both of which influence and are influenced by your required speeds downstream toward) Tj T* 0 Tw .940881 Tw (servers. For example, assume you have a 48x10G switch with 6x40G uplinks. This gives you an oversubscription) Tj T* 0 Tw 2.099116 Tw (ratio of 480G:240G, or 2:1, if you have six spine switches. However, perhaps it\222s unacceptable to have a 2:1) Tj T* 0 Tw .623182 Tw (oversubscription ratio. Maybe you require no oversubscription. In this case, you can either select a leaf switch with) Tj T* 0 Tw -0.024814 Tw (more 40G uplinks \(and add more spine swithces\), or you can decide that you will not attach any servers to half of the) Tj T* 0 Tw (10G ports.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 115.8394 cm
Q
q
1 0 0 1 40.01575 54.85039 cm
.933333 .933333 .933333 rg
n 0 60.98898 515.2441 -60.98898 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 42.98898 Tm  T* ET
q
1 0 0 1 8 36.18898 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 .188976 cm
q
BT 1 0 0 1 0 14 Tm .101048 Tw 12 TL /F1 10 Tf 0 0 0 rg (You can get clever and, if your switch supports it, break out all of the 40G ports to 10G ports. Then use only 10G) Tj T* 0 Tw .506205 Tw (spines. Split your total 10G ports in half; this number is the number of spines you need. For example, given the) Tj T* 0 Tw ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 60.98898 m 515.2441 60.98898 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 60.98898 l S
n 515.2441 0 m 515.2441 60.98898 l S
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (26) Tj T* ET
Q
Q
 
endstream
endobj
622 0 obj
<<
/Length 8284
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 687.0394 cm
.933333 .933333 .933333 rg
n 0 100 515.2441 -100 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 82 Tm  T* ET
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 74 Tm -0.055884 Tw 12 TL /F1 10 Tf 0 0 0 rg (same leaf port density above and breaking out the 40G ports, you would have 72x10G interfaces. Dividing this by) Tj T* 0 Tw .629653 Tw (two, there are 36 ports downstream toward servers and 36 ports upstream toward spines. This means that you) Tj T* 0 Tw .068005 Tw (need either 36 spines ) Tj /F4 10 Tf (or) Tj /F1 10 Tf ( multiple ports stacked on spines, perhaps on a chassis-based spine such as an MX240.) Tj T* 0 Tw .00745 Tw (The end result is that you are \223wasting\224 12x10G ports compared to the 2:1 oversubscription model, and you likely) Tj T* 0 Tw .613822 Tw (need more or larger spines. In reality, 36 server ports in a 48U rack is probably the most \(or close to the most\)) Tj T* 0 Tw .082004 Tw (you\222ll get anyway. All of this said, though, for the purposes of this exam, it\222s likely best to stick with the number of) Tj T* 0 Tw (\223downstream\224 and \223upstream\224 ports as noted by the difference in port speeds \(i.e., 10G vs. 40G or 40G vs 100G\).) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 100 m 515.2441 100 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 100 l S
n 515.2441 0 m 515.2441 100 l S
Q
Q
q
1 0 0 1 40.01575 681.0394 cm
Q
q
1 0 0 1 40.01575 650.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (IP Fabric Best Practices) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 596.6394 cm
q
BT 1 0 0 1 0 38 Tm .494116 Tw 12 TL /F1 10 Tf 0 0 0 rg (There is one critical consideration to make when selecting links between spines and leafs: bandwdith. If you go the) Tj T* 0 Tw .001794 Tw 0 0 0 rg (iBGP) Tj 0 0 0 rg ( route \(and you use OSPF or use different metrics for different bandwidths in IS-IS\), your ECMP will be affected) Tj T* 0 Tw .84829 Tw (if you have mixed uplink bandwidth from your leafs \(such as 10G and 40G\). The result is that you will have some) Tj T* 0 Tw (unutilized links \(except in failure scenarios\).) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 542.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL .764631 Tw (However, with eBGP, link bandwidth is not considered for path calculation. If your design uses different bandwidth) Tj T* 0 Tw 1.002705 Tw (links, this might initially seem like a good thing because it results in all links being utilized. However, they are not) Tj T* 0 Tw 2.017131 Tw (intelligently utilized. You can easily exceed the utilization of the lower capacity links, resulting in either service) Tj T* 0 Tw (degradation or complete outage conditions \(depending on your SLAs\).) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 512.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .583528 Tw (For this reason, in either design, it is critical to ensure that all paths to a given destination from all possible ingress) Tj T* 0 Tw (points have the same total link bandwidth. This makes managing oversubscription and scaling much easier.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 446.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL .84829 Tw (All swithces at a given stage \(spine, leaf, etc.\) should be of the same model. This isn\222t strictly required so long as) Tj T* 0 Tw .053528 Tw (they can all support the same features, but if you choose to use different switches, you will be limited by the smallest) Tj T* 0 Tw 1.81694 Tw (number of ports available. Another consideration is that some switches may hash traffic differently than others,) Tj T* 0 Tw .785535 Tw (leading to unpredictable load sharing characteristics. In other words, it\222s okay if your spines and leafs are different) Tj T* 0 Tw (models, but all of your spines should be the same model, and all of your leafs should be the same model.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 434.6394 cm
Q
q
1 0 0 1 40.01575 365.8394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 14 Tm .241794 Tw 12 TL /F4 10 Tf 0 0 0 rg (Technically) Tj /F1 10 Tf ( you aren\222t limited by the number of ports. However, this section is all about best practices. So, in the) Tj T* 0 Tw (spirit of best practices, don\222t try to mix and match models in the same pod.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 359.8394 cm
Q
q
1 0 0 1 40.01575 305.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL 1.055205 Tw (If you have a use case for different spine switches in different pods, then you can use different spine switches in) Tj T* 0 Tw .423528 Tw (different pods. An example of this might be for \223bug diversity.\224 In other words, you don\222t want all of your global data) Tj T* 0 Tw .361705 Tw (centers to be hit by the same platform/OS bug at the same time, so you might deploy different vendors or platforms) Tj T* 0 Tw (in each fabric pod. However, inside of any given pod, you should still use the same model switch.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 239.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL .091894 Tw (When connecting leaf switches to spine switches, every leaf should be connected to every spine. Again, you can get) Tj T* 0 Tw .100641 Tw (away with not doing this, but to do so is to invite heartache. If you\222re thinking of doing it for scaling reasons, consider) Tj T* 0 Tw .198476 Tw (implementing a 5-stage IP fabric instead. This brings some different complexity \(not covered here\), but it also brings) Tj T* 0 Tw 1.392435 Tw (easier and greater scalability without the risks of unintentionally oversubscribing or modifying the predictability of) Tj T* 0 Tw (some of your fabric switches but not others.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 209.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
.12549 .262745 .360784 rg
BT 1 0 0 1 0 2.4 Tm /F3 12 Tf 14.4 TL (Configuration) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 191.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (TODO: Add configuration examples for an IGP with iBGP, eBGP with iBGP,) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 176.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (and straight eBGP.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 170.4394 cm
Q
q
1 0 0 1 40.01575 158.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (11) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Juniper QFX5100 Series) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 158.4394 cm
Q
q
1 0 0 1 40.01575 152.4394 cm
Q
q
1 0 0 1 40.01575 128.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 12 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (12) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 14 Tm .438056 Tw 12 TL /F1 10 Tf 0 0 .501961 rg (RFC7938: Use of BGP in Large-Scale Data Centers, Section 5.2: EBGP Configuration for Clos) Tj T* 0 Tw (Topology) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 128.4394 cm
Q
q
1 0 0 1 40.01575 122.4394 cm
Q
q
1 0 0 1 40.01575 110.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (13) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (BGP in the Data Center, Chapter 2, ASN Numbering Model) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 110.4394 cm
Q
q
1 0 0 1 40.01575 77.63937 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (VXLAN) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 59.63937 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This blueprint item primarily covers the following topics:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 54.85039 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (27) Tj T* ET
Q
Q
 
endstream
endobj
623 0 obj
<<
/Length 7617
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 787.0394 cm
Q
q
1 0 0 1 40.01575 775.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (L2VPN Control Planes) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 769.0394 cm
Q
q
1 0 0 1 40.01575 757.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Multicast Control Plane) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 751.0394 cm
Q
q
1 0 0 1 40.01575 739.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Data Plane) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 739.0394 cm
Q
q
1 0 0 1 40.01575 727.0394 cm
Q
q
1 0 0 1 40.01575 634.2394 cm
.933333 .933333 .933333 rg
n 0 92.8 515.2441 -92.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 74.8 Tm  T* ET
q
1 0 0 1 8 68 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 38 Tm -0.063494 Tw 12 TL /F1 10 Tf 0 0 0 rg (Although the VXLAN section of the blueprint indicates L2VPN Control Planes, they are not covered here; instead,) Tj T* 0 Tw .190783 Tw (they are covered on the ) Tj 0 0 0 rg (EVPN VXLAN Signaling) Tj 0 0 0 rg ( page. I\222m unaware of a different L2VPN control plane that uses) Tj T* 0 Tw .215881 Tw (VXLAN for encapsulation; perhaps the blueprint means MPLS and/or GRE L2VPNs, but that isn\222t clear since the) Tj T* 0 Tw (item is listed under VXLAN.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 92.8 m 515.2441 92.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 92.8 l S
n 515.2441 0 m 515.2441 92.8 l S
Q
Q
q
1 0 0 1 40.01575 628.2394 cm
Q
q
1 0 0 1 40.01575 610.2394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Additionally, this page covers a brief introduction to VXLAN and why it exists in the ) Tj 0 0 0 rg (Introduction to VXLAN) Tj 0 0 0 rg ( section.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 580.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .294952 Tw (Finally, because I\222m not quite sure where in the blueprint some items might \(or might not\) fall, the following sections) Tj T* 0 Tw (are written to describe platform-dependent concepts:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 574.2394 cm
Q
q
1 0 0 1 40.01575 574.2394 cm
Q
q
1 0 0 1 40.01575 562.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (VxLAN L2 and L3 Gateways) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 556.2394 cm
Q
q
1 0 0 1 40.01575 544.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Hardware Positioning) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 538.2394 cm
Q
q
1 0 0 1 40.01575 526.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Asymmetric vs Symmetric IRB) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 520.2394 cm
Q
q
1 0 0 1 40.01575 508.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Edge vs. Central Routing and Bridging) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 508.2394 cm
Q
q
1 0 0 1 40.01575 477.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Introduction to VXLAN) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 339.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 122 Tm /F1 10 Tf 12 TL .869631 Tw (Modern data centers require greater scale and security than in years past. Traditionally, operators have dealt with) Tj T* 0 Tw .025909 Tw (spanning tree in the data center. While spanning tree itself is not a terrible technology and has its uses, it does result) Tj T* 0 Tw .384631 Tw (in unused links, which means network architects and operators needed to vastly overprovision their network links in) Tj T* 0 Tw .555479 Tw (order to have enough bandwidth available to avoid congestion. This may have come in the form of using 40G links) Tj T* 0 Tw .583705 Tw (where 10G links would have otherwise been enough or in the form of using multiple ports in a LAG. Both solutions) Tj T* 0 Tw 1.841506 Tw (are expensive and can have disastrous failover consequences, such as a LAG member failing and resulting in) Tj T* 0 Tw 1.355256 Tw (insufficient bandwidth on the active path \(degredation of service\) or link failures causing TCNs to be genereated) Tj T* 0 Tw .278005 Tw (\(brief outages as MAC tables are flushed throughout the network\). Additionally, the scale of every switch in the data) Tj T* 0 Tw .248005 Tw (center must also account for the total possible number of MAC bindings, ARP bindings, and IP addresses across all) Tj T* 0 Tw .175881 Tw (devices in the broadcast domain, which may result in purchasing more expensive hardware than might otherwise be) Tj T* 0 Tw (required.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 310.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Layer 3 Fabrics and Layer 2 L2VPNs) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 244.6394 cm
q
BT 1 0 0 1 0 50 Tm 1.025479 Tw 12 TL /F1 10 Tf 0 0 0 rg (One solution to the above problem is ) Tj 0 0 0 rg (Layer 3 Fabrics) Tj 0 0 0 rg (; however, a purely layer 3 fabric introduces its own issues:) Tj T* 0 Tw -0.030936 Tw (complexity in the form of requiring rack awareness; IP planning difficulties; and an inability to support highly available) Tj T* 0 Tw 3.892623 Tw (components that require layer 2 adjacency, such as clustered firewalls, load balancers, and VRRP-based) Tj T* 0 Tw 3.974578 Tw (applications such as MySQL with ) Tj /F5 10 Tf 0 0 0 rg (keepalived) Tj /F1 10 Tf 0 0 0 rg ( \(which uses VRRP, a protocol that communicates to the) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (224.0.0.18) Tj /F1 10 Tf 0 0 0 rg ( multicast group, which is link-local and not routable\).) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 166.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 62 Tm /F1 10 Tf 12 TL .714957 Tw (In order to solve the problems that an IP fabric introduces, a layer 2 overlay can be used. This is something that\222s) Tj T* 0 Tw 1.24377 Tw (been done in the service provider realm for several years in the forms of L2VPN/Pseudowires and VPLS. These) Tj T* 0 Tw .680783 Tw (technologies use MPLS to transport layer 2 frames across a network without requiring the devices in the middle to) Tj T* 0 Tw 3.224273 Tw (know the source and destination MAC addresses, ARP bindings, etc. However, devices in the data center) Tj T* 0 Tw .648561 Tw (traditionally may not have MPLS functionality all the way to the server point of attachment, and MPLS features are) Tj T* 0 Tw (frequently expensive, so a different way was devised.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 154.6394 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (28) Tj T* ET
Q
Q
 
endstream
endobj
624 0 obj
<<
/Length 7777
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 682.2394 cm
.933333 .933333 .933333 rg
n 0 104.8 515.2441 -104.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 86.8 Tm  T* ET
q
1 0 0 1 8 80 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL .862273 Tw (Cost isn\222t the only reason VXLAN was created. Complexity is another; MPLS requires additional protocols and) Tj T* 0 Tw 1.327756 Tw (requires that every device support it end-to-end; VXLAN does not. With VXLAN, only the ingress and egress) Tj T* 0 Tw 2.258637 Tw (devices need to know how to deal with VXLAN; every other device in the middle just sees an IP packet.) Tj T* 0 Tw 1.320292 Tw (Additionally, VXLAN requires protocols that are frequently used anyway: either a multicast routing protocol or) Tj T* 0 Tw (BGP.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 104.8 m 515.2441 104.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 104.8 l S
n 515.2441 0 m 515.2441 104.8 l S
Q
Q
q
1 0 0 1 40.01575 676.2394 cm
Q
q
1 0 0 1 40.01575 647.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Encapsulation) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 581.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL 1.359672 Tw (VXLAN transports layer 2 frames by encapsulating them into an IP packet with a UDP header. With VXLAN, an) Tj T* 0 Tw 1.014091 Tw (operator maps a VLAN ID to a VNI. Recall that VLAN IDs are 12 bits in length and can thus support up to 4,096) Tj T* 0 Tw 1.140742 Tw (VLANs. VXLAN VNIs \(Virtual Network Identifiers\), on the other hand, are 24 bits in length and can support up to) Tj T* 0 Tw 1.530256 Tw (approximately 16 million unique IDs. Ultimately, with enough planning, this means that your tenant scale is now) Tj T* 0 Tw (limited to ~4,096 per switch and 16 million across the entire footprint.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 550.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Multicast Control Plane) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 496.6394 cm
q
BT 1 0 0 1 0 38 Tm .343528 Tw 12 TL /F1 10 Tf 0 0 0 rg (Now that we know a little bit about the motivation of VXLAN, we can look at the control plane protocols that support) Tj T* 0 Tw .407004 Tw (it. A key requirement of a layer 2 overlay \(or VPN\) is the ability to transport BUM traffic. With VXLAN, there are two) Tj T* 0 Tw .709606 Tw (primary ways to accomplish this: multicast and ingress \(or head-end\) replication. This page covers multicast, while) Tj T* 0 Tw (the ) Tj 0 0 0 rg (EVPN VXLAN Signaling) Tj 0 0 0 rg ( page covers ingress replication.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 467.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (PIM) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 389.4394 cm
q
BT 1 0 0 1 0 62 Tm .381794 Tw 12 TL /F1 10 Tf 0 0 0 rg (The multicast control plane for VXLAN exists primary to support the ) Tj 0 0 0 rg (Data Plane) Tj 0 0 0 rg (, covered later. The only way to use) Tj T* 0 Tw .003528 Tw (multicast for BUM traffic is to run PIM in your fabric. You associate each VNI with a particular multicast group. This is) Tj T* 0 Tw 1.317058 Tw (because when a segment needs to send a BUM packet, it must be delivered to all interested receivers. For this) Tj T* 0 Tw 1.050227 Tw (reason, the same VNI must be associated with the same group on all VTEPs. Eventually, with enough VNIs, you) Tj T* 0 Tw 1.114426 Tw (may run into issues with scaling the number of multicast groups. You will start mapping multiple VNIs to a single) Tj T* 0 Tw (multicast group, which will result in inefficient forwarding of BUM traffic to uninterested VTEPs.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 335.4394 cm
q
BT 1 0 0 1 0 38 Tm .253822 Tw 12 TL /F1 10 Tf 0 0 0 rg (The best way to deploy an RP is to use ) Tj 0 0 0 rg (Anycast RP) Tj 0 0 0 rg (. You use PIM-SM and will need reachability via some IGP. The) Tj T* 0 Tw 1.080783 Tw (RP should also be configured on spines, not leafs. There are many options for configuring RP selection, such as) Tj T* 0 Tw .031268 Tw (static, bootstrap RP, or auto RP. For the sake of simplicity, when combined with ) Tj 0 0 0 rg (Anycast RP) Tj 0 0 0 rg (, a static configuration is) Tj T* 0 Tw (likely the easiest option.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 317.4394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Note that the QFX does not support PIM BiDir ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (14) Tj /F1 10 Tf 0 0 0 rg 0 Ts (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 288.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Anycast RP) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 246.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .445705 Tw (Anycast RP uses the same IP address for the RP on multiple devices. Anycast RP can be configured either with or) Tj T* 0 Tw 1.508476 Tw (without MSDP; for the sake of simplicity \(and assuming this exam isn\222t focusing heavily on multicast\), we\222ll only) Tj T* 0 Tw (examine the design without MSDP.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 192.2394 cm
q
BT 1 0 0 1 0 38 Tm -0.056295 Tw 12 TL /F1 10 Tf 0 0 0 rg (When using Anycast RP, you must configure at least two loopback IP addresses: a unique IP per spine and a shared) Tj T* 0 Tw .531764 Tw (IP per spine. The shared IP per spine is the Anycast IP, and the unique IP is used as the router ID and so that the) Tj T* 0 Tw 1.471417 Tw (routers can sync their multicast states. When configuring the shared anycast IP, you have two options: you can) Tj T* 0 Tw (either configure the unique IP as the ) Tj /F5 10 Tf 0 0 0 rg (primary) Tj /F1 10 Tf 0 0 0 rg ( IP; or you can configure the anycast shared IP under a different unit.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 162.2394 cm
q
BT 1 0 0 1 0 14 Tm .114358 Tw 12 TL /F1 10 Tf 0 0 0 rg (You must configure an ) Tj /F5 10 Tf 0 0 0 rg (rp-set) Tj /F1 10 Tf 0 0 0 rg ( for ) Tj /F5 10 Tf 0 0 0 rg (pim-anycast) Tj /F1 10 Tf 0 0 0 rg ( that includes all other Anycast RP members; the IP address used) Tj T* 0 Tw (when defining the other members should be the unique IP address of the spine.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 150.2394 cm
Q
q
1 0 0 1 40.01575 54.85039 cm
.933333 .933333 .933333 rg
n 0 95.38898 515.2441 -95.38898 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 77.38898 Tm  T* ET
q
1 0 0 1 8 70.58898 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 -1.411024 cm
q
BT 1 0 0 1 0 50 Tm .198561 Tw 12 TL /F1 10 Tf 0 0 0 rg (Instead of configuring an ) Tj /F5 10 Tf 0 0 0 rg (rp-set) Tj /F1 10 Tf 0 0 0 rg ( with each spine\222s unique IP address, you can use MSDP. However, that is out) Tj T* 0 Tw .810227 Tw (of scope for this guide as it seems unlikely \(though not impossible\) to appear on the exam. For completeness,) Tj T* 0 Tw .774006 Tw (you should read the ) Tj 0 0 .501961 rg (Example: Configuring Multiple RPs in a Domain with Anycast RP) Tj 0 0 0 rg ( configuration guide from) Tj T* 0 Tw .05494 Tw (Juniper. Additionally, the configuration of MSDP is likely more complicated than configuring an ) Tj /F5 10 Tf 0 0 0 rg (rp-set) Tj /F1 10 Tf 0 0 0 rg ( given the) Tj T* 0 Tw (scale.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 95.38898 m 515.2441 95.38898 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 95.38898 l S
n 515.2441 0 m 515.2441 95.38898 l S
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (29) Tj T* ET
Q
Q
 
endstream
endobj
625 0 obj
<<
/Length 8347
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 781.0394 cm
Q
q
1 0 0 1 40.01575 750.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Data Plane) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 708.6394 cm
q
BT 1 0 0 1 0 26 Tm .262006 Tw 12 TL /F1 10 Tf 0 0 0 rg (This section describes the VXLAN data plane for two different operations: ) Tj 0 0 0 rg (Data Plane for Known Unicast Traffic) Tj 0 0 0 rg ( and) Tj T* 0 Tw .392594 Tw 0 0 0 rg (Multicast Data Plane for BUM Traffic) Tj 0 0 0 rg (. It also contains a section explaining the default 802.1q stripping behavior and) Tj T* 0 Tw (how to override this in the ) Tj 0 0 0 rg (802.1Q Stripping) Tj 0 0 0 rg ( section.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 679.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (802.1Q Stripping) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 637.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .024732 Tw (It\222s worth noting that the default behavior of a VTEP is to strip the VLAN ID before encapsulating a frame in a VxLAN) Tj T* 0 Tw 2.251705 Tw (packet. The reverse is also true: if a VxLAN packet is decapsulated and a VLAN ID is present, the frame is) Tj T* 0 Tw (discarded. This behavior can be modified on both the QFX and MX platforms.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 571.4394 cm
q
BT 1 0 0 1 0 50 Tm 12.13284 Tw 12 TL /F1 10 Tf 0 0 0 rg (On the MX, both the encapsulating and decapsulating behaviors are modified at the) Tj T* 0 Tw 46.68682 Tw /F5 10 Tf 0 0 0 rg ([bridge-domains) Tj ( ) Tj (<) Tj (name) Tj (>) Tj ( ) Tj (vxlan]) Tj /F1 10 Tf 0 0 0 rg ( hierarchy. For example,) Tj T* 0 Tw 3.026736 Tw /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (bridge-domains) Tj ( ) Tj (bd273) Tj ( ) Tj (vxlan) Tj ( ) Tj (encapsulate-inner-vlan) Tj /F1 10 Tf 0 0 0 rg ( will preserve the inner VLAN ID, and) Tj T* 0 Tw 1.343012 Tw /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (bridge-domains) Tj ( ) Tj (bd273) Tj ( ) Tj (vxlan) Tj ( ) Tj (decapsulate-accept-inner-vlan) Tj /F1 10 Tf 0 0 0 rg ( will accept decapsulated frames) Tj T* 0 Tw (with a VLAN ID present.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 517.4394 cm
q
BT 1 0 0 1 0 38 Tm 7.930273 Tw 12 TL /F1 10 Tf 0 0 0 rg (On a QFX, the hierarchy level for preserving VLAN IDs when encapsulating is done at the) Tj T* 0 Tw 2.053381 Tw /F5 10 Tf 0 0 0 rg ([vlans) Tj ( ) Tj (<) Tj (name) Tj (>) Tj ( ) Tj (vxlan]) Tj /F1 10 Tf 0 0 0 rg ( level, while accepting decapsulated frames with a VLAN ID present is done at the) Tj T* 0 Tw 1.24601 Tw /F5 10 Tf 0 0 0 rg ([protocols) Tj ( ) Tj (l2-learning]) Tj /F1 10 Tf 0 0 0 rg ( level. For example, ) Tj /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (vlans) Tj ( ) Tj (vlan273) Tj ( ) Tj (vxlan) Tj ( ) Tj (encapsulate-inner-vlan) Tj /F1 10 Tf 0 0 0 rg  T* 0 Tw (and ) Tj /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (protocols) Tj ( ) Tj (l2-learning) Tj ( ) Tj (decapsulate-accept-inner-vlan) Tj /F1 10 Tf 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 505.4394 cm
Q
q
1 0 0 1 40.01575 436.6394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.460671 Tw (The option is the same between both the MX and the QFX, but where it is applied is different. The MX can) Tj T* 0 Tw (perform these actions separately on multiple bridge domains, while the QFX applies them at a global level.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 430.6394 cm
Q
q
1 0 0 1 40.01575 401.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Data Plane for Known Unicast Traffic) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 359.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL -0.088206 Tw (VXLAN traffic is encapsulated and decapsulated by a VTEP. A VTEP can be either a hardware \(such as a QFX5100\)) Tj T* 0 Tw 1.865535 Tw (or software \(such as Open vSwitch\) device. This encapsulation consists of a new VXLAN header, a new UDP) Tj T* 0 Tw (header, a new IP header, and a new Ethernet header. The information for each header is described in the list below.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 353.4394 cm
Q
q
1 0 0 1 40.01575 353.4394 cm
Q
q
1 0 0 1 40.01575 329.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .268561 Tw (Ethernet Header: This is a normal Ethernet header; its source MAC will be the SMAC of the egress switchport;) Tj T* 0 Tw (the destination MAC will be the DMAC of the next hop IP address.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 323.4394 cm
Q
q
1 0 0 1 40.01575 299.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .545205 Tw (IP Header: The source IP will be the local VTEP; the destination IP will be the remote VTEP that contains the) Tj T* 0 Tw (remote host of the original IP packet.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 293.4394 cm
Q
q
1 0 0 1 40.01575 245.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 38 Tm .48245 Tw 12 TL /F1 10 Tf 0 0 0 rg (UDP Header: The source port is a random port based on a hashing algorithm of the original payload headers,) Tj T* 0 Tw .750881 Tw (and that hashing algorithm may depend on the specific hardware platform. The destination port is usually the) Tj T* 0 Tw .239606 Tw (well-known \(registered\) VXLAN port of ) Tj /F5 10 Tf 0 0 0 rg (4789) Tj /F1 10 Tf 0 0 0 rg (, though this can be changed on some implementations of VXLAN) Tj T* 0 Tw (\(especially those that are software-based, such as the Linux kernel or Open vSwitch\).) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 239.4394 cm
Q
q
1 0 0 1 40.01575 215.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .342913 Tw (VXLAN Header: This is an 8 byte header that contains the VNI, a 24-bit field. 8 bits are used for flags, and the) Tj T* 0 Tw (other 32 bits are reserved for future use.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 215.4394 cm
Q
q
1 0 0 1 40.01575 185.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .196123 Tw (The ingress VTEP adds these headers, and the egress VTEP removes them. Any devices between the VTEPs treat) Tj T* 0 Tw (the packet as a normal packet, forwarding according to that platforms hashing algorithm for the outter packet.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 156.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Multicast Data Plane for BUM Traffic) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 90.23937 cm
q
BT 1 0 0 1 0 50 Tm 2.167058 Tw 12 TL /F1 10 Tf 0 0 0 rg (The multicast data plane is simple compared to the ) Tj 0 0 0 rg (Multicast Control Plane) Tj 0 0 0 rg (. At a high level, a BUM frame is) Tj T* 0 Tw .759689 Tw (encapsulated in a new VXLAN packet, including new layer 2, 3, and 4 headers. When it arrives on the destination) Tj T* 0 Tw 1.020783 Tw (VTEP\(s\), it is decapsulated, revealing the original segment. This is similar to the operations in the ) Tj 0 0 0 rg (Data Plane for) Tj T* 0 Tw 1.227584 Tw (Known Unicast Traffic) Tj 0 0 0 rg (. The biggest difference is that the destination IP is not that of the destination VTEP but is) Tj T* 0 Tw (instead that of the multicast group associated with the VNI.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 78.23937 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (30) Tj T* ET
Q
Q
 
endstream
endobj
626 0 obj
<<
/Length 7688
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 730.2394 cm
.933333 .933333 .933333 rg
n 0 56.8 515.2441 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (In addition to BUM traffic, the multicast topology is used to discover remote VTEPs.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 515.2441 56.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 56.8 l S
n 515.2441 0 m 515.2441 56.8 l S
Q
Q
q
1 0 0 1 40.01575 724.2394 cm
Q
q
1 0 0 1 40.01575 682.2394 cm
q
BT 1 0 0 1 0 26 Tm 1.169205 Tw 12 TL /F1 10 Tf 0 0 0 rg (When dealing with a software VTEP, an IGMP Join is translated into a PIM Register by the PIM DR. These PIM) Tj T* 0 Tw 1.471417 Tw (Register messages are unicast to the RP. The RP decapsulates the message and forwards it to the destination) Tj T* 0 Tw (VTEP. At this point, the tree switches from an RPT \() Tj /F5 10 Tf 0 0 0 rg (\(*,G\)) Tj /F1 10 Tf 0 0 0 rg ( state\) to an SPT \() Tj /F5 10 Tf 0 0 0 rg (\(S,G\)) Tj /F1 10 Tf 0 0 0 rg ( state\).) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 670.2394 cm
Q
q
1 0 0 1 40.01575 589.4394 cm
.933333 .933333 .933333 rg
n 0 80.8 515.2441 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 26 Tm 1.3839 Tw 12 TL /F1 10 Tf 0 0 0 rg (Multicast isn\222t heavily called out in the JNCIP-DC syllabus ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (15) Tj /F1 10 Tf 0 0 0 rg 0 Ts (, so I expect it to be covered very lightly. There) Tj T* 0 Tw -0.024773 Tw (seems to be a heavier focus in both documentation and the syllabus on ) Tj 0 0 0 rg (EVPN VXLAN Signaling) Tj 0 0 0 rg (. For this reason,) Tj T* 0 Tw (these notes do not attempt to be an exhaustive multicast reference or even a primer.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 515.2441 80.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 80.8 l S
n 515.2441 0 m 515.2441 80.8 l S
Q
Q
q
1 0 0 1 40.01575 583.4394 cm
Q
q
1 0 0 1 40.01575 553.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (VxLAN L2 and L3 Gateways) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 535.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (VxLAN has two types of gateways: Layer 2 and Layer 3.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 505.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (VxLAN Layer 2 Gateway) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 475.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .581048 Tw (A Layer 2 Gateway is what bridges a VLAN to a VNI \(or vice versa\). It is the stitching point for converting a legacy) Tj T* 0 Tw (layer 2 network \(a VLAN\) to an overlay layer 2 network \(a VxLAN VNI\).) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 446.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (VxLAN Layer 3 Gateway) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 392.6394 cm
q
BT 1 0 0 1 0 38 Tm .937058 Tw 12 TL /F1 10 Tf 0 0 0 rg (A VxLAN Layer 3 Gateway routes traffic between two VNIs. In a Juniper network, the VxLAN Layer 3 Gateway is) Tj T* 0 Tw .681339 Tw (frequently a QFX10k or MX Series device running at the spine layer; in this architecture, your spine switches must) Tj T* 0 Tw 1.003606 Tw (also be VTEPs. This presents a complexity and scaling issue. The ) Tj 0 0 0 rg (Hardware Positioning) Tj 0 0 0 rg ( section below discusses) Tj T* 0 Tw (where to place specific Juniper hardware in the network.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 380.6394 cm
Q
q
1 0 0 1 40.01575 311.8394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .843561 Tw (VxLAN Layer 3 Gateway is sometimes simply referred to as VxLAN routing. In other materials, you may see it) Tj T* 0 Tw (referred to as RIOT \(Routing In and Out of Tunnels\).) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 305.8394 cm
Q
q
1 0 0 1 40.01575 275.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Hardware Positioning) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 245.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .277435 Tw (Hardware positioning depends on the design. The design depends on hardware selection. This cyclical dependency) Tj T* 0 Tw (can be difficult to tease apart. However, there is a simple rule of thumb:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 215.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL -0.029773 Tw (If you want your leaf/top-of-rack layer to provide VxLAN Layer 3 gateway services, do not use the following hardware) Tj T* 0 Tw (platforms:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 209.4394 cm
Q
q
1 0 0 1 40.01575 209.4394 cm
Q
q
1 0 0 1 40.01575 197.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (EX4300 \(Broadcom Trident 2\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 191.4394 cm
Q
q
1 0 0 1 40.01575 179.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (EX4600 \(Broadcom Trident 2\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 173.4394 cm
Q
q
1 0 0 1 40.01575 161.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (QFX5100 \(Broadcom Trident 2\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 155.4394 cm
Q
q
1 0 0 1 40.01575 143.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (QFX5200 \(Broadcom Tomahawk\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 143.4394 cm
Q
q
1 0 0 1 40.01575 65.43937 cm
q
0 0 0 rg
BT 1 0 0 1 0 62 Tm /F1 10 Tf 12 TL .866339 Tw (This is because of the ASICs used. These switches all use either the Broadcom Trident 2 or Tomahawk chipsets,) Tj T* 0 Tw .980829 Tw (which do not support the required functionality in hardware. If you already have an investment in these platforms,) Tj T* 0 Tw .000671 Tw (then it would be best to use them for VxLAN Layer 2 gateway services and implement a spine layer with the QFX10k) Tj T* 0 Tw 1.238005 Tw (or MX Series devices for your VxLAN Layer 3 gateway services. However, if you are starting fresh, consider the) Tj T* 0 Tw .466339 Tw (QFX5110 or QFX10k Series devices for your leaf/top-of-rack layer as they will allow you to perform VxLAN Layer 3) Tj T* 0 Tw (gateway services, thus reducing the traffic tromboning for inter-VxLAN routing in your data center fabric.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 54.85039 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (31) Tj T* ET
Q
Q
 
endstream
endobj
627 0 obj
<<
/Length 7599
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 730.2394 cm
.933333 .933333 .933333 rg
n 0 56.8 515.2441 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (There are ways around this with other vendors, but it is unclear if Juniper supports these workarounds.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 515.2441 56.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 56.8 l S
n 515.2441 0 m 515.2441 56.8 l S
Q
Q
q
1 0 0 1 40.01575 724.2394 cm
Q
q
1 0 0 1 40.01575 706.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (If you want VxLAN Layer 3 gateway services, the following platforms can be used:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 700.2394 cm
Q
q
1 0 0 1 40.01575 700.2394 cm
Q
q
1 0 0 1 40.01575 688.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (QFX5110 Series \(Broadcom Trident 2+\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 682.2394 cm
Q
q
1 0 0 1 40.01575 670.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (QFX10000 Series \(Juniper Q5\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 664.2394 cm
Q
q
1 0 0 1 40.01575 652.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MX Series \(Juniper Trio\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 652.2394 cm
Q
q
1 0 0 1 40.01575 598.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL 2.2073 Tw (The QFX5110 is based on the Broadcom Trident 2+ and can perform VxLAN Layer 3 gateway services. The) Tj T* 0 Tw 1.26745 Tw (QFX10000 Series switches run a custom Juniper ASIC known as the Q5. This is also capable of performing the) Tj T* 0 Tw .411794 Tw (VxLAN Layer 3 gateway function. The MX Series uses Trio, which is a custom chipset that is incredibly flexible and) Tj T* 0 Tw (can perform the VxLAN Layer 3 gateway services.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 556.2394 cm
q
BT 1 0 0 1 0 26 Tm .001705 Tw 12 TL /F1 10 Tf 0 0 0 rg (Ultimately, most of these platforms have some limitations to consider ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (16) Tj /F1 10 Tf 0 0 0 rg 0 Ts (. A general rule of thumb is to use the Trident) Tj T* 0 Tw 1.814952 Tw (2 and Tomahawk chipsets for Layer 2 VxLAN and other chipsets for Layer 3 VxLAN services or to use newer) Tj T* 0 Tw (chipsets for every tier.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 525.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Asymmetric vs Symmetric IRB) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 507.8394 cm
Q
q
1 0 0 1 40.01575 439.0394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 14 Tm .604273 Tw 12 TL /F1 10 Tf 0 0 0 rg (Juniper\222s original implementation used the ) Tj 0 0 0 rg (Asymmetric IRB) Tj 0 0 0 rg ( model. With the QFX10k and MX Series, they have) Tj T* 0 Tw (implemented ) Tj 0 0 0 rg (Symmetric IRB) Tj 0 0 0 rg (. See ) Tj 0 0 0 rg (Hardware Positioning) Tj 0 0 0 rg ( for additional hardware-specific details.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 433.0394 cm
Q
q
1 0 0 1 40.01575 403.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Asymmetric IRB) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 313.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 74 Tm /F1 10 Tf 12 TL .55745 Tw (Asymmetric IRB performs bridging and routing on the ingress VTEP, but only briding on the egress VTEP. When a) Tj T* 0 Tw .369243 Tw (host wants to send a packet to a host in a different broadcast domain, it sends the packet with the destination MAC) Tj T* 0 Tw .584205 Tw (set to that of its default gateway as normal. When the ingress VTEP receives the frame, it performs a route lookup) Tj T* 0 Tw .665705 Tw (and encapsulates the frame in a VxLAN header, setting the VNI to that of the egress VNI. When the egress VTEP) Tj T* 0 Tw 1.994358 Tw (receives the VxLAN packet, it decapsulates it and bridges it directly onto the destination VLAN \(known by the) Tj T* 0 Tw 1.081339 Tw (VLAN-to-VNI mapping\). This happens in the opposite direction as well. The end result is that the VNI used when) Tj T* 0 Tw (transporting a frame between two layer 2 domains will always be the egress VNI.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 247.8394 cm
q
BT 1 0 0 1 0 50 Tm -0.082295 Tw 12 TL /F1 10 Tf 0 0 0 rg (This model suffers a significant scalability penalty because it must have all VNIs configured even if there is not a host) Tj T* 0 Tw .888205 Tw (in that segment attached to the switch. This is because the ingress node must know about the egress VNI on the) Tj T* 0 Tw .374273 Tw (egress VTEP. However, its configuration is simpler, and depending on the hardware platform, ) Tj 0 0 0 rg (Symmetric IRB) Tj 0 0 0 rg ( might) Tj T* 0 Tw -0.032112 Tw (incur a performance penalty due to requiring one additional lookup on the egress VTEP compared to the Asymmetric) Tj T* 0 Tw (IRB model.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 205.8394 cm
q
BT 1 0 0 1 0 26 Tm 1.111853 Tw 12 TL /F1 10 Tf 0 0 0 rg (Asymmetric IRB may sometimes be described as ) Tj /F5 10 Tf 0 0 0 rg (bridge-route-bridge) Tj /F1 10 Tf 0 0 0 rg (. This refers to the lookups performed) Tj T* 0 Tw .974006 Tw (when moving traffic between two layer 2 segments. The ingress VTEP performs a bridging and routing operation,) Tj T* 0 Tw (while the egress VTEP only performs a bridging operation.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 176.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Symmetric IRB) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 122.6394 cm
q
BT 1 0 0 1 0 38 Tm .885641 Tw 12 TL /F1 10 Tf 0 0 0 rg (With Symmetric IRB, there is a dedicated Layer 3 VNI that is used for all layer 3 routing between any two layer 2) Tj T* 0 Tw 1.915227 Tw (VNIs for the same tenant. This results in more configuration for the devices, and it also requires an additional) Tj T* 0 Tw .37245 Tw (hardware lookup when compared to ) Tj 0 0 0 rg (Asymmetric IRB) Tj 0 0 0 rg (, but it is more scalable because it does not require the egress) Tj T* 0 Tw (VNI to be configured on an ingress VTEP if there is not a host attached to that VNI locally.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 92.63937 cm
q
BT 1 0 0 1 0 14 Tm .39493 Tw 12 TL /F1 10 Tf 0 0 0 rg (Symmetric IRB may sometimes be described as ) Tj /F5 10 Tf 0 0 0 rg (bridge-route-route-bridge) Tj /F1 10 Tf 0 0 0 rg (. This refers to the ingress VTEP) Tj T* 0 Tw (performing a briding and routing operation and then the egress VTEP performing a routing and bridging operation.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (32) Tj T* ET
Q
Q
 
endstream
endobj
628 0 obj
<<
/Length 7334
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 772.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Edge vs. Central Routing and Bridging) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 730.6394 cm
q
BT 1 0 0 1 0 26 Tm 1.405479 Tw 12 TL /F1 10 Tf 0 0 0 rg (In VxLAN, there are two mechanisms for routing traffic: edge and central. These terms refer to how traffic in an) Tj T* 0 Tw .680227 Tw (overlay is routed. In both cases, the IP and MAC address must be the same for active/active forwarding; however,) Tj T* 0 Tw (with ) Tj 0 0 0 rg (Central Routing and Bridging) Tj 0 0 0 rg (, you can use active/standby gateway solutions such as VRRP.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 701.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Central Routing and Bridging) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 599.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 86 Tm /F1 10 Tf 12 TL .291147 Tw (Central Routing and Bridging refers to doing VxLAN routing on a central set of devices, such as the spines or a pair) Tj T* 0 Tw .502205 Tw (of special border leafs. There can be a scalability and complexity issue if this model is implemented on spines as it) Tj T* 0 Tw .066123 Tw (means that all spines must also be VTEPs and must support advanced VxLAN features. Bandwidth utilization is also) Tj T* 0 Tw -0.076178 Tw (a concern because if a tenant has multiple VNIs, even if the VMs are located on the same leaf switch, they must both) Tj T* 0 Tw 1.269719 Tw (go up to the spine switch in order to talk to each other. When implementing on a dedicated pair of border leafs,) Tj T* 0 Tw .648005 Tw (bandwidth utilization becomes an even larger consideration as traffic must go up to the spines, down to the border) Tj T* 0 Tw .958005 Tw (leafs, and back again. This type of design is reminiscent of some of the classic traffic tromboning and hairpinning) Tj T* 0 Tw (issues.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 587.4394 cm
Q
q
1 0 0 1 40.01575 518.6394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .416531 Tw (While this is probably good for a vendor, it may not be great for an operator. It increases operational complexity) Tj T* 0 Tw (and the cost of the solution. It may also be a significant waste of bandwidth.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 512.6394 cm
Q
q
1 0 0 1 40.01575 482.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .52811 Tw (CRB may be the correct design if you need very high ACL scale or when advanced services \(load balancing, NAT,) Tj T* 0 Tw (firewalls, etc.\) are not native to your VxLAN overlay.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 453.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Edge Routing and Bridging) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 411.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .349006 Tw (Edge Routing and Bridging may sometimes be called Anycast Gateway or Distributed Gateway. In this model, each) Tj T* 0 Tw -0.0561 Tw (leaf performs VxLAN routing. In order to minimize potential disruption, it is imperative that all VTEPs use the same IP) Tj T* 0 Tw (address and MAC address for the IRB interface for a given Layer 3 Gateway.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 381.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
.12549 .262745 .360784 rg
BT 1 0 0 1 0 2.4 Tm /F3 12 Tf 14.4 TL (Configuration) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 363.0394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (TODO: Add configuration examples for a VXLAN multicast control plane using OSPF as the IGP and ) Tj 0 0 0 rg (Anycast RP) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 357.0394 cm
Q
q
1 0 0 1 40.01575 345.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (14) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Junos Feature Explorer - Bidirectional PIM) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 345.0394 cm
Q
q
1 0 0 1 40.01575 339.0394 cm
Q
q
1 0 0 1 40.01575 327.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (15) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIP-DC Syllabus) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 327.0394 cm
Q
q
1 0 0 1 40.01575 321.0394 cm
Q
q
1 0 0 1 40.01575 309.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (16) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VXLAN Constraints on QFX Series and EX Series Switches) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 309.0394 cm
Q
q
1 0 0 1 40.01575 276.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (EVPN VXLAN Signaling) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 258.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Coming soon!) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 225.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (Technology-Oriented Labs) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 207.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (TODO: Flesh this out more. A lot more.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 177.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .3867 Tw (Right now, this page is a sort of scratch pad on things that are likely to be on the exam. It\222s lab-oriented, with some) Tj T* 0 Tw (specific implementation details.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 147.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 1 \(Multicast and CRB with QFX\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 117.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .7873 Tw (This lab should focus on multicast for BUM replication and VTEP discovery. It should implement VxLAN routing at) Tj T* 0 Tw (the spine layer. The spines should be QFX10k Series devices.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 86.63937 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 2 \(Multicast and CRB with MX\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 56.63937 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .7873 Tw (This lab should focus on multicast for BUM replication and VTEP discovery. It should implement VxLAN routing at) Tj T* 0 Tw (the spine layer. The spines should be MX Series devices.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (33) Tj T* ET
Q
Q
 
endstream
endobj
629 0 obj
<<
/Length 6490
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 772.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 3 \(Multicast and ERB\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 742.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .7873 Tw (This lab should focus on multicast for BUM replication and VTEP discovery. It should implement VxLAN routing at) Tj T* 0 Tw (the leaf layer. Use either the QFX10k or QFX5110 Series for the leaf layer.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 712.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 4 \(EVPN and CRB with QFX\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 682.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .165535 Tw (This lab should focus on BGP EVPN and ingress replication for VTEP discovery. It should implement VxLAN routing) Tj T* 0 Tw (at the spine layer. The spines should be QFX10k Series devices.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 651.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 5 \(EVPN and CRB with MX\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 621.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .165535 Tw (This lab should focus on BGP EVPN and ingress replication for VTEP discovery. It should implement VxLAN routing) Tj T* 0 Tw (at the spine layer. The spines should be MX Series devices.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 591.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 6 \(EVPN and ERB\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 561.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .165535 Tw (This lab should focus on BGP EVPN and ingress replication for VTEP discovery. It should implement VxLAN routing) Tj T* 0 Tw (at the leaf layer. Use either the QFX10k or QFX5110 Series for the leaf layer.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 531.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 7 \(EVPN Multihoming with QFX\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 501.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .230171 Tw (This lab should focus on EVPN using a QFX at the leaf layer. Use any of labs 3 through 6 as the base topology and) Tj T* 0 Tw (add EVPN Multihoming at the leaf layer with a QFX Series device.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 470.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 8 \(EVPN Multihoming with MX\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 440.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .230171 Tw (This lab should focus on EVPN using an MX at the leaf layer. Use any of labs 3 through 6 as the base topology and) Tj T* 0 Tw (add EVPN Multihoming at the leaf layer with an MX Series device.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 410.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 9 \(DCI with MX Series EVPN Stitching\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 380.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .848766 Tw (Implement a DCI solution with lab 7 or 8 as a starting point and MX Series devices as WAN routers. They should) Tj T* 0 Tw (stitch a VxLAN EVPN to an MPLS EVPN solution.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 349.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 10 \(DCI with MX Series L3VPN\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 319.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.197205 Tw (Implement a DCI solution with lab7 or 8 as a starting point and MX Series devices as WAN routers. The VxLAN) Tj T* 0 Tw (EVPN solution should simply ride over a normal MPLS L3VPN.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 289.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 11 \(DCI with VxLAN EVPN and MX\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 259.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .133052 Tw (Implement a DCI solution with lab7 or 8 as a starting point and MX Series devices as spines. The solution should be) Tj T* 0 Tw (implemented using only VxLAN BGP EVPN.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 229.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 12 \(DCI with VxLAN EVPN and QFX\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 199.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.434426 Tw (Implement a DCI solution with lab7 or 8 as a starting point and QFX10k Series devices as spines. The solution) Tj T* 0 Tw (should be implemented using only VxLAN BGP EVPN.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 166.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (Additional Resources) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 124.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL -0.030311 Tw (Although I\222ve tried to provide references on each page, they can become lost pretty easily. For that reason, this page) Tj T* 0 Tw 2.370273 Tw (includes references for books, feature guides, solutions guides, videos, and blogs that might be helpful when) Tj T* 0 Tw (studying for the JNCIP-DC exam.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 93.83937 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Data Center Deployment or Management) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 63.83937 cm
q
BT 1 0 0 1 0 14 Tm 1.484116 Tw 12 TL /F1 10 Tf 0 0 0 rg (The ) Tj 0 0 .501961 rg (QFX5100 Series) Tj 0 0 0 rg ( book from O\222Reilly is a great resources for this section of the blueprint. Check chapters 6) Tj T* 0 Tw (\(Network Automation\) and 9 \(Network Analytics\) specifically.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (34) Tj T* ET
Q
Q
 
endstream
endobj
630 0 obj
<<
/Length 8614
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 763.0394 cm
q
BT 1 0 0 1 0 14 Tm .401894 Tw 12 TL /F1 10 Tf 0 0 0 rg (A good blog post for ZTP is ) Tj 0 0 .501961 rg (this one from NextHeader) Tj 0 0 0 rg (. It includes a topology diagram, switch outputs, configuration) Tj T* 0 Tw (of an ISC DHCP Server on Ubuntu, and pcaps.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 733.0394 cm
q
BT 1 0 0 1 0 14 Tm .501205 Tw 12 TL /F1 10 Tf 0 0 0 rg (As you\222ll see throughout this list of resources, the blog over at ) Tj 0 0 .501961 rg (https://jncie.tech/) Tj 0 0 0 rg ( has a blog on ZTP: ) Tj 0 0 .501961 rg (JNCIE TECH -) Tj T* 0 Tw (Zero Touch Provisioning) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 703.0394 cm
q
BT 1 0 0 1 0 14 Tm .6439 Tw 12 TL /F1 10 Tf 0 0 0 rg (Finally, there is an older Juniper Day One book on ) Tj 0 0 .501961 rg (Deploying Zero Touch Provisioning) Tj 0 0 0 rg (. It\222s focused on the EX and) Tj T* 0 Tw (SRX Series, but it should still serve as a useful reference.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 672.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Multichassis LAG) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 654.6394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (For MC-LAG, check out the ) Tj 0 0 .501961 rg (MX Series) Tj 0 0 0 rg ( book from O\222Reilly. Chapter 9 is all about Multi-Chassis Link Aggregation.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 624.6394 cm
q
BT 1 0 0 1 0 14 Tm 1.696095 Tw 12 TL /F1 10 Tf 0 0 0 rg (This will cover you on the MX side, but there\222s still MC-LAG on the QFX to worry about. It\222s very similar, so it) Tj T* 0 Tw (shouldn\222t be too difficult. Another great resource is the official ) Tj 0 0 .501961 rg (Multichassis Link Aggregation Feature Guide) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 606.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The following list of blogs can be useful, too:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 600.6394 cm
Q
q
1 0 0 1 40.01575 600.6394 cm
Q
q
1 0 0 1 40.01575 588.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - MC-LAG Overview) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 582.6394 cm
Q
q
1 0 0 1 40.01575 570.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - MC-LAG Lab - Basic L2 Connectivity) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 564.6394 cm
Q
q
1 0 0 1 40.01575 552.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - MC-LAG Lab - Advanced IRB Functionality) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 546.6394 cm
Q
q
1 0 0 1 40.01575 534.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Christians Juniper Blog - MC-LAG on vQFX \(EVE-NG\)) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 534.6394 cm
Q
q
1 0 0 1 40.01575 504.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
.12549 .262745 .360784 rg
BT 1 0 0 1 0 2.4 Tm /F3 12 Tf 14.4 TL (Layer 2 Fabrics) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 438.2394 cm
q
BT 1 0 0 1 0 50 Tm .789653 Tw 12 TL /F1 10 Tf 0 0 0 rg (For Virtual Chassis, a great resource is ) Tj 0 0 .501961 rg (Understanding Mixed EX Series and QFX Series Virtual Chassis) Tj 0 0 0 rg (. This will) Tj T* 0 Tw 2.504631 Tw (help you understand some limitations of mixed mode Virtual Chassis with EX and QFX Series switches. For) Tj T* 0 Tw 1.461506 Tw (configuration, check ) Tj 0 0 .501961 rg (Configuring a QFX Virtual Chassis) Tj 0 0 0 rg (. For a more general Virtual Chassis read, check out the) Tj T* 0 Tw .002594 Tw 0 0 .501961 rg (Junos Enterprise Switching) Tj 0 0 0 rg ( book, specifically Chapter 4, EX Virtual Chassis. Finally, the ) Tj 0 0 .501961 rg (Day One: EX Series Up and) Tj T* 0 Tw (Running) Tj 0 0 0 rg ( book has two chapters on Virtual Chassis - Chapters 4 and 5.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 372.2394 cm
q
BT 1 0 0 1 0 50 Tm -0.028661 Tw 12 TL /F1 10 Tf 0 0 0 rg (For Virtual Chassis Fabric, you can read the ) Tj 0 0 .501961 rg (QFX5100 Series) Tj 0 0 0 rg ( book. Chapter 5 is dedicated to Virtual Chassis Fabric.) Tj T* 0 Tw 1.297606 Tw (Another good reference is the ) Tj 0 0 .501961 rg (Day One: Data Center Fundamentals) Tj 0 0 0 rg ( book. Chapter 5 covers fabric architectures,) Tj T* 0 Tw 1.07815 Tw (including ) Tj 0 0 0 rg (Multichassis LAG) Tj 0 0 0 rg (, Virtual Chassis, and Virtual Chassi Fabric. Finally, the ) Tj 0 0 .501961 rg (Virtual Chassis Fabric Feature) Tj T* 0 Tw 2.196005 Tw (Guide) Tj 0 0 0 rg ( is a great resource for all things Virtual Chassis Fabric. For a dive into best practices, check the ) Tj 0 0 .501961 rg (Best) Tj T* 0 Tw (Practices: Virtual Chassis Best Practices Guide) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 354.2394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (For blogs, ) Tj 0 0 .501961 rg (https://jncie.tech) Tj 0 0 0 rg ( comes in again with ) Tj 0 0 .501961 rg (JNCIE TECH - VCF) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 323.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
.12549 .262745 .360784 rg
BT 1 0 0 1 0 2.4 Tm /F3 12 Tf 14.4 TL (Layer 3 Fabrics) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 293.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .695705 Tw (This one is a potentially large topic, and there are a number of resources for it, including white papers, RFCs, and) Tj T* 0 Tw (books.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 263.8394 cm
q
BT 1 0 0 1 0 14 Tm .584481 Tw 12 TL /F1 10 Tf 0 0 0 rg (First, there is the ) Tj 0 0 .501961 rg (Clos IP Fabrics with QFX5100 Switches) Tj 0 0 0 rg ( white paper. This is all about the layer 3 underlay with a) Tj T* 0 Tw (strong focus on BGP. Both eBGP and iBGP \(with route reflectors\) are covered.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 221.8394 cm
q
BT 1 0 0 1 0 26 Tm 1.000205 Tw 12 TL /F1 10 Tf 0 0 0 rg (Next, in terms of books, there is the ) Tj 0 0 .501961 rg (QFX5100 Series) Tj 0 0 0 rg ( book. Chapter 7 is all about IP fabrics, although its content) Tj T* 0 Tw .467584 Tw (seems to be largely the same as the afore-mentioned white paper. Another good reference is Chapter 6 of the ) Tj 0 0 .501961 rg (Day) Tj T* 0 Tw (One: Data Center Fundamentals) Tj 0 0 0 rg ( book. This chapter is, again, completely dedicated to Layer 3 fabrics.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 209.8394 cm
Q
q
1 0 0 1 40.01575 129.0394 cm
.933333 .933333 .933333 rg
n 0 80.8 515.2441 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 26 Tm 1.617705 Tw 12 TL /F1 10 Tf 0 0 0 rg (For a much more in-depth treatise on BGP in the Data Center, see the ) Tj 0 0 .501961 rg (book of the same name) Tj 0 0 0 rg (. This book) Tj T* 0 Tw 1.015881 Tw (focuses on Free-Range Routing \(FRR, the routing software used in Cumulus\), but 100% of the theory applies) Tj T* 0 Tw (here.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 515.2441 80.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 80.8 l S
n 515.2441 0 m 515.2441 80.8 l S
Q
Q
q
1 0 0 1 40.01575 123.0394 cm
Q
q
1 0 0 1 40.01575 105.0394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Finally, there is informational ) Tj 0 0 .501961 rg (RFC 7938, Use of BGP for Routing in Large-Scale Data Centers) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 63.03937 cm
q
BT 1 0 0 1 0 26 Tm .750705 Tw 12 TL /F1 10 Tf 0 0 0 rg (If blogs are more your speed, the only one I\222ve found that seems appropriately scoped for this topic only is ) Tj 0 0 .501961 rg (JNCIE) Tj T* 0 Tw 1.531205 Tw (TECH - IP Fabric) Tj 0 0 0 rg (. ) Tj 0 0 .501961 rg (Juniper QFX, IP-Fabric and VXLAN \226 Part) Tj 0 0 0 rg ( may be helpful as well, but it also includes some) Tj T* 0 Tw (multicast configuration, which I generally lump in with VxLAN.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (35) Tj T* ET
Q
Q
 
endstream
endobj
631 0 obj
<<
/Length 11298
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 772.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
.12549 .262745 .360784 rg
BT 1 0 0 1 0 2.4 Tm /F3 12 Tf 14.4 TL (VxLAN) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 742.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .346385 Tw (This is a massive topic. The list of resources here will intentionally ignore EVPN as that is listed as a separate topic) Tj T* 0 Tw (in the syllabus.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 712.6394 cm
q
BT 1 0 0 1 0 14 Tm 1.080829 Tw 12 TL /F1 10 Tf 0 0 0 rg (For books, the ) Tj 0 0 .501961 rg (QFX5100 Series) Tj 0 0 0 rg ( is again a great resource. Chapter 8 covers Overlay Networking. ) Tj 0 0 .501961 rg (Day One: Data) Tj T* 0 Tw (Center Fundamentals) Tj 0 0 0 rg ( covers VxLAN in Chapter 7, Overlay Networking.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 694.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (For blogs, we have a few to choose from:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 688.6394 cm
Q
q
1 0 0 1 40.01575 688.6394 cm
Q
q
1 0 0 1 40.01575 676.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Juniper QFX, IP-Fabric and VXLAN \226 Part 1) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 670.6394 cm
Q
q
1 0 0 1 40.01575 658.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Juniper QFX, IP-Fabric and VXLAN \226 Part 2) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 652.6394 cm
Q
q
1 0 0 1 40.01575 640.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - VXLAN Multicast) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 640.6394 cm
Q
q
1 0 0 1 40.01575 622.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (These next two are from Cumulus, but they should still help explain gateway placement options:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 616.6394 cm
Q
q
1 0 0 1 40.01575 616.6394 cm
Q
q
1 0 0 1 40.01575 604.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VXLAN Designs: 3 Ways to Consider Routing and Gateway Design \(Part 1\)) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 598.6394 cm
Q
q
1 0 0 1 40.01575 586.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VXLAN Designs: 3 Ways to Consider Routing and Gateway Design \(Part 2\)) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 586.6394 cm
Q
q
1 0 0 1 40.01575 556.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .530205 Tw (The next set are specific to Cisco, but if you\222re familiar with NX-OS, you might find them helpful. They\222re also good) Tj T* 0 Tw (for general theory.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 550.6394 cm
Q
q
1 0 0 1 40.01575 550.6394 cm
Q
q
1 0 0 1 40.01575 538.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part I: Why do we need VXLAN?) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 532.6394 cm
Q
q
1 0 0 1 40.01575 520.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part III: The Underlay Network \226 Multidestination Traffic: Anycast-RP with PIM) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 514.6394 cm
Q
q
1 0 0 1 40.01575 502.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part V: Flood and Learn) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 502.6394 cm
Q
q
1 0 0 1 40.01575 484.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (If videos are your speed, here are a list of YouTube resources:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 478.6394 cm
Q
q
1 0 0 1 40.01575 478.6394 cm
Q
q
1 0 0 1 40.01575 466.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Introduction to Cloud Overlay Networks - VxLAN) Tj 0 0 0 rg ( by ) Tj 0 0 .501961 rg (David Mahler) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 460.6394 cm
Q
q
1 0 0 1 40.01575 448.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VxLAN Playlist) Tj 0 0 0 rg ( by ) Tj 0 0 .501961 rg (Network Direction) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 442.6394 cm
Q
q
1 0 0 1 40.01575 430.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VxLAN 101) Tj 0 0 0 rg ( by ) Tj 0 0 .501961 rg (Ivan Pepelnjak) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 430.6394 cm
Q
q
1 0 0 1 40.01575 400.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
.12549 .262745 .360784 rg
BT 1 0 0 1 0 2.4 Tm /F3 12 Tf 14.4 TL (EVPN VxLAN Signaling) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 358.2394 cm
q
BT 1 0 0 1 0 26 Tm 1.175783 Tw 12 TL /F1 10 Tf 0 0 0 rg (For books, we start with the ) Tj 0 0 .501961 rg (Day One: Data Center Fundamentals) Tj 0 0 0 rg ( book, which covers EVPN in Chapter 9. From) Tj T* 0 Tw .965479 Tw (there, we can look to the ) Tj 0 0 .501961 rg (QFX10000 Series) Tj 0 0 0 rg ( book. Chapter 6 covers Ethernet VPN. We also have the ) Tj 0 0 .501961 rg (This Week:) Tj T* 0 Tw (Data Center Deployment EVPN/VXLAN) Tj 0 0 0 rg ( book.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 346.2394 cm
Q
q
1 0 0 1 40.01575 277.4394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 14 Tm .284277 Tw 12 TL /F1 10 Tf 0 0 .501961 rg (EVPN in the Data Center) Tj 0 0 0 rg ( is a great book for learning about EVPN. Its primary focus is FRR, but all of the theory) Tj T* 0 Tw (and concepts apply to Junos as well.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 271.4394 cm
Q
q
1 0 0 1 40.01575 253.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The following guides will also be useful:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 247.4394 cm
Q
q
1 0 0 1 40.01575 247.4394 cm
Q
q
1 0 0 1 40.01575 235.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Solution Guide: Infrastructure as a Service: EVPN and VXLAN) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 229.4394 cm
Q
q
1 0 0 1 40.01575 217.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (EVPN Feature Guide) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 211.4394 cm
Q
q
1 0 0 1 40.01575 199.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Cloud Data Center Architecture Guide) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 193.4394 cm
Q
q
1 0 0 1 40.01575 181.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (EVPN LAG Multihoming in EVPN-VXLAN Cloud Data Center Infrastructures) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 181.4394 cm
Q
q
1 0 0 1 40.01575 163.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (For blog posts, we again have a large number of posts to dive into:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 157.4394 cm
Q
q
1 0 0 1 40.01575 157.4394 cm
Q
q
1 0 0 1 40.01575 145.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Christians Juniper Blog - EVPN-VXLAN on \(v\)QFX-Series Devices) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 139.4394 cm
Q
q
1 0 0 1 40.01575 127.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Dan Hearty - Juniper QFX10K | EVPN-VXLAN | MAC Learning Verification | Single-Homed Endpoint) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 121.4394 cm
Q
q
1 0 0 1 40.01575 109.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Dan Hearty - Juniper QFX10K | EVPN-VXLAN | EVPN Anycast Gateway Verification) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 103.4394 cm
Q
q
1 0 0 1 40.01575 91.43937 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Dan Hearty - Juniper QFX10k | EVPN-VXLAN | IRB Routing | BGP) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 85.43937 cm
Q
q
1 0 0 1 40.01575 73.43937 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - EVPN-VXLAN Lab - Basic L2 Switching) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 67.43937 cm
Q
q
1 0 0 1 40.01575 55.43937 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - EVPN-VXLAN Lab - RT Assignment Methods) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 54.85039 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (36) Tj T* ET
Q
Q
 
endstream
endobj
632 0 obj
<<
/Length 11097
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 775.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - EVPN-VXLAN Lab - IRB Functionality) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 769.0394 cm
Q
q
1 0 0 1 40.01575 757.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - MX EVPN-VXLAN Basic Config) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 751.0394 cm
Q
q
1 0 0 1 40.01575 739.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - QFX EVPN Basic Config) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 733.0394 cm
Q
q
1 0 0 1 40.01575 721.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - EVPN-VXLAN RT Communities) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 715.0394 cm
Q
q
1 0 0 1 40.01575 703.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab on EVPN \226 VXLAN on QFX5100 Switches) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 697.0394 cm
Q
q
1 0 0 1 40.01575 685.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VXLAN Routing with EVPN: Asymmetric vs. Symmetric Model) Tj 0 0 0 rg ( \(this is a Cumulus post, but it\222s still very helpful\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 685.0394 cm
Q
q
1 0 0 1 40.01575 667.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Next, some Cisco Nexus-centric blog posts:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 661.0394 cm
Q
q
1 0 0 1 40.01575 661.0394 cm
Q
q
1 0 0 1 40.01575 649.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part VI: VXLAN BGP EVPN \226 Basic Configurations) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 643.0394 cm
Q
q
1 0 0 1 40.01575 631.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part VII: VXLAN BGP EVPN \226 Control Plane Operation) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 625.0394 cm
Q
q
1 0 0 1 40.01575 613.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part VIII: VXLAN BGP EVPN \226 External Connection) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 607.0394 cm
Q
q
1 0 0 1 40.01575 595.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part XII: Routing Exchange \226 Intra/Inter-L2VNI, EVPN-to-IP, EVPN-to-VPNv4) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 589.0394 cm
Q
q
1 0 0 1 40.01575 577.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part XIV: Control Plane Operation in BGP EVPN VXLAN Fabric) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 571.0394 cm
Q
q
1 0 0 1 40.01575 559.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part XV: Analysis of the BGP EVPN Control Plane Operation) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 559.0394 cm
Q
q
1 0 0 1 40.01575 541.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Some videos from YouTube that might help:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 535.0394 cm
Q
q
1 0 0 1 40.01575 535.0394 cm
Q
q
1 0 0 1 40.01575 523.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Juniper Networks EVPN - VXLAN Architecture) Tj 0 0 0 rg ( from Tech Field Day) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 517.0394 cm
Q
q
1 0 0 1 40.01575 505.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Building Blocks in EVPN for Multi-Service Fabrics) Tj 0 0 0 rg ( from NANOG 75) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 505.0394 cm
Q
q
1 0 0 1 40.01575 474.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Data Center Interconnect) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 432.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .279337 Tw (DCI is a pretty big topic with quite a few ways to implement. Most of the materials I\222ve seen so far seem to focus on) Tj T* 0 Tw 1.219631 Tw (straight VxLAN EVPN connectivity. However, there\222s at least one blog post from JNCIE TECH \(listed below\) that) Tj T* 0 Tw (covers EVPN stitching.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 414.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Books that may be useful:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 408.6394 cm
Q
q
1 0 0 1 40.01575 408.6394 cm
Q
q
1 0 0 1 40.01575 396.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Day One: Using Ethernet VPNs for Data Center Interconnect) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 390.6394 cm
Q
q
1 0 0 1 40.01575 378.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Day One: MPLS Up and Running) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 372.6394 cm
Q
q
1 0 0 1 40.01575 360.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Day One: MPLS for Enterprise Engineers) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 360.6394 cm
Q
q
1 0 0 1 40.01575 348.6394 cm
Q
q
1 0 0 1 40.01575 267.8394 cm
.933333 .933333 .933333 rg
n 0 80.8 515.2441 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .916095 Tw (Two of the books above are on MPLS basics. For better or worse, it looks like a portion of this track relies on) Tj T* 0 Tw .008476 Tw (MPLS. I\222ve added the two references references above in case you are coming directly from the Enterprise track,) Tj T* 0 Tw (which is a prerequisite for the DC track but has no MPLS coverage.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 515.2441 80.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 80.8 l S
n 515.2441 0 m 515.2441 80.8 l S
Q
Q
q
1 0 0 1 40.01575 261.8394 cm
Q
q
1 0 0 1 40.01575 243.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Blog posts:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 237.8394 cm
Q
q
1 0 0 1 40.01575 237.8394 cm
Q
q
1 0 0 1 40.01575 225.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - MX EVPN-MPLS Basic Config) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 219.8394 cm
Q
q
1 0 0 1 40.01575 207.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - MX EVPN IRB Functionality) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 201.8394 cm
Q
q
1 0 0 1 40.01575 189.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - EVPN-VXLAN to EVPN-MPLS Stitching) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 189.8394 cm
Q
q
1 0 0 1 40.01575 171.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Videos from YouTube:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 165.8394 cm
Q
q
1 0 0 1 40.01575 165.8394 cm
Q
q
1 0 0 1 40.01575 141.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 1.166711 Tw 12 TL /F1 10 Tf 0 0 .501961 rg (BGP EVPN in Datacenter and Layer 3 Data Center Interconnect) Tj 0 0 0 rg ( from NANOG 66 \(This is Cisco, but theory) Tj T* 0 Tw (should mostly apply\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 141.8394 cm
Q
q
1 0 0 1 40.01575 111.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Data Center Architecture and Security) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 81.43937 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .279705 Tw (This seems to be a pretty nebulous topic. The only items in the syllabus that are listed seem security-related, so I\222m) Tj T* 0 Tw (just going to focus on that. First, a list of Day One books:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 75.43937 cm
Q
q
1 0 0 1 40.01575 75.43937 cm
Q
q
1 0 0 1 40.01575 63.43937 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Day One: Configuring Junos Policies and Firewall Filters) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 57.43937 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (37) Tj T* ET
Q
Q
 
endstream
endobj
633 0 obj
<<
/Length 6008
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 775.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (This Week: Hardening Junos Devices, 2nd Edition) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 769.0394 cm
Q
q
1 0 0 1 40.01575 757.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Day One: Deploying BGP Routing Security) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 757.0394 cm
Q
q
1 0 0 1 40.01575 727.0394 cm
q
BT 1 0 0 1 0 14 Tm 1.840256 Tw 12 TL /F1 10 Tf 0 0 0 rg (Next, the ) Tj 0 0 .501961 rg (MX Series) Tj 0 0 0 rg ( book has an entire chapter dedicated to Routing Engine Protection and DDoS Prevention) Tj T* 0 Tw (\(Chapter 4\).) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 709.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Finally, a couple of blog posts:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 703.0394 cm
Q
q
1 0 0 1 40.01575 703.0394 cm
Q
q
1 0 0 1 40.01575 691.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (iNetZero - EVPN-VXLAN Inter-tenant Routing on Juniper QFX/MX) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 685.0394 cm
Q
q
1 0 0 1 40.01575 673.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Dan Hearty - Using JUNOS Firewall Filters for Troubleshooting & Verification | QFX5110) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 673.0394 cm
Q
q
1 0 0 1 40.01575 642.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Miscellaneous) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 624.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Some topics that are probably important but don\222t seem to be called out explicitly in the syllabus:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 618.6394 cm
Q
q
1 0 0 1 40.01575 618.6394 cm
Q
q
1 0 0 1 40.01575 594.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm .622435 Tw 12 TL /F1 10 Tf 0 0 0 rg (Oversubscription: ) Tj 0 0 .501961 rg (Day One: Data Center Fundamentals) Tj 0 0 0 rg ( has this covered in Chapter 4, while ) Tj 0 0 .501961 rg (QFX5100 Series) Tj 0 0 0 rg  T* 0 Tw (covers it in Chapter 3, Performance and Scaling.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 588.6394 cm
Q
q
1 0 0 1 40.01575 552.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 26 Tm 4.297008 Tw 12 TL /F1 10 Tf 0 0 0 rg (Virtual Machine Traffic Optimization \(VMTO\): ) Tj 0 0 .501961 rg (Comparing Layer 3 Gateway & Virtual Machine Traffic) Tj T* 0 Tw .372756 Tw (Optimization \(VMTO\) for EVPN/VXLAN and EVPN/MPLS) Tj 0 0 0 rg (. I\222m honestly not sure where this fits in, but it\222s listed) Tj T* 0 Tw (under ) Tj /F5 10 Tf 0 0 0 rg (Additional) Tj ( ) Tj (Resources) Tj /F1 10 Tf 0 0 0 rg ( on the ) Tj 0 0 .501961 rg (JNCIP-DC Certification Page) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 552.6394 cm
Q
q
1 0 0 1 40.01575 519.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (Contributors) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 489.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 2.362756 Tw (This page lists any contributors to these notes, whether they are issues reported, pull requests submitted, or) Tj T* 0 Tw (suggestions made. The following format is used:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 483.8394 cm
Q
q
1 0 0 1 40.01575 483.8394 cm
Q
q
1 0 0 1 40.01575 471.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (<) Tj (Name) Tj (> \(@) Tj (<) Tj (twitter_handle) Tj (>) Tj (\): <) Tj (contribution_message) Tj (> \(link to GitHub issue\(s\) and/or pull request\(s\)\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 471.8394 cm
Q
q
1 0 0 1 40.01575 453.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (All of this is optional. Anything that is either not relevant or requested to be left out will not be present in the entry.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 447.8394 cm
Q
q
1 0 0 1 40.01575 447.8394 cm
Q
q
1 0 0 1 40.01575 435.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Steve Rossen) Tj 0 0 0 rg ( \() Tj 0 0 .501961 rg (@steve) Tj 0 0 0 rg (\): It\222s Saturday night and you are studying: ) Tj 0 0 .501961 rg (Issue #1) Tj 0 0 0 rg ( Closed, Won\222t Fix.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 435.8394 cm
Q
q
1 0 0 1 40.01575 429.8394 cm
Q
q
1 0 0 1 40.01575 429.8394 cm
Q
q
1 0 0 1 40.01575 417.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
.933333 1 .8 rg
n 0 0 36 12 re f*
BT 1 0 0 1 0 2 Tm 12 TL /F6 10 Tf 0 0 0 rg (search) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 417.8394 cm
Q
q
1 0 0 1 40.01575 417.8394 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (38) Tj T* ET
Q
Q
 
endstream
endobj
634 0 obj
<<
/Nums [ 0 635 0 R 1 636 0 R 2 637 0 R 3 638 0 R 4 639 0 R 
  5 640 0 R 6 641 0 R 7 642 0 R 8 643 0 R 9 644 0 R 
  10 645 0 R 11 646 0 R 12 647 0 R 13 648 0 R 14 649 0 R 
  15 650 0 R 16 651 0 R 17 652 0 R 18 653 0 R 19 654 0 R 
  20 655 0 R 21 656 0 R 22 657 0 R 23 658 0 R 24 659 0 R 
  25 660 0 R 26 661 0 R 27 662 0 R 28 663 0 R 29 664 0 R 
  30 665 0 R 31 666 0 R 32 667 0 R 33 668 0 R 34 669 0 R 
  35 670 0 R 36 671 0 R 37 672 0 R 38 673 0 R 39 674 0 R 
  40 675 0 R 41 676 0 R 42 677 0 R 43 678 0 R ]
>>
endobj
635 0 obj
<<
/S /D /St 1
>>
endobj
636 0 obj
<<
/S /D /St 2
>>
endobj
637 0 obj
<<
/S /r /St 1
>>
endobj
638 0 obj
<<
/S /r /St 2
>>
endobj
639 0 obj
<<
/S /r /St 3
>>
endobj
640 0 obj
<<
/S /r /St 4
>>
endobj
641 0 obj
<<
/S /D /St 1
>>
endobj
642 0 obj
<<
/S /D /St 2
>>
endobj
643 0 obj
<<
/S /D /St 3
>>
endobj
644 0 obj
<<
/S /D /St 4
>>
endobj
645 0 obj
<<
/S /D /St 5
>>
endobj
646 0 obj
<<
/S /D /St 6
>>
endobj
647 0 obj
<<
/S /D /St 7
>>
endobj
648 0 obj
<<
/S /D /St 8
>>
endobj
649 0 obj
<<
/S /D /St 9
>>
endobj
650 0 obj
<<
/S /D /St 10
>>
endobj
651 0 obj
<<
/S /D /St 11
>>
endobj
652 0 obj
<<
/S /D /St 12
>>
endobj
653 0 obj
<<
/S /D /St 13
>>
endobj
654 0 obj
<<
/S /D /St 14
>>
endobj
655 0 obj
<<
/S /D /St 15
>>
endobj
656 0 obj
<<
/S /D /St 16
>>
endobj
657 0 obj
<<
/S /D /St 17
>>
endobj
658 0 obj
<<
/S /D /St 18
>>
endobj
659 0 obj
<<
/S /D /St 19
>>
endobj
660 0 obj
<<
/S /D /St 20
>>
endobj
661 0 obj
<<
/S /D /St 21
>>
endobj
662 0 obj
<<
/S /D /St 22
>>
endobj
663 0 obj
<<
/S /D /St 23
>>
endobj
664 0 obj
<<
/S /D /St 24
>>
endobj
665 0 obj
<<
/S /D /St 25
>>
endobj
666 0 obj
<<
/S /D /St 26
>>
endobj
667 0 obj
<<
/S /D /St 27
>>
endobj
668 0 obj
<<
/S /D /St 28
>>
endobj
669 0 obj
<<
/S /D /St 29
>>
endobj
670 0 obj
<<
/S /D /St 30
>>
endobj
671 0 obj
<<
/S /D /St 31
>>
endobj
672 0 obj
<<
/S /D /St 32
>>
endobj
673 0 obj
<<
/S /D /St 33
>>
endobj
674 0 obj
<<
/S /D /St 34
>>
endobj
675 0 obj
<<
/S /D /St 35
>>
endobj
676 0 obj
<<
/S /D /St 36
>>
endobj
677 0 obj
<<
/S /D /St 37
>>
endobj
678 0 obj
<<
/S /D /St 38
>>
endobj
xref
0 679
0000000000 65535 f 
0000000073 00000 n 
0000000177 00000 n 
0000000284 00000 n 
0000000396 00000 n 
0000000603 00000 n 
0000000810 00000 n 
0000000998 00000 n 
0000001186 00000 n 
0000001366 00000 n 
0000001546 00000 n 
0000001752 00000 n 
0000001958 00000 n 
0000002150 00000 n 
0000002342 00000 n 
0000002528 00000 n 
0000002714 00000 n 
0000002893 00000 n 
0000003072 00000 n 
0000003250 00000 n 
0000003428 00000 n 
0000003602 00000 n 
0000003776 00000 n 
0000003971 00000 n 
0000004166 00000 n 
0000004359 00000 n 
0000004552 00000 n 
0000004732 00000 n 
0000004912 00000 n 
0000005091 00000 n 
0000005270 00000 n 
0000005458 00000 n 
0000005646 00000 n 
0000005822 00000 n 
0000005998 00000 n 
0000006182 00000 n 
0000006366 00000 n 
0000006549 00000 n 
0000006732 00000 n 
0000006915 00000 n 
0000007098 00000 n 
0000007276 00000 n 
0000007454 00000 n 
0000007637 00000 n 
0000007820 00000 n 
0000008006 00000 n 
0000008192 00000 n 
0000008371 00000 n 
0000008550 00000 n 
0000008748 00000 n 
0000008946 00000 n 
0000009152 00000 n 
0000009358 00000 n 
0000009547 00000 n 
0000009736 00000 n 
0000009927 00000 n 
0000010118 00000 n 
0000010300 00000 n 
0000010482 00000 n 
0000010661 00000 n 
0000010840 00000 n 
0000011024 00000 n 
0000011208 00000 n 
0000011392 00000 n 
0000011576 00000 n 
0000011767 00000 n 
0000011958 00000 n 
0000012147 00000 n 
0000012336 00000 n 
0000012524 00000 n 
0000012712 00000 n 
0000012894 00000 n 
0000013076 00000 n 
0000013255 00000 n 
0000013434 00000 n 
0000013614 00000 n 
0000013794 00000 n 
0000013979 00000 n 
0000014164 00000 n 
0000014348 00000 n 
0000014532 00000 n 
0000014724 00000 n 
0000014916 00000 n 
0000015102 00000 n 
0000015288 00000 n 
0000015461 00000 n 
0000015634 00000 n 
0000016431 00000 n 
0000016604 00000 n 
0000016777 00000 n 
0000016963 00000 n 
0000017149 00000 n 
0000017342 00000 n 
0000017535 00000 n 
0000017717 00000 n 
0000017899 00000 n 
0000018073 00000 n 
0000018247 00000 n 
0000018437 00000 n 
0000018627 00000 n 
0000018830 00000 n 
0000019034 00000 n 
0000019217 00000 n 
0000019400 00000 n 
0000019593 00000 n 
0000019786 00000 n 
0000019959 00000 n 
0000020132 00000 n 
0000020312 00000 n 
0000020492 00000 n 
0000020672 00000 n 
0000020852 00000 n 
0000021033 00000 n 
0000021214 00000 n 
0000021420 00000 n 
0000021626 00000 n 
0000021832 00000 n 
0000022038 00000 n 
0000022232 00000 n 
0000022426 00000 n 
0000022617 00000 n 
0000022808 00000 n 
0000022999 00000 n 
0000023190 00000 n 
0000023380 00000 n 
0000023570 00000 n 
0000023767 00000 n 
0000023964 00000 n 
0000024148 00000 n 
0000024332 00000 n 
0000024515 00000 n 
0000024698 00000 n 
0000024904 00000 n 
0000025110 00000 n 
0000025308 00000 n 
0000025506 00000 n 
0000025701 00000 n 
0000025896 00000 n 
0000026079 00000 n 
0000026262 00000 n 
0000026452 00000 n 
0000026642 00000 n 
0000026836 00000 n 
0000027030 00000 n 
0000027232 00000 n 
0000027434 00000 n 
0000027635 00000 n 
0000027836 00000 n 
0000028029 00000 n 
0000028222 00000 n 
0000028419 00000 n 
0000028616 00000 n 
0000028812 00000 n 
0000029008 00000 n 
0000029196 00000 n 
0000029384 00000 n 
0000029585 00000 n 
0000029786 00000 n 
0000029986 00000 n 
0000030186 00000 n 
0000030395 00000 n 
0000030604 00000 n 
0000030805 00000 n 
0000031006 00000 n 
0000031209 00000 n 
0000031412 00000 n 
0000031616 00000 n 
0000031820 00000 n 
0000032010 00000 n 
0000032200 00000 n 
0000032406 00000 n 
0000032612 00000 n 
0000033516 00000 n 
0000033702 00000 n 
0000033888 00000 n 
0000034073 00000 n 
0000034258 00000 n 
0000034443 00000 n 
0000034628 00000 n 
0000034803 00000 n 
0000034978 00000 n 
0000035168 00000 n 
0000035358 00000 n 
0000035552 00000 n 
0000035746 00000 n 
0000035953 00000 n 
0000036160 00000 n 
0000036343 00000 n 
0000036526 00000 n 
0000036708 00000 n 
0000036890 00000 n 
0000037258 00000 n 
0000037467 00000 n 
0000037652 00000 n 
0000037910 00000 n 
0000038081 00000 n 
0000038339 00000 n 
0000038585 00000 n 
0000038820 00000 n 
0000038941 00000 n 
0000039058 00000 n 
0000039257 00000 n 
0000039428 00000 n 
0000039599 00000 n 
0000039770 00000 n 
0000039941 00000 n 
0000040112 00000 n 
0000040432 00000 n 
0000040539 00000 n 
0000040796 00000 n 
0000041039 00000 n 
0000041210 00000 n 
0000041381 00000 n 
0000041634 00000 n 
0000041805 00000 n 
0000041976 00000 n 
0000042147 00000 n 
0000042392 00000 n 
0000042504 00000 n 
0000042675 00000 n 
0000042846 00000 n 
0000043017 00000 n 
0000043188 00000 n 
0000043434 00000 n 
0000043620 00000 n 
0000043868 00000 n 
0000044039 00000 n 
0000044210 00000 n 
0000044466 00000 n 
0000044767 00000 n 
0000044938 00000 n 
0000045109 00000 n 
0000045280 00000 n 
0000045451 00000 n 
0000045711 00000 n 
0000045882 00000 n 
0000046151 00000 n 
0000046322 00000 n 
0000046493 00000 n 
0000046664 00000 n 
0000046909 00000 n 
0000047080 00000 n 
0000047251 00000 n 
0000047422 00000 n 
0000047593 00000 n 
0000047764 00000 n 
0000048025 00000 n 
0000048196 00000 n 
0000048367 00000 n 
0000048604 00000 n 
0000048719 00000 n 
0000048890 00000 n 
0000049119 00000 n 
0000049328 00000 n 
0000049537 00000 n 
0000049746 00000 n 
0000049917 00000 n 
0000050088 00000 n 
0000050259 00000 n 
0000050504 00000 n 
0000050713 00000 n 
0000050884 00000 n 
0000051055 00000 n 
0000051226 00000 n 
0000051396 00000 n 
0000051567 00000 n 
0000051738 00000 n 
0000051909 00000 n 
0000052186 00000 n 
0000052395 00000 n 
0000052604 00000 n 
0000052813 00000 n 
0000052984 00000 n 
0000053155 00000 n 
0000053392 00000 n 
0000053563 00000 n 
0000053756 00000 n 
0000053973 00000 n 
0000054195 00000 n 
0000054359 00000 n 
0000054604 00000 n 
0000054775 00000 n 
0000054946 00000 n 
0000055117 00000 n 
0000055351 00000 n 
0000055522 00000 n 
0000055693 00000 n 
0000055954 00000 n 
0000056125 00000 n 
0000056296 00000 n 
0000056531 00000 n 
0000056883 00000 n 
0000057054 00000 n 
0000057225 00000 n 
0000057396 00000 n 
0000057567 00000 n 
0000057820 00000 n 
0000057991 00000 n 
0000058162 00000 n 
0000058333 00000 n 
0000058504 00000 n 
0000058675 00000 n 
0000058846 00000 n 
0000059017 00000 n 
0000059188 00000 n 
0000059473 00000 n 
0000059644 00000 n 
0000059815 00000 n 
0000059986 00000 n 
0000060157 00000 n 
0000060328 00000 n 
0000060499 00000 n 
0000060768 00000 n 
0000060939 00000 n 
0000061110 00000 n 
0000061281 00000 n 
0000061452 00000 n 
0000061623 00000 n 
0000061794 00000 n 
0000062063 00000 n 
0000062236 00000 n 
0000062482 00000 n 
0000062655 00000 n 
0000062954 00000 n 
0000063127 00000 n 
0000063342 00000 n 
0000063513 00000 n 
0000063684 00000 n 
0000063855 00000 n 
0000064026 00000 n 
0000064327 00000 n 
0000064498 00000 n 
0000064668 00000 n 
0000064839 00000 n 
0000065010 00000 n 
0000065263 00000 n 
0000065434 00000 n 
0000065607 00000 n 
0000065853 00000 n 
0000066026 00000 n 
0000066227 00000 n 
0000066428 00000 n 
0000066601 00000 n 
0000066822 00000 n 
0000067107 00000 n 
0000067278 00000 n 
0000067449 00000 n 
0000067620 00000 n 
0000067791 00000 n 
0000067962 00000 n 
0000068133 00000 n 
0000068304 00000 n 
0000068475 00000 n 
0000068646 00000 n 
0000068939 00000 n 
0000069110 00000 n 
0000069281 00000 n 
0000069452 00000 n 
0000069623 00000 n 
0000069794 00000 n 
0000070040 00000 n 
0000070309 00000 n 
0000070480 00000 n 
0000070651 00000 n 
0000070822 00000 n 
0000070993 00000 n 
0000071164 00000 n 
0000071335 00000 n 
0000071604 00000 n 
0000071775 00000 n 
0000071946 00000 n 
0000072116 00000 n 
0000072361 00000 n 
0000072532 00000 n 
0000072703 00000 n 
0000072874 00000 n 
0000073045 00000 n 
0000073216 00000 n 
0000073387 00000 n 
0000073656 00000 n 
0000073827 00000 n 
0000073998 00000 n 
0000074161 00000 n 
0000074407 00000 n 
0000074570 00000 n 
0000074828 00000 n 
0000074991 00000 n 
0000075243 00000 n 
0000075528 00000 n 
0000075773 00000 n 
0000076002 00000 n 
0000076245 00000 n 
0000076418 00000 n 
0000076626 00000 n 
0000076834 00000 n 
0000077067 00000 n 
0000077302 00000 n 
0000077589 00000 n 
0000077780 00000 n 
0000077997 00000 n 
0000078219 00000 n 
0000078412 00000 n 
0000078685 00000 n 
0000078950 00000 n 
0000079192 00000 n 
0000079451 00000 n 
0000079710 00000 n 
0000079956 00000 n 
0000080197 00000 n 
0000080367 00000 n 
0000080644 00000 n 
0000080921 00000 n 
0000081206 00000 n 
0000081491 00000 n 
0000081663 00000 n 
0000081851 00000 n 
0000082071 00000 n 
0000082317 00000 n 
0000082558 00000 n 
0000082799 00000 n 
0000083020 00000 n 
0000083209 00000 n 
0000083403 00000 n 
0000083597 00000 n 
0000083820 00000 n 
0000084322 00000 n 
0000084568 00000 n 
0000084808 00000 n 
0000085049 00000 n 
0000085272 00000 n 
0000085495 00000 n 
0000085695 00000 n 
0000085903 00000 n 
0000086111 00000 n 
0000086340 00000 n 
0000086567 00000 n 
0000086792 00000 n 
0000086989 00000 n 
0000087174 00000 n 
0000087411 00000 n 
0000087621 00000 n 
0000087818 00000 n 
0000088000 00000 n 
0000088241 00000 n 
0000088494 00000 n 
0000088762 00000 n 
0000089030 00000 n 
0000089252 00000 n 
0000089537 00000 n 
0000089801 00000 n 
0000090093 00000 n 
0000090414 00000 n 
0000090619 00000 n 
0000090890 00000 n 
0000091147 00000 n 
0000091386 00000 n 
0000091604 00000 n 
0000091825 00000 n 
0000092311 00000 n 
0000092528 00000 n 
0000092739 00000 n 
0000092945 00000 n 
0000093155 00000 n 
0000093394 00000 n 
0000093611 00000 n 
0000093842 00000 n 
0000094076 00000 n 
0000094312 00000 n 
0000094540 00000 n 
0000094775 00000 n 
0000095006 00000 n 
0000095203 00000 n 
0000095400 00000 n 
0000095648 00000 n 
0000095882 00000 n 
0000096148 00000 n 
0000096358 00000 n 
0000096568 00000 n 
0000096786 00000 n 
0000096983 00000 n 
0000097239 00000 n 
0000097642 00000 n 
0000097905 00000 n 
0000098145 00000 n 
0000098380 00000 n 
0000098569 00000 n 
0000098836 00000 n 
0000099077 00000 n 
0000099323 00000 n 
0000099625 00000 n 
0000099927 00000 n 
0000100186 00000 n 
0000100366 00000 n 
0000100545 00000 n 
0000100753 00000 n 
0000101081 00000 n 
0000101191 00000 n 
0000101450 00000 n 
0000101529 00000 n 
0000101680 00000 n 
0000101823 00000 n 
0000102007 00000 n 
0000102136 00000 n 
0000102273 00000 n 
0000102403 00000 n 
0000102559 00000 n 
0000102670 00000 n 
0000102802 00000 n 
0000102992 00000 n 
0000103150 00000 n 
0000103266 00000 n 
0000103405 00000 n 
0000103532 00000 n 
0000103667 00000 n 
0000103801 00000 n 
0000103935 00000 n 
0000104064 00000 n 
0000104198 00000 n 
0000104321 00000 n 
0000104492 00000 n 
0000104627 00000 n 
0000104784 00000 n 
0000104924 00000 n 
0000105052 00000 n 
0000105185 00000 n 
0000105301 00000 n 
0000105477 00000 n 
0000105598 00000 n 
0000105767 00000 n 
0000105893 00000 n 
0000106032 00000 n 
0000106165 00000 n 
0000106295 00000 n 
0000106426 00000 n 
0000106548 00000 n 
0000106724 00000 n 
0000106855 00000 n 
0000107033 00000 n 
0000107143 00000 n 
0000107253 00000 n 
0000107390 00000 n 
0000107534 00000 n 
0000107653 00000 n 
0000107820 00000 n 
0000107988 00000 n 
0000108128 00000 n 
0000108247 00000 n 
0000108431 00000 n 
0000108540 00000 n 
0000108656 00000 n 
0000108827 00000 n 
0000108949 00000 n 
0000109105 00000 n 
0000109247 00000 n 
0000109432 00000 n 
0000109559 00000 n 
0000109686 00000 n 
0000109826 00000 n 
0000110014 00000 n 
0000110134 00000 n 
0000110253 00000 n 
0000110451 00000 n 
0000110585 00000 n 
0000110716 00000 n 
0000110835 00000 n 
0000110975 00000 n 
0000111161 00000 n 
0000111303 00000 n 
0000111458 00000 n 
0000111605 00000 n 
0000111756 00000 n 
0000111906 00000 n 
0000112048 00000 n 
0000112203 00000 n 
0000112357 00000 n 
0000112520 00000 n 
0000112675 00000 n 
0000112832 00000 n 
0000112976 00000 n 
0000113157 00000 n 
0000113299 00000 n 
0000113435 00000 n 
0000113570 00000 n 
0000113705 00000 n 
0000113830 00000 n 
0000113970 00000 n 
0000114114 00000 n 
0000114271 00000 n 
0000114390 00000 n 
0000114508 00000 n 
0000114923 00000 n 
0000115861 00000 n 
0000115987 00000 n 
0000125157 00000 n 
0000134927 00000 n 
0000137144 00000 n 
0000137270 00000 n 
0000146132 00000 n 
0000156225 00000 n 
0000165571 00000 n 
0000175351 00000 n 
0000183485 00000 n 
0000189838 00000 n 
0000197613 00000 n 
0000228697 00000 n 
0000239673 00000 n 
0000249973 00000 n 
0000263264 00000 n 
0000275553 00000 n 
0000288301 00000 n 
0000303679 00000 n 
0000315470 00000 n 
0000331392 00000 n 
0000344643 00000 n 
0000358173 00000 n 
0000370384 00000 n 
0000388882 00000 n 
0000398060 00000 n 
0000405430 00000 n 
0000413489 00000 n 
0000423116 00000 n 
0000431497 00000 n 
0000440238 00000 n 
0000448575 00000 n 
0000456245 00000 n 
0000464075 00000 n 
0000472475 00000 n 
0000480216 00000 n 
0000487868 00000 n 
0000495255 00000 n 
0000501798 00000 n 
0000510465 00000 n 
0000521817 00000 n 
0000532968 00000 n 
0000539029 00000 n 
0000539560 00000 n 
0000539595 00000 n 
0000539630 00000 n 
0000539665 00000 n 
0000539700 00000 n 
0000539735 00000 n 
0000539770 00000 n 
0000539805 00000 n 
0000539840 00000 n 
0000539875 00000 n 
0000539910 00000 n 
0000539945 00000 n 
0000539980 00000 n 
0000540015 00000 n 
0000540050 00000 n 
0000540085 00000 n 
0000540121 00000 n 
0000540157 00000 n 
0000540193 00000 n 
0000540229 00000 n 
0000540265 00000 n 
0000540301 00000 n 
0000540337 00000 n 
0000540373 00000 n 
0000540409 00000 n 
0000540445 00000 n 
0000540481 00000 n 
0000540517 00000 n 
0000540553 00000 n 
0000540589 00000 n 
0000540625 00000 n 
0000540661 00000 n 
0000540697 00000 n 
0000540733 00000 n 
0000540769 00000 n 
0000540805 00000 n 
0000540841 00000 n 
0000540877 00000 n 
0000540913 00000 n 
0000540949 00000 n 
0000540985 00000 n 
0000541021 00000 n 
0000541057 00000 n 
0000541093 00000 n 
trailer
<<
/ID 
[<e7f09392740ed97eda501d3f3d59f693><e7f09392740ed97eda501d3f3d59f693>]
% ReportLab generated PDF document -- digest (http://www.reportlab.com)

/Info 496 0 R
/Root 495 0 R
/Size 679
>>
startxref
541129
%%EOF
%PDF-1.4
%“Œ‹ž ReportLab Generated PDF document http://www.reportlab.com
1 0 obj
<<
/F1 2 0 R /F2 3 0 R /F3 198 0 R /F4 199 0 R /F5 207 0 R /F6 217 0 R 
  /F7 248 0 R
>>
endobj
2 0 obj
<<
/BaseFont /Helvetica /Encoding /WinAnsiEncoding /Name /F1 /Subtype /Type1 /Type /Font
>>
endobj
3 0 obj
<<
/BaseFont /Helvetica-Bold /Encoding /WinAnsiEncoding /Name /F2 /Subtype /Type1 /Type /Font
>>
endobj
4 0 obj
<<
/Contents 590 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
5 0 obj
<<
/Contents 591 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
6 0 obj
<<
/A <<
/S /URI /Type /Action /URI (jncip-dc-study-notes-139825928335760)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 754.0394 148.3557 766.0394 ] /Subtype /Link /Type /Annot
>>
endobj
7 0 obj
<<
/A <<
/S /URI /Type /Action /URI (jncip-dc-study-notes-139825928335760)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 754.7894 555.2598 766.7894 ] /Subtype /Link /Type /Annot
>>
endobj
8 0 obj
<<
/A <<
/S /URI /Type /Action /URI (contributing-139825927861776)
>> /Border [ 0 0 0 ] /Rect [ 60.01575 736.0394 113.9257 748.0394 ] /Subtype /Link /Type /Annot
>>
endobj
9 0 obj
<<
/A <<
/S /URI /Type /Action /URI (contributing-139825927861776)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 736.7894 555.2598 748.7894 ] /Subtype /Link /Type /Annot
>>
endobj
10 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-center-deployment-and-management-139825927336848)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 718.0394 270.6557 730.0394 ] /Subtype /Link /Type /Annot
>>
endobj
11 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-center-deployment-and-management-139825927336848)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 718.7894 555.2598 730.7894 ] /Subtype /Link /Type /Annot
>>
endobj
12 0 obj
<<
/A <<
/S /URI /Type /Action /URI (zero-touch-provisioning-139825927338512)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 700.0394 208.9357 712.0394 ] /Subtype /Link /Type /Annot
>>
endobj
13 0 obj
<<
/A <<
/S /URI /Type /Action /URI (zero-touch-provisioning-139825927338512)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 700.7894 555.2598 712.7894 ] /Subtype /Link /Type /Annot
>>
endobj
14 0 obj
<<
/A <<
/S /URI /Type /Action /URI (high-availability-139825927408400)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 682.0394 170.5857 694.0394 ] /Subtype /Link /Type /Annot
>>
endobj
15 0 obj
<<
/A <<
/S /URI /Type /Action /URI (high-availability-139825927408400)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 682.7894 555.2598 694.7894 ] /Subtype /Link /Type /Annot
>>
endobj
16 0 obj
<<
/A <<
/S /URI /Type /Action /URI (monitoring-139825927456144)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 664.0394 146.6957 676.0394 ] /Subtype /Link /Type /Annot
>>
endobj
17 0 obj
<<
/A <<
/S /URI /Type /Action /URI (monitoring-139825927456144)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 664.7894 555.2598 676.7894 ] /Subtype /Link /Type /Annot
>>
endobj
18 0 obj
<<
/A <<
/S /URI /Type /Action /URI (analytics-139825927456464)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 646.0394 140.0257 658.0394 ] /Subtype /Link /Type /Annot
>>
endobj
19 0 obj
<<
/A <<
/S /URI /Type /Action /URI (analytics-139825927456464)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 646.7894 555.2598 658.7894 ] /Subtype /Link /Type /Annot
>>
endobj
20 0 obj
<<
/A <<
/S /URI /Type /Action /URI (sflow-139825927456720)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 628.0394 146.1257 640.0394 ] /Subtype /Link /Type /Annot
>>
endobj
21 0 obj
<<
/A <<
/S /URI /Type /Action /URI (sflow-139825927456720)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 628.7894 555.2598 640.7894 ] /Subtype /Link /Type /Annot
>>
endobj
22 0 obj
<<
/A <<
/S /URI /Type /Action /URI (juniper-enhanced-analytics-139825927457296)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 610.0394 243.4057 622.0394 ] /Subtype /Link /Type /Annot
>>
endobj
23 0 obj
<<
/A <<
/S /URI /Type /Action /URI (juniper-enhanced-analytics-139825927457296)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 610.7894 555.2598 622.7894 ] /Subtype /Link /Type /Annot
>>
endobj
24 0 obj
<<
/A <<
/S /URI /Type /Action /URI (multi-chassis-lag-mc-lag-139825927564176)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 592.0394 211.1357 604.0394 ] /Subtype /Link /Type /Annot
>>
endobj
25 0 obj
<<
/A <<
/S /URI /Type /Action /URI (multi-chassis-lag-mc-lag-139825927564176)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 592.7894 555.2598 604.7894 ] /Subtype /Link /Type /Annot
>>
endobj
26 0 obj
<<
/A <<
/S /URI /Type /Action /URI (terminology-139825926946448)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 574.0394 155.0257 586.0394 ] /Subtype /Link /Type /Annot
>>
endobj
27 0 obj
<<
/A <<
/S /URI /Type /Action /URI (terminology-139825926946448)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 574.7894 555.2598 586.7894 ] /Subtype /Link /Type /Annot
>>
endobj
28 0 obj
<<
/A <<
/S /URI /Type /Action /URI (service-id-139825926508624)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 556.0394 166.1357 568.0394 ] /Subtype /Link /Type /Annot
>>
endobj
29 0 obj
<<
/A <<
/S /URI /Type /Action /URI (service-id-139825926508624)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 556.7894 555.2598 568.7894 ] /Subtype /Link /Type /Annot
>>
endobj
30 0 obj
<<
/A <<
/S /URI /Type /Action /URI (redundancy-group-id-139825926508880)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 538.0394 219.5057 550.0394 ] /Subtype /Link /Type /Annot
>>
endobj
31 0 obj
<<
/A <<
/S /URI /Type /Action /URI (redundancy-group-id-139825926508880)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 538.7894 555.2598 550.7894 ] /Subtype /Link /Type /Annot
>>
endobj
32 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mcae-id-139825926509328)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 520.0394 161.6857 532.0394 ] /Subtype /Link /Type /Annot
>>
endobj
33 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mcae-id-139825926509328)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 520.7894 555.2598 532.7894 ] /Subtype /Link /Type /Annot
>>
endobj
34 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mcae-chassis-id-139825926509584)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 502.0394 200.0257 514.0394 ] /Subtype /Link /Type /Annot
>>
endobj
35 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mcae-chassis-id-139825926509584)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 502.7894 555.2598 514.7894 ] /Subtype /Link /Type /Annot
>>
endobj
36 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lacp-system-id-139825926509904)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 484.0394 195.0357 496.0394 ] /Subtype /Link /Type /Annot
>>
endobj
37 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lacp-system-id-139825926509904)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 484.7894 555.2598 496.7894 ] /Subtype /Link /Type /Annot
>>
endobj
38 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lacp-admin-key-139825926510224)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 466.0394 197.2657 478.0394 ] /Subtype /Link /Type /Annot
>>
endobj
39 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lacp-admin-key-139825926510224)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 466.7894 555.2598 478.7894 ] /Subtype /Link /Type /Annot
>>
endobj
40 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mcae-mode-139825926510544)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 448.0394 176.6957 460.0394 ] /Subtype /Link /Type /Annot
>>
endobj
41 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mcae-mode-139825926510544)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 448.7894 555.2598 460.7894 ] /Subtype /Link /Type /Annot
>>
endobj
42 0 obj
<<
/A <<
/S /URI /Type /Action /URI (status-control-139825926511632)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 430.0394 183.3757 442.0394 ] /Subtype /Link /Type /Annot
>>
endobj
43 0 obj
<<
/A <<
/S /URI /Type /Action /URI (status-control-139825926511632)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 430.7894 555.2598 442.7894 ] /Subtype /Link /Type /Annot
>>
endobj
44 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mc-lag-protection-139825926512400)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 412.0394 206.7057 424.0394 ] /Subtype /Link /Type /Annot
>>
endobj
45 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mc-lag-protection-139825926512400)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 412.7894 555.2598 424.7894 ] /Subtype /Link /Type /Annot
>>
endobj
46 0 obj
<<
/A <<
/S /URI /Type /Action /URI (guidelines-139825926512464)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 394.0394 147.2557 406.0394 ] /Subtype /Link /Type /Annot
>>
endobj
47 0 obj
<<
/A <<
/S /URI /Type /Action /URI (guidelines-139825926512464)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 394.7894 555.2598 406.7894 ] /Subtype /Link /Type /Annot
>>
endobj
48 0 obj
<<
/A <<
/S /URI /Type /Action /URI (inter-chassis-link-redundancy-139825926546640)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 376.0394 258.9557 388.0394 ] /Subtype /Link /Type /Annot
>>
endobj
49 0 obj
<<
/A <<
/S /URI /Type /Action /URI (inter-chassis-link-redundancy-139825926546640)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 376.7894 555.2598 388.7894 ] /Subtype /Link /Type /Annot
>>
endobj
50 0 obj
<<
/A <<
/S /URI /Type /Action /URI (compensating-for-lack-of-lacp-support-139825926546960)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 358.0394 298.9857 370.0394 ] /Subtype /Link /Type /Annot
>>
endobj
51 0 obj
<<
/A <<
/S /URI /Type /Action /URI (compensating-for-lack-of-lacp-support-139825926546960)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 358.7894 555.2598 370.7894 ] /Subtype /Link /Type /Annot
>>
endobj
52 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-connectivity-139825926547408)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 340.0394 210.6057 352.0394 ] /Subtype /Link /Type /Annot
>>
endobj
53 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-connectivity-139825926547408)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 340.7894 555.2598 352.7894 ] /Subtype /Link /Type /Annot
>>
endobj
54 0 obj
<<
/A <<
/S /URI /Type /Action /URI (spanning-tree-protocol-139825926548176)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 322.0394 225.0657 334.0394 ] /Subtype /Link /Type /Annot
>>
endobj
55 0 obj
<<
/A <<
/S /URI /Type /Action /URI (spanning-tree-protocol-139825926548176)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 322.7894 555.2598 334.7894 ] /Subtype /Link /Type /Annot
>>
endobj
56 0 obj
<<
/A <<
/S /URI /Type /Action /URI (configuration-139825926548560)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 304.0394 159.4857 316.0394 ] /Subtype /Link /Type /Annot
>>
endobj
57 0 obj
<<
/A <<
/S /URI /Type /Action /URI (configuration-139825926548560)
>> /Border [ 0 0 0 ] /Rect [ 549.6998 304.7894 555.2598 316.7894 ] /Subtype /Link /Type /Annot
>>
endobj
58 0 obj
<<
/A <<
/S /URI /Type /Action /URI (conclusion-139825926654288)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 286.0394 149.4757 298.0394 ] /Subtype /Link /Type /Annot
>>
endobj
59 0 obj
<<
/A <<
/S /URI /Type /Action /URI (conclusion-139825926654288)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 286.7894 555.2598 298.7894 ] /Subtype /Link /Type /Annot
>>
endobj
60 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-2-fabrics-139825926748752)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 268.0394 148.9257 280.0394 ] /Subtype /Link /Type /Annot
>>
endobj
61 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-2-fabrics-139825926748752)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 268.7894 555.2598 280.7894 ] /Subtype /Link /Type /Annot
>>
endobj
62 0 obj
<<
/A <<
/S /URI /Type /Action /URI (virtual-chassis-139825926191952)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 250.0394 166.6957 262.0394 ] /Subtype /Link /Type /Annot
>>
endobj
63 0 obj
<<
/A <<
/S /URI /Type /Action /URI (virtual-chassis-139825926191952)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 250.7894 555.2598 262.7894 ] /Subtype /Link /Type /Annot
>>
endobj
64 0 obj
<<
/A <<
/S /URI /Type /Action /URI (virtual-chassis-fabric-139825925759824)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 232.0394 197.2557 244.0394 ] /Subtype /Link /Type /Annot
>>
endobj
65 0 obj
<<
/A <<
/S /URI /Type /Action /URI (virtual-chassis-fabric-139825925759824)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 232.7894 555.2598 244.7894 ] /Subtype /Link /Type /Annot
>>
endobj
66 0 obj
<<
/A <<
/S /URI /Type /Action /URI (provisioning-options-139825925760848)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 214.0394 211.7157 226.0394 ] /Subtype /Link /Type /Annot
>>
endobj
67 0 obj
<<
/A <<
/S /URI /Type /Action /URI (provisioning-options-139825925760848)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 214.7894 555.2598 226.7894 ] /Subtype /Link /Type /Annot
>>
endobj
68 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mastership-election-139825925762192)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 196.0394 207.2657 208.0394 ] /Subtype /Link /Type /Annot
>>
endobj
69 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mastership-election-139825925762192)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 196.7894 555.2598 208.7894 ] /Subtype /Link /Type /Annot
>>
endobj
70 0 obj
<<
/A <<
/S /URI /Type /Action /URI (control-plane-139825925808336)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 178.0394 180.5957 190.0394 ] /Subtype /Link /Type /Annot
>>
endobj
71 0 obj
<<
/A <<
/S /URI /Type /Action /URI (control-plane-139825925808336)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 178.7894 555.2598 190.7894 ] /Subtype /Link /Type /Annot
>>
endobj
72 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-plane-139825925810320)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 160.0394 169.4857 172.0394 ] /Subtype /Link /Type /Annot
>>
endobj
73 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-plane-139825925810320)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 160.7894 555.2598 172.7894 ] /Subtype /Link /Type /Annot
>>
endobj
74 0 obj
<<
/A <<
/S /URI /Type /Action /URI (bum-traffic-139825925854480)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 142.0394 172.7957 154.0394 ] /Subtype /Link /Type /Annot
>>
endobj
75 0 obj
<<
/A <<
/S /URI /Type /Action /URI (bum-traffic-139825925854480)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 142.7894 555.2598 154.7894 ] /Subtype /Link /Type /Annot
>>
endobj
76 0 obj
<<
/A <<
/S /URI /Type /Action /URI (fabric-partition-139825925855376)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 124.0394 187.2557 136.0394 ] /Subtype /Link /Type /Annot
>>
endobj
77 0 obj
<<
/A <<
/S /URI /Type /Action /URI (fabric-partition-139825925855376)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 124.7894 555.2598 136.7894 ] /Subtype /Link /Type /Annot
>>
endobj
78 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics-139825925654288)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 106.0394 148.9257 118.0394 ] /Subtype /Link /Type /Annot
>>
endobj
79 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics-139825925654288)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 106.7894 555.2598 118.7894 ] /Subtype /Link /Type /Annot
>>
endobj
80 0 obj
<<
/A <<
/S /URI /Type /Action /URI (stage-clos-architecture-139825925655760)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 88.03937 213.9457 100.0394 ] /Subtype /Link /Type /Annot
>>
endobj
81 0 obj
<<
/A <<
/S /URI /Type /Action /URI (stage-clos-architecture-139825925655760)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 88.78937 555.2598 100.7894 ] /Subtype /Link /Type /Annot
>>
endobj
82 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ip-fabric-routing-139825925656336)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 70.03937 177.2657 82.03937 ] /Subtype /Link /Type /Annot
>>
endobj
83 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ip-fabric-routing-139825925656336)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 70.78937 555.2598 82.78937 ] /Subtype /Link /Type /Annot
>>
endobj
84 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ibgp-139825925218448)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 52.03937 143.3557 64.03937 ] /Subtype /Link /Type /Annot
>>
endobj
85 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ibgp-139825925218448)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 52.78937 555.2598 64.78937 ] /Subtype /Link /Type /Annot
>>
endobj
86 0 obj
<<
/Annots [ 6 0 R 7 0 R 8 0 R 9 0 R 10 0 R 11 0 R 12 0 R 13 0 R 14 0 R 15 0 R 
  16 0 R 17 0 R 18 0 R 19 0 R 20 0 R 21 0 R 22 0 R 23 0 R 24 0 R 25 0 R 
  26 0 R 27 0 R 28 0 R 29 0 R 30 0 R 31 0 R 32 0 R 33 0 R 34 0 R 35 0 R 
  36 0 R 37 0 R 38 0 R 39 0 R 40 0 R 41 0 R 42 0 R 43 0 R 44 0 R 45 0 R 
  46 0 R 47 0 R 48 0 R 49 0 R 50 0 R 51 0 R 52 0 R 53 0 R 54 0 R 55 0 R 
  56 0 R 57 0 R 58 0 R 59 0 R 60 0 R 61 0 R 62 0 R 63 0 R 64 0 R 65 0 R 
  66 0 R 67 0 R 68 0 R 69 0 R 70 0 R 71 0 R 72 0 R 73 0 R 74 0 R 75 0 R 
  76 0 R 77 0 R 78 0 R 79 0 R 80 0 R 81 0 R 82 0 R 83 0 R 84 0 R 85 0 R ] /Contents 592 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
87 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ebgp-139825925218768)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 784.0394 146.6957 796.0394 ] /Subtype /Link /Type /Annot
>>
endobj
88 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ebgp-139825925218768)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 784.7894 555.2598 796.7894 ] /Subtype /Link /Type /Annot
>>
endobj
89 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ip-fabric-scaling-139825925219984)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 766.0394 175.5957 778.0394 ] /Subtype /Link /Type /Annot
>>
endobj
90 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ip-fabric-scaling-139825925219984)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 766.7894 555.2598 778.7894 ] /Subtype /Link /Type /Annot
>>
endobj
91 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ip-fabric-best-practices-139825925221072)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 748.0394 206.7157 760.0394 ] /Subtype /Link /Type /Annot
>>
endobj
92 0 obj
<<
/A <<
/S /URI /Type /Action /URI (ip-fabric-best-practices-139825925221072)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 748.7894 555.2598 760.7894 ] /Subtype /Link /Type /Annot
>>
endobj
93 0 obj
<<
/A <<
/S /URI /Type /Action /URI (configuration-139825925221904)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 730.7894 159.4857 742.7894 ] /Subtype /Link /Type /Annot
>>
endobj
94 0 obj
<<
/A <<
/S /URI /Type /Action /URI (configuration-139825925221904)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 730.7894 555.2598 742.7894 ] /Subtype /Link /Type /Annot
>>
endobj
95 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-139825925287056)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 712.0394 112.8057 724.0394 ] /Subtype /Link /Type /Annot
>>
endobj
96 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-139825925287056)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 712.7894 555.2598 724.7894 ] /Subtype /Link /Type /Annot
>>
endobj
97 0 obj
<<
/A <<
/S /URI /Type /Action /URI (introduction-to-vxlan-139825925954640)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 694.0394 198.9557 706.0394 ] /Subtype /Link /Type /Annot
>>
endobj
98 0 obj
<<
/A <<
/S /URI /Type /Action /URI (introduction-to-vxlan-139825925954640)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 694.7894 555.2598 706.7894 ] /Subtype /Link /Type /Annot
>>
endobj
99 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics-and-layer-2-l2vpns-139825925954256)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 676.0394 283.9757 688.0394 ] /Subtype /Link /Type /Annot
>>
endobj
100 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics-and-layer-2-l2vpns-139825925954256)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 676.7894 555.2598 688.7894 ] /Subtype /Link /Type /Annot
>>
endobj
101 0 obj
<<
/A <<
/S /URI /Type /Action /URI (encapsulation-139825925953488)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 658.0394 182.8257 670.0394 ] /Subtype /Link /Type /Annot
>>
endobj
102 0 obj
<<
/A <<
/S /URI /Type /Action /URI (encapsulation-139825925953488)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 658.7894 555.2598 670.7894 ] /Subtype /Link /Type /Annot
>>
endobj
103 0 obj
<<
/A <<
/S /URI /Type /Action /URI (multicast-control-plane-139825925953296)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 640.0394 202.8257 652.0394 ] /Subtype /Link /Type /Annot
>>
endobj
104 0 obj
<<
/A <<
/S /URI /Type /Action /URI (multicast-control-plane-139825925953296)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 640.7894 555.2598 652.7894 ] /Subtype /Link /Type /Annot
>>
endobj
105 0 obj
<<
/A <<
/S /URI /Type /Action /URI (pim-139825925952592)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 622.0394 137.7957 634.0394 ] /Subtype /Link /Type /Annot
>>
endobj
106 0 obj
<<
/A <<
/S /URI /Type /Action /URI (pim-139825925952592)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 622.7894 555.2598 634.7894 ] /Subtype /Link /Type /Annot
>>
endobj
107 0 obj
<<
/A <<
/S /URI /Type /Action /URI (anycast-rp-139825925653520)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 604.0394 172.2557 616.0394 ] /Subtype /Link /Type /Annot
>>
endobj
108 0 obj
<<
/A <<
/S /URI /Type /Action /URI (anycast-rp-139825925653520)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 604.7894 555.2598 616.7894 ] /Subtype /Link /Type /Annot
>>
endobj
109 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-plane-139825925652752)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 586.0394 149.4857 598.0394 ] /Subtype /Link /Type /Annot
>>
endobj
110 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-plane-139825925652752)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 586.7894 555.2598 598.7894 ] /Subtype /Link /Type /Annot
>>
endobj
111 0 obj
<<
/A <<
/S /URI /Type /Action /URI (q-stripping-139825924730704)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 568.0394 195.0557 580.0394 ] /Subtype /Link /Type /Annot
>>
endobj
112 0 obj
<<
/A <<
/S /URI /Type /Action /URI (q-stripping-139825924730704)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 568.7894 555.2598 580.7894 ] /Subtype /Link /Type /Annot
>>
endobj
113 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-plane-for-known-unicast-traffic-139825924862800)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 550.0394 283.9657 562.0394 ] /Subtype /Link /Type /Annot
>>
endobj
114 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-plane-for-known-unicast-traffic-139825924862800)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 550.7894 555.2598 562.7894 ] /Subtype /Link /Type /Annot
>>
endobj
115 0 obj
<<
/A <<
/S /URI /Type /Action /URI (multicast-data-plane-for-bum-traffic-139825924863760)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 532.0394 281.7257 544.0394 ] /Subtype /Link /Type /Annot
>>
endobj
116 0 obj
<<
/A <<
/S /URI /Type /Action /URI (multicast-data-plane-for-bum-traffic-139825924863760)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 532.7894 555.2598 544.7894 ] /Subtype /Link /Type /Annot
>>
endobj
117 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-l2-and-l3-gateways-139825924864656)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 514.0394 225.6357 526.0394 ] /Subtype /Link /Type /Annot
>>
endobj
118 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-l2-and-l3-gateways-139825924864656)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 514.7894 555.2598 526.7894 ] /Subtype /Link /Type /Annot
>>
endobj
119 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-layer-2-gateway-139825924865104)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 496.0394 229.5057 508.0394 ] /Subtype /Link /Type /Annot
>>
endobj
120 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-layer-2-gateway-139825924865104)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 496.7894 555.2598 508.7894 ] /Subtype /Link /Type /Annot
>>
endobj
121 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-layer-3-gateway-139825924865296)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 478.0394 229.5057 490.0394 ] /Subtype /Link /Type /Annot
>>
endobj
122 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-layer-3-gateway-139825924865296)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 478.7894 555.2598 490.7894 ] /Subtype /Link /Type /Annot
>>
endobj
123 0 obj
<<
/A <<
/S /URI /Type /Action /URI (hardware-positioning-139825924865744)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 460.0394 195.0457 472.0394 ] /Subtype /Link /Type /Annot
>>
endobj
124 0 obj
<<
/A <<
/S /URI /Type /Action /URI (hardware-positioning-139825924865744)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 460.7894 555.2598 472.7894 ] /Subtype /Link /Type /Annot
>>
endobj
125 0 obj
<<
/A <<
/S /URI /Type /Action /URI (asymmetric-vs-symmetric-irb-139825924904464)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 442.0394 234.4657 454.0394 ] /Subtype /Link /Type /Annot
>>
endobj
126 0 obj
<<
/A <<
/S /URI /Type /Action /URI (asymmetric-vs-symmetric-irb-139825924904464)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 442.7894 555.2598 454.7894 ] /Subtype /Link /Type /Annot
>>
endobj
127 0 obj
<<
/A <<
/S /URI /Type /Action /URI (asymmetric-irb-139825924905296)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 424.0394 191.6857 436.0394 ] /Subtype /Link /Type /Annot
>>
endobj
128 0 obj
<<
/A <<
/S /URI /Type /Action /URI (asymmetric-irb-139825924905296)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 424.7894 555.2598 436.7894 ] /Subtype /Link /Type /Annot
>>
endobj
129 0 obj
<<
/A <<
/S /URI /Type /Action /URI (symmetric-irb-139825924905936)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 406.0394 186.6857 418.0394 ] /Subtype /Link /Type /Annot
>>
endobj
130 0 obj
<<
/A <<
/S /URI /Type /Action /URI (symmetric-irb-139825924905936)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 406.7894 555.2598 418.7894 ] /Subtype /Link /Type /Annot
>>
endobj
131 0 obj
<<
/A <<
/S /URI /Type /Action /URI (edge-vs-central-routing-and-bridging-139825924906448)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 388.0394 270.0957 400.0394 ] /Subtype /Link /Type /Annot
>>
endobj
132 0 obj
<<
/A <<
/S /URI /Type /Action /URI (edge-vs-central-routing-and-bridging-139825924906448)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 388.7894 555.2598 400.7894 ] /Subtype /Link /Type /Annot
>>
endobj
133 0 obj
<<
/A <<
/S /URI /Type /Action /URI (central-routing-and-bridging-139825924906896)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 370.0394 248.4057 382.0394 ] /Subtype /Link /Type /Annot
>>
endobj
134 0 obj
<<
/A <<
/S /URI /Type /Action /URI (central-routing-and-bridging-139825924906896)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 370.7894 555.2598 382.7894 ] /Subtype /Link /Type /Annot
>>
endobj
135 0 obj
<<
/A <<
/S /URI /Type /Action /URI (edge-routing-and-bridging-139825924419920)
>> /Border [ 0 0 0 ] /Rect [ 120.0157 352.0394 239.5257 364.0394 ] /Subtype /Link /Type /Annot
>>
endobj
136 0 obj
<<
/A <<
/S /URI /Type /Action /URI (edge-routing-and-bridging-139825924419920)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 352.7894 555.2598 364.7894 ] /Subtype /Link /Type /Annot
>>
endobj
137 0 obj
<<
/A <<
/S /URI /Type /Action /URI (configuration-139825924420112)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 334.7894 159.4857 346.7894 ] /Subtype /Link /Type /Annot
>>
endobj
138 0 obj
<<
/A <<
/S /URI /Type /Action /URI (configuration-139825924420112)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 334.7894 555.2598 346.7894 ] /Subtype /Link /Type /Annot
>>
endobj
139 0 obj
<<
/A <<
/S /URI /Type /Action /URI (evpn-vxlan-signaling-139825924421584)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 316.0394 186.7257 328.0394 ] /Subtype /Link /Type /Annot
>>
endobj
140 0 obj
<<
/A <<
/S /URI /Type /Action /URI (evpn-vxlan-signaling-139825924421584)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 316.7894 555.2598 328.7894 ] /Subtype /Link /Type /Annot
>>
endobj
141 0 obj
<<
/A <<
/S /URI /Type /Action /URI (technology-oriented-labs-139825924515792)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 298.0394 197.8457 310.0394 ] /Subtype /Link /Type /Annot
>>
endobj
142 0 obj
<<
/A <<
/S /URI /Type /Action /URI (technology-oriented-labs-139825924515792)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 298.7894 555.2598 310.7894 ] /Subtype /Link /Type /Annot
>>
endobj
143 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-1-multicast-and-crb-with-qfx-139825924516112)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 280.0394 261.1757 292.0394 ] /Subtype /Link /Type /Annot
>>
endobj
144 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-1-multicast-and-crb-with-qfx-139825924516112)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 280.7894 555.2598 292.7894 ] /Subtype /Link /Type /Annot
>>
endobj
145 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-2-multicast-and-crb-with-mx-139825924516304)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 262.0394 255.6157 274.0394 ] /Subtype /Link /Type /Annot
>>
endobj
146 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-2-multicast-and-crb-with-mx-139825924516304)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 262.7894 555.2598 274.7894 ] /Subtype /Link /Type /Annot
>>
endobj
147 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-3-multicast-and-erb-139825924516496)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 244.0394 216.7257 256.0394 ] /Subtype /Link /Type /Annot
>>
endobj
148 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-3-multicast-and-erb-139825924516496)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 244.7894 555.2598 256.7894 ] /Subtype /Link /Type /Annot
>>
endobj
149 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-4-evpn-and-crb-with-qfx-139825924516688)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 226.0394 248.9557 238.0394 ] /Subtype /Link /Type /Annot
>>
endobj
150 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-4-evpn-and-crb-with-qfx-139825924516688)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 226.7894 555.2598 238.7894 ] /Subtype /Link /Type /Annot
>>
endobj
151 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-5-evpn-and-crb-with-mx-139825924516880)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 208.0394 243.3957 220.0394 ] /Subtype /Link /Type /Annot
>>
endobj
152 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-5-evpn-and-crb-with-mx-139825924516880)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 208.7894 555.2598 220.7894 ] /Subtype /Link /Type /Annot
>>
endobj
153 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-6-evpn-and-erb-139825924517072)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 190.0394 204.5057 202.0394 ] /Subtype /Link /Type /Annot
>>
endobj
154 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-6-evpn-and-erb-139825924517072)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 190.7894 555.2598 202.7894 ] /Subtype /Link /Type /Annot
>>
endobj
155 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-7-evpn-multihoming-with-qfx-139825924517264)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 172.0394 262.2857 184.0394 ] /Subtype /Link /Type /Annot
>>
endobj
156 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-7-evpn-multihoming-with-qfx-139825924517264)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 172.7894 555.2598 184.7894 ] /Subtype /Link /Type /Annot
>>
endobj
157 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-8-evpn-multihoming-with-mx-139825924517456)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 154.0394 256.7257 166.0394 ] /Subtype /Link /Type /Annot
>>
endobj
158 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-8-evpn-multihoming-with-mx-139825924517456)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 154.7894 555.2598 166.7894 ] /Subtype /Link /Type /Annot
>>
endobj
159 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-9-dci-with-mx-series-evpn-stitching-139825924517648)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 136.0394 292.2957 148.0394 ] /Subtype /Link /Type /Annot
>>
endobj
160 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-9-dci-with-mx-series-evpn-stitching-139825924517648)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 136.7894 555.2598 148.7894 ] /Subtype /Link /Type /Annot
>>
endobj
161 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-10-dci-with-mx-series-l3vpn-139825924517840)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 118.0394 261.1757 130.0394 ] /Subtype /Link /Type /Annot
>>
endobj
162 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-10-dci-with-mx-series-l3vpn-139825924517840)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 118.7894 555.2598 130.7894 ] /Subtype /Link /Type /Annot
>>
endobj
163 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-11-dci-with-vxlan-evpn-and-mx-139825924587728)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 100.0394 278.9657 112.0394 ] /Subtype /Link /Type /Annot
>>
endobj
164 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-11-dci-with-vxlan-evpn-and-mx-139825924587728)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 100.7894 555.2598 112.7894 ] /Subtype /Link /Type /Annot
>>
endobj
165 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-12-dci-with-vxlan-evpn-and-qfx-139825924587920)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 82.03937 284.5257 94.03937 ] /Subtype /Link /Type /Annot
>>
endobj
166 0 obj
<<
/A <<
/S /URI /Type /Action /URI (lab-12-dci-with-vxlan-evpn-and-qfx-139825924587920)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 82.78937 555.2598 94.78937 ] /Subtype /Link /Type /Annot
>>
endobj
167 0 obj
<<
/A <<
/S /URI /Type /Action /URI (additional-resources-139825924287824)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 64.03937 174.4957 76.03937 ] /Subtype /Link /Type /Annot
>>
endobj
168 0 obj
<<
/A <<
/S /URI /Type /Action /URI (additional-resources-139825924287824)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 64.78937 555.2598 76.78937 ] /Subtype /Link /Type /Annot
>>
endobj
169 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-center-deployment-or-management-139825924170960)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 46.03937 282.8657 58.03937 ] /Subtype /Link /Type /Annot
>>
endobj
170 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-center-deployment-or-management-139825924170960)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 46.78937 555.2598 58.78937 ] /Subtype /Link /Type /Annot
>>
endobj
171 0 obj
<<
/Annots [ 87 0 R 88 0 R 89 0 R 90 0 R 91 0 R 92 0 R 93 0 R 94 0 R 95 0 R 96 0 R 
  97 0 R 98 0 R 99 0 R 100 0 R 101 0 R 102 0 R 103 0 R 104 0 R 105 0 R 106 0 R 
  107 0 R 108 0 R 109 0 R 110 0 R 111 0 R 112 0 R 113 0 R 114 0 R 115 0 R 116 0 R 
  117 0 R 118 0 R 119 0 R 120 0 R 121 0 R 122 0 R 123 0 R 124 0 R 125 0 R 126 0 R 
  127 0 R 128 0 R 129 0 R 130 0 R 131 0 R 132 0 R 133 0 R 134 0 R 135 0 R 136 0 R 
  137 0 R 138 0 R 139 0 R 140 0 R 141 0 R 142 0 R 143 0 R 144 0 R 145 0 R 146 0 R 
  147 0 R 148 0 R 149 0 R 150 0 R 151 0 R 152 0 R 153 0 R 154 0 R 155 0 R 156 0 R 
  157 0 R 158 0 R 159 0 R 160 0 R 161 0 R 162 0 R 163 0 R 164 0 R 165 0 R 166 0 R 
  167 0 R 168 0 R 169 0 R 170 0 R ] /Contents 593 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
172 0 obj
<<
/A <<
/S /URI /Type /Action /URI (multichassis-lag-139825923880656)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 784.0394 177.2557 796.0394 ] /Subtype /Link /Type /Annot
>>
endobj
173 0 obj
<<
/A <<
/S /URI /Type /Action /URI (multichassis-lag-139825923880656)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 784.7894 555.2598 796.7894 ] /Subtype /Link /Type /Annot
>>
endobj
174 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-2-fabrics-139825923882000)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 766.7894 168.9257 778.7894 ] /Subtype /Link /Type /Annot
>>
endobj
175 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-2-fabrics-139825923882000)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 766.7894 555.2598 778.7894 ] /Subtype /Link /Type /Annot
>>
endobj
176 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics-139825924514256)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 748.7894 168.9257 760.7894 ] /Subtype /Link /Type /Annot
>>
endobj
177 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics-139825924514256)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 748.7894 555.2598 760.7894 ] /Subtype /Link /Type /Annot
>>
endobj
178 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-139825924423184)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 730.7894 131.1357 742.7894 ] /Subtype /Link /Type /Annot
>>
endobj
179 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan-139825924423184)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 730.7894 555.2598 742.7894 ] /Subtype /Link /Type /Annot
>>
endobj
180 0 obj
<<
/A <<
/S /URI /Type /Action /URI (evpn-vxlan-signaling-139825923423760)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 712.7894 205.0557 724.7894 ] /Subtype /Link /Type /Annot
>>
endobj
181 0 obj
<<
/A <<
/S /URI /Type /Action /URI (evpn-vxlan-signaling-139825923423760)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 712.7894 555.2598 724.7894 ] /Subtype /Link /Type /Annot
>>
endobj
182 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-center-interconnect-139825923513744)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 694.0394 211.7357 706.0394 ] /Subtype /Link /Type /Annot
>>
endobj
183 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-center-interconnect-139825923513744)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 694.7894 555.2598 706.7894 ] /Subtype /Link /Type /Annot
>>
endobj
184 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-center-architecture-and-security-139825923549264)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 676.0394 268.4157 688.0394 ] /Subtype /Link /Type /Annot
>>
endobj
185 0 obj
<<
/A <<
/S /URI /Type /Action /URI (data-center-architecture-and-security-139825923549264)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 676.7894 555.2598 688.7894 ] /Subtype /Link /Type /Annot
>>
endobj
186 0 obj
<<
/A <<
/S /URI /Type /Action /URI (miscellaneous-139825923550992)
>> /Border [ 0 0 0 ] /Rect [ 100.0157 658.0394 163.3657 670.0394 ] /Subtype /Link /Type /Annot
>>
endobj
187 0 obj
<<
/A <<
/S /URI /Type /Action /URI (miscellaneous-139825923550992)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 658.7894 555.2598 670.7894 ] /Subtype /Link /Type /Annot
>>
endobj
188 0 obj
<<
/A <<
/S /URI /Type /Action /URI (contributors-139825923105360)
>> /Border [ 0 0 0 ] /Rect [ 80.01575 640.0394 134.4757 652.0394 ] /Subtype /Link /Type /Annot
>>
endobj
189 0 obj
<<
/A <<
/S /URI /Type /Action /URI (contributors-139825923105360)
>> /Border [ 0 0 0 ] /Rect [ 544.1398 640.7894 555.2598 652.7894 ] /Subtype /Link /Type /Annot
>>
endobj
190 0 obj
<<
/Annots [ 172 0 R 173 0 R 174 0 R 175 0 R 176 0 R 177 0 R 178 0 R 179 0 R 180 0 R 181 0 R 
  182 0 R 183 0 R 184 0 R 185 0 R 186 0 R 187 0 R 188 0 R 189 0 R ] /Contents 594 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
191 0 obj
<<
/Contents 595 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
192 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://twitter.com/supertylerc)
>> /Border [ 0 0 0 ] /Rect [ 95.58575 745.0394 178.2948 757.0394 ] /Subtype /Link /Type /Annot
>>
endobj
193 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/certification/certification-tracks/data-center-track?tab=jncip-dc)
>> /Border [ 0 0 0 ] /Rect [ 244.5257 745.0394 296.1768 757.0394 ] /Subtype /Link /Type /Annot
>>
endobj
194 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 206 0 R /XYZ 40.01575 501.4394 0 ] /Rect [ 386.8557 721.0394 440.7657 733.0394 ] /Subtype /Link /Type /Annot
>>
endobj
195 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/certification/certification-tracks/data-center-track?tab=jncip-dc)
>> /Border [ 0 0 0 ] /Rect [ 347.9757 703.0394 415.4771 715.0394 ] /Subtype /Link /Type /Annot
>>
endobj
196 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 145.6357 691.0394 220.3236 703.0394 ] /Subtype /Link /Type /Annot
>>
endobj
197 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-MX-Comprehensive-Guide-Technologies/dp/1491932724/)
>> /Border [ 0 0 0 ] /Rect [ 395.7657 691.0394 444.0356 703.0394 ] /Subtype /Link /Type /Annot
>>
endobj
198 0 obj
<<
/BaseFont /Helvetica-BoldOblique /Encoding /WinAnsiEncoding /Name /F3 /Subtype /Type1 /Type /Font
>>
endobj
199 0 obj
<<
/BaseFont /Helvetica-Oblique /Encoding /WinAnsiEncoding /Name /F4 /Subtype /Type1 /Type /Font
>>
endobj
200 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://github.com/supertylerc/jncip-dc-notes/)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 263.0394 118.4091 275.0394 ] /Subtype /Link /Type /Annot
>>
endobj
201 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 494 0 R /XYZ 40.01575 539.4394 0 ] /Rect [ 202.3157 233.0394 256.7757 245.0394 ] /Subtype /Link /Type /Annot
>>
endobj
202 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 212 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 63.01575 161.9894 171.9357 173.9894 ] /Subtype /Link /Type /Annot
>>
endobj
203 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 212 0 R /XYZ 40.01575 225.0394 0 ] /Rect [ 63.01575 143.9894 133.5857 155.9894 ] /Subtype /Link /Type /Annot
>>
endobj
204 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 216 0 R /XYZ 40.01575 332.6394 0 ] /Rect [ 63.01575 125.9894 109.6957 137.9894 ] /Subtype /Link /Type /Annot
>>
endobj
205 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 216 0 R /XYZ 40.01575 266.2394 0 ] /Rect [ 63.01575 107.9894 103.0257 119.9894 ] /Subtype /Link /Type /Annot
>>
endobj
206 0 obj
<<
/Annots [ 192 0 R 193 0 R 194 0 R 195 0 R 196 0 R 197 0 R 200 0 R 201 0 R 202 0 R 203 0 R 
  204 0 R 205 0 R ] /Contents 596 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
207 0 obj
<<
/BaseFont /Courier /Encoding /WinAnsiEncoding /Name /F5 /Subtype /Type1 /Type /Font
>>
endobj
208 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://blog.digitalocean.com/zero-touch-provisioning-how-to-build-a-network-without-touching-anything/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 271.6394 403.1457 283.6394 ] /Subtype /Link /Type /Annot
>>
endobj
209 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nextheader.net/2015/09/02/zero-touch-provisioning-on-juniper-devices-using-linux/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 253.6394 310.8957 265.6394 ] /Subtype /Link /Type /Annot
>>
endobj
210 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 228 0 R /XYZ 46.01575 92.85039 0 ] /Rect [ 359.0457 244.0394 363.4937 253.6394 ] /Subtype /Link /Type /Annot
>>
endobj
211 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 228 0 R /XYZ 46.01575 80.85039 0 ] /Rect [ 246.7457 99.63937 251.1937 109.2394 ] /Subtype /Link /Type /Annot
>>
endobj
212 0 obj
<<
/Annots [ 208 0 R 209 0 R 210 0 R 211 0 R ] /Contents 597 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
213 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 228 0 R /XYZ 46.01575 68.85039 0 ] /Rect [ 223.6557 633.4394 228.1037 643.0394 ] /Subtype /Link /Type /Annot
>>
endobj
214 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 228 0 R /XYZ 46.01575 68.85039 0 ] /Rect [ 464.2957 615.4394 468.7437 625.0394 ] /Subtype /Link /Type /Annot
>>
endobj
215 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 228 0 R /XYZ 46.01575 92.85039 0 ] /Rect [ 368.4957 351.6394 372.9437 361.2394 ] /Subtype /Link /Type /Annot
>>
endobj
216 0 obj
<<
/Annots [ 213 0 R 214 0 R 215 0 R ] /Contents 598 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
217 0 obj
<<
/BaseFont /Courier-Bold /Encoding /WinAnsiEncoding /Name /F6 /Subtype /Type1 /Type /Font
>>
endobj
218 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 228 0 R /XYZ 46.01575 92.85039 0 ] /Rect [ 368.4957 187.6394 372.9437 197.2394 ] /Subtype /Link /Type /Annot
>>
endobj
219 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 212 0 R /XYZ 359.0457 252.6394 0 ] /Rect [ 54.90575 78.85039 60.46575 90.85039 ] /Subtype /Link /Type /Annot
>>
endobj
220 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 216 0 R /XYZ 368.4957 360.2394 0 ] /Rect [ 66.02575 78.85039 71.58575 90.85039 ] /Subtype /Link /Type /Annot
>>
endobj
221 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 228 0 R /XYZ 368.4957 196.2394 0 ] /Rect [ 77.14575 78.85039 82.70575 90.85039 ] /Subtype /Link /Type /Annot
>>
endobj
222 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 78.85039 240.5451 90.85039 ] /Subtype /Link /Type /Annot
>>
endobj
223 0 obj
<<
/A <<
/S /URI /Type /Action /URI (dc-deployment-and-management_id2)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 66.85039 51.57575 78.85039 ] /Subtype /Link /Type /Annot
>>
endobj
224 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/topics/concept/issu-on-qfx5100-overview.html)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 66.85039 360.0251 78.85039 ] /Subtype /Link /Type /Annot
>>
endobj
225 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 216 0 R /XYZ 223.6557 642.0394 0 ] /Rect [ 54.90575 54.85039 60.46575 66.85039 ] /Subtype /Link /Type /Annot
>>
endobj
226 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 216 0 R /XYZ 464.2957 624.0394 0 ] /Rect [ 66.02575 54.85039 71.58575 66.85039 ] /Subtype /Link /Type /Annot
>>
endobj
227 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/topics/task/installation/issu-upgrading-qfx5100.html)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 54.85039 460.6151 66.85039 ] /Subtype /Link /Type /Annot
>>
endobj
228 0 obj
<<
/Annots [ 218 0 R 219 0 R 220 0 R 221 0 R 222 0 R 223 0 R 224 0 R 225 0 R 226 0 R 227 0 R ] /Contents 599 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
229 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 46.01575 104.8504 0 ] /Rect [ 72.81575 679.6394 77.26375 689.2394 ] /Subtype /Link /Type /Annot
>>
endobj
230 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 46.01575 92.85039 0 ] /Rect [ 165.2857 550.6394 169.7337 560.2394 ] /Subtype /Link /Type /Annot
>>
endobj
231 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 46.01575 92.85039 0 ] /Rect [ 111.9157 532.6394 116.3637 542.2394 ] /Subtype /Link /Type /Annot
>>
endobj
232 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 46.01575 68.85039 0 ] /Rect [ 480.7357 409.6394 497.6055 419.2394 ] /Subtype /Link /Type /Annot
>>
endobj
233 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://learning.oreilly.com/library/view/juniper-mx-series/9781491932711/ch09.html#iccp_hierarchy-id00050)
>> /Border [ 0 0 0 ] /Rect [ 136.1657 368.2394 292.3428 380.2394 ] /Subtype /Link /Type /Annot
>>
endobj
234 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 46.01575 92.85039 0 ] /Rect [ 426.8557 214.4394 431.3037 224.0394 ] /Subtype /Link /Type /Annot
>>
endobj
235 0 obj
<<
/Annots [ 229 0 R 230 0 R 231 0 R 232 0 R 233 0 R 234 0 R ] /Contents 600 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
236 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 46.01575 80.85039 0 ] /Rect [ 333.2257 300.8394 337.6737 310.4394 ] /Subtype /Link /Type /Annot
>>
endobj
237 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 244 0 R /XYZ 40.01575 532.0394 0 ] /Rect [ 513.8557 222.2394 554.4107 234.2394 ] /Subtype /Link /Type /Annot
>>
endobj
238 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 244 0 R /XYZ 40.01575 532.0394 0 ] /Rect [ 40.01575 210.2394 86.13575 222.2394 ] /Subtype /Link /Type /Annot
>>
endobj
239 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 244 0 R /XYZ 40.01575 267.6394 0 ] /Rect [ 434.6457 163.0394 509.5888 175.0394 ] /Subtype /Link /Type /Annot
>>
endobj
240 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 244 0 R /XYZ 40.01575 532.0394 0 ] /Rect [ 480.5657 151.0394 554.6044 163.0394 ] /Subtype /Link /Type /Annot
>>
endobj
241 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 244 0 R /XYZ 40.01575 532.0394 0 ] /Rect [ 40.01575 139.0394 50.01575 151.0394 ] /Subtype /Link /Type /Annot
>>
endobj
242 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 244 0 R /XYZ 40.01575 532.0394 0 ] /Rect [ 341.0157 115.0394 424.5744 127.0394 ] /Subtype /Link /Type /Annot
>>
endobj
243 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 244 0 R /XYZ 40.01575 532.0394 0 ] /Rect [ 410.5157 103.0394 511.2884 115.0394 ] /Subtype /Link /Type /Annot
>>
endobj
244 0 obj
<<
/Annots [ 236 0 R 237 0 R 238 0 R 239 0 R 240 0 R 241 0 R 242 0 R 243 0 R ] /Contents 601 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
245 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 46.01575 80.85039 0 ] /Rect [ 186.9557 144.0394 191.4037 153.6394 ] /Subtype /Link /Type /Annot
>>
endobj
246 0 obj
<<
/Annots [ 245 0 R ] /Contents 602 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
247 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 246 0 R /XYZ 40.01575 582.8394 0 ] /Rect [ 203.9657 328.2394 294.5557 340.2394 ] /Subtype /Link /Type /Annot
>>
endobj
248 0 obj
<<
/BaseFont /Courier-Oblique /Encoding /WinAnsiEncoding /Name /F7 /Subtype /Type1 /Type /Font
>>
endobj
249 0 obj
<<
/Annots [ 247 0 R ] /Contents 603 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
250 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 235 0 R /XYZ 40.01575 195.2394 0 ] /Rect [ 142.2857 466.6394 188.4057 478.6394 ] /Subtype /Link /Type /Annot
>>
endobj
251 0 obj
<<
/Annots [ 250 0 R ] /Contents 604 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
252 0 obj
<<
/Contents 605 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
253 0 obj
<<
/Contents 606 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
254 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 244 0 R /XYZ 40.01575 196.4394 0 ] /Rect [ 337.3857 175.4394 436.2666 187.4394 ] /Subtype /Link /Type /Annot
>>
endobj
255 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 246 0 R /XYZ 40.01575 310.8394 0 ] /Rect [ 498.0057 175.4394 554.3221 187.4394 ] /Subtype /Link /Type /Annot
>>
endobj
256 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 246 0 R /XYZ 40.01575 310.8394 0 ] /Rect [ 40.01575 163.4394 100.0357 175.4394 ] /Subtype /Link /Type /Annot
>>
endobj
257 0 obj
<<
/Annots [ 254 0 R 255 0 R 256 0 R ] /Contents 607 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
258 0 obj
<<
/Contents 608 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
259 0 obj
<<
/Contents 609 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
260 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 244 0 R /XYZ 40.01575 532.0394 0 ] /Rect [ 150.6157 532.2394 230.1654 544.2394 ] /Subtype /Link /Type /Annot
>>
endobj
261 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 244 0 R /XYZ 40.01575 472.8394 0 ] /Rect [ 231.1957 532.2394 315.2403 544.2394 ] /Subtype /Link /Type /Annot
>>
endobj
262 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 244 0 R /XYZ 40.01575 638.4394 0 ] /Rect [ 314.0057 532.2394 363.9802 544.2394 ] /Subtype /Link /Type /Annot
>>
endobj
263 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 235 0 R /XYZ 40.01575 136.0394 0 ] /Rect [ 361.2357 532.2394 471.295 544.2394 ] /Subtype /Link /Type /Annot
>>
endobj
264 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 244 0 R /XYZ 40.01575 413.6394 0 ] /Rect [ 485.7457 532.2394 555.2598 544.2394 ] /Subtype /Link /Type /Annot
>>
endobj
265 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 244 0 R /XYZ 40.01575 579.2394 0 ] /Rect [ 101.7057 502.2394 181.7157 514.2394 ] /Subtype /Link /Type /Annot
>>
endobj
266 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 244 0 R /XYZ 40.01575 267.6394 0 ] /Rect [ 203.9557 502.2394 267.3157 514.2394 ] /Subtype /Link /Type /Annot
>>
endobj
267 0 obj
<<
/Annots [ 260 0 R 261 0 R 262 0 R 263 0 R 264 0 R 265 0 R 266 0 R ] /Contents 610 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
268 0 obj
<<
/Contents 611 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
269 0 obj
<<
/Contents 612 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
270 0 obj
<<
/Contents 613 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 /Trans <<

>> 
  /Type /Page
>>
endobj
271 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 246 0 R /XYZ 40.01575 582.8394 0 ] /Rect [ 517.9957 775.0394 555.0641 787.0394 ] /Subtype /Link /Type /Annot
>>
endobj
272 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 246 0 R /XYZ 40.01575 582.8394 0 ] /Rect [ 40.01575 763.0394 94.47575 775.0394 ] /Subtype /Link /Type /Annot
>>
endobj
273 0 obj
<<
/Annots [ 271 0 R 272 0 R ] /Contents 614 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
274 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 46.01575 68.85039 0 ] /Rect [ 213.9857 426.4394 218.4337 436.0394 ] /Subtype /Link /Type /Annot
>>
endobj
275 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.eu/mc-lag-on-vqfx-eve-ng/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 382.0394 191.9257 394.0394 ] /Subtype /Link /Type /Annot
>>
endobj
276 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/29/mc-lag-lab-basic-l2-connectivity/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 364.0394 228.0757 376.0394 ] /Subtype /Link /Type /Annot
>>
endobj
277 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/30/mc-lag-lab-advanced-irb-functionality/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 346.0394 256.9757 358.0394 ] /Subtype /Link /Type /Annot
>>
endobj
278 0 obj
<<
/A <<
/S /URI /Type /Action /URI (mc-lag_id1)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 90.85039 51.57575 102.8504 ] /Subtype /Link /Type /Annot
>>
endobj
279 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/ambassadors-cookbook-2019/index.page)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 90.85039 353.3751 102.8504 ] /Subtype /Link /Type /Annot
>>
endobj
280 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 235 0 R /XYZ 165.2857 559.2394 0 ] /Rect [ 54.90575 78.85039 60.46575 90.85039 ] /Subtype /Link /Type /Annot
>>
endobj
281 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 235 0 R /XYZ 111.9157 541.2394 0 ] /Rect [ 66.02575 78.85039 71.58575 90.85039 ] /Subtype /Link /Type /Annot
>>
endobj
282 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 235 0 R /XYZ 426.8557 223.0394 0 ] /Rect [ 77.14575 78.85039 82.70575 90.85039 ] /Subtype /Link /Type /Annot
>>
endobj
283 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.ca/Juniper-MX-Comprehensive-Guide-Technologies/dp/1491932724/)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 78.85039 373.3551 90.85039 ] /Subtype /Link /Type /Annot
>>
endobj
284 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 244 0 R /XYZ 333.2257 309.4394 0 ] /Rect [ 54.90575 66.85039 60.46575 78.85039 ] /Subtype /Link /Type /Annot
>>
endobj
285 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 246 0 R /XYZ 186.9557 152.6394 0 ] /Rect [ 66.02575 66.85039 71.58575 78.85039 ] /Subtype /Link /Type /Annot
>>
endobj
286 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/topics/concept/mc-lag-feature-summary-best-practices.html)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 66.85039 366.7051 78.85039 ] /Subtype /Link /Type /Annot
>>
endobj
287 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 235 0 R /XYZ 480.7357 418.2394 0 ] /Rect [ 54.90575 54.85039 60.46575 66.85039 ] /Subtype /Link /Type /Annot
>>
endobj
288 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 290 0 R /XYZ 213.9857 435.0394 0 ] /Rect [ 66.02575 54.85039 71.58575 66.85039 ] /Subtype /Link /Type /Annot
>>
endobj
289 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-MX-Comprehensive-Guide-Technologies/dp/1491932724/)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 54.85039 285.5651 66.85039 ] /Subtype /Link /Type /Annot
>>
endobj
290 0 obj
<<
/Annots [ 274 0 R 275 0 R 276 0 R 277 0 R 278 0 R 279 0 R 280 0 R 281 0 R 282 0 R 283 0 R 
  284 0 R 285 0 R 286 0 R 287 0 R 288 0 R 289 0 R ] /Contents 615 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
291 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 295 0 R /XYZ 40.01575 620.6394 0 ] /Rect [ 63.01575 772.7894 129.6957 784.7894 ] /Subtype /Link /Type /Annot
>>
endobj
292 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 63.01575 754.7894 160.2557 766.7894 ] /Subtype /Link /Type /Annot
>>
endobj
293 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 295 0 R /XYZ 40.01575 620.6394 0 ] /Rect [ 71.36575 696.2394 139.3378 708.2394 ] /Subtype /Link /Type /Annot
>>
endobj
294 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 160.2857 696.2394 261.4018 708.2394 ] /Subtype /Link /Type /Annot
>>
endobj
295 0 obj
<<
/Annots [ 291 0 R 292 0 R 293 0 R 294 0 R ] /Contents 616 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
296 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 329 0 R /XYZ 46.01575 92.85039 0 ] /Rect [ 385.9357 687.2394 410.5379 696.8394 ] /Subtype /Link /Type /Annot
>>
endobj
297 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 329 0 R /XYZ 46.01575 80.85039 0 ] /Rect [ 443.1657 675.2394 451.8056 684.8394 ] /Subtype /Link /Type /Annot
>>
endobj
298 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 329 0 R /XYZ 46.01575 68.85039 0 ] /Rect [ 141.9557 651.2394 150.8517 660.8394 ] /Subtype /Link /Type /Annot
>>
endobj
299 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 295 0 R /XYZ 40.01575 620.6394 0 ] /Rect [ 61.13575 613.8394 129.1438 625.8394 ] /Subtype /Link /Type /Annot
>>
endobj
300 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 295 0 R /XYZ 40.01575 620.6394 0 ] /Rect [ 412.9657 308.6394 540.8731 320.6394 ] /Subtype /Link /Type /Annot
>>
endobj
301 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 178.6257 149.0394 285.0506 161.0394 ] /Subtype /Link /Type /Annot
>>
endobj
302 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 311 0 R /XYZ 40.01575 79.23937 0 ] /Rect [ 517.6657 137.0394 546.7302 149.0394 ] /Subtype /Link /Type /Annot
>>
endobj
303 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 311 0 R /XYZ 40.01575 79.23937 0 ] /Rect [ 48.01575 125.0394 73.58575 137.0394 ] /Subtype /Link /Type /Annot
>>
endobj
304 0 obj
<<
/Annots [ 296 0 R 297 0 R 298 0 R 299 0 R 300 0 R 301 0 R 302 0 R 303 0 R ] /Contents 617 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
305 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 165.8557 690.2394 263.6154 702.2394 ] /Subtype /Link /Type /Annot
>>
endobj
306 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 186.9657 666.2394 292.0473 678.2394 ] /Subtype /Link /Type /Annot
>>
endobj
307 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 295 0 R /XYZ 40.01575 620.6394 0 ] /Rect [ 361.4857 418.2394 428.1657 430.2394 ] /Subtype /Link /Type /Annot
>>
endobj
308 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 341.2657 321.0394 438.5057 333.0394 ] /Subtype /Link /Type /Annot
>>
endobj
309 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 295 0 R /XYZ 40.01575 620.6394 0 ] /Rect [ 75.02575 243.0394 141.7057 255.0394 ] /Subtype /Link /Type /Annot
>>
endobj
310 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 318 0 R /XYZ 40.01575 135.2394 0 ] /Rect [ 393.7557 105.0394 474.1769 117.0394 ] /Subtype /Link /Type /Annot
>>
endobj
311 0 obj
<<
/Annots [ 305 0 R 306 0 R 307 0 R 308 0 R 309 0 R 310 0 R ] /Contents 618 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
312 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 40.01575 775.0394 137.0151 787.0394 ] /Subtype /Link /Type /Annot
>>
endobj
313 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 295 0 R /XYZ 40.01575 620.6394 0 ] /Rect [ 198.9357 319.0394 277.3522 331.0394 ] /Subtype /Link /Type /Annot
>>
endobj
314 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 496.2557 259.8394 553.4561 271.8394 ] /Subtype /Link /Type /Annot
>>
endobj
315 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 40.01575 247.8394 106.5105 259.8394 ] /Subtype /Link /Type /Annot
>>
endobj
316 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 40.01575 235.8394 138.0662 247.8394 ] /Subtype /Link /Type /Annot
>>
endobj
317 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 304 0 R /XYZ 40.01575 789.4394 0 ] /Rect [ 67.47575 163.0394 164.7157 175.0394 ] /Subtype /Link /Type /Annot
>>
endobj
318 0 obj
<<
/Annots [ 312 0 R 313 0 R 314 0 R 315 0 R 316 0 R 317 0 R ] /Contents 619 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
319 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 329 0 R /XYZ 40.01575 422.8394 0 ] /Rect [ 63.01575 488.1894 176.9457 500.1894 ] /Subtype /Link /Type /Annot
>>
endobj
320 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 329 0 R /XYZ 40.01575 236.4394 0 ] /Rect [ 63.01575 470.1894 140.2657 482.1894 ] /Subtype /Link /Type /Annot
>>
endobj
321 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 334 0 R /XYZ 40.01575 306.6394 0 ] /Rect [ 63.01575 452.1894 138.5957 464.1894 ] /Subtype /Link /Type /Annot
>>
endobj
322 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 343 0 R /XYZ 40.01575 667.4394 0 ] /Rect [ 63.01575 434.1894 169.7157 446.1894 ] /Subtype /Link /Type /Annot
>>
endobj
323 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-2-fabrics_id1)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 78.85039 51.57575 90.85039 ] /Subtype /Link /Type /Annot
>>
endobj
324 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 79.60039 240.5451 91.60039 ] /Subtype /Link /Type /Annot
>>
endobj
325 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-2-fabrics_id2)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 66.85039 51.57575 78.85039 ] /Subtype /Link /Type /Annot
>>
endobj
326 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/release-independent/junos/topics/reference/requirements/virtual-chassis-fabric-hardware-planning.html)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 66.85039 334.4551 78.85039 ] /Subtype /Link /Type /Annot
>>
endobj
327 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-2-fabrics_id3)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 54.85039 57.13575 66.85039 ] /Subtype /Link /Type /Annot
>>
endobj
328 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.oreilly.com/catalog/errata.csp?isbn=0636920033028)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 54.85039 285.0051 66.85039 ] /Subtype /Link /Type /Annot
>>
endobj
329 0 obj
<<
/Annots [ 319 0 R 320 0 R 321 0 R 322 0 R 323 0 R 324 0 R 325 0 R 326 0 R 327 0 R 328 0 R ] /Contents 620 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
330 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 343 0 R /XYZ 46.01575 104.8504 0 ] /Rect [ 169.1857 612.4394 178.3792 622.0394 ] /Subtype /Link /Type /Annot
>>
endobj
331 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 343 0 R /XYZ 46.01575 92.85039 0 ] /Rect [ 424.8457 600.4394 447.477 610.0394 ] /Subtype /Link /Type /Annot
>>
endobj
332 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 343 0 R /XYZ 46.01575 68.85039 0 ] /Rect [ 80.80575 588.4394 89.84765 598.0394 ] /Subtype /Link /Type /Annot
>>
endobj
333 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 329 0 R /XYZ 40.01575 187.8394 0 ] /Rect [ 278.4457 491.0394 316.5109 503.0394 ] /Subtype /Link /Type /Annot
>>
endobj
334 0 obj
<<
/Annots [ 330 0 R 331 0 R 332 0 R 333 0 R ] /Contents 621 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
335 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 329 0 R /XYZ 40.01575 187.8394 0 ] /Rect [ 40.01575 620.6394 63.35575 632.6394 ] /Subtype /Link /Type /Annot
>>
endobj
336 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics_id5)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 90.85039 57.13575 102.8504 ] /Subtype /Link /Type /Annot
>>
endobj
337 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 91.60039 240.5451 103.6004 ] /Subtype /Link /Type /Annot
>>
endobj
338 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics_id6)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 78.85039 57.13575 90.85039 ] /Subtype /Link /Type /Annot
>>
endobj
339 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://tools.ietf.org/html/rfc7938#section-5.2)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 78.85039 554.8218 90.85039 ] /Subtype /Link /Type /Annot
>>
endobj
340 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://tools.ietf.org/html/rfc7938#section-5.2)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 66.85039 172.1851 78.85039 ] /Subtype /Link /Type /Annot
>>
endobj
341 0 obj
<<
/A <<
/S /URI /Type /Action /URI (layer-3-fabrics_id7)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 54.85039 57.13575 66.85039 ] /Subtype /Link /Type /Annot
>>
endobj
342 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://learning.oreilly.com/library/view/bgp-in-the/9781491983416/)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 54.85039 393.3851 66.85039 ] /Subtype /Link /Type /Annot
>>
endobj
343 0 obj
<<
/Annots [ 335 0 R 336 0 R 337 0 R 338 0 R 339 0 R 340 0 R 341 0 R 342 0 R ] /Contents 622 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
344 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 360 0 R /XYZ 40.01575 567.4394 0 ] /Rect [ 63.01575 754.7894 165.8257 766.7894 ] /Subtype /Link /Type /Annot
>>
endobj
345 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 367 0 R /XYZ 40.01575 767.4394 0 ] /Rect [ 63.01575 736.7894 112.4857 748.7894 ] /Subtype /Link /Type /Annot
>>
endobj
346 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 387 0 R /XYZ 40.01575 370.2394 0 ] /Rect [ 155.8557 666.2394 263.9012 678.2394 ] /Subtype /Link /Type /Annot
>>
endobj
347 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 353 0 R /XYZ 40.01575 494.6394 0 ] /Rect [ 407.4057 610.2394 506.3457 622.2394 ] /Subtype /Link /Type /Annot
>>
endobj
348 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 371 0 R /XYZ 40.01575 569.8394 0 ] /Rect [ 63.01575 559.9894 188.6357 571.9894 ] /Subtype /Link /Type /Annot
>>
endobj
349 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 371 0 R /XYZ 40.01575 292.2394 0 ] /Rect [ 63.01575 541.9894 158.0457 553.9894 ] /Subtype /Link /Type /Annot
>>
endobj
350 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 378 0 R /XYZ 40.01575 542.6394 0 ] /Rect [ 63.01575 523.9894 197.4657 535.9894 ] /Subtype /Link /Type /Annot
>>
endobj
351 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 378 0 R /XYZ 40.01575 79.03937 0 ] /Rect [ 63.01575 505.9894 233.0957 517.9894 ] /Subtype /Link /Type /Annot
>>
endobj
352 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 329 0 R /XYZ 40.01575 546.0394 0 ] /Rect [ 205.6557 292.6394 283.7951 304.6394 ] /Subtype /Link /Type /Annot
>>
endobj
353 0 obj
<<
/Annots [ 344 0 R 345 0 R 346 0 R 347 0 R 348 0 R 349 0 R 350 0 R 351 0 R 352 0 R ] /Contents 623 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
354 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 387 0 R /XYZ 40.01575 370.2394 0 ] /Rect [ 56.69575 496.6394 163.4057 508.6394 ] /Subtype /Link /Type /Annot
>>
endobj
355 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 367 0 R /XYZ 40.01575 767.4394 0 ] /Rect [ 340.6857 449.4394 394.7373 461.4394 ] /Subtype /Link /Type /Annot
>>
endobj
356 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 360 0 R /XYZ 40.01575 303.6394 0 ] /Rect [ 216.2157 371.4394 271.2478 383.4394 ] /Subtype /Link /Type /Annot
>>
endobj
357 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 360 0 R /XYZ 40.01575 303.6394 0 ] /Rect [ 395.1557 347.4394 447.8648 359.4394 ] /Subtype /Link /Type /Annot
>>
endobj
358 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 387 0 R /XYZ 46.01575 92.85039 0 ] /Rect [ 245.6657 322.8394 254.5617 332.4394 ] /Subtype /Link /Type /Annot
>>
endobj
359 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/topics/topic-map/mcast-pim-anycast-rp.html)
>> /Border [ 0 0 0 ] /Rect [ 138.6257 77.43937 434.8878 89.43937 ] /Subtype /Link /Type /Annot
>>
endobj
360 0 obj
<<
/Annots [ 354 0 R 355 0 R 356 0 R 357 0 R 358 0 R 359 0 R ] /Contents 624 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
361 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 367 0 R /XYZ 40.01575 416.8394 0 ] /Rect [ 367.3957 732.6394 535.5378 744.6394 ] /Subtype /Link /Type /Annot
>>
endobj
362 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 367 0 R /XYZ 40.01575 171.6394 0 ] /Rect [ 40.01575 720.6394 203.6887 732.6394 ] /Subtype /Link /Type /Annot
>>
endobj
363 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 367 0 R /XYZ 40.01575 694.8394 0 ] /Rect [ 156.7357 708.6394 231.7757 720.6394 ] /Subtype /Link /Type /Annot
>>
endobj
364 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 360 0 R /XYZ 40.01575 567.4394 0 ] /Rect [ 268.4457 138.2394 395.0934 150.2394 ] /Subtype /Link /Type /Annot
>>
endobj
365 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 367 0 R /XYZ 40.01575 416.8394 0 ] /Rect [ 472.9657 114.2394 554.2391 126.2394 ] /Subtype /Link /Type /Annot
>>
endobj
366 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 367 0 R /XYZ 40.01575 416.8394 0 ] /Rect [ 40.01575 102.2394 139.7209 114.2394 ] /Subtype /Link /Type /Annot
>>
endobj
367 0 obj
<<
/Annots [ 361 0 R 362 0 R 363 0 R 364 0 R 365 0 R 366 0 R ] /Contents 625 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
368 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 387 0 R /XYZ 46.01575 80.85039 0 ] /Rect [ 305.8657 626.8394 327.2168 636.4394 ] /Subtype /Link /Type /Annot
>>
endobj
369 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 387 0 R /XYZ 40.01575 370.2394 0 ] /Rect [ 365.9657 609.4394 472.3042 621.4394 ] /Subtype /Link /Type /Annot
>>
endobj
370 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 371 0 R /XYZ 40.01575 292.2394 0 ] /Rect [ 335.1357 404.6394 442.209 416.6394 ] /Subtype /Link /Type /Annot
>>
endobj
371 0 obj
<<
/Annots [ 368 0 R 369 0 R 370 0 R ] /Contents 626 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
372 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 387 0 R /XYZ 46.01575 68.85039 0 ] /Rect [ 346.7857 585.6394 355.6988 595.2394 ] /Subtype /Link /Type /Annot
>>
endobj
373 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 378 0 R /XYZ 40.01575 419.2394 0 ] /Rect [ 237.5357 459.0394 312.8314 471.0394 ] /Subtype /Link /Type /Annot
>>
endobj
374 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 378 0 R /XYZ 40.01575 192.0394 0 ] /Rect [ 108.0357 447.0394 174.7057 459.0394 ] /Subtype /Link /Type /Annot
>>
endobj
375 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 371 0 R /XYZ 40.01575 292.2394 0 ] /Rect [ 200.8357 447.0394 295.8657 459.0394 ] /Subtype /Link /Type /Annot
>>
endobj
376 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 378 0 R /XYZ 40.01575 192.0394 0 ] /Rect [ 455.7457 271.8394 527.6556 283.8394 ] /Subtype /Link /Type /Annot
>>
endobj
377 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 378 0 R /XYZ 40.01575 419.2394 0 ] /Rect [ 201.7557 134.6394 275.6604 146.6394 ] /Subtype /Link /Type /Annot
>>
endobj
378 0 obj
<<
/Annots [ 372 0 R 373 0 R 374 0 R 375 0 R 376 0 R 377 0 R ] /Contents 627 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
379 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 387 0 R /XYZ 40.01575 737.2394 0 ] /Rect [ 60.57575 751.0394 188.9657 763.0394 ] /Subtype /Link /Type /Annot
>>
endobj
380 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 360 0 R /XYZ 40.01575 303.6394 0 ] /Rect [ 487.4357 383.4394 539.6757 395.4394 ] /Subtype /Link /Type /Annot
>>
endobj
381 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan_id3)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 78.85039 57.13575 90.85039 ] /Subtype /Link /Type /Annot
>>
endobj
382 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://apps.juniper.net/feature-explorer/feature-info.html?fKey=3786&fn=Bidirectional%20PIM)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 78.85039 318.8951 90.85039 ] /Subtype /Link /Type /Annot
>>
endobj
383 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan_id5)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 66.85039 57.13575 78.85039 ] /Subtype /Link /Type /Annot
>>
endobj
384 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/certification/certification-tracks/data-center-track?tab=jncip-dc)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 66.85039 218.2851 78.85039 ] /Subtype /Link /Type /Annot
>>
endobj
385 0 obj
<<
/A <<
/S /URI /Type /Action /URI (vxlan_id7)
>> /Border [ 0 0 0 ] /Rect [ 46.01575 54.85039 57.13575 66.85039 ] /Subtype /Link /Type /Annot
>>
endobj
386 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/topics/concept/vxlan-constraints-qfx-series.html)
>> /Border [ 0 0 0 ] /Rect [ 131.0551 54.85039 395.0451 66.85039 ] /Subtype /Link /Type /Annot
>>
endobj
387 0 obj
<<
/Annots [ 379 0 R 380 0 R 381 0 R 382 0 R 383 0 R 384 0 R 385 0 R 386 0 R ] /Contents 628 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
388 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 60.02575 75.83937 136.914 87.83937 ] /Subtype /Link /Type /Annot
>>
endobj
389 0 obj
<<
/Annots [ 388 0 R ] /Contents 629 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
390 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nextheader.net/2015/09/02/zero-touch-provisioning-on-juniper-devices-using-linux/)
>> /Border [ 0 0 0 ] /Rect [ 163.9657 775.0394 281.9147 787.0394 ] /Subtype /Link /Type /Annot
>>
endobj
391 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/)
>> /Border [ 0 0 0 ] /Rect [ 315.1457 745.0394 396.2002 757.0394 ] /Subtype /Link /Type /Annot
>>
endobj
392 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/07/zero-touch-provisioning/)
>> /Border [ 0 0 0 ] /Rect [ 480.2357 745.0394 554.7586 757.0394 ] /Subtype /Link /Type /Annot
>>
endobj
393 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/07/zero-touch-provisioning/)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 733.0394 148.3857 745.0394 ] /Subtype /Link /Type /Annot
>>
endobj
394 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Day-One-Deploying-Touch-Provisioning-ebook/dp/B0195KUGV8)
>> /Border [ 0 0 0 ] /Rect [ 265.1157 715.0394 429.0964 727.0394 ] /Subtype /Link /Type /Annot
>>
endobj
395 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-MX-Comprehensive-Guide-Technologies/dp/1491932724/)
>> /Border [ 0 0 0 ] /Rect [ 164.5057 654.6394 210.6257 666.6394 ] /Subtype /Link /Type /Annot
>>
endobj
396 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/information-products/pathway-pages/mc-lag/multichassis-link-aggregation-groups.html)
>> /Border [ 0 0 0 ] /Rect [ 312.9257 624.6394 511.8957 636.6394 ] /Subtype /Link /Type /Annot
>>
endobj
397 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/10/mc-lag/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 585.6394 214.1357 597.6394 ] /Subtype /Link /Type /Annot
>>
endobj
398 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/29/mc-lag-lab-basic-l2-connectivity/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 567.6394 293.6257 579.6394 ] /Subtype /Link /Type /Annot
>>
endobj
399 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/30/mc-lag-lab-advanced-irb-functionality/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 549.6394 320.8657 561.6394 ] /Subtype /Link /Type /Annot
>>
endobj
400 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.eu/mc-lag-on-vqfx-eve-ng/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 531.6394 303.6257 543.6394 ] /Subtype /Link /Type /Annot
>>
endobj
401 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/topics/concept/virtual-chassis-ex-qfx-series-mixed-understanding.html)
>> /Border [ 0 0 0 ] /Rect [ 215.6257 486.2394 512.5705 498.2394 ] /Subtype /Link /Type /Annot
>>
endobj
402 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/topics/task/configuration/virtual-chassis-qfx-series-cli.html)
>> /Border [ 0 0 0 ] /Rect [ 131.7257 462.2394 292.7648 474.2394 ] /Subtype /Link /Type /Annot
>>
endobj
403 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/JUNOS-Enterprise-Switching-Practical-Certification/dp/059615397X/)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 450.2394 160.6209 462.2394 ] /Subtype /Link /Type /Annot
>>
endobj
404 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fabric-switching-tech-series/ex-series-up-running/)
>> /Border [ 0 0 0 ] /Rect [ 430.7157 450.2394 555.2572 462.2394 ] /Subtype /Link /Type /Annot
>>
endobj
405 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fabric-switching-tech-series/ex-series-up-running/)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 438.2394 77.25575 450.2394 ] /Subtype /Link /Type /Annot
>>
endobj
406 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 237.8657 420.2394 311.5278 432.2394 ] /Subtype /Link /Type /Annot
>>
endobj
407 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/data-center/)
>> /Border [ 0 0 0 ] /Rect [ 174.5357 408.2394 351.2842 420.2394 ] /Subtype /Link /Type /Annot
>>
endobj
408 0 obj
<<
/Border [ 0 0 0 ] /Contents () /Dest [ 424 0 R /XYZ 40.01575 689.4394 0 ] /Rect [ 82.25575 396.2394 161.652 408.2394 ] /Subtype /Link /Type /Annot
>>
endobj
409 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/information-products/pathway-pages/qfx-series/virtual-chassis-fabric.html)
>> /Border [ 0 0 0 ] /Rect [ 405.6857 396.2394 554.1817 408.2394 ] /Subtype /Link /Type /Annot
>>
endobj
410 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/information-products/pathway-pages/qfx-series/virtual-chassis-fabric.html)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 384.2394 66.69575 396.2394 ] /Subtype /Link /Type /Annot
>>
endobj
411 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/release-independent/vcf/information-products/pathway-pages/vcf-best-practices-guide.pdf)
>> /Border [ 0 0 0 ] /Rect [ 493.5257 384.2394 553.0638 396.2394 ] /Subtype /Link /Type /Annot
>>
endobj
412 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/release-independent/vcf/information-products/pathway-pages/vcf-best-practices-guide.pdf)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 372.2394 249.5257 384.2394 ] /Subtype /Link /Type /Annot
>>
endobj
413 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech)
>> /Border [ 0 0 0 ] /Rect [ 87.25575 354.2394 159.5157 366.2394 ] /Subtype /Link /Type /Annot
>>
endobj
414 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/08/vcf/)
>> /Border [ 0 0 0 ] /Rect [ 252.8857 354.2394 340.6657 366.2394 ] /Subtype /Link /Type /Annot
>>
endobj
415 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/local/pdf/whitepapers/2000565-en.pdf)
>> /Border [ 0 0 0 ] /Rect [ 117.2657 275.8394 299.2461 287.8394 ] /Subtype /Link /Type /Annot
>>
endobj
416 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 200.0857 245.8394 283.0076 257.8394 ] /Subtype /Link /Type /Annot
>>
endobj
417 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/data-center/)
>> /Border [ 0 0 0 ] /Rect [ 528.5957 233.8394 554.7923 245.8394 ] /Subtype /Link /Type /Annot
>>
endobj
418 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/data-center/)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 221.8394 184.5257 233.8394 ] /Subtype /Link /Type /Annot
>>
endobj
419 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://learning.oreilly.com/library/view/bgp-in-the/9781491983416/)
>> /Border [ 0 0 0 ] /Rect [ 361.4957 161.0394 495.1144 173.0394 ] /Subtype /Link /Type /Annot
>>
endobj
420 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://tools.ietf.org/html/rfc7938)
>> /Border [ 0 0 0 ] /Rect [ 170.0557 105.0394 454.6157 117.0394 ] /Subtype /Link /Type /Annot
>>
endobj
421 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/11/ip-fabric/)
>> /Border [ 0 0 0 ] /Rect [ 511.3557 87.03937 554.5091 99.03937 ] /Subtype /Link /Type /Annot
>>
endobj
422 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/11/ip-fabric/)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 75.03937 120.7294 87.03937 ] /Subtype /Link /Type /Annot
>>
endobj
423 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.networkers.fi/blog/juniper-qfx-ip-fabric-and-vxlan-part-1/)
>> /Border [ 0 0 0 ] /Rect [ 121.6957 75.03937 323.7478 87.03937 ] /Subtype /Link /Type /Annot
>>
endobj
424 0 obj
<<
/Annots [ 390 0 R 391 0 R 392 0 R 393 0 R 394 0 R 395 0 R 396 0 R 397 0 R 398 0 R 399 0 R 
  400 0 R 401 0 R 402 0 R 403 0 R 404 0 R 405 0 R 406 0 R 407 0 R 408 0 R 409 0 R 
  410 0 R 411 0 R 412 0 R 413 0 R 414 0 R 415 0 R 416 0 R 417 0 R 418 0 R 419 0 R 
  420 0 R 421 0 R 422 0 R 423 0 R ] /Contents 630 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
425 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 106.7157 724.6394 184.9591 736.6394 ] /Subtype /Link /Type /Annot
>>
endobj
426 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/data-center/)
>> /Border [ 0 0 0 ] /Rect [ 470.7457 724.6394 554.179 736.6394 ] /Subtype /Link /Type /Annot
>>
endobj
427 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/data-center/)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 712.6394 136.1657 724.6394 ] /Subtype /Link /Type /Annot
>>
endobj
428 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.networkers.fi/blog/juniper-qfx-ip-fabric-and-vxlan-part-1/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 673.6394 258.0957 685.6394 ] /Subtype /Link /Type /Annot
>>
endobj
429 0 obj
<<
/A <<
/S /URI /Type /Action /URI (http://www.networkers.fi/blog/juniper-qfx-ip-fabric-and-vxlan-part-2/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 655.6394 258.0957 667.6394 ] /Subtype /Link /Type /Annot
>>
endobj
430 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/15/vxlan-multicast/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 637.6394 205.8157 649.6394 ] /Subtype /Link /Type /Annot
>>
endobj
431 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://cumulusnetworks.com/blog/vxlan-designs-part-1/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 601.6394 396.4757 613.6394 ] /Subtype /Link /Type /Annot
>>
endobj
432 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://cumulusnetworks.com/blog/vxlan-designs-part-2/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 583.6394 396.4757 595.6394 ] /Subtype /Link /Type /Annot
>>
endobj
433 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/02/vxlan-part-i-why-vxlan-is-needed.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 535.6394 339.2257 547.6394 ] /Subtype /Link /Type /Annot
>>
endobj
434 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/03/vxlan-part-iv-underlay-network.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 517.6394 539.2657 529.6394 ] /Subtype /Link /Type /Annot
>>
endobj
435 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/03/vxlan-part-v-flood-and-learn.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 499.6394 300.3257 511.6394 ] /Subtype /Link /Type /Annot
>>
endobj
436 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.youtube.com/watch?v=Jqm_4TMmQz8)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 463.6394 276.9757 475.6394 ] /Subtype /Link /Type /Annot
>>
endobj
437 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://twitter.com/davidmahler)
>> /Border [ 0 0 0 ] /Rect [ 293.0957 463.6394 351.9957 475.6394 ] /Subtype /Link /Type /Annot
>>
endobj
438 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.youtube.com/watch?v=YNqKDI_bnPM&list=PLDQaRcbiSnqFe6pyaSy-Hwj8XRFPgZ5h8)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 445.6394 128.5857 457.6394 ] /Subtype /Link /Type /Annot
>>
endobj
439 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.youtube.com/channel/UCtuXekfqj-paqsxtqVNCC2A)
>> /Border [ 0 0 0 ] /Rect [ 144.7057 445.6394 223.6057 457.6394 ] /Subtype /Link /Type /Annot
>>
endobj
440 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.youtube.com/watch?v=qujBqnSQHVQ)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 427.6394 113.5957 439.6394 ] /Subtype /Link /Type /Annot
>>
endobj
441 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://twitter.com/ioshints)
>> /Border [ 0 0 0 ] /Rect [ 129.7157 427.6394 195.3057 439.6394 ] /Subtype /Link /Type /Annot
>>
endobj
442 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/data-center/)
>> /Border [ 0 0 0 ] /Rect [ 165.0657 382.2394 341.8936 394.2394 ] /Subtype /Link /Type /Annot
>>
endobj
443 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX10000-Comprehensive-Building-Next-Generation-ebook/dp/B01J6MYF58/)
>> /Border [ 0 0 0 ] /Rect [ 151.7457 370.2394 237.9841 382.2394 ] /Subtype /Link /Type /Annot
>>
endobj
444 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/data-center-technologies/data-center-deployment-evpn-vxlan/)
>> /Border [ 0 0 0 ] /Rect [ 486.9057 370.2394 554.2944 382.2394 ] /Subtype /Link /Type /Annot
>>
endobj
445 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/data-center-technologies/data-center-deployment-evpn-vxlan/)
>> /Border [ 0 0 0 ] /Rect [ 40.01575 358.2394 215.6357 370.2394 ] /Subtype /Link /Type /Annot
>>
endobj
446 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://learning.oreilly.com/library/view/evpn-in-the/9781492029045/)
>> /Border [ 0 0 0 ] /Rect [ 48.01575 297.4394 160.3129 309.4394 ] /Subtype /Link /Type /Annot
>>
endobj
447 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/release-independent/solutions/information-products/pathway-pages/sg-003-evpn-vxlan.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 232.4394 338.6957 244.4394 ] /Subtype /Link /Type /Annot
>>
endobj
448 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/junos/information-products/pathway-pages/junos-sdn/evpn-vxlan.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 214.4394 156.9457 226.4394 ] /Subtype /Link /Type /Annot
>>
endobj
449 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/release-independent/solutions/information-products/pathway-pages/sg-005-cloud-data-center.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 196.4394 231.4157 208.4394 ] /Subtype /Link /Type /Annot
>>
endobj
450 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/release-independent/solutions/information-products/pathway-pages/evpn-lag-multihoming-guide/evpn-lag-multihoming-guide.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 178.4394 398.6857 190.4394 ] /Subtype /Link /Type /Annot
>>
endobj
451 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.eu/evpn-vxlan-on-vqfx-series-devices/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 142.4394 356.9757 154.4394 ] /Subtype /Link /Type /Annot
>>
endobj
452 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://danhearty.wordpress.com/2018/02/22/juniper-qfx10k-evpn-vxlan-mac-learning-verification-single-homed-endpoint/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 124.4394 505.9757 136.4394 ] /Subtype /Link /Type /Annot
>>
endobj
453 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://danhearty.wordpress.com/2018/03/28/juniper-qfx10k-evpn-vxlan-evpn-anycast-gateway-verification/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 106.4394 436.1257 118.4394 ] /Subtype /Link /Type /Annot
>>
endobj
454 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://danhearty.wordpress.com/2019/05/04/juniper-qfx10k-evpn-vxlan-irb-routing-bgp/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 88.43937 357.5857 100.4394 ] /Subtype /Link /Type /Annot
>>
endobj
455 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/08/01/evpn-vxlan-lab-basic-l2-switching/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 70.43937 306.4157 82.43937 ] /Subtype /Link /Type /Annot
>>
endobj
456 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/08/03/evpn-vxlan-lab-rt-assignment-methods/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 52.43937 331.9757 64.43937 ] /Subtype /Link /Type /Annot
>>
endobj
457 0 obj
<<
/Annots [ 425 0 R 426 0 R 427 0 R 428 0 R 429 0 R 430 0 R 431 0 R 432 0 R 433 0 R 434 0 R 
  435 0 R 436 0 R 437 0 R 438 0 R 439 0 R 440 0 R 441 0 R 442 0 R 443 0 R 444 0 R 
  445 0 R 446 0 R 447 0 R 448 0 R 449 0 R 450 0 R 451 0 R 452 0 R 453 0 R 454 0 R 
  455 0 R 456 0 R ] /Contents 631 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
458 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/08/05/evpn-vxlan-lab-irb-functionality/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 772.0394 298.0757 784.0394 ] /Subtype /Link /Type /Annot
>>
endobj
459 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/18/mx-evpn-vxlan-basic-config/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 754.0394 270.8357 766.0394 ] /Subtype /Link /Type /Annot
>>
endobj
460 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/19/qfx-evpn-basic-config/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 736.0394 240.2757 748.0394 ] /Subtype /Link /Type /Annot
>>
endobj
461 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/20/evpn-vxlan-rt-communities/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 718.0394 271.3757 730.0394 ] /Subtype /Link /Type /Annot
>>
endobj
462 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://blog.noc.grnet.gr/2016/09/28/lab-on-evpn-vxlan-on-juniper-qfx5100-switches-3/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 700.0394 269.7857 712.0394 ] /Subtype /Link /Type /Annot
>>
endobj
463 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://cumulusnetworks.com/blog/asymmetric-vs-symmetric-model/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 682.0394 336.9657 694.0394 ] /Subtype /Link /Type /Annot
>>
endobj
464 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/04/vxlan-part-vi-vxlan-bgp-evpn-basic.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 646.0394 419.8057 658.0394 ] /Subtype /Link /Type /Annot
>>
endobj
465 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/05/vxlan-part-vii-vxlan-bgp-evpn-control.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 628.0394 438.1557 640.0394 ] /Subtype /Link /Type /Annot
>>
endobj
466 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/06/vxlan-part-viii-vxlan-bgp-evpn-external.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 610.0394 423.7057 622.0394 ] /Subtype /Link /Type /Annot
>>
endobj
467 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/09/vxlan-part-xii-routing-exchange.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 592.0394 535.9657 604.0394 ] /Subtype /Link /Type /Annot
>>
endobj
468 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/11/vxlan-part-xiv-control-plane-operation.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 574.0394 474.8257 586.0394 ] /Subtype /Link /Type /Annot
>>
endobj
469 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://nwktimes.blogspot.com/2018/12/vxlan-part-xv-analysis-of-bgp-evpn.html)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 556.0394 463.1657 568.0394 ] /Subtype /Link /Type /Annot
>>
endobj
470 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.youtube.com/watch?v=EBjPve8AmR4)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 520.0394 268.0757 532.0394 ] /Subtype /Link /Type /Annot
>>
endobj
471 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.youtube.com/watch?v=I1gPiWACgUo)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 502.0394 281.9557 514.0394 ] /Subtype /Link /Type /Annot
>>
endobj
472 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/proof-concept-labs/using-ethernet-vpns/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 393.6394 331.4657 405.6394 ] /Subtype /Link /Type /Annot
>>
endobj
473 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/mpls-up-running-on-junos/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 375.6394 210.3057 387.6394 ] /Subtype /Link /Type /Annot
>>
endobj
474 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/networking-technologies-series/mpls-enterprise-engineers/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 357.6394 245.8657 369.6394 ] /Subtype /Link /Type /Annot
>>
endobj
475 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/17/mx-evpn-mpls-basic-config/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 222.8394 265.2757 234.8394 ] /Subtype /Link /Type /Annot
>>
endobj
476 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/21/mx-evpn-irb-functionality/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 204.8394 254.1657 216.8394 ] /Subtype /Link /Type /Annot
>>
endobj
477 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://jncie.tech/2017/07/23/evpn-vxlan-to-evpn-mpls-stitching/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 186.8394 306.9657 198.8394 ] /Subtype /Link /Type /Annot
>>
endobj
478 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.youtube.com/watch?v=nPKLe0M5yJU)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 150.8394 356.9862 162.8394 ] /Subtype /Link /Type /Annot
>>
endobj
479 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/configuring-junos-policies/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 60.43937 312.5357 72.43937 ] /Subtype /Link /Type /Annot
>>
endobj
480 0 obj
<<
/Annots [ 458 0 R 459 0 R 460 0 R 461 0 R 462 0 R 463 0 R 464 0 R 465 0 R 466 0 R 467 0 R 
  468 0 R 469 0 R 470 0 R 471 0 R 472 0 R 473 0 R 474 0 R 475 0 R 476 0 R 477 0 R 
  478 0 R 479 0 R ] /Contents 632 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
481 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/hardening-junos-devices-checklist/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 772.0394 285.3257 784.0394 ] /Subtype /Link /Type /Annot
>>
endobj
482 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/deploying-bgp-routing-security/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 754.0394 252.5357 766.0394 ] /Subtype /Link /Type /Annot
>>
endobj
483 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-MX-Comprehensive-Guide-Technologies/dp/1491932724/)
>> /Border [ 0 0 0 ] /Rect [ 82.81575 739.0394 134.4565 751.0394 ] /Subtype /Link /Type /Annot
>>
endobj
484 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.inetzero.com/qfxmxevpn/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 688.0394 355.3457 700.0394 ] /Subtype /Link /Type /Annot
>>
endobj
485 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://danhearty.wordpress.com/2018/07/09/using-junos-firewall-filters-for-troubleshooting-verification-qfx5110/)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 670.0394 453.5057 682.0394 ] /Subtype /Link /Type /Annot
>>
endobj
486 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/jnbooks/day-one/fundamentals-series/data-center/)
>> /Border [ 0 0 0 ] /Rect [ 143.5957 603.6394 311.7779 615.6394 ] /Subtype /Link /Type /Annot
>>
endobj
487 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.amazon.com/Juniper-QFX5100-Comprehensive-Building-Next-Generation/dp/1491949570/)
>> /Border [ 0 0 0 ] /Rect [ 472.6257 603.6394 555.2598 615.6394 ] /Subtype /Link /Type /Annot
>>
endobj
488 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/release-independent/solutions/information-products/pathway-pages/solutions/l3gw-vmto-evpn-vxlan-mpls.pdf)
>> /Border [ 0 0 0 ] /Rect [ 264.7257 573.6394 550.9628 585.6394 ] /Subtype /Link /Type /Annot
>>
endobj
489 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/documentation/en_US/release-independent/solutions/information-products/pathway-pages/solutions/l3gw-vmto-evpn-vxlan-mpls.pdf)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 561.6394 318.2895 573.6394 ] /Subtype /Link /Type /Annot
>>
endobj
490 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://www.juniper.net/us/en/training/certification/certification-tracks/data-center-track/?tab=jncip-dc)
>> /Border [ 0 0 0 ] /Rect [ 244.7257 549.6394 373.0857 561.6394 ] /Subtype /Link /Type /Annot
>>
endobj
491 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/srossen)
>> /Border [ 0 0 0 ] /Rect [ 63.01575 432.8394 125.2657 444.8394 ] /Subtype /Link /Type /Annot
>>
endobj
492 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://twitter.com/steve)
>> /Border [ 0 0 0 ] /Rect [ 131.3757 432.8394 165.4257 444.8394 ] /Subtype /Link /Type /Annot
>>
endobj
493 0 obj
<<
/A <<
/S /URI /Type /Action /URI (https://github.com/supertylerc/jncip-dc-notes/issues/1)
>> /Border [ 0 0 0 ] /Rect [ 355.5257 432.8394 393.3257 444.8394 ] /Subtype /Link /Type /Annot
>>
endobj
494 0 obj
<<
/Annots [ 481 0 R 482 0 R 483 0 R 484 0 R 485 0 R 486 0 R 487 0 R 488 0 R 489 0 R 490 0 R 
  491 0 R 492 0 R 493 0 R ] /Contents 633 0 R /MediaBox [ 0 0 595.2756 841.8898 ] /Parent 589 0 R /Resources <<
/Font 1 0 R /ProcSet [ /PDF /Text /ImageB /ImageC /ImageI ]
>> /Rotate 0 
  /Trans <<

>> /Type /Page
>>
endobj
495 0 obj
<<
/Outlines 497 0 R /PageLabels 634 0 R /PageMode /UseNone /Pages 589 0 R /Type /Catalog
>>
endobj
496 0 obj
<<
/Author () /CreationDate (D:20190614081035+00'00') /Creator (\(unspecified\)) /Keywords () /ModDate (D:20190614081035+00'00') /Producer (ReportLab PDF Library - www.reportlab.com) 
  /Subject (\(unspecified\)) /Title () /Trapped /False
>>
endobj
497 0 obj
<<
/Count 111 /First 498 0 R /Last 498 0 R /Type /Outlines
>>
endobj
498 0 obj
<<
/Count 90 /Dest [ 206 0 R /XYZ 40.01575 787.0394 0 ] /First 499 0 R /Last 499 0 R /Parent 497 0 R /Title (JNCIP-DC Study Notes)
>>
endobj
499 0 obj
<<
/Count 89 /Dest [ 206 0 R /XYZ 40.01575 498.2394 0 ] /First 500 0 R /Last 588 0 R /Parent 498 0 R /Title (Contributing)
>>
endobj
500 0 obj
<<
/Count 6 /Dest [ 206 0 R /XYZ 40.01575 217.0394 0 ] /First 501 0 R /Last 504 0 R /Next 507 0 R /Parent 499 0 R 
  /Title (Data Center Deployment and Management)
>>
endobj
501 0 obj
<<
/Dest [ 212 0 R /XYZ 40.01575 787.0394 0 ] /Next 502 0 R /Parent 500 0 R /Title (Zero-Touch Provisioning)
>>
endobj
502 0 obj
<<
/Dest [ 212 0 R /XYZ 40.01575 222.6394 0 ] /Next 503 0 R /Parent 500 0 R /Prev 501 0 R /Title (High Availability)
>>
endobj
503 0 obj
<<
/Dest [ 216 0 R /XYZ 40.01575 330.2394 0 ] /Next 504 0 R /Parent 500 0 R /Prev 502 0 R /Title (Monitoring)
>>
endobj
504 0 obj
<<
/Count 2 /Dest [ 216 0 R /XYZ 40.01575 263.8394 0 ] /First 505 0 R /Last 506 0 R /Parent 500 0 R /Prev 503 0 R 
  /Title (Analytics)
>>
endobj
505 0 obj
<<
/Dest [ 216 0 R /XYZ 40.01575 203.4394 0 ] /Next 506 0 R /Parent 504 0 R /Title (sFlow)
>>
endobj
506 0 obj
<<
/Dest [ 228 0 R /XYZ 40.01575 501.4394 0 ] /Parent 504 0 R /Prev 505 0 R /Title (Juniper Enhanced Analytics)
>>
endobj
507 0 obj
<<
/Count 17 /Dest [ 235 0 R /XYZ 40.01575 787.0394 0 ] /First 508 0 R /Last 524 0 R /Next 525 0 R /Parent 499 0 R 
  /Prev 500 0 R /Title (Multi-Chassis LAG \(MC-LAG\))
>>
endobj
508 0 obj
<<
/Count 9 /Dest [ 235 0 R /XYZ 40.01575 241.4394 0 ] /First 509 0 R /Last 517 0 R /Next 518 0 R /Parent 507 0 R 
  /Title (Terminology)
>>
endobj
509 0 obj
<<
/Dest [ 235 0 R /XYZ 40.01575 193.0394 0 ] /Next 510 0 R /Parent 508 0 R /Title (Service ID)
>>
endobj
510 0 obj
<<
/Dest [ 235 0 R /XYZ 40.01575 133.8394 0 ] /Next 511 0 R /Parent 508 0 R /Prev 509 0 R /Title (Redundancy Group ID)
>>
endobj
511 0 obj
<<
/Dest [ 244 0 R /XYZ 40.01575 636.2394 0 ] /Next 512 0 R /Parent 508 0 R /Prev 510 0 R /Title (MCAE ID)
>>
endobj
512 0 obj
<<
/Dest [ 244 0 R /XYZ 40.01575 577.0394 0 ] /Next 513 0 R /Parent 508 0 R /Prev 511 0 R /Title (MCAE Chassis ID)
>>
endobj
513 0 obj
<<
/Dest [ 244 0 R /XYZ 40.01575 529.8394 0 ] /Next 514 0 R /Parent 508 0 R /Prev 512 0 R /Title (LACP System ID)
>>
endobj
514 0 obj
<<
/Dest [ 244 0 R /XYZ 40.01575 470.6394 0 ] /Next 515 0 R /Parent 508 0 R /Prev 513 0 R /Title (LACP Admin Key)
>>
endobj
515 0 obj
<<
/Dest [ 244 0 R /XYZ 40.01575 411.4394 0 ] /Next 516 0 R /Parent 508 0 R /Prev 514 0 R /Title (MCAE Mode)
>>
endobj
516 0 obj
<<
/Dest [ 244 0 R /XYZ 40.01575 265.4394 0 ] /Next 517 0 R /Parent 508 0 R /Prev 515 0 R /Title (Status Control)
>>
endobj
517 0 obj
<<
/Dest [ 244 0 R /XYZ 40.01575 194.2394 0 ] /Parent 508 0 R /Prev 516 0 R /Title (MC-LAG Protection)
>>
endobj
518 0 obj
<<
/Count 4 /Dest [ 244 0 R /XYZ 40.01575 75.03937 0 ] /First 519 0 R /Last 522 0 R /Next 523 0 R /Parent 507 0 R 
  /Prev 508 0 R /Title (Guidelines)
>>
endobj
519 0 obj
<<
/Dest [ 246 0 R /XYZ 40.01575 735.0394 0 ] /Next 520 0 R /Parent 518 0 R /Title (Inter-Chassis Link Redundancy)
>>
endobj
520 0 obj
<<
/Dest [ 246 0 R /XYZ 40.01575 651.8394 0 ] /Next 521 0 R /Parent 518 0 R /Prev 519 0 R /Title (Compensating for Lack of LACP support)
>>
endobj
521 0 obj
<<
/Dest [ 246 0 R /XYZ 40.01575 580.6394 0 ] /Next 522 0 R /Parent 518 0 R /Prev 520 0 R /Title (Layer 3 Connectivity)
>>
endobj
522 0 obj
<<
/Dest [ 246 0 R /XYZ 40.01575 308.6394 0 ] /Parent 518 0 R /Prev 521 0 R /Title (Spanning Tree Protocol)
>>
endobj
523 0 obj
<<
/Dest [ 246 0 R /XYZ 40.01575 108.6394 0 ] /Next 524 0 R /Parent 507 0 R /Prev 518 0 R /Title (Configuration)
>>
endobj
524 0 obj
<<
/Dest [ 290 0 R /XYZ 40.01575 465.4394 0 ] /Parent 507 0 R /Prev 523 0 R /Title (Conclusion)
>>
endobj
525 0 obj
<<
/Count 8 /Dest [ 290 0 R /XYZ 40.01575 333.0394 0 ] /First 526 0 R /Last 527 0 R /Next 534 0 R /Parent 499 0 R 
  /Prev 507 0 R /Title (Layer 2 Fabrics)
>>
endobj
526 0 obj
<<
/Dest [ 295 0 R /XYZ 40.01575 618.2394 0 ] /Next 527 0 R /Parent 525 0 R /Title (Virtual Chassis)
>>
endobj
527 0 obj
<<
/Count 6 /Dest [ 304 0 R /XYZ 40.01575 787.0394 0 ] /First 528 0 R /Last 533 0 R /Parent 525 0 R /Prev 526 0 R 
  /Title (Virtual Chassis Fabric)
>>
endobj
528 0 obj
<<
/Dest [ 304 0 R /XYZ 40.01575 423.8394 0 ] /Next 529 0 R /Parent 527 0 R /Title (Provisioning Options)
>>
endobj
529 0 obj
<<
/Dest [ 311 0 R /XYZ 40.01575 612.2394 0 ] /Next 530 0 R /Parent 527 0 R /Prev 528 0 R /Title (Mastership Election)
>>
endobj
530 0 obj
<<
/Dest [ 311 0 R /XYZ 40.01575 388.2394 0 ] /Next 531 0 R /Parent 527 0 R /Prev 529 0 R /Title (Control Plane)
>>
endobj
531 0 obj
<<
/Dest [ 311 0 R /XYZ 40.01575 77.03937 0 ] /Next 532 0 R /Parent 527 0 R /Prev 530 0 R /Title (Data Plane)
>>
endobj
532 0 obj
<<
/Dest [ 318 0 R /XYZ 40.01575 291.0394 0 ] /Next 533 0 R /Parent 527 0 R /Prev 531 0 R /Title (BUM Traffic)
>>
endobj
533 0 obj
<<
/Dest [ 318 0 R /XYZ 40.01575 133.0394 0 ] /Parent 527 0 R /Prev 532 0 R /Title (Fabric Partition)
>>
endobj
534 0 obj
<<
/Count 7 /Dest [ 329 0 R /XYZ 40.01575 543.2394 0 ] /First 535 0 R /Last 541 0 R /Next 542 0 R /Parent 499 0 R 
  /Prev 525 0 R /Title (Layer 3 Fabrics)
>>
endobj
535 0 obj
<<
/Dest [ 329 0 R /XYZ 40.01575 420.4394 0 ] /Next 536 0 R /Parent 534 0 R /Title (3-Stage Clos Architecture)
>>
endobj
536 0 obj
<<
/Count 2 /Dest [ 329 0 R /XYZ 40.01575 234.0394 0 ] /First 537 0 R /Last 538 0 R /Next 539 0 R /Parent 534 0 R 
  /Prev 535 0 R /Title (IP Fabric Routing)
>>
endobj
537 0 obj
<<
/Dest [ 329 0 R /XYZ 40.01575 185.6394 0 ] /Next 538 0 R /Parent 536 0 R /Title (iBGP)
>>
endobj
538 0 obj
<<
/Dest [ 334 0 R /XYZ 40.01575 711.0394 0 ] /Parent 536 0 R /Prev 537 0 R /Title (eBGP)
>>
endobj
539 0 obj
<<
/Dest [ 334 0 R /XYZ 40.01575 304.2394 0 ] /Next 540 0 R /Parent 534 0 R /Prev 536 0 R /Title (IP Fabric Scaling)
>>
endobj
540 0 obj
<<
/Dest [ 343 0 R /XYZ 40.01575 665.0394 0 ] /Next 541 0 R /Parent 534 0 R /Prev 539 0 R /Title (IP Fabric Best Practices)
>>
endobj
541 0 obj
<<
/Dest [ 343 0 R /XYZ 40.01575 223.8394 0 ] /Parent 534 0 R /Prev 540 0 R /Title (Configuration)
>>
endobj
542 0 obj
<<
/Count 21 /Dest [ 343 0 R /XYZ 40.01575 160.4394 0 ] /First 543 0 R /Last 563 0 R /Next 564 0 R /Parent 499 0 R 
  /Prev 534 0 R /Title (VXLAN)
>>
endobj
543 0 obj
<<
/Count 2 /Dest [ 353 0 R /XYZ 40.01575 492.2394 0 ] /First 544 0 R /Last 545 0 R /Next 546 0 R /Parent 542 0 R 
  /Title (Introduction to VXLAN)
>>
endobj
544 0 obj
<<
/Dest [ 353 0 R /XYZ 40.01575 323.8394 0 ] /Next 545 0 R /Parent 543 0 R /Title (Layer 3 Fabrics and Layer 2 L2VPNs)
>>
endobj
545 0 obj
<<
/Dest [ 360 0 R /XYZ 40.01575 660.2394 0 ] /Parent 543 0 R /Prev 544 0 R /Title (Encapsulation)
>>
endobj
546 0 obj
<<
/Count 2 /Dest [ 360 0 R /XYZ 40.01575 565.0394 0 ] /First 547 0 R /Last 548 0 R /Next 549 0 R /Parent 542 0 R 
  /Prev 543 0 R /Title (Multicast Control Plane)
>>
endobj
547 0 obj
<<
/Dest [ 360 0 R /XYZ 40.01575 480.6394 0 ] /Next 548 0 R /Parent 546 0 R /Title (PIM)
>>
endobj
548 0 obj
<<
/Dest [ 360 0 R /XYZ 40.01575 301.4394 0 ] /Parent 546 0 R /Prev 547 0 R /Title (Anycast RP)
>>
endobj
549 0 obj
<<
/Count 3 /Dest [ 367 0 R /XYZ 40.01575 765.0394 0 ] /First 550 0 R /Last 552 0 R /Next 553 0 R /Parent 542 0 R 
  /Prev 546 0 R /Title (Data Plane)
>>
endobj
550 0 obj
<<
/Dest [ 367 0 R /XYZ 40.01575 692.6394 0 ] /Next 551 0 R /Parent 549 0 R /Title (802.1Q Stripping)
>>
endobj
551 0 obj
<<
/Dest [ 367 0 R /XYZ 40.01575 414.6394 0 ] /Next 552 0 R /Parent 549 0 R /Prev 550 0 R /Title (Data Plane for Known Unicast Traffic)
>>
endobj
552 0 obj
<<
/Dest [ 367 0 R /XYZ 40.01575 169.4394 0 ] /Parent 549 0 R /Prev 551 0 R /Title (Multicast Data Plane for BUM Traffic)
>>
endobj
553 0 obj
<<
/Count 2 /Dest [ 371 0 R /XYZ 40.01575 567.4394 0 ] /First 554 0 R /Last 555 0 R /Next 556 0 R /Parent 542 0 R 
  /Prev 549 0 R /Title (VxLAN L2 and L3 Gateways)
>>
endobj
554 0 obj
<<
/Dest [ 371 0 R /XYZ 40.01575 519.0394 0 ] /Next 555 0 R /Parent 553 0 R /Title (VxLAN Layer 2 Gateway)
>>
endobj
555 0 obj
<<
/Dest [ 371 0 R /XYZ 40.01575 459.8394 0 ] /Parent 553 0 R /Prev 554 0 R /Title (VxLAN Layer 3 Gateway)
>>
endobj
556 0 obj
<<
/Dest [ 371 0 R /XYZ 40.01575 289.8394 0 ] /Next 557 0 R /Parent 542 0 R /Prev 553 0 R /Title (Hardware Positioning)
>>
endobj
557 0 obj
<<
/Count 2 /Dest [ 378 0 R /XYZ 40.01575 540.2394 0 ] /First 558 0 R /Last 559 0 R /Next 560 0 R /Parent 542 0 R 
  /Prev 556 0 R /Title (Asymmetric vs Symmetric IRB)
>>
endobj
558 0 obj
<<
/Dest [ 378 0 R /XYZ 40.01575 417.0394 0 ] /Next 559 0 R /Parent 557 0 R /Title (Asymmetric IRB)
>>
endobj
559 0 obj
<<
/Dest [ 378 0 R /XYZ 40.01575 189.8394 0 ] /Parent 557 0 R /Prev 558 0 R /Title (Symmetric IRB)
>>
endobj
560 0 obj
<<
/Count 2 /Dest [ 378 0 R /XYZ 40.01575 76.63937 0 ] /First 561 0 R /Last 562 0 R /Next 563 0 R /Parent 542 0 R 
  /Prev 557 0 R /Title (Edge vs. Central Routing and Bridging)
>>
endobj
561 0 obj
<<
/Dest [ 387 0 R /XYZ 40.01575 735.0394 0 ] /Next 562 0 R /Parent 560 0 R /Title (Central Routing and Bridging)
>>
endobj
562 0 obj
<<
/Dest [ 387 0 R /XYZ 40.01575 487.0394 0 ] /Parent 560 0 R /Prev 561 0 R /Title (Edge Routing and Bridging)
>>
endobj
563 0 obj
<<
/Dest [ 387 0 R /XYZ 40.01575 415.8394 0 ] /Parent 542 0 R /Prev 560 0 R /Title (Configuration)
>>
endobj
564 0 obj
<<
/Dest [ 387 0 R /XYZ 40.01575 367.4394 0 ] /Next 565 0 R /Parent 499 0 R /Prev 542 0 R /Title (EVPN VXLAN Signaling)
>>
endobj
565 0 obj
<<
/Count 12 /Dest [ 387 0 R /XYZ 40.01575 316.6394 0 ] /First 566 0 R /Last 577 0 R /Next 578 0 R /Parent 499 0 R 
  /Prev 564 0 R /Title (Technology-Oriented Labs)
>>
endobj
566 0 obj
<<
/Dest [ 387 0 R /XYZ 40.01575 235.8394 0 ] /Next 567 0 R /Parent 565 0 R /Title (Lab 1 \(Multicast and CRB with QFX\))
>>
endobj
567 0 obj
<<
/Dest [ 387 0 R /XYZ 40.01575 175.4394 0 ] /Next 568 0 R /Parent 565 0 R /Prev 566 0 R /Title (Lab 2 \(Multicast and CRB with MX\))
>>
endobj
568 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 787.0394 0 ] /Next 569 0 R /Parent 565 0 R /Prev 567 0 R /Title (Lab 3 \(Multicast and ERB\))
>>
endobj
569 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 726.6394 0 ] /Next 570 0 R /Parent 565 0 R /Prev 568 0 R /Title (Lab 4 \(EVPN and CRB with QFX\))
>>
endobj
570 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 666.2394 0 ] /Next 571 0 R /Parent 565 0 R /Prev 569 0 R /Title (Lab 5 \(EVPN and CRB with MX\))
>>
endobj
571 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 605.8394 0 ] /Next 572 0 R /Parent 565 0 R /Prev 570 0 R /Title (Lab 6 \(EVPN and ERB\))
>>
endobj
572 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 545.4394 0 ] /Next 573 0 R /Parent 565 0 R /Prev 571 0 R /Title (Lab 7 \(EVPN Multihoming with QFX\))
>>
endobj
573 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 485.0394 0 ] /Next 574 0 R /Parent 565 0 R /Prev 572 0 R /Title (Lab 8 \(EVPN Multihoming with MX\))
>>
endobj
574 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 424.6394 0 ] /Next 575 0 R /Parent 565 0 R /Prev 573 0 R /Title (Lab 9 \(DCI with MX Series EVPN Stitching\))
>>
endobj
575 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 364.2394 0 ] /Next 576 0 R /Parent 565 0 R /Prev 574 0 R /Title (Lab 10 \(DCI with MX Series L3VPN\))
>>
endobj
576 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 303.8394 0 ] /Next 577 0 R /Parent 565 0 R /Prev 575 0 R /Title (Lab 11 \(DCI with VxLAN EVPN and MX\))
>>
endobj
577 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 243.4394 0 ] /Parent 565 0 R /Prev 576 0 R /Title (Lab 12 \(DCI with VxLAN EVPN and QFX\))
>>
endobj
578 0 obj
<<
/Count 9 /Dest [ 389 0 R /XYZ 40.01575 183.0394 0 ] /First 579 0 R /Last 587 0 R /Next 588 0 R /Parent 499 0 R 
  /Prev 565 0 R /Title (Additional Resources)
>>
endobj
579 0 obj
<<
/Dest [ 389 0 R /XYZ 40.01575 108.2394 0 ] /Next 580 0 R /Parent 578 0 R /Title (Data Center Deployment or Management)
>>
endobj
580 0 obj
<<
/Dest [ 424 0 R /XYZ 40.01575 687.0394 0 ] /Next 581 0 R /Parent 578 0 R /Prev 579 0 R /Title (Multichassis LAG)
>>
endobj
581 0 obj
<<
/Dest [ 424 0 R /XYZ 40.01575 518.6394 0 ] /Next 582 0 R /Parent 578 0 R /Prev 580 0 R /Title (Layer 2 Fabrics)
>>
endobj
582 0 obj
<<
/Dest [ 424 0 R /XYZ 40.01575 338.2394 0 ] /Next 583 0 R /Parent 578 0 R /Prev 581 0 R /Title (Layer 3 Fabrics)
>>
endobj
583 0 obj
<<
/Dest [ 457 0 R /XYZ 40.01575 787.0394 0 ] /Next 584 0 R /Parent 578 0 R /Prev 582 0 R /Title (VxLAN)
>>
endobj
584 0 obj
<<
/Dest [ 457 0 R /XYZ 40.01575 414.6394 0 ] /Next 585 0 R /Parent 578 0 R /Prev 583 0 R /Title (EVPN VxLAN Signaling)
>>
endobj
585 0 obj
<<
/Dest [ 480 0 R /XYZ 40.01575 489.0394 0 ] /Next 586 0 R /Parent 578 0 R /Prev 584 0 R /Title (Data Center Interconnect)
>>
endobj
586 0 obj
<<
/Dest [ 480 0 R /XYZ 40.01575 125.8394 0 ] /Next 587 0 R /Parent 578 0 R /Prev 585 0 R /Title (Data Center Architecture and Security)
>>
endobj
587 0 obj
<<
/Dest [ 494 0 R /XYZ 40.01575 657.0394 0 ] /Parent 578 0 R /Prev 586 0 R /Title (Miscellaneous)
>>
endobj
588 0 obj
<<
/Dest [ 494 0 R /XYZ 40.01575 536.6394 0 ] /Parent 499 0 R /Prev 578 0 R /Title (Contributors)
>>
endobj
589 0 obj
<<
/Count 44 /Kids [ 4 0 R 5 0 R 86 0 R 171 0 R 190 0 R 191 0 R 206 0 R 212 0 R 216 0 R 228 0 R 
  235 0 R 244 0 R 246 0 R 249 0 R 251 0 R 252 0 R 253 0 R 257 0 R 258 0 R 259 0 R 
  267 0 R 268 0 R 269 0 R 270 0 R 273 0 R 290 0 R 295 0 R 304 0 R 311 0 R 318 0 R 
  329 0 R 334 0 R 343 0 R 353 0 R 360 0 R 367 0 R 371 0 R 378 0 R 387 0 R 389 0 R 
  424 0 R 457 0 R 480 0 R 494 0 R ] /Type /Pages
>>
endobj
590 0 obj
<<
/Length 886
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 775.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 30 re B*
Q
q
.12549 .262745 .360784 rg
BT 1 0 0 1 0 4 Tm /F2 20 Tf 24 TL 149.282 0 Td (JNCIP-DC Study Notes) Tj T* -149.282 0 Td ET
Q
Q
q
1 0 0 1 40.01575 745.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 24 re B*
Q
q
.12549 .262745 .360784 rg
BT 1 0 0 1 0 3 Tm /F2 15 Tf 18 TL 230.9445 0 Td (version) Tj T* -230.9445 0 Td ET
Q
Q
q
1 0 0 1 40.01575 650 cm
Q
q
1 0 0 1 40.01575 629.6 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.4 Tm /F2 12 Tf 14.4 TL 205.272 0 Td (Tyler Christiansen) Tj T* -205.272 0 Td ET
Q
Q
q
1 0 0 1 40.01575 544.5606 cm
Q
q
1 0 0 1 40.01575 524.1606 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.4 Tm /F1 12 Tf 14.4 TL 219.594 0 Td (June 14, 2019) Tj T* -219.594 0 Td ET
Q
Q
q
1 0 0 1 40.01575 524.1606 cm
Q
q
1 0 0 1 40.01575 524.1606 cm
Q
 
endstream
endobj
591 0 obj
<<
/Length 75
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 799.0394 cm
Q
 
endstream
endobj
592 0 obj
<<
/Length 9117
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 775.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 30 re B*
Q
q
BT 1 0 0 1 0 4 Tm 24 TL /F2 20 Tf .12549 .262745 .360784 rg (Contents) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 49.03937 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 0 705 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F2 10 Tf 0 0 .501961 rg (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 705 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL 66.44 0 Td (1) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 687 cm
q
BT 1 0 0 1 20 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Contributing) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 687 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (1) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 669 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Data Center Deployment and Management) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 669 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (1) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 651 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Zero-Touch Provisioning) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 651 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (2) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 633 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (High Availability) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 633 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (2) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 615 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Monitoring) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 615 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (3) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 597 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Analytics) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 597 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (3) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 579 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (sFlow) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 579 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (3) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 561 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Juniper Enhanced Analytics) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 561 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (4) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 543 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Multi-Chassis LAG \(MC-LAG\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 543 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (5) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 525 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Terminology) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 525 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (5) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 507 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Service ID) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 507 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (5) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 489 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Redundancy Group ID) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 489 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (5) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 471 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (MCAE ID) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 471 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (6) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 453 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (MCAE Chassis ID) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 453 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (6) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 435 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (LACP System ID) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 435 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (6) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 417 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (LACP Admin Key) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 417 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (6) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 399 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (MCAE Mode) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 399 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (6) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 381 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Status Control) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 381 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (6) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 363 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (MC-LAG Protection) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 363 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (6) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 345 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Guidelines) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 345 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (6) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 327 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Inter-Chassis Link Redundancy) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 327 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (7) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 309 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Compensating for Lack of LACP support) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 309 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (7) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 291 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Layer 3 Connectivity) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 291 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (7) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 273 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Spanning Tree Protocol) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 273 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (7) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 255 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Configuration) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 255 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 66.44 0 Td (7) Tj T* -66.44 0 Td ET
Q
Q
q
1 0 0 1 0 237 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Conclusion) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 237 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (20) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 219 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Layer 2 Fabrics) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 219 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (20) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 201 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Virtual Chassis) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 201 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (21) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 183 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Virtual Chassis Fabric) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 183 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (22) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 165 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Provisioning Options) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 165 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (22) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 147 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Mastership Election) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 147 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (23) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 129 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Control Plane) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 129 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (23) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 111 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Data Plane) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 111 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (23) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 93 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (BUM Traffic) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 93 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (24) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 75 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Fabric Partition) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 75 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (24) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 57 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Layer 3 Fabrics) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 57 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (25) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 39 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (3-Stage Clos Architecture) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 39 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (25) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 21 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (IP Fabric Routing) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 21 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (25) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 3 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (iBGP) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 3 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (25) Tj T* -60.88 0 Td ET
Q
Q
q
Q
Q
 
endstream
endobj
593 0 obj
<<
/Length 9717
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 43.03937 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 0 741 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (eBGP) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 741 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (26) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 723 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (IP Fabric Scaling) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 723 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (26) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 705 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (IP Fabric Best Practices) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 705 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (27) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 687 cm
q
0 0 .501961 rg
BT 1 0 0 1 60 2 Tm /F1 10 Tf 12 TL (Configuration) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 687 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (27) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 669 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VXLAN) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 669 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (27) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 651 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Introduction to VXLAN) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 651 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (28) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 633 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Layer 3 Fabrics and Layer 2 L2VPNs) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 633 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (28) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 615 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Encapsulation) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 615 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (29) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 597 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Multicast Control Plane) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 597 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (29) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 579 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (PIM) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 579 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (29) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 561 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Anycast RP) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 561 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (29) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 543 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Data Plane) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 543 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (30) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 525 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (802.1Q Stripping) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 525 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (30) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 507 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Data Plane for Known Unicast Traffic) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 507 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (30) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 489 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Multicast Data Plane for BUM Traffic) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 489 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (30) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 471 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VxLAN L2 and L3 Gateways) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 471 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (31) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 453 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VxLAN Layer 2 Gateway) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 453 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (31) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 435 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VxLAN Layer 3 Gateway) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 435 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (31) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 417 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Hardware Positioning) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 417 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (31) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 399 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Asymmetric vs Symmetric IRB) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 399 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (32) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 381 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Asymmetric IRB) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 381 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (32) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 363 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Symmetric IRB) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 363 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (32) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 345 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Edge vs. Central Routing and Bridging) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 345 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (32) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 327 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Central Routing and Bridging) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 327 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (33) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 309 cm
q
BT 1 0 0 1 80 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Edge Routing and Bridging) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 309 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (33) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 291 cm
q
0 0 .501961 rg
BT 1 0 0 1 60 2 Tm /F1 10 Tf 12 TL (Configuration) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 291 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (33) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 273 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (EVPN VXLAN Signaling) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 273 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (33) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 255 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Technology-Oriented Labs) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 255 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (33) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 237 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 1 \(Multicast and CRB with QFX\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 237 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (33) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 219 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 2 \(Multicast and CRB with MX\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 219 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (33) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 201 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 3 \(Multicast and ERB\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 201 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 183 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 4 \(EVPN and CRB with QFX\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 183 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 165 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 5 \(EVPN and CRB with MX\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 165 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 147 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 6 \(EVPN and ERB\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 147 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 129 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 7 \(EVPN Multihoming with QFX\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 129 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 111 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 8 \(EVPN Multihoming with MX\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 111 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 93 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 9 \(DCI with MX Series EVPN Stitching\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 93 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 75 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 10 \(DCI with MX Series L3VPN\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 75 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 57 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 11 \(DCI with VxLAN EVPN and MX\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 57 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 39 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab 12 \(DCI with VxLAN EVPN and QFX\)) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 39 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 21 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Additional Resources) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 21 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 3 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Data Center Deployment or Management) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 3 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (34) Tj T* -60.88 0 Td ET
Q
Q
q
Q
Q
 
endstream
endobj
594 0 obj
<<
/Length 2164
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 637.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 0 147 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Multichassis LAG) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 147 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (35) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 129 cm
q
0 0 .501961 rg
BT 1 0 0 1 60 2 Tm /F1 10 Tf 12 TL (Layer 2 Fabrics) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 129 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (35) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 111 cm
q
0 0 .501961 rg
BT 1 0 0 1 60 2 Tm /F1 10 Tf 12 TL (Layer 3 Fabrics) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 111 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (35) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 93 cm
q
0 0 .501961 rg
BT 1 0 0 1 60 2 Tm /F1 10 Tf 12 TL (VxLAN) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 93 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (36) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 75 cm
q
0 0 .501961 rg
BT 1 0 0 1 60 2 Tm /F1 10 Tf 12 TL (EVPN VxLAN Signaling) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 75 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (36) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 57 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Data Center Interconnect) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 57 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (37) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 39 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Data Center Architecture and Security) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 39 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (37) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 21 cm
q
BT 1 0 0 1 60 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Miscellaneous) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 21 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (38) Tj T* -60.88 0 Td ET
Q
Q
q
1 0 0 1 0 3 cm
q
BT 1 0 0 1 40 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Contributors) Tj T* ET
Q
Q
q
1 0 0 1 443.2441 3 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 60.88 0 Td (38) Tj T* -60.88 0 Td ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 637.0394 cm
Q
q
1 0 0 1 40.01575 637.0394 cm
Q
 
endstream
endobj
595 0 obj
<<
/Length 75
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 799.0394 cm
Q
 
endstream
endobj
596 0 obj
<<
/Length 8809
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 763.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 30 re B*
Q
q
BT 1 0 0 1 0 4 Tm 24 TL /F2 20 Tf .12549 .262745 .360784 rg (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 721.0394 cm
q
BT 1 0 0 1 0 26 Tm .713005 Tw 12 TL /F1 10 Tf 0 0 0 rg (Welcome to ) Tj 0 0 .501961 rg (Tyler Christiansen) Tj 0 0 0 rg (\222s notes for the ) Tj 0 0 .501961 rg (JNCIP-DC) Tj 0 0 0 rg ( exam. These notes are open source. I would love to see) Tj T* 0 Tw 2.780256 Tw (additional collaboration and contribution from others who are either pursuing the exam or who are far more) Tj T* 0 Tw (knowledgeable than myself. If you\222re interested in contributing, please see the ) Tj 0 0 0 rg (Contributing) Tj 0 0 0 rg ( section below.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 655.0394 cm
q
BT 1 0 0 1 0 50 Tm 1.603182 Tw 12 TL /F1 10 Tf 0 0 0 rg (These notes have been taken and organized in the order of the listed ) Tj 0 0 .501961 rg (JNCIP-DC) Tj 0 0 0 rg ( exam objectives. The primary) Tj T* 0 Tw .153561 Tw (reference has been the ) Tj 0 0 .501961 rg (QFX5100 Series) Tj 0 0 0 rg ( book, but other references such as the ) Tj 0 0 .501961 rg (MX Series) Tj 0 0 0 rg ( book and official Juniper) Tj T* 0 Tw .000215 Tw (documentation have been used. I\222ve tried to remember to credit any sources I\222ve had while taking notes, but I\222m sure) Tj T* 0 Tw .6621 Tw (I\222ve left sources off. If you\222re aware of a particular source for something, please let me know so that I can attribute) Tj T* 0 Tw (credit.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 643.0394 cm
Q
q
1 0 0 1 40.01575 562.2394 cm
.933333 .933333 .933333 rg
n 0 80.8 515.2441 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 26 Tm -0.091561 Tw 12 TL /F1 10 Tf 0 0 0 rg (Links to Amazon may be present. They are ) Tj /F4 10 Tf (not) Tj /F1 10 Tf ( affiliate links. I do not make any money if you follow them. I do not) Tj T* 0 Tw 2.355227 Tw (make any money for any link you follow on this site. There is no monetization whatsoever here. I\222m only) Tj T* 0 Tw (interested in publishing my JNCIP-DC notes as open source.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 515.2441 80.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 80.8 l S
n 515.2441 0 m 515.2441 80.8 l S
Q
Q
q
1 0 0 1 40.01575 556.2394 cm
Q
q
1 0 0 1 40.01575 514.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL 1.198637 Tw (These are my personal notes \226 they\222re not guaranteed to be accurate or representative of the exam in any way,) Tj T* 0 Tw .054481 Tw (shape, or form. If you find something that is incorrect, please let me know via e-mail or GitHub. You can even submit) Tj T* 0 Tw (a pull request to correct the error!) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 479.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 25.2 re B*
Q
q
BT 1 0 0 1 0 3.2 Tm 19.2 TL /F2 16 Tf .12549 .262745 .360784 rg (Contributing) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 461.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (I\222ll take contributions however I can get them, but here are a few areas in which I\222m particularly interested:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 455.0394 cm
Q
q
1 0 0 1 40.01575 455.0394 cm
Q
q
1 0 0 1 40.01575 419.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .409205 Tw (Diagrams: I\222m really terrible at making diagrams. I actually tried to to make a few for this project, but I became) Tj T* 0 Tw .462205 Tw (far too frustrated with the tools available to me \(I don\222t have Visio\). If you can contribute diagrams, it would be) Tj T* 0 Tw (incredibly helpful.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 413.0394 cm
Q
q
1 0 0 1 40.01575 365.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL .636894 Tw (Technical Corrections: These are my notes for an exam; I\222m not an authority on the technologies, and I could) Tj T* 0 Tw .311794 Tw (definitely be wrong. I don\222t have a technical reviewer. If you find technical errors, please let me know either via) Tj T* 0 Tw 1.235433 Tw (e-mail, a GitHub issue, or a pull request to correct the issue. All I ask is that for any technical correction, a) Tj T* 0 Tw (source to the correct information be provided.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 359.0394 cm
Q
q
1 0 0 1 40.01575 347.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Grammatical Correction: This may seem odd, but if there\222s a grammar issue, I\222d appreciate a correction.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 341.0394 cm
Q
q
1 0 0 1 40.01575 293.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL 2.686007 Tw (Labs and Configurations: More labs and configuration examples are always better! I\222m trying to provide) Tj T* 0 Tw 2.072756 Tw (examples, but it\222s sometimes difficult to capture. In some cases, I can\222t provide any labs or configuration) Tj T* 0 Tw .391339 Tw (snippets because it requires physical gear \(such as Virtual Chassis\) and I only have access to vQFX10k. So if) Tj T* 0 Tw (you can contribute labs or configuration snippets, they would be greatly appreciated!) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 293.0394 cm
Q
q
1 0 0 1 40.01575 251.0394 cm
q
BT 1 0 0 1 0 26 Tm .730742 Tw 12 TL /F1 10 Tf 0 0 0 rg (If you have any other contribution to make, it\222s 100% welcome. The best place to contribute and collaborate is the) Tj T* 0 Tw .593381 Tw 0 0 .501961 rg (GitHub repository) Tj 0 0 0 rg (. Issues can be reported, and if you\222re familiar with GitHub and/or ReStructured Text \(the markup) Tj T* 0 Tw (language in which these notes are written\), you can submit pull requests to contribute.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 233.0394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (All contributions will be added to the ) Tj 0 0 0 rg (Contributors) Tj 0 0 0 rg ( page unless the contributor requests otherwise.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 200.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (Data Center Deployment and Management) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 182.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This blueprint item covers a number of topics:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 176.2394 cm
Q
q
1 0 0 1 40.01575 176.2394 cm
Q
q
1 0 0 1 40.01575 164.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Zero-Touch Provisioning) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 158.2394 cm
Q
q
1 0 0 1 40.01575 146.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (High Availability) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 140.2394 cm
Q
q
1 0 0 1 40.01575 128.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Monitoring) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 122.2394 cm
Q
q
1 0 0 1 40.01575 110.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Analytics) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 110.2394 cm
Q
q
1 0 0 1 40.01575 68.23937 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL 1.4373 Tw (Unfortunately, the blueprint doesn\222t indicate to what level those items should be known, and all of those options) Tj T* 0 Tw .439689 Tw (seem to require physical hardware, which I do not have. So this guide will only be theory until someone contributes) Tj T* 0 Tw (configuration sections.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (1) Tj T* ET
Q
Q
 
endstream
endobj
597 0 obj
<<
/Length 10039
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 772.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Zero-Touch Provisioning) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 730.6394 cm
q
BT 1 0 0 1 0 26 Tm .245256 Tw 12 TL /F1 10 Tf 0 0 0 rg (ZTP is a process for upgrading software and applying configuration automatically on first boot. This is accomplished) Tj T* 0 Tw .352205 Tw (by using a stadard DHCP server with a little bit of extra configuration so that each ) Tj /F5 10 Tf 0 0 0 rg (DISCOVER) Tj /F1 10 Tf 0 0 0 rg ( is associated with the) Tj T* 0 Tw (correct switch so that the correct configuration can be retrieved.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 712.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (When configuring the DHCP server, the following DHCP options can be used:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 706.6394 cm
Q
q
1 0 0 1 40.01575 706.6394 cm
Q
q
1 0 0 1 40.01575 694.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (12) Tj /F1 10 Tf 0 0 0 rg (: Switch Hostname) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 688.6394 cm
Q
q
1 0 0 1 40.01575 676.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (42) Tj /F1 10 Tf 0 0 0 rg (: NTP Server) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 670.6394 cm
Q
q
1 0 0 1 40.01575 658.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (43.00) Tj /F1 10 Tf 0 0 0 rg (: Software image filename) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 652.6394 cm
Q
q
1 0 0 1 40.01575 640.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (43.01) Tj /F1 10 Tf 0 0 0 rg (: Configuration file filename) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 634.6394 cm
Q
q
1 0 0 1 40.01575 622.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (43.02) Tj /F1 10 Tf 0 0 0 rg (: Symbolic link flag for filename) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 616.6394 cm
Q
q
1 0 0 1 40.01575 604.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (43.03) Tj /F1 10 Tf 0 0 0 rg (: Transfer mode \(HTTP, FTP, TFTP\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 598.6394 cm
Q
q
1 0 0 1 40.01575 586.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (43.04) Tj /F1 10 Tf 0 0 0 rg (: Alternate software image filename) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 580.6394 cm
Q
q
1 0 0 1 40.01575 568.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (66) Tj /F1 10 Tf 0 0 0 rg (: DNS FQDN for the HTTP/FTP/TFTP server) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 562.6394 cm
Q
q
1 0 0 1 40.01575 550.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (150) Tj /F1 10 Tf 0 0 0 rg (: IP Address for the HTTP/FTP/TFTP server) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 550.6394 cm
Q
q
1 0 0 1 40.01575 520.6394 cm
q
BT 1 0 0 1 0 14 Tm .835205 Tw 12 TL /F1 10 Tf 0 0 0 rg (The reason that both ) Tj /F5 10 Tf 0 0 0 rg (44.00) Tj /F1 10 Tf 0 0 0 rg ( and ) Tj /F5 10 Tf 0 0 0 rg (44.04) Tj /F1 10 Tf 0 0 0 rg ( can both be used is that some DHCP servers may not support ) Tj /F5 10 Tf 0 0 0 rg (44.00) Tj /F1 10 Tf 0 0 0 rg (. If) Tj T* 0 Tw (both options are defined, ) Tj /F5 10 Tf 0 0 0 rg (44.00) Tj /F1 10 Tf 0 0 0 rg ( takes precedence.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 490.6394 cm
q
BT 1 0 0 1 0 14 Tm 2.057205 Tw 12 TL /F1 10 Tf 0 0 0 rg (When setting the ) Tj /F5 10 Tf 0 0 0 rg (44.00) Tj /F1 10 Tf 0 0 0 rg ( or ) Tj /F5 10 Tf 0 0 0 rg (44.04) Tj /F1 10 Tf 0 0 0 rg ( location to a symlink, you also need to set the ) Tj /F5 10 Tf 0 0 0 rg (44.02) Tj /F1 10 Tf 0 0 0 rg ( option to the value) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (symlink) Tj /F1 10 Tf 0 0 0 rg ( so that the system knows that the image is a symlink.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 472.6394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (44.03) Tj /F1 10 Tf 0 0 0 rg ( lets you specify whether the file transfer method will be FTP, TFTP, or HTTP. The default is TFTP.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 454.6394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (If DHCP options ) Tj /F5 10 Tf 0 0 0 rg (66) Tj /F1 10 Tf 0 0 0 rg ( and ) Tj /F5 10 Tf 0 0 0 rg (150) Tj /F1 10 Tf 0 0 0 rg ( are both specified, then ) Tj /F5 10 Tf 0 0 0 rg (150) Tj /F1 10 Tf 0 0 0 rg ( takes precedence.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 412.6394 cm
q
BT 1 0 0 1 0 26 Tm .382576 Tw 12 TL /F1 10 Tf 0 0 0 rg (When the configuration file starts with a shebang \() Tj /F5 10 Tf 0 0 0 rg (#!) Tj /F1 10 Tf 0 0 0 rg (\), Junos will attempt to run the file as a script. This means you) Tj T* 0 Tw .229653 Tw (can use one Python or shell script to dynamically configure your switches instead of handcrafting a configuration file) Tj T* 0 Tw (for each switch.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 382.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.079064 Tw (By default, a QFX5100 will attempt to perform ZTP through both its management interface and its revenue ports.) Tj T* 0 Tw (This means you can perform ZTP through a dedicated OOB management network \(recommended\) or in-band.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 340.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .731794 Tw (After the switch knows the details of its ZTP process, it first downloads the required configuration file and then the) Tj T* 0 Tw .384631 Tw (required software image \(if necessary\). If a software image was downloaded, then the switch performs the software) Tj T* 0 Tw (upgrade. Finally, it applies the configuration file that was downloaded.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 310.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .898561 Tw (ZTP can also be performed by Junos Space with Network Director. When this is done, the switch is automatically) Tj T* 0 Tw (added to Network Director for future management.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 292.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (For more information on ZTP \(including configuration examples\), see the following blogs/articles:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 286.6394 cm
Q
q
1 0 0 1 40.01575 286.6394 cm
Q
q
1 0 0 1 40.01575 274.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Zero Touch Provisioning: How to Build a Network Without Touching Anything) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 268.6394 cm
Q
q
1 0 0 1 40.01575 256.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Zero Touch Provisioning on Juniper devices using Linux) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 256.6394 cm
Q
q
1 0 0 1 40.01575 238.6394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (You can also read Chapter 6 of the QFX5100 Series book from O\222Reilly ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (1) Tj /F1 10 Tf 0 0 0 rg 0 Ts (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 208.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (High Availability) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 166.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL 1.111705 Tw (The QFX5100 has a virtualized control plane. There is a Linux host running KVM, and Junos runs as a VM. The) Tj T* 0 Tw .378822 Tw (hypervisor can run up to four VMs: two of them are reserved for Junos, one is a guest of the operator\222s choice, and) Tj T* 0 Tw (the last is reserved.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 112.2394 cm
q
BT 1 0 0 1 0 38 Tm 1.315535 Tw 12 TL /F1 10 Tf 0 0 0 rg (Each Junos VM has four management interfaces. The first two, ) Tj /F5 10 Tf 0 0 0 rg (em0) Tj /F1 10 Tf 0 0 0 rg ( and ) Tj /F5 10 Tf 0 0 0 rg (em1) Tj /F1 10 Tf 0 0 0 rg (, map to the physical management) Tj T* 0 Tw .651794 Tw (ports on the switch. The third, ) Tj /F5 10 Tf 0 0 0 rg (em2) Tj /F1 10 Tf 0 0 0 rg (, is used for communicating with the hypervisor. The last interface, ) Tj /F5 10 Tf 0 0 0 rg (em3) Tj /F1 10 Tf 0 0 0 rg (, is used) Tj T* 0 Tw 1.15315 Tw (when performing a Topology-independent In-Service Software Upgrade, or TISSU. The second Junos VM is only) Tj T* 0 Tw (created during a TISSU. In order to perform a TISSU, NSR, NSB, and GRES must be configured.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 94.23937 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (The high-level process for TISSU is as follows ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (2) Tj /F1 10 Tf 0 0 0 rg 0 Ts (:) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (2) Tj T* ET
Q
Q
 
endstream
endobj
598 0 obj
<<
/Length 9293
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 751.0394 cm
q
BT 1 0 0 1 0 26 Tm .9473 Tw 12 TL /F1 10 Tf 0 0 0 rg (1: Create the backup Junos VM running the new version requested 2: Synchronize state between the Junos VMs) Tj T* 0 Tw .059764 Tw (using ) Tj /F5 10 Tf 0 0 0 rg (ksyncd) Tj /F1 10 Tf 0 0 0 rg ( 3: Makes the new VM the master RE 4: Renames the slot ID of the new VM from ) Tj /F5 10 Tf 0 0 0 rg (1) Tj /F1 10 Tf 0 0 0 rg ( to ) Tj /F5 10 Tf 0 0 0 rg (0) Tj /F1 10 Tf 0 0 0 rg ( 5: The former) Tj T* 0 Tw (master Junos VM is shut down) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 733.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (When performing a TISSU, keep the following in mind:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 727.0394 cm
Q
q
1 0 0 1 40.01575 727.0394 cm
Q
q
1 0 0 1 40.01575 715.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Downgrades and rollbacks are not supported) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 709.0394 cm
Q
q
1 0 0 1 40.01575 685.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 5.05493 Tw 12 TL /F1 10 Tf 0 0 0 rg (TISSU should not be used when transitioning between different base images \(e.g., ) Tj /F5 10 Tf 0 0 0 rg (standard) Tj /F1 10 Tf 0 0 0 rg ( to) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (enhanced-automation) Tj /F1 10 Tf 0 0 0 rg (\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 679.0394 cm
Q
q
1 0 0 1 40.01575 667.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The CLI is inaccessible during a TISSU) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 661.0394 cm
Q
q
1 0 0 1 40.01575 649.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Log files are located in ) Tj /F5 10 Tf 0 0 0 rg (/var/log/vjunos-log.tgz) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 643.0394 cm
Q
q
1 0 0 1 40.01575 631.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (BFD timers need to be >) Tj (= 1 second ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (3) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 625.0394 cm
Q
q
1 0 0 1 40.01575 613.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (system) Tj ( ) Tj (internet-options) Tj ( ) Tj (no-tcp-reset) Tj ( ) Tj (drop-all-tcp) Tj /F1 10 Tf 0 0 0 rg ( must not be configured ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (3) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 613.0394 cm
Q
q
1 0 0 1 40.01575 595.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (A configuration sample for enabling NSR, NSB, and GRES is below.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 396.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 198 re B*
Q
q
.933333 1 .8 rg
n 0 180 36 12 re f*
.933333 1 .8 rg
n 42 180 6 12 re f*
.933333 1 .8 rg
n 24 168 36 12 re f*
.933333 1 .8 rg
n 66 168 66 12 re f*
.933333 1 .8 rg
n 132 168 6 12 re f*
.933333 1 .8 rg
n 0 156 6 12 re f*
.933333 1 .8 rg
n 0 144 42 12 re f*
.933333 1 .8 rg
n 48 144 6 12 re f*
.933333 1 .8 rg
n 24 132 60 12 re f*
.933333 1 .8 rg
n 90 132 6 12 re f*
.933333 1 .8 rg
n 48 120 48 12 re f*
.933333 1 .8 rg
n 96 120 6 12 re f*
.933333 1 .8 rg
n 102 120 60 12 re f*
.933333 1 .8 rg
n 162 120 6 12 re f*
.933333 1 .8 rg
n 24 108 6 12 re f*
.933333 1 .8 rg
n 0 96 6 12 re f*
.933333 1 .8 rg
n 0 84 42 12 re f*
.933333 1 .8 rg
n 42 84 6 12 re f*
.933333 1 .8 rg
n 48 84 42 12 re f*
.933333 1 .8 rg
n 96 84 6 12 re f*
.933333 1 .8 rg
n 24 72 42 12 re f*
.933333 1 .8 rg
n 66 72 6 12 re f*
.933333 1 .8 rg
n 72 72 42 12 re f*
.933333 1 .8 rg
n 114 72 6 12 re f*
.933333 1 .8 rg
n 0 60 6 12 re f*
.933333 1 .8 rg
n 0 48 54 12 re f*
.933333 1 .8 rg
n 60 48 6 12 re f*
.933333 1 .8 rg
n 24 36 36 12 re f*
.933333 1 .8 rg
n 60 36 6 12 re f*
.933333 1 .8 rg
n 66 36 42 12 re f*
.933333 1 .8 rg
n 114 36 6 12 re f*
.933333 1 .8 rg
n 48 24 42 12 re f*
.933333 1 .8 rg
n 90 24 6 12 re f*
.933333 1 .8 rg
n 96 24 48 12 re f*
.933333 1 .8 rg
n 144 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 182 Tm 12 TL /F5 10 Tf 0 .439216 .12549 rg (system) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (commit) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (synchronize) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (graceful) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (switchover) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (routing) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (nonstop) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (routing) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (layer2) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (control) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (nonstop) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (bridging) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 364.2394 cm
q
BT 1 0 0 1 0 14 Tm 17.64784 Tw 12 TL /F1 10 Tf 0 0 0 rg (Once the configuration is in place, you can perform a TISSU with the) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (system) Tj ( ) Tj (software) Tj ( ) Tj (in-service-upgrade) Tj ( ) Tj (<) Tj (path-to-image) Tj (>) Tj /F1 10 Tf 0 0 0 rg ( command.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 346.2394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (For more information, see Chapter 2 of the Juniper QFX5100 Series book ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (1) Tj /F1 10 Tf 0 0 0 rg 0 Ts (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 315.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Monitoring) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 297.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Junos supports streaming telemetry as well as more traditional methods of monitoring such as SNMP.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 279.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (TODO: Add configuration for SNMPv2c, SNMPv3, and Streaming Telemetry.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 249.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Analytics) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 219.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .815606 Tw (The QFX5100 supports two methods of analytics: sFlow and Enhanced Analytics. These are described below, but) Tj T* 0 Tw (it\222s important to understand that they should be used together as neither provides the entire picture on its own.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 190.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (sFlow) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 124.2394 cm
q
BT 1 0 0 1 0 50 Tm .499064 Tw 12 TL /F1 10 Tf 0 0 0 rg (The QFX5100 supports sFlow, which samples every ) Tj /F5 10 Tf 0 0 0 rg (n) Tj /F1 10 Tf 0 0 0 rg ( packets. This sampled data is exported every 1500 bytes or) Tj T* 0 Tw .773005 Tw (every 250ms. Any alerting on this data must be performed off-box with the sFlow collector. On the QFX5100, only) Tj T* 0 Tw .61745 Tw (switchports can be sampled. Layer 3 interfaces cannot be sampled. The first 128 bytes of the packet are sampled,) Tj T* 0 Tw 1.877131 Tw (and this includes information such as the source and destination MACs, IPs, and Ports. Higher sampling rates) Tj T* 0 Tw (require more processing power.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 70.23937 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL .105881 Tw (To combat this on high-traffic switches, the QFX5100 can dynamically adjust sample rates based on interface traffic.) Tj T* 0 Tw .194705 Tw (This is known as adaptive sampling. An agent checks the interfaces every 5 seconds. A list of the top five interfaces) Tj T* 0 Tw 1.170215 Tw (is created. An algorithm reduces the load by half for the top five interfaces and allocates those samples to lower) Tj T* 0 Tw (traffic interfaces.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3) Tj T* ET
Q
Q
 
endstream
endobj
599 0 obj
<<
/Length 9599
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 775.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (An sFlow configuration is shown below.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 612.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 162 re B*
Q
q
.933333 1 .8 rg
n 0 144 54 12 re f*
.933333 1 .8 rg
n 60 144 6 12 re f*
.933333 1 .8 rg
n 24 132 30 12 re f*
.933333 1 .8 rg
n 60 132 6 12 re f*
.933333 1 .8 rg
n 48 120 42 12 re f*
.933333 1 .8 rg
n 90 120 6 12 re f*
.933333 1 .8 rg
n 96 120 48 12 re f*
.933333 1 .8 rg
n 150 120 12 12 re f*
.933333 1 .8 rg
n 162 120 6 12 re f*
.933333 1 .8 rg
n 48 108 36 12 re f*
.933333 1 .8 rg
n 84 108 6 12 re f*
.933333 1 .8 rg
n 90 108 24 12 re f*
.933333 1 .8 rg
n 120 108 6 12 re f*
.933333 1 .8 rg
n 72 96 42 12 re f*
.933333 1 .8 rg
n 120 96 12 12 re f*
.933333 1 .8 rg
n 132 96 6 12 re f*
.933333 1 .8 rg
n 72 84 36 12 re f*
.933333 1 .8 rg
n 114 84 12 12 re f*
.933333 1 .8 rg
n 126 84 6 12 re f*
.933333 1 .8 rg
n 48 72 6 12 re f*
.933333 1 .8 rg
n 48 60 54 12 re f*
.933333 1 .8 rg
n 108 60 54 12 re f*
.933333 1 .8 rg
n 168 60 6 12 re f*
.933333 1 .8 rg
n 72 48 18 12 re f*
.933333 1 .8 rg
n 90 48 6 12 re f*
.933333 1 .8 rg
n 96 48 24 12 re f*
.933333 1 .8 rg
n 126 48 24 12 re f*
.933333 1 .8 rg
n 150 48 6 12 re f*
.933333 1 .8 rg
n 48 36 6 12 re f*
.933333 1 .8 rg
n 48 24 60 12 re f*
.933333 1 .8 rg
n 114 24 12 12 re f*
.933333 1 .8 rg
n 126 24 6 12 re f*
.933333 1 .8 rg
n 132 24 6 12 re f*
1 .941176 1 rg
n 138 24 18 12 re f*
.933333 1 .8 rg
n 156 24 18 12 re f*
.933333 1 .8 rg
n 174 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 146 Tm 12 TL /F5 10 Tf 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (sflow) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (polling) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interval) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (10) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (sample) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (rate) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (ingress) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (50) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (egress) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (50) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (collector) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.30) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (udp) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (port) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (9000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf .376471 0 .878431 rg (0.0) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 592.2394 cm
Q
q
1 0 0 1 40.01575 523.4394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 14 Tm 1.593864 Tw 12 TL /F1 10 Tf 0 0 0 rg (The ) Tj /F5 10 Tf 0 0 0 rg (polling-interval) Tj /F1 10 Tf 0 0 0 rg ( tells Junos how frequently, in seconds, to poll for data; the ) Tj /F5 10 Tf 0 0 0 rg (sampling-rate) Tj /F1 10 Tf 0 0 0 rg ( tells) Tj T* 0 Tw (Junos how many packets to sample.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 517.4394 cm
Q
q
1 0 0 1 40.01575 488.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Juniper Enhanced Analytics) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 458.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .066123 Tw (The QFX5100 also supports Juniper Enhanced Analytics. This system can poll as frequently as every 8ms, and data) Tj T* 0 Tw (is exported as soon as it is collected. You can set thresholds on-box down to 1ns. Enhanced Analytics can monitor:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 452.2394 cm
Q
q
1 0 0 1 40.01575 452.2394 cm
Q
q
1 0 0 1 40.01575 440.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Traffic statistics) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 434.2394 cm
Q
q
1 0 0 1 40.01575 422.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Queue depth) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 416.2394 cm
Q
q
1 0 0 1 40.01575 404.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Latency) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 398.2394 cm
Q
q
1 0 0 1 40.01575 386.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Jitter) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 386.2394 cm
Q
q
1 0 0 1 40.01575 368.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This data can be streamed using the following formats:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 362.2394 cm
Q
q
1 0 0 1 40.01575 362.2394 cm
Q
q
1 0 0 1 40.01575 350.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Protobuf) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 344.2394 cm
Q
q
1 0 0 1 40.01575 332.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JSON) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 326.2394 cm
Q
q
1 0 0 1 40.01575 314.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (CSV) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 308.2394 cm
Q
q
1 0 0 1 40.01575 296.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (TSV) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 296.2394 cm
Q
q
1 0 0 1 40.01575 278.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Enhanced Analytics is performed by two systems: the Analytics Daemon and the Analytics Manager.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 248.2394 cm
q
BT 1 0 0 1 0 14 Tm -0.105727 Tw 12 TL /F1 10 Tf 0 0 0 rg (The Analytics Daemon \() Tj /F5 10 Tf 0 0 0 rg (analyticsd) Tj /F1 10 Tf 0 0 0 rg (\) collects information from the Analytics Manager\222s ring buffers and exports it to) Tj T* 0 Tw (collectors.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 218.2394 cm
q
BT 1 0 0 1 0 14 Tm 1.317584 Tw 12 TL /F1 10 Tf 0 0 0 rg (The Analytics Manager runs in the PFE and collects the data that is placed into ring buffers for ) Tj /F5 10 Tf 0 0 0 rg (analyticsd) Tj /F1 10 Tf 0 0 0 rg ( to) Tj T* 0 Tw (collect.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 200.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (TODO: Add configuration examples for Enhanced Analytics.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 182.2394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (For more information, see Chapter 9 of the Juniper QFX5100 Series book ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (1) Tj /F1 10 Tf 0 0 0 rg 0 Ts (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 54.85039 cm
q
q
q
1 0 0 1 0 36 cm
n 0 14.17323 m 515.2441 14.17323 l S
Q
Q
q
q
1 0 0 1 0 24 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (1\() Tj 0 0 .501961 rg (1) Tj 0 0 0 rg (, ) Tj 0 0 .501961 rg (2) Tj 0 0 0 rg (, ) Tj 0 0 .501961 rg (3) Tj 0 0 0 rg (\)) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Juniper QFX5100 Series) Tj  T* ET
Q
Q
q
Q
Q
Q
q
q
1 0 0 1 0 12 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (2) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Understanding In-Service Software Upgrade \(ISSU\)) Tj  T* ET
Q
Q
q
Q
Q
Q
q
q
1 0 0 1 0 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (3\() Tj 0 0 .501961 rg (1) Tj 0 0 0 rg (, ) Tj 0 0 .501961 rg (2) Tj 0 0 0 rg (\)) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Performing an In-Service Software Upgrade \(ISSU\) with Non-Stop Routing) Tj  T* ET
Q
Q
q
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (4) Tj T* ET
Q
Q
 
endstream
endobj
600 0 obj
<<
/Length 8773
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 770.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (Multi-Chassis LAG \(MC-LAG\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 716.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL .732131 Tw (Multi-Chassis LAG is a technology that allows two independent systems to present themselves as a single system) Tj T* 0 Tw .633606 Tw (while still operating indepedently. This is in contrast to Virtual Chassis, which makes multiple independent systems) Tj T* 0 Tw 1.259163 Tw (operate as a single system. At the highest level, MC-LAG works by forcing the two upstream devices to use the) Tj T* 0 Tw (same LACP System ID, which makes the downstream device think that the upstream devices are just one device.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 674.2394 cm
q
BT 1 0 0 1 0 26 Tm 1.391894 Tw 12 TL /F1 10 Tf 0 0 0 rg (Before diving into the specifics of an MC-LAG configuration, it is critical to know which settings ) Tj /F4 10 Tf (must match) Tj /F1 10 Tf ( and) Tj T* 0 Tw -0.030936 Tw (which settings ) Tj /F4 10 Tf (must be unique) Tj /F1 10 Tf ( between peers. The following section describes which must match and which must be) Tj T* 0 Tw (unique ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (4) Tj /F1 10 Tf 0 0 0 rg 0 Ts (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 656.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Must match:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 650.2394 cm
Q
q
1 0 0 1 40.01575 650.2394 cm
Q
q
1 0 0 1 40.01575 638.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (LACP System ID) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 632.2394 cm
Q
q
1 0 0 1 40.01575 620.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (LACP Admin Key) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 614.2394 cm
Q
q
1 0 0 1 40.01575 602.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MCAE ID) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 596.2394 cm
Q
q
1 0 0 1 40.01575 584.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MCAE Mode) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 578.2394 cm
Q
q
1 0 0 1 40.01575 566.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (VLANs) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 560.2394 cm
Q
q
1 0 0 1 40.01575 548.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Redundancy Group ID ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (5) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 542.2394 cm
Q
q
1 0 0 1 40.01575 530.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Service ID ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (5) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 530.2394 cm
Q
q
1 0 0 1 40.01575 512.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Must be unique:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 506.2394 cm
Q
q
1 0 0 1 40.01575 506.2394 cm
Q
q
1 0 0 1 40.01575 494.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MCAE Chassis ID) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 488.2394 cm
Q
q
1 0 0 1 40.01575 476.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MCAE Status Control) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 470.2394 cm
Q
q
1 0 0 1 40.01575 458.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Local ICCP IP) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 452.2394 cm
Q
q
1 0 0 1 40.01575 440.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Peer ICCP IP) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 434.2394 cm
Q
q
1 0 0 1 40.01575 422.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MC-LAG Protection) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 422.2394 cm
Q
q
1 0 0 1 40.01575 356.2394 cm
q
BT 1 0 0 1 0 50 Tm .6901 Tw 12 TL /F1 10 Tf 0 0 0 rg (Finally, a diagram is worth a thousand words. If you have the Juniper MX Series book from O\222Reilly ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (7) Tj /F1 10 Tf 0 0 0 rg 0 Ts (, I can highly) Tj T* 0 Tw 2.616123 Tw (recommend Figure 9-4 as a reference. I won\222t reproduce it here because that would be incredibly rude and) Tj T* 0 Tw -0.105519 Tw (inconsiderate, so please pick up that book if you can. Chapter 9, MC-LAG, is definitely worth it! Just in case you have) Tj T* 0 Tw .061894 Tw (a Safari subscription, ) Tj 0 0 .501961 rg (here\222s a link straight to the diagram) Tj 0 0 0 rg (. But again, definitely read the entire chapter. It\222s absolutely) Tj T* 0 Tw (worth it.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 344.2394 cm
Q
q
1 0 0 1 40.01575 263.4394 cm
.933333 .933333 .933333 rg
n 0 80.8 515.2441 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 26 Tm 1.229205 Tw 12 TL /F1 10 Tf 0 0 0 rg (I\222m hoping the authors don\222t mind me including a link directly to the diagram in the Safari Online book. But if) Tj T* 0 Tw .206095 Tw (you\222re one of the authors or the publisher and want that removed, ) Tj /F4 10 Tf (please) Tj /F1 10 Tf ( reach out to me and let me know and I) Tj T* 0 Tw (will gladly remove it.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 515.2441 80.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 80.8 l S
n 515.2441 0 m 515.2441 80.8 l S
Q
Q
q
1 0 0 1 40.01575 257.4394 cm
Q
q
1 0 0 1 40.01575 227.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Terminology) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 209.0394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (This section explains some of the terminology and configuration elements listed above. ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (5) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 179.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Service ID) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 149.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .114705 Tw (The Service ID must match between two ICCP peers. The Service ID exists for use cases where MC-LAG is used in) Tj T* 0 Tw (more than one routing instance. This ID is global.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 120.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Redundancy Group ID) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 78.63937 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .981417 Tw (The Redundancy Group ID must match between two ICCP peers. It contains a grouping of MC-LAG bundles and) Tj T* 0 Tw .276705 Tw (their associated VLANs. It is useful because it allows the ICCP peers to send an update once instead of sending an) Tj T* 0 Tw -0.052186 Tw (update for each MC-LAG. For example, when a MAC address is learned, the MAC only needs to be sent to the ICCP) Tj T* 0 Tw ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (5) Tj T* ET
Q
Q
 
endstream
endobj
601 0 obj
<<
/Length 7380
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 763.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.334705 Tw (peer one time for that redundancy group instead of multiple times for each MC-LAG in the group. This ID is not) Tj T* 0 Tw (required to be global, but can encompass one or more MC-LAG bundles.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 751.0394 cm
Q
q
1 0 0 1 40.01575 658.2394 cm
.933333 .933333 .933333 rg
n 0 92.8 515.2441 -92.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 74.8 Tm  T* ET
q
1 0 0 1 8 68 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 38 Tm .757888 Tw 12 TL /F1 10 Tf 0 0 0 rg (In vQFX 18.1R1.9, on which this document is based, there can only be one Redundancy Group ID configured.) Tj T* 0 Tw 1.687705 Tw (Although a list is supported, the ) Tj /F5 10 Tf 0 0 0 rg (commit) Tj ( ) Tj (check) Tj /F1 10 Tf 0 0 0 rg ( will fail with an error if more than one is provided. This is) Tj T* 0 Tw .299653 Tw (probably because only one bridge domain is supported, and a Redundancy Group is a broadcast domain. In the) Tj T* 0 Tw (MX router, multiple Redundancy Group IDs are supported.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 92.8 m 515.2441 92.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 92.8 l S
n 515.2441 0 m 515.2441 92.8 l S
Q
Q
q
1 0 0 1 40.01575 652.2394 cm
Q
q
1 0 0 1 40.01575 623.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (MCAE ID) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 593.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.907435 Tw (The Multi-Chassis Aggregated Ethernet Identifier must match between peers. This number must be unique per) Tj T* 0 Tw (MC-LAG.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 563.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (MCAE Chassis ID) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 545.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The MCAE Chassis ID uniquely identifies a chassis. Therefore, this ID must be unique between ICCP peers.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 516.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (LACP System ID) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 486.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .431095 Tw (This ID is used by LACP to identify the system to which a remote belongs. This ID must match between peers. It is) Tj T* 0 Tw (used to \223trick\224 the remote LACP peer into thinking it is talking to only one system.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 457.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (LACP Admin Key) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 427.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.346531 Tw (This is used in conjunction with the LACP System ID to uniquely identify an LACP peer. It must match between) Tj T* 0 Tw (peers.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 398.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (MCAE Mode) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 380.2394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F5 10 Tf 0 0 0 rg (active-active) Tj /F1 10 Tf 0 0 0 rg ( or ) Tj /F5 10 Tf 0 0 0 rg (active-standby) Tj /F1 10 Tf 0 0 0 rg (. Must match between peers.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 368.2394 cm
Q
q
1 0 0 1 40.01575 287.4394 cm
.933333 .933333 .933333 rg
n 0 80.8 515.2441 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 26 Tm 3.828007 Tw 12 TL /F1 10 Tf 0 0 0 rg (Only ) Tj /F5 10 Tf 0 0 0 rg (active-active) Tj /F1 10 Tf 0 0 0 rg ( is supported on the QFX and EX Series. However, both ) Tj /F5 10 Tf 0 0 0 rg (active-active) Tj /F1 10 Tf 0 0 0 rg ( and) Tj T* 0 Tw .810829 Tw /F5 10 Tf 0 0 0 rg (active-standby) Tj /F1 10 Tf 0 0 0 rg ( are supported on the MX series with MPCs. ) Tj /F5 10 Tf 0 0 0 rg (active-active) Tj /F1 10 Tf 0 0 0 rg ( with a DPC on an MX is not) Tj T* 0 Tw (supported; you must use ) Tj /F5 10 Tf 0 0 0 rg (active-standby) Tj /F1 10 Tf 0 0 0 rg ( in those scenarios. ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (6) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 515.2441 80.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 80.8 l S
n 515.2441 0 m 515.2441 80.8 l S
Q
Q
q
1 0 0 1 40.01575 281.4394 cm
Q
q
1 0 0 1 40.01575 252.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Status Control) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 210.2394 cm
q
BT 1 0 0 1 0 26 Tm 1.909163 Tw 12 TL /F1 10 Tf 0 0 0 rg (Controls whether the node will be the active or standby node if ICCP fails. Only two options exist: ) Tj /F5 10 Tf 0 0 0 rg (active) Tj /F1 10 Tf 0 0 0 rg ( or) Tj T* 0 Tw .849116 Tw /F5 10 Tf 0 0 0 rg (standby) Tj /F1 10 Tf 0 0 0 rg (. One node must be ) Tj /F5 10 Tf 0 0 0 rg (active) Tj /F1 10 Tf 0 0 0 rg ( and the other must be ) Tj /F5 10 Tf 0 0 0 rg (standby) Tj /F1 10 Tf 0 0 0 rg (. The ) Tj /F5 10 Tf 0 0 0 rg (standby) Tj /F1 10 Tf 0 0 0 rg ( node will change its ) Tj 0 0 0 rg (LACP) Tj T* 0 Tw (System ID) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 181.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (MC-LAG Protection) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 91.03937 cm
q
BT 1 0 0 1 0 74 Tm .891007 Tw 12 TL /F1 10 Tf 0 0 0 rg (Multi-chassis Link Protection ensures the appropriate behavior of the node configured as ) Tj 0 0 0 rg (Status Control) Tj 0 0 0 rg ( ) Tj /F5 10 Tf 0 0 0 rg (standby) Tj /F1 10 Tf 0 0 0 rg  T* 0 Tw .655479 Tw (when the ICL goes down. For example, if the ICL goes down, should the ) Tj /F5 10 Tf 0 0 0 rg (standby) Tj /F1 10 Tf 0 0 0 rg ( node change its ) Tj 0 0 0 rg (LACP System) Tj T* 0 Tw .354426 Tw (ID) Tj 0 0 0 rg (, thereby taking its MC-LAG link down, or should it leave it as-is, making it actively receive traffic? Link Protection) Tj T* 0 Tw .935186 Tw (uses an out-of-band mechanism to determine if the remote ICCP peer is still up or not. If the ICL is down but the) Tj T* 0 Tw .569243 Tw (remote ICCP peer is still up, then the ) Tj /F5 10 Tf 0 0 0 rg (standby) Tj /F1 10 Tf 0 0 0 rg ( node will change its ) Tj 0 0 0 rg (LACP System ID) Tj 0 0 0 rg (. However, if the ICL is down) Tj T* 0 Tw 1.430705 Tw (and the remote ICCP peer is also down, then the ) Tj /F5 10 Tf 0 0 0 rg (standby) Tj /F1 10 Tf 0 0 0 rg ( node will ) Tj /F4 10 Tf (not) Tj /F1 10 Tf ( change its ) Tj 0 0 0 rg (LACP System ID) Tj 0 0 0 rg (. This will) Tj T* 0 Tw (ensure that there is no outage.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 60.63937 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Guidelines) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (6) Tj T* ET
Q
Q
 
endstream
endobj
602 0 obj
<<
/Length 7394
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 751.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL 6.301175 Tw (The follow sections describe high-level, general guidelines when deploying MC-LAG. None of these) Tj T* 0 Tw 4.234161 Tw (recommendations are hard-and-fast rules, but they should be taken into consideration with any MC-LAG) Tj T* 0 Tw (deployment.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 721.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Inter-Chassis Link Redundancy) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 667.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL .862205 Tw (Although not required, it is strongly recommended that the ICL consist of at least two links. This ICL link needs to) Tj T* 0 Tw -0.058206 Tw (have VLANs trunked across it. It needs to have the downstream VLANs trunked plus the ICCP VLAN. The reason for) Tj T* 0 Tw .277705 Tw (trunking the downstream VLANs is in case one of the MC-LAG links goes down and traffic needs to go between the) Tj T* 0 Tw (switches.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 638.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Compensating for Lack of LACP support) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 596.6394 cm
q
BT 1 0 0 1 0 26 Tm 2.15094 Tw 12 TL /F1 10 Tf 0 0 0 rg (Generally speaking, your downstream LACP bundle will be a single-interface LAG per upstream device. If the) Tj T* 0 Tw .995256 Tw (downstream device does not support LACP, you can use the ) Tj /F5 10 Tf 0 0 0 rg (force-up) Tj /F1 10 Tf 0 0 0 rg ( flag. However, if the downstream device) Tj T* 0 Tw /F4 10 Tf (does) Tj /F1 10 Tf ( support LACP, it is strongly recommended to use LACP and leave the ) Tj /F5 10 Tf 0 0 0 rg (force-up) Tj /F1 10 Tf 0 0 0 rg ( option off.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 567.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Layer 3 Connectivity) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 489.4394 cm
q
BT 1 0 0 1 0 62 Tm 1.145227 Tw 12 TL /F1 10 Tf 0 0 0 rg (For simple layer 3 connectivity, such as when the downstream device is a server, both of the upstream MC-LAG) Tj T* 0 Tw 2.434161 Tw (peers can have their gateways configured with the same IP address when ) Tj /F5 10 Tf 0 0 0 rg (mcae-mac-synchronization) Tj /F1 10 Tf 0 0 0 rg ( is) Tj T* 0 Tw .502205 Tw (enabled on the VLAN. Unlike VRRP, this will keep traffic local to the switch that receives the packet. This works by) Tj T* 0 Tw .310783 Tw (allowing one upstream switch to respond with the peer switch\222s MAC address. The end result is that each upstream) Tj T* 0 Tw -0.000936 Tw (switch treats a packet as if it is its own. ) Tj /F5 10 Tf 0 0 0 rg (mcae-mac-synchronization) Tj /F1 10 Tf 0 0 0 rg ( in this scenario is required because, without) Tj T* 0 Tw (it, ARP requests are not sniffed or replicated by the peers.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 477.4394 cm
Q
q
1 0 0 1 40.01575 408.6394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 14 Tm .52694 Tw 12 TL /F1 10 Tf 0 0 0 rg (DHCP Relay is not supported with ) Tj /F5 10 Tf 0 0 0 rg (mcae-mac-synchronization) Tj /F1 10 Tf 0 0 0 rg (. If a DHCP Relay is required, you must use) Tj T* 0 Tw (VRRP.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 402.6394 cm
Q
q
1 0 0 1 40.01575 324.6394 cm
q
BT 1 0 0 1 0 62 Tm .514578 Tw 12 TL /F1 10 Tf 0 0 0 rg (When routing protocols are required with an MC-LAG, ) Tj /F5 10 Tf 0 0 0 rg (mcae-mac-synchronization) Tj /F1 10 Tf 0 0 0 rg ( is no longer an option. This) Tj T* 0 Tw .767131 Tw (is because the MAC synchronization option works similarly to an anycast service, but routing protocols require 1:1) Tj T* 0 Tw .742273 Tw (direct relationships. For this reason, when protocol adjacency is required \(such as OSPF between the aggregation) Tj T* 0 Tw .053052 Tw (and core layers\), VRRP is required. In these instances, the devices should peer to the VRRP VIP, not the real IP. To) Tj T* 0 Tw 2.16245 Tw (compensate for potential issues, a static ARP address for the ) Tj /F4 10 Tf (remote) Tj /F1 10 Tf ( peer\222s IRB MAC and real IP should be) Tj T* 0 Tw (configured.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 295.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Spanning Tree Protocol) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 265.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL -0.138795 Tw (Although the goal of MC-LAG is to remove the need for a Spanning Tree Protocol, it is highly recommended that STP) Tj T* 0 Tw (is enabled to prevent loops caused by miswiring as well as to prevent unintentional propagation of BPDUs.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 211.4394 cm
q
BT 1 0 0 1 0 38 Tm 1.778205 Tw 12 TL /F1 10 Tf 0 0 0 rg (When configuring STP, disable STP on the ICL. This is because STP could cause the traffic on the ICL to be) Tj T* 0 Tw 1.02815 Tw (blocked, thereby breaking the MC-LAGs. Configure all MC-LAG interfaces as ) Tj /F5 10 Tf 0 0 0 rg (edge) Tj /F1 10 Tf 0 0 0 rg (. A downstream device should) Tj T* 0 Tw 1.31745 Tw (not be able to cause a loop in a properly designed network. Turn on ) Tj /F5 10 Tf 0 0 0 rg (bpdu-block-on-edge) Tj /F1 10 Tf 0 0 0 rg (. This is to prevent) Tj T* 0 Tw (malicious or unintentional BPDU propagation.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 199.4394 cm
Q
q
1 0 0 1 40.01575 130.6394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 14 Tm 2.231506 Tw 12 TL /F1 10 Tf 0 0 0 rg (Do ) Tj /F4 10 Tf (not) Tj /F1 10 Tf ( configure MSTP or VSTP. This can cause loops when not configured appropriately on all devices,) Tj T* 0 Tw (including downstream devices. ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (6) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 124.6394 cm
Q
q
1 0 0 1 40.01575 94.23937 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Configuration) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 64.23937 cm
q
BT 1 0 0 1 0 14 Tm 1.636506 Tw 12 TL /F1 10 Tf 0 0 0 rg (In this example, there are four vQFX switches: vQFX-1 through vQFX-4. vQFX-1 and vQFX-2 are our MC-LAG) Tj T* 0 Tw (head-end devices. Their ICL is ) Tj /F5 10 Tf 0 0 0 rg (ae0) Tj /F1 10 Tf 0 0 0 rg (, which consists of members ) Tj /F5 10 Tf 0 0 0 rg (xe-0/0/0) Tj /F1 10 Tf 0 0 0 rg ( and ) Tj /F5 10 Tf 0 0 0 rg (xe-0/0/1) Tj /F1 10 Tf 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (7) Tj T* ET
Q
Q
 
endstream
endobj
603 0 obj
<<
/Length 31551
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 739.0394 cm
q
BT 1 0 0 1 0 38 Tm .653205 Tw 12 TL /F1 10 Tf 0 0 0 rg (They run an MC-LAG down to vQFX-3 on ) Tj /F5 10 Tf 0 0 0 rg (ae1) Tj /F1 10 Tf 0 0 0 rg ( and to vQFX-4 on ) Tj /F5 10 Tf 0 0 0 rg (ae2) Tj /F1 10 Tf 0 0 0 rg (. ) Tj /F5 10 Tf 0 0 0 rg (ae1) Tj /F1 10 Tf 0 0 0 rg ( consists of ) Tj /F5 10 Tf 0 0 0 rg (xe-0/0/2) Tj /F1 10 Tf 0 0 0 rg ( on vQFX-1 and) Tj T* 0 Tw .050829 Tw /F5 10 Tf 0 0 0 rg (xe-0/0/4) Tj /F1 10 Tf 0 0 0 rg ( on vQFX-2. ) Tj /F5 10 Tf 0 0 0 rg (ae2) Tj /F1 10 Tf 0 0 0 rg ( is made up of ) Tj /F5 10 Tf 0 0 0 rg (xe-0/0/3) Tj /F1 10 Tf 0 0 0 rg ( on vQFX-1 and ) Tj /F5 10 Tf 0 0 0 rg (xe-0/0/5) Tj /F1 10 Tf 0 0 0 rg ( on vQFX-2. The interface numbers) Tj T* 0 Tw 1.605783 Tw (are the same on vQFX-3 and vQFX-4 as their upstream devices with the exception of the bundle interface. On) Tj T* 0 Tw (vQFX-3 and vQFX-4, that is ) Tj /F5 10 Tf 0 0 0 rg (ae0) Tj /F1 10 Tf 0 0 0 rg (. You can see this below in the ) Tj /F5 10 Tf 0 0 0 rg (show) Tj ( ) Tj (lldp) Tj ( ) Tj (neighbors) Tj /F1 10 Tf 0 0 0 rg ( output for each device:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 372.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 538 366 re B*
Q
q
.933333 1 .8 rg
n 0 348 24 12 re f*
.933333 1 .8 rg
n 24 348 30 12 re f*
.933333 1 .8 rg
n 54 348 6 12 re f*
.933333 1 .8 rg
n 60 348 6 12 re f*
.933333 1 .8 rg
n 66 348 6 12 re f*
.933333 1 .8 rg
n 78 348 24 12 re f*
.933333 1 .8 rg
n 108 348 24 12 re f*
.933333 1 .8 rg
n 138 348 54 12 re f*
.933333 1 .8 rg
n 0 336 30 12 re f*
.933333 1 .8 rg
n 36 336 54 12 re f*
.933333 1 .8 rg
n 114 336 36 12 re f*
.933333 1 .8 rg
n 156 336 54 12 re f*
.933333 1 .8 rg
n 234 336 42 12 re f*
.933333 1 .8 rg
n 282 336 12 12 re f*
.933333 1 .8 rg
n 354 336 24 12 re f*
.933333 1 .8 rg
n 384 336 24 12 re f*
.933333 1 .8 rg
n 468 336 36 12 re f*
.933333 1 .8 rg
n 510 336 24 12 re f*
.933333 1 .8 rg
n 0 324 12 12 re f*
.933333 1 .8 rg
n 12 324 6 12 re f*
.933333 1 .8 rg
n 18 324 6 12 re f*
1 .941176 1 rg
n 24 324 18 12 re f*
.933333 1 .8 rg
n 42 324 6 12 re f*
.933333 1 .8 rg
n 114 324 18 12 re f*
.933333 1 .8 rg
n 234 324 12 12 re f*
.933333 1 .8 rg
n 246 324 6 12 re f*
.933333 1 .8 rg
n 252 324 12 12 re f*
.933333 1 .8 rg
n 264 324 6 12 re f*
.933333 1 .8 rg
n 270 324 12 12 re f*
.933333 1 .8 rg
n 282 324 6 12 re f*
.933333 1 .8 rg
n 288 324 12 12 re f*
.933333 1 .8 rg
n 300 324 6 12 re f*
.933333 1 .8 rg
n 306 324 12 12 re f*
.933333 1 .8 rg
n 318 324 6 12 re f*
.933333 1 .8 rg
n 324 324 12 12 re f*
.933333 1 .8 rg
n 354 324 12 12 re f*
.933333 1 .8 rg
n 366 324 6 12 re f*
.933333 1 .8 rg
n 372 324 6 12 re f*
1 .941176 1 rg
n 378 324 18 12 re f*
.933333 1 .8 rg
n 396 324 6 12 re f*
.933333 1 .8 rg
n 468 324 24 12 re f*
.933333 1 .8 rg
n 492 324 6 12 re f*
.933333 1 .8 rg
n 498 324 6 12 re f*
.933333 1 .8 rg
n 0 312 12 12 re f*
.933333 1 .8 rg
n 12 312 6 12 re f*
.933333 1 .8 rg
n 18 312 6 12 re f*
1 .941176 1 rg
n 24 312 18 12 re f*
.933333 1 .8 rg
n 42 312 6 12 re f*
.933333 1 .8 rg
n 114 312 18 12 re f*
.933333 1 .8 rg
n 234 312 12 12 re f*
.933333 1 .8 rg
n 246 312 6 12 re f*
.933333 1 .8 rg
n 252 312 12 12 re f*
.933333 1 .8 rg
n 264 312 6 12 re f*
.933333 1 .8 rg
n 270 312 12 12 re f*
.933333 1 .8 rg
n 282 312 6 12 re f*
.933333 1 .8 rg
n 288 312 12 12 re f*
.933333 1 .8 rg
n 300 312 6 12 re f*
.933333 1 .8 rg
n 306 312 12 12 re f*
.933333 1 .8 rg
n 318 312 6 12 re f*
.933333 1 .8 rg
n 324 312 12 12 re f*
.933333 1 .8 rg
n 354 312 12 12 re f*
.933333 1 .8 rg
n 366 312 6 12 re f*
.933333 1 .8 rg
n 372 312 6 12 re f*
1 .941176 1 rg
n 378 312 18 12 re f*
.933333 1 .8 rg
n 396 312 6 12 re f*
.933333 1 .8 rg
n 468 312 24 12 re f*
.933333 1 .8 rg
n 492 312 6 12 re f*
.933333 1 .8 rg
n 498 312 6 12 re f*
.933333 1 .8 rg
n 0 300 12 12 re f*
.933333 1 .8 rg
n 12 300 6 12 re f*
.933333 1 .8 rg
n 18 300 6 12 re f*
1 .941176 1 rg
n 24 300 18 12 re f*
.933333 1 .8 rg
n 42 300 6 12 re f*
.933333 1 .8 rg
n 114 300 18 12 re f*
.933333 1 .8 rg
n 234 300 12 12 re f*
.933333 1 .8 rg
n 246 300 6 12 re f*
.933333 1 .8 rg
n 252 300 12 12 re f*
.933333 1 .8 rg
n 264 300 6 12 re f*
.933333 1 .8 rg
n 270 300 12 12 re f*
.933333 1 .8 rg
n 282 300 6 12 re f*
.933333 1 .8 rg
n 288 300 12 12 re f*
.933333 1 .8 rg
n 300 300 6 12 re f*
.933333 1 .8 rg
n 306 300 30 12 re f*
.933333 1 .8 rg
n 354 300 12 12 re f*
.933333 1 .8 rg
n 366 300 6 12 re f*
.933333 1 .8 rg
n 372 300 6 12 re f*
1 .941176 1 rg
n 378 300 18 12 re f*
.933333 1 .8 rg
n 396 300 6 12 re f*
.933333 1 .8 rg
n 468 300 24 12 re f*
.933333 1 .8 rg
n 492 300 6 12 re f*
.933333 1 .8 rg
n 498 300 6 12 re f*
.933333 1 .8 rg
n 0 288 12 12 re f*
.933333 1 .8 rg
n 12 288 6 12 re f*
.933333 1 .8 rg
n 18 288 6 12 re f*
1 .941176 1 rg
n 24 288 18 12 re f*
.933333 1 .8 rg
n 42 288 6 12 re f*
.933333 1 .8 rg
n 114 288 18 12 re f*
.933333 1 .8 rg
n 234 288 12 12 re f*
.933333 1 .8 rg
n 246 288 6 12 re f*
.933333 1 .8 rg
n 252 288 12 12 re f*
.933333 1 .8 rg
n 264 288 6 12 re f*
.933333 1 .8 rg
n 270 288 12 12 re f*
.933333 1 .8 rg
n 282 288 6 12 re f*
.933333 1 .8 rg
n 288 288 12 12 re f*
.933333 1 .8 rg
n 300 288 6 12 re f*
.933333 1 .8 rg
n 306 288 30 12 re f*
.933333 1 .8 rg
n 354 288 12 12 re f*
.933333 1 .8 rg
n 366 288 6 12 re f*
.933333 1 .8 rg
n 372 288 6 12 re f*
1 .941176 1 rg
n 378 288 18 12 re f*
.933333 1 .8 rg
n 396 288 6 12 re f*
.933333 1 .8 rg
n 468 288 24 12 re f*
.933333 1 .8 rg
n 492 288 6 12 re f*
.933333 1 .8 rg
n 498 288 6 12 re f*
.933333 1 .8 rg
n 0 276 6 12 re f*
.933333 1 .8 rg
n 6 276 48 12 re f*
.933333 1 .8 rg
n 54 276 6 12 re f*
.933333 1 .8 rg
n 0 252 24 12 re f*
.933333 1 .8 rg
n 24 252 30 12 re f*
.933333 1 .8 rg
n 54 252 6 12 re f*
.933333 1 .8 rg
n 60 252 6 12 re f*
.933333 1 .8 rg
n 66 252 6 12 re f*
.933333 1 .8 rg
n 78 252 24 12 re f*
.933333 1 .8 rg
n 108 252 24 12 re f*
.933333 1 .8 rg
n 138 252 54 12 re f*
.933333 1 .8 rg
n 0 240 30 12 re f*
.933333 1 .8 rg
n 36 240 54 12 re f*
.933333 1 .8 rg
n 114 240 36 12 re f*
.933333 1 .8 rg
n 156 240 54 12 re f*
.933333 1 .8 rg
n 234 240 42 12 re f*
.933333 1 .8 rg
n 282 240 12 12 re f*
.933333 1 .8 rg
n 354 240 24 12 re f*
.933333 1 .8 rg
n 384 240 24 12 re f*
.933333 1 .8 rg
n 468 240 36 12 re f*
.933333 1 .8 rg
n 510 240 24 12 re f*
.933333 1 .8 rg
n 0 228 12 12 re f*
.933333 1 .8 rg
n 12 228 6 12 re f*
.933333 1 .8 rg
n 18 228 6 12 re f*
1 .941176 1 rg
n 24 228 18 12 re f*
.933333 1 .8 rg
n 42 228 6 12 re f*
.933333 1 .8 rg
n 114 228 18 12 re f*
.933333 1 .8 rg
n 234 228 12 12 re f*
.933333 1 .8 rg
n 246 228 6 12 re f*
.933333 1 .8 rg
n 252 228 12 12 re f*
.933333 1 .8 rg
n 264 228 6 12 re f*
.933333 1 .8 rg
n 270 228 12 12 re f*
.933333 1 .8 rg
n 282 228 6 12 re f*
.933333 1 .8 rg
n 288 228 12 12 re f*
.933333 1 .8 rg
n 300 228 6 12 re f*
.933333 1 .8 rg
n 306 228 30 12 re f*
.933333 1 .8 rg
n 354 228 12 12 re f*
.933333 1 .8 rg
n 366 228 6 12 re f*
.933333 1 .8 rg
n 372 228 6 12 re f*
1 .941176 1 rg
n 378 228 18 12 re f*
.933333 1 .8 rg
n 396 228 6 12 re f*
.933333 1 .8 rg
n 468 228 24 12 re f*
.933333 1 .8 rg
n 492 228 6 12 re f*
.933333 1 .8 rg
n 498 228 6 12 re f*
.933333 1 .8 rg
n 0 216 12 12 re f*
.933333 1 .8 rg
n 12 216 6 12 re f*
.933333 1 .8 rg
n 18 216 6 12 re f*
1 .941176 1 rg
n 24 216 18 12 re f*
.933333 1 .8 rg
n 42 216 6 12 re f*
.933333 1 .8 rg
n 114 216 18 12 re f*
.933333 1 .8 rg
n 234 216 12 12 re f*
.933333 1 .8 rg
n 246 216 6 12 re f*
.933333 1 .8 rg
n 252 216 12 12 re f*
.933333 1 .8 rg
n 264 216 6 12 re f*
.933333 1 .8 rg
n 270 216 12 12 re f*
.933333 1 .8 rg
n 282 216 6 12 re f*
.933333 1 .8 rg
n 288 216 12 12 re f*
.933333 1 .8 rg
n 300 216 6 12 re f*
.933333 1 .8 rg
n 306 216 30 12 re f*
.933333 1 .8 rg
n 354 216 12 12 re f*
.933333 1 .8 rg
n 366 216 6 12 re f*
.933333 1 .8 rg
n 372 216 6 12 re f*
1 .941176 1 rg
n 378 216 18 12 re f*
.933333 1 .8 rg
n 396 216 6 12 re f*
.933333 1 .8 rg
n 468 216 24 12 re f*
.933333 1 .8 rg
n 492 216 6 12 re f*
.933333 1 .8 rg
n 498 216 6 12 re f*
.933333 1 .8 rg
n 0 204 12 12 re f*
.933333 1 .8 rg
n 12 204 6 12 re f*
.933333 1 .8 rg
n 18 204 6 12 re f*
1 .941176 1 rg
n 24 204 18 12 re f*
.933333 1 .8 rg
n 42 204 6 12 re f*
.933333 1 .8 rg
n 114 204 18 12 re f*
.933333 1 .8 rg
n 234 204 12 12 re f*
.933333 1 .8 rg
n 246 204 6 12 re f*
.933333 1 .8 rg
n 252 204 12 12 re f*
.933333 1 .8 rg
n 264 204 6 12 re f*
.933333 1 .8 rg
n 270 204 12 12 re f*
.933333 1 .8 rg
n 282 204 6 12 re f*
.933333 1 .8 rg
n 288 204 12 12 re f*
.933333 1 .8 rg
n 300 204 6 12 re f*
.933333 1 .8 rg
n 306 204 30 12 re f*
.933333 1 .8 rg
n 354 204 12 12 re f*
.933333 1 .8 rg
n 366 204 6 12 re f*
.933333 1 .8 rg
n 372 204 6 12 re f*
1 .941176 1 rg
n 378 204 18 12 re f*
.933333 1 .8 rg
n 396 204 6 12 re f*
.933333 1 .8 rg
n 468 204 24 12 re f*
.933333 1 .8 rg
n 492 204 6 12 re f*
.933333 1 .8 rg
n 498 204 6 12 re f*
.933333 1 .8 rg
n 0 192 12 12 re f*
.933333 1 .8 rg
n 12 192 6 12 re f*
.933333 1 .8 rg
n 18 192 6 12 re f*
1 .941176 1 rg
n 24 192 18 12 re f*
.933333 1 .8 rg
n 42 192 6 12 re f*
.933333 1 .8 rg
n 114 192 18 12 re f*
.933333 1 .8 rg
n 234 192 12 12 re f*
.933333 1 .8 rg
n 246 192 6 12 re f*
.933333 1 .8 rg
n 252 192 12 12 re f*
.933333 1 .8 rg
n 264 192 6 12 re f*
.933333 1 .8 rg
n 270 192 12 12 re f*
.933333 1 .8 rg
n 282 192 6 12 re f*
.933333 1 .8 rg
n 288 192 12 12 re f*
.933333 1 .8 rg
n 300 192 6 12 re f*
.933333 1 .8 rg
n 306 192 30 12 re f*
.933333 1 .8 rg
n 354 192 12 12 re f*
.933333 1 .8 rg
n 366 192 6 12 re f*
.933333 1 .8 rg
n 372 192 6 12 re f*
1 .941176 1 rg
n 378 192 18 12 re f*
.933333 1 .8 rg
n 396 192 6 12 re f*
.933333 1 .8 rg
n 468 192 24 12 re f*
.933333 1 .8 rg
n 492 192 6 12 re f*
.933333 1 .8 rg
n 498 192 6 12 re f*
.933333 1 .8 rg
n 0 168 6 12 re f*
.933333 1 .8 rg
n 6 168 48 12 re f*
.933333 1 .8 rg
n 54 168 6 12 re f*
.933333 1 .8 rg
n 0 144 24 12 re f*
.933333 1 .8 rg
n 24 144 30 12 re f*
.933333 1 .8 rg
n 54 144 6 12 re f*
.933333 1 .8 rg
n 60 144 6 12 re f*
.933333 1 .8 rg
n 66 144 6 12 re f*
.933333 1 .8 rg
n 78 144 24 12 re f*
.933333 1 .8 rg
n 108 144 24 12 re f*
.933333 1 .8 rg
n 138 144 54 12 re f*
.933333 1 .8 rg
n 0 132 30 12 re f*
.933333 1 .8 rg
n 36 132 54 12 re f*
.933333 1 .8 rg
n 114 132 36 12 re f*
.933333 1 .8 rg
n 156 132 54 12 re f*
.933333 1 .8 rg
n 234 132 42 12 re f*
.933333 1 .8 rg
n 282 132 12 12 re f*
.933333 1 .8 rg
n 354 132 24 12 re f*
.933333 1 .8 rg
n 384 132 24 12 re f*
.933333 1 .8 rg
n 468 132 36 12 re f*
.933333 1 .8 rg
n 510 132 24 12 re f*
.933333 1 .8 rg
n 0 120 12 12 re f*
.933333 1 .8 rg
n 12 120 6 12 re f*
.933333 1 .8 rg
n 18 120 6 12 re f*
1 .941176 1 rg
n 24 120 18 12 re f*
.933333 1 .8 rg
n 42 120 6 12 re f*
.933333 1 .8 rg
n 114 120 18 12 re f*
.933333 1 .8 rg
n 234 120 12 12 re f*
.933333 1 .8 rg
n 246 120 6 12 re f*
.933333 1 .8 rg
n 252 120 12 12 re f*
.933333 1 .8 rg
n 264 120 6 12 re f*
.933333 1 .8 rg
n 270 120 12 12 re f*
.933333 1 .8 rg
n 282 120 6 12 re f*
.933333 1 .8 rg
n 288 120 12 12 re f*
.933333 1 .8 rg
n 300 120 6 12 re f*
.933333 1 .8 rg
n 306 120 12 12 re f*
.933333 1 .8 rg
n 318 120 6 12 re f*
.933333 1 .8 rg
n 324 120 12 12 re f*
.933333 1 .8 rg
n 354 120 12 12 re f*
.933333 1 .8 rg
n 366 120 6 12 re f*
.933333 1 .8 rg
n 372 120 6 12 re f*
1 .941176 1 rg
n 378 120 18 12 re f*
.933333 1 .8 rg
n 396 120 6 12 re f*
.933333 1 .8 rg
n 468 120 24 12 re f*
.933333 1 .8 rg
n 492 120 6 12 re f*
.933333 1 .8 rg
n 498 120 6 12 re f*
.933333 1 .8 rg
n 0 108 12 12 re f*
.933333 1 .8 rg
n 12 108 6 12 re f*
.933333 1 .8 rg
n 18 108 6 12 re f*
1 .941176 1 rg
n 24 108 18 12 re f*
.933333 1 .8 rg
n 42 108 6 12 re f*
.933333 1 .8 rg
n 114 108 18 12 re f*
.933333 1 .8 rg
n 234 108 12 12 re f*
.933333 1 .8 rg
n 246 108 6 12 re f*
.933333 1 .8 rg
n 252 108 12 12 re f*
.933333 1 .8 rg
n 264 108 6 12 re f*
.933333 1 .8 rg
n 270 108 12 12 re f*
.933333 1 .8 rg
n 282 108 6 12 re f*
.933333 1 .8 rg
n 288 108 12 12 re f*
.933333 1 .8 rg
n 300 108 6 12 re f*
.933333 1 .8 rg
n 306 108 30 12 re f*
.933333 1 .8 rg
n 354 108 12 12 re f*
.933333 1 .8 rg
n 366 108 6 12 re f*
.933333 1 .8 rg
n 372 108 6 12 re f*
1 .941176 1 rg
n 378 108 18 12 re f*
.933333 1 .8 rg
n 396 108 6 12 re f*
.933333 1 .8 rg
n 468 108 24 12 re f*
.933333 1 .8 rg
n 492 108 6 12 re f*
.933333 1 .8 rg
n 498 108 6 12 re f*
.933333 1 .8 rg
n 0 84 6 12 re f*
.933333 1 .8 rg
n 6 84 48 12 re f*
.933333 1 .8 rg
n 54 84 6 12 re f*
.933333 1 .8 rg
n 0 60 24 12 re f*
.933333 1 .8 rg
n 24 60 30 12 re f*
.933333 1 .8 rg
n 54 60 6 12 re f*
.933333 1 .8 rg
n 60 60 6 12 re f*
.933333 1 .8 rg
n 66 60 6 12 re f*
.933333 1 .8 rg
n 78 60 24 12 re f*
.933333 1 .8 rg
n 108 60 24 12 re f*
.933333 1 .8 rg
n 138 60 54 12 re f*
.933333 1 .8 rg
n 0 48 30 12 re f*
.933333 1 .8 rg
n 36 48 54 12 re f*
.933333 1 .8 rg
n 114 48 36 12 re f*
.933333 1 .8 rg
n 156 48 54 12 re f*
.933333 1 .8 rg
n 234 48 42 12 re f*
.933333 1 .8 rg
n 282 48 12 12 re f*
.933333 1 .8 rg
n 354 48 24 12 re f*
.933333 1 .8 rg
n 384 48 24 12 re f*
.933333 1 .8 rg
n 468 48 36 12 re f*
.933333 1 .8 rg
n 510 48 24 12 re f*
.933333 1 .8 rg
n 0 36 12 12 re f*
.933333 1 .8 rg
n 12 36 6 12 re f*
.933333 1 .8 rg
n 18 36 6 12 re f*
1 .941176 1 rg
n 24 36 18 12 re f*
.933333 1 .8 rg
n 42 36 6 12 re f*
.933333 1 .8 rg
n 114 36 18 12 re f*
.933333 1 .8 rg
n 234 36 12 12 re f*
.933333 1 .8 rg
n 246 36 6 12 re f*
.933333 1 .8 rg
n 252 36 12 12 re f*
.933333 1 .8 rg
n 264 36 6 12 re f*
.933333 1 .8 rg
n 270 36 12 12 re f*
.933333 1 .8 rg
n 282 36 6 12 re f*
.933333 1 .8 rg
n 288 36 12 12 re f*
.933333 1 .8 rg
n 300 36 6 12 re f*
.933333 1 .8 rg
n 306 36 12 12 re f*
.933333 1 .8 rg
n 318 36 6 12 re f*
.933333 1 .8 rg
n 324 36 12 12 re f*
.933333 1 .8 rg
n 354 36 12 12 re f*
.933333 1 .8 rg
n 366 36 6 12 re f*
.933333 1 .8 rg
n 372 36 6 12 re f*
1 .941176 1 rg
n 378 36 18 12 re f*
.933333 1 .8 rg
n 396 36 6 12 re f*
.933333 1 .8 rg
n 468 36 24 12 re f*
.933333 1 .8 rg
n 492 36 6 12 re f*
.933333 1 .8 rg
n 498 36 6 12 re f*
.933333 1 .8 rg
n 0 24 12 12 re f*
.933333 1 .8 rg
n 12 24 6 12 re f*
.933333 1 .8 rg
n 18 24 6 12 re f*
1 .941176 1 rg
n 24 24 18 12 re f*
.933333 1 .8 rg
n 42 24 6 12 re f*
.933333 1 .8 rg
n 114 24 18 12 re f*
.933333 1 .8 rg
n 234 24 12 12 re f*
.933333 1 .8 rg
n 246 24 6 12 re f*
.933333 1 .8 rg
n 252 24 12 12 re f*
.933333 1 .8 rg
n 264 24 6 12 re f*
.933333 1 .8 rg
n 270 24 12 12 re f*
.933333 1 .8 rg
n 282 24 6 12 re f*
.933333 1 .8 rg
n 288 24 12 12 re f*
.933333 1 .8 rg
n 300 24 6 12 re f*
.933333 1 .8 rg
n 306 24 30 12 re f*
.933333 1 .8 rg
n 354 24 12 12 re f*
.933333 1 .8 rg
n 366 24 6 12 re f*
.933333 1 .8 rg
n 372 24 6 12 re f*
1 .941176 1 rg
n 378 24 18 12 re f*
.933333 1 .8 rg
n 396 24 6 12 re f*
.933333 1 .8 rg
n 468 24 24 12 re f*
.933333 1 .8 rg
n 492 24 6 12 re f*
.933333 1 .8 rg
n 498 24 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
.933333 1 .8 rg
n 6 0 48 12 re f*
.933333 1 .8 rg
n 54 0 6 12 re f*
BT 1 0 0 1 0 350 Tm 12 TL /F5 10 Tf 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (lldp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (neighbors) Tj 0 0 0 rg  T* 0 0 0 rg (Local) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (    ) Tj 0 0 0 rg (Parent) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (    ) Tj 0 0 0 rg (Chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Id) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Port) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (info) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (System) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Name) Tj 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (68) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (68) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae1) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj 0 0 0 rg (bc:00) Tj 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae2) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj 0 0 0 rg (c5:00) Tj 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T*  T* 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (lldp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (neighbors) Tj 0 0 0 rg  T* 0 0 0 rg (Local) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (    ) Tj 0 0 0 rg (Parent) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (    ) Tj 0 0 0 rg (Chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Id) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Port) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (info) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (System) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Name) Tj 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae1) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj 0 0 0 rg (bc:00) Tj 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae2) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj 0 0 0 rg (c5:00) Tj 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj 0 0 0 rg (fa:00) Tj 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj 0 0 0 rg (fa:00) Tj 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T*  T* 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (lldp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (neighbors) Tj 0 0 0 rg  T* 0 0 0 rg (Local) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (    ) Tj 0 0 0 rg (Parent) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (    ) Tj 0 0 0 rg (Chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Id) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Port) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (info) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (System) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Name) Tj 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (68) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj 0 0 0 rg (fa:00) Tj 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T*  T* 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (lldp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (neighbors) Tj 0 0 0 rg  T* 0 0 0 rg (Local) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (    ) Tj 0 0 0 rg (Parent) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (    ) Tj 0 0 0 rg (Chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Id) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Port) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (info) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (System) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Name) Tj 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (68) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (                 ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj 0 0 0 rg (fa:00) Tj 0 0 0 rg (   ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg (           ) Tj 0 0 0 rg (vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 328.2394 cm
q
BT 1 0 0 1 0 26 Tm .074006 Tw 12 TL /F1 10 Tf 0 0 0 rg (The MC-LAG to vQFX-3 provides normal layer 3 gateway services. We use MAC address synchronization here. The) Tj T* 0 Tw .760292 Tw (MC-LAG toward vQFX-4, however, runs OSPF. For this, we remove MAC address synchronization and implement) Tj T* 0 Tw (VRRP with static ARP bindings. See ) Tj 0 0 0 rg (Layer 3 Connectivity) Tj 0 0 0 rg ( for more details about this.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 310.2394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (The final test will be pinging between vQFX-3 and vQFX-4\222s ) Tj /F5 10 Tf 0 0 0 rg (ae0) Tj /F1 10 Tf 0 0 0 rg ( interfaces.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 298.2394 cm
Q
q
1 0 0 1 40.01575 229.4394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .995227 Tw (I don\222t have Visio or Omnigraffle, and I found making diagrams in anything else highly frustrating. So for now,) Tj T* 0 Tw (there are no diagrams. :\( However, if you\222d like to contribute some, they would be greatly appreciated!) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 223.4394 cm
Q
q
1 0 0 1 40.01575 205.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The very first thing to do with any LAG in Junos is to set the number of LAG interfaces:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 102.6394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 102 re B*
Q
q
.933333 1 .8 rg
n 0 84 36 12 re f*
.933333 1 .8 rg
n 0 72 42 12 re f*
.933333 1 .8 rg
n 48 72 6 12 re f*
.933333 1 .8 rg
n 24 60 60 12 re f*
.933333 1 .8 rg
n 84 60 6 12 re f*
.933333 1 .8 rg
n 90 60 42 12 re f*
.933333 1 .8 rg
n 138 60 6 12 re f*
.933333 1 .8 rg
n 48 48 48 12 re f*
.933333 1 .8 rg
n 102 48 6 12 re f*
.933333 1 .8 rg
n 72 36 36 12 re f*
.933333 1 .8 rg
n 108 36 6 12 re f*
.933333 1 .8 rg
n 114 36 30 12 re f*
.933333 1 .8 rg
n 150 36 6 12 re f*
.933333 1 .8 rg
n 156 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 86 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                               ) Tj T* (    ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (devices) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ethernet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (device) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (count) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 63.83937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 30 re B*
Q
q
.933333 1 .8 rg
n 0 12 36 12 re f*
.933333 1 .8 rg
n 0 0 42 12 re f*
.933333 1 .8 rg
n 48 0 6 12 re f*
BT 1 0 0 1 0 14 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                               ) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (8) Tj T* ET
Q
Q
 
endstream
endobj
604 0 obj
<<
/Length 11506
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 708.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 78 re B*
Q
q
.933333 1 .8 rg
n 24 60 60 12 re f*
.933333 1 .8 rg
n 84 60 6 12 re f*
.933333 1 .8 rg
n 90 60 42 12 re f*
.933333 1 .8 rg
n 138 60 6 12 re f*
.933333 1 .8 rg
n 48 48 48 12 re f*
.933333 1 .8 rg
n 102 48 6 12 re f*
.933333 1 .8 rg
n 72 36 36 12 re f*
.933333 1 .8 rg
n 108 36 6 12 re f*
.933333 1 .8 rg
n 114 36 30 12 re f*
.933333 1 .8 rg
n 150 36 6 12 re f*
.933333 1 .8 rg
n 156 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 62 Tm 12 TL /F5 10 Tf 0 0 0 rg (    ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (devices) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ethernet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (device) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (count) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 597.4394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 102 re B*
Q
q
.933333 1 .8 rg
n 0 84 48 12 re f*
.933333 1 .8 rg
n 0 72 42 12 re f*
.933333 1 .8 rg
n 48 72 6 12 re f*
.933333 1 .8 rg
n 24 60 60 12 re f*
.933333 1 .8 rg
n 84 60 6 12 re f*
.933333 1 .8 rg
n 90 60 42 12 re f*
.933333 1 .8 rg
n 138 60 6 12 re f*
.933333 1 .8 rg
n 48 48 48 12 re f*
.933333 1 .8 rg
n 102 48 6 12 re f*
.933333 1 .8 rg
n 72 36 36 12 re f*
.933333 1 .8 rg
n 108 36 6 12 re f*
.933333 1 .8 rg
n 114 36 30 12 re f*
.933333 1 .8 rg
n 150 36 6 12 re f*
.933333 1 .8 rg
n 156 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 86 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# vQFX-3) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                               ) Tj T* (    ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (devices) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ethernet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (device) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (count) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 486.6394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 102 re B*
Q
q
.933333 1 .8 rg
n 0 84 48 12 re f*
.933333 1 .8 rg
n 0 72 42 12 re f*
.933333 1 .8 rg
n 48 72 6 12 re f*
.933333 1 .8 rg
n 24 60 60 12 re f*
.933333 1 .8 rg
n 84 60 6 12 re f*
.933333 1 .8 rg
n 90 60 42 12 re f*
.933333 1 .8 rg
n 138 60 6 12 re f*
.933333 1 .8 rg
n 48 48 48 12 re f*
.933333 1 .8 rg
n 102 48 6 12 re f*
.933333 1 .8 rg
n 72 36 36 12 re f*
.933333 1 .8 rg
n 108 36 6 12 re f*
.933333 1 .8 rg
n 114 36 30 12 re f*
.933333 1 .8 rg
n 150 36 6 12 re f*
.933333 1 .8 rg
n 156 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 86 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# vQFX-4) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                               ) Tj T* (    ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (devices) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ethernet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (device) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (count) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 466.6394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Next, we configure the ) Tj 0 0 0 rg (Service ID) Tj 0 0 0 rg ( on the upstream devices:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 411.8394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 54 re B*
Q
q
.933333 1 .8 rg
n 0 36 36 12 re f*
.933333 1 .8 rg
n 0 24 36 12 re f*
.933333 1 .8 rg
n 36 24 6 12 re f*
.933333 1 .8 rg
n 42 24 42 12 re f*
.933333 1 .8 rg
n 90 24 6 12 re f*
.933333 1 .8 rg
n 24 12 42 12 re f*
.933333 1 .8 rg
n 66 12 6 12 re f*
.933333 1 .8 rg
n 72 12 12 12 re f*
.933333 1 .8 rg
n 90 12 6 12 re f*
.933333 1 .8 rg
n 96 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 38 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (switch) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (service) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 349.0394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 54 re B*
Q
q
.933333 1 .8 rg
n 0 36 36 12 re f*
.933333 1 .8 rg
n 0 24 36 12 re f*
.933333 1 .8 rg
n 36 24 6 12 re f*
.933333 1 .8 rg
n 42 24 42 12 re f*
.933333 1 .8 rg
n 90 24 6 12 re f*
.933333 1 .8 rg
n 24 12 42 12 re f*
.933333 1 .8 rg
n 66 12 6 12 re f*
.933333 1 .8 rg
n 72 12 12 12 re f*
.933333 1 .8 rg
n 90 12 6 12 re f*
.933333 1 .8 rg
n 96 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 38 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (switch) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (service) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg (                       ) Tj T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 329.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Next, we\222ll configure the ICL. For redundancy, we\222ll configure the ICL as an LACP bundle:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 58.23937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 270 re B*
Q
q
.933333 1 .8 rg
n 0 252 36 12 re f*
.933333 1 .8 rg
n 0 240 60 12 re f*
.933333 1 .8 rg
n 66 240 6 12 re f*
.933333 1 .8 rg
n 24 228 12 12 re f*
.933333 1 .8 rg
n 36 228 6 12 re f*
.933333 1 .8 rg
n 42 228 6 12 re f*
1 .941176 1 rg
n 48 228 18 12 re f*
.933333 1 .8 rg
n 66 228 6 12 re f*
.933333 1 .8 rg
n 78 228 6 12 re f*
.933333 1 .8 rg
n 48 216 30 12 re f*
.933333 1 .8 rg
n 78 216 6 12 re f*
.933333 1 .8 rg
n 84 216 42 12 re f*
.933333 1 .8 rg
n 132 216 6 12 re f*
.933333 1 .8 rg
n 72 204 30 12 re f*
.933333 1 .8 rg
n 102 204 12 12 re f*
.933333 1 .8 rg
n 120 204 18 12 re f*
.933333 1 .8 rg
n 138 204 6 12 re f*
.933333 1 .8 rg
n 48 192 6 12 re f*
.933333 1 .8 rg
n 24 180 6 12 re f*
.933333 1 .8 rg
n 24 168 12 12 re f*
.933333 1 .8 rg
n 36 168 6 12 re f*
.933333 1 .8 rg
n 42 168 6 12 re f*
1 .941176 1 rg
n 48 168 18 12 re f*
.933333 1 .8 rg
n 66 168 6 12 re f*
.933333 1 .8 rg
n 78 168 6 12 re f*
.933333 1 .8 rg
n 48 156 30 12 re f*
.933333 1 .8 rg
n 78 156 6 12 re f*
.933333 1 .8 rg
n 84 156 42 12 re f*
.933333 1 .8 rg
n 132 156 6 12 re f*
.933333 1 .8 rg
n 72 144 30 12 re f*
.933333 1 .8 rg
n 102 144 12 12 re f*
.933333 1 .8 rg
n 120 144 18 12 re f*
.933333 1 .8 rg
n 138 144 6 12 re f*
.933333 1 .8 rg
n 48 132 6 12 re f*
.933333 1 .8 rg
n 24 120 6 12 re f*
.933333 1 .8 rg
n 24 108 18 12 re f*
.933333 1 .8 rg
n 48 108 6 12 re f*
.933333 1 .8 rg
n 48 96 60 12 re f*
.933333 1 .8 rg
n 108 96 6 12 re f*
.933333 1 .8 rg
n 114 96 30 12 re f*
.933333 1 .8 rg
n 144 96 6 12 re f*
.933333 1 .8 rg
n 150 96 42 12 re f*
.933333 1 .8 rg
n 198 96 6 12 re f*
.933333 1 .8 rg
n 72 84 24 12 re f*
.933333 1 .8 rg
n 102 84 6 12 re f*
.933333 1 .8 rg
n 96 72 36 12 re f*
.933333 1 .8 rg
n 132 72 6 12 re f*
.933333 1 .8 rg
n 96 60 48 12 re f*
.933333 1 .8 rg
n 150 60 24 12 re f*
.933333 1 .8 rg
n 174 60 6 12 re f*
.933333 1 .8 rg
n 72 48 6 12 re f*
.933333 1 .8 rg
n 48 36 6 12 re f*
.933333 1 .8 rg
n 48 24 24 12 re f*
.933333 1 .8 rg
n 78 24 6 12 re f*
.933333 1 .8 rg
n 90 24 6 12 re f*
.933333 1 .8 rg
n 72 12 36 12 re f*
.933333 1 .8 rg
n 114 12 48 12 re f*
.933333 1 .8 rg
n 162 12 6 12 re f*
.933333 1 .8 rg
n 168 12 54 12 re f*
.933333 1 .8 rg
n 228 12 6 12 re f*
.933333 1 .8 rg
n 96 0 54 12 re f*
.933333 1 .8 rg
n 150 0 6 12 re f*
.933333 1 .8 rg
n 156 0 24 12 re f*
.933333 1 .8 rg
n 186 0 30 12 re f*
.933333 1 .8 rg
n 216 0 6 12 re f*
BT 1 0 0 1 0 254 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg (                ) Tj T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (lacp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (periodic) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (slow) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ethernet) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (switching) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (interface) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (trunk) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (9) Tj T* ET
Q
Q
 
endstream
endobj
605 0 obj
<<
/Length 9840
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 696.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 90 re B*
Q
q
.933333 1 .8 rg
n 96 72 24 12 re f*
.933333 1 .8 rg
n 126 72 6 12 re f*
.933333 1 .8 rg
n 120 60 42 12 re f*
.933333 1 .8 rg
n 168 60 18 12 re f*
.933333 1 .8 rg
n 186 60 6 12 re f*
.933333 1 .8 rg
n 96 48 6 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 74 Tm 12 TL /F5 10 Tf 0 0 0 rg (                ) Tj 0 0 0 rg (vlan) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (members) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (all) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 333.4394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 354 re B*
Q
q
.933333 1 .8 rg
n 0 336 36 12 re f*
.933333 1 .8 rg
n 0 324 60 12 re f*
.933333 1 .8 rg
n 66 324 6 12 re f*
.933333 1 .8 rg
n 24 312 12 12 re f*
.933333 1 .8 rg
n 36 312 6 12 re f*
.933333 1 .8 rg
n 42 312 6 12 re f*
1 .941176 1 rg
n 48 312 18 12 re f*
.933333 1 .8 rg
n 66 312 6 12 re f*
.933333 1 .8 rg
n 78 312 6 12 re f*
.933333 1 .8 rg
n 48 300 30 12 re f*
.933333 1 .8 rg
n 78 300 6 12 re f*
.933333 1 .8 rg
n 84 300 42 12 re f*
.933333 1 .8 rg
n 132 300 6 12 re f*
.933333 1 .8 rg
n 72 288 30 12 re f*
.933333 1 .8 rg
n 102 288 12 12 re f*
.933333 1 .8 rg
n 120 288 18 12 re f*
.933333 1 .8 rg
n 138 288 6 12 re f*
.933333 1 .8 rg
n 48 276 6 12 re f*
.933333 1 .8 rg
n 24 264 6 12 re f*
.933333 1 .8 rg
n 24 252 12 12 re f*
.933333 1 .8 rg
n 36 252 6 12 re f*
.933333 1 .8 rg
n 42 252 6 12 re f*
1 .941176 1 rg
n 48 252 18 12 re f*
.933333 1 .8 rg
n 66 252 6 12 re f*
.933333 1 .8 rg
n 78 252 6 12 re f*
.933333 1 .8 rg
n 48 240 30 12 re f*
.933333 1 .8 rg
n 78 240 6 12 re f*
.933333 1 .8 rg
n 84 240 42 12 re f*
.933333 1 .8 rg
n 132 240 6 12 re f*
.933333 1 .8 rg
n 72 228 30 12 re f*
.933333 1 .8 rg
n 102 228 12 12 re f*
.933333 1 .8 rg
n 120 228 18 12 re f*
.933333 1 .8 rg
n 138 228 6 12 re f*
.933333 1 .8 rg
n 48 216 6 12 re f*
.933333 1 .8 rg
n 24 204 6 12 re f*
.933333 1 .8 rg
n 24 192 18 12 re f*
.933333 1 .8 rg
n 48 192 6 12 re f*
.933333 1 .8 rg
n 48 180 60 12 re f*
.933333 1 .8 rg
n 108 180 6 12 re f*
.933333 1 .8 rg
n 114 180 30 12 re f*
.933333 1 .8 rg
n 144 180 6 12 re f*
.933333 1 .8 rg
n 150 180 42 12 re f*
.933333 1 .8 rg
n 198 180 6 12 re f*
.933333 1 .8 rg
n 72 168 24 12 re f*
.933333 1 .8 rg
n 102 168 6 12 re f*
.933333 1 .8 rg
n 96 156 36 12 re f*
.933333 1 .8 rg
n 132 156 6 12 re f*
.933333 1 .8 rg
n 96 144 48 12 re f*
.933333 1 .8 rg
n 150 144 24 12 re f*
.933333 1 .8 rg
n 174 144 6 12 re f*
.933333 1 .8 rg
n 72 132 6 12 re f*
.933333 1 .8 rg
n 48 120 6 12 re f*
.933333 1 .8 rg
n 48 108 24 12 re f*
.933333 1 .8 rg
n 78 108 6 12 re f*
.933333 1 .8 rg
n 90 108 6 12 re f*
.933333 1 .8 rg
n 72 96 36 12 re f*
.933333 1 .8 rg
n 114 96 48 12 re f*
.933333 1 .8 rg
n 162 96 6 12 re f*
.933333 1 .8 rg
n 168 96 54 12 re f*
.933333 1 .8 rg
n 228 96 6 12 re f*
.933333 1 .8 rg
n 96 84 54 12 re f*
.933333 1 .8 rg
n 150 84 6 12 re f*
.933333 1 .8 rg
n 156 84 24 12 re f*
.933333 1 .8 rg
n 186 84 30 12 re f*
.933333 1 .8 rg
n 216 84 6 12 re f*
.933333 1 .8 rg
n 96 72 24 12 re f*
.933333 1 .8 rg
n 126 72 6 12 re f*
.933333 1 .8 rg
n 120 60 42 12 re f*
.933333 1 .8 rg
n 168 60 18 12 re f*
.933333 1 .8 rg
n 186 60 6 12 re f*
.933333 1 .8 rg
n 96 48 6 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 338 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (lacp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (periodic) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (slow) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ethernet) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (switching) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (interface) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (trunk) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (vlan) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (members) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (all) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 313.4394 cm
Q
q
1 0 0 1 40.01575 244.6394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .269606 Tw (If you have a device with different line cards/slots/ASICs, consider spreading your bundle members across them) Tj T* 0 Tw (for greater resiliency.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 238.6394 cm
Q
q
1 0 0 1 40.01575 196.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .807913 Tw (Now that the ICL has its layer 1 and layer 2 configuration done, we need to ensure it can route packets for ICCP.) Tj T* 0 Tw 2.938864 Tw (Since ICCP only requires TCP/IP connectivity to establish, this could be done between loopback interfaces.) Tj T* 0 Tw (However, for the example, we\222ll just use an IRB interface.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 57.83937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 138 re B*
Q
q
.933333 1 .8 rg
n 0 120 36 12 re f*
.933333 1 .8 rg
n 0 108 60 12 re f*
.933333 1 .8 rg
n 66 108 6 12 re f*
.933333 1 .8 rg
n 24 96 18 12 re f*
.933333 1 .8 rg
n 48 96 6 12 re f*
.933333 1 .8 rg
n 48 84 24 12 re f*
.933333 1 .8 rg
n 78 84 18 12 re f*
.933333 1 .8 rg
n 102 84 6 12 re f*
.933333 1 .8 rg
n 72 72 36 12 re f*
.933333 1 .8 rg
n 114 72 24 12 re f*
.933333 1 .8 rg
n 144 72 6 12 re f*
.933333 1 .8 rg
n 96 60 42 12 re f*
.933333 1 .8 rg
n 144 60 48 12 re f*
.933333 1 .8 rg
n 192 60 6 12 re f*
.933333 1 .8 rg
n 198 60 12 12 re f*
.933333 1 .8 rg
n 210 60 6 12 re f*
.933333 1 .8 rg
n 72 48 6 12 re f*
.933333 1 .8 rg
n 48 36 6 12 re f*
.933333 1 .8 rg
n 24 24 6 12 re f*
.933333 1 .8 rg
n 0 12 6 12 re f*
.933333 1 .8 rg
n 0 0 30 12 re f*
.933333 1 .8 rg
n 36 0 6 12 re f*
BT 1 0 0 1 0 122 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (irb) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (inet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.0) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (31) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg (    ) Tj T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (vlans) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (10) Tj T* ET
Q
Q
 
endstream
endobj
606 0 obj
<<
/Length 13766
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 720.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 66 re B*
Q
q
.933333 1 .8 rg
n 24 48 24 12 re f*
.933333 1 .8 rg
n 54 48 6 12 re f*
.933333 1 .8 rg
n 48 36 24 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 78 36 12 12 re f*
.933333 1 .8 rg
n 96 36 18 12 re f*
.933333 1 .8 rg
n 114 36 6 12 re f*
.933333 1 .8 rg
n 48 24 12 12 re f*
.933333 1 .8 rg
n 60 24 6 12 re f*
.933333 1 .8 rg
n 66 24 54 12 re f*
.933333 1 .8 rg
n 126 24 18 12 re f*
.933333 1 .8 rg
n 144 24 24 12 re f*
.933333 1 .8 rg
n 168 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 50 Tm 12 TL /F5 10 Tf 0 0 0 rg (    ) Tj 0 0 0 rg (v100) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (vlan) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (l3) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 513.4394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 198 re B*
Q
q
.933333 1 .8 rg
n 0 180 36 12 re f*
.933333 1 .8 rg
n 0 168 60 12 re f*
.933333 1 .8 rg
n 66 168 6 12 re f*
.933333 1 .8 rg
n 24 156 18 12 re f*
.933333 1 .8 rg
n 48 156 6 12 re f*
.933333 1 .8 rg
n 48 144 24 12 re f*
.933333 1 .8 rg
n 78 144 18 12 re f*
.933333 1 .8 rg
n 102 144 6 12 re f*
.933333 1 .8 rg
n 72 132 36 12 re f*
.933333 1 .8 rg
n 114 132 24 12 re f*
.933333 1 .8 rg
n 144 132 6 12 re f*
.933333 1 .8 rg
n 96 120 42 12 re f*
.933333 1 .8 rg
n 144 120 48 12 re f*
.933333 1 .8 rg
n 192 120 6 12 re f*
.933333 1 .8 rg
n 198 120 12 12 re f*
.933333 1 .8 rg
n 210 120 6 12 re f*
.933333 1 .8 rg
n 72 108 6 12 re f*
.933333 1 .8 rg
n 48 96 6 12 re f*
.933333 1 .8 rg
n 24 84 6 12 re f*
.933333 1 .8 rg
n 0 72 6 12 re f*
.933333 1 .8 rg
n 0 60 30 12 re f*
.933333 1 .8 rg
n 36 60 6 12 re f*
.933333 1 .8 rg
n 24 48 24 12 re f*
.933333 1 .8 rg
n 54 48 6 12 re f*
.933333 1 .8 rg
n 48 36 24 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 78 36 12 12 re f*
.933333 1 .8 rg
n 96 36 18 12 re f*
.933333 1 .8 rg
n 114 36 6 12 re f*
.933333 1 .8 rg
n 48 24 12 12 re f*
.933333 1 .8 rg
n 60 24 6 12 re f*
.933333 1 .8 rg
n 66 24 54 12 re f*
.933333 1 .8 rg
n 126 24 18 12 re f*
.933333 1 .8 rg
n 144 24 24 12 re f*
.933333 1 .8 rg
n 168 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 182 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (irb) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (inet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.1) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (31) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg (    ) Tj T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (vlans) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (v100) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (vlan) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (l3) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 493.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Next, we need to configure ICCP:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 294.6394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 198 re B*
Q
q
.933333 1 .8 rg
n 0 180 36 12 re f*
.933333 1 .8 rg
n 0 168 54 12 re f*
.933333 1 .8 rg
n 60 168 6 12 re f*
.933333 1 .8 rg
n 24 156 24 12 re f*
.933333 1 .8 rg
n 54 156 6 12 re f*
.933333 1 .8 rg
n 48 144 30 12 re f*
.933333 1 .8 rg
n 78 144 6 12 re f*
.933333 1 .8 rg
n 84 144 12 12 re f*
.933333 1 .8 rg
n 96 144 6 12 re f*
.933333 1 .8 rg
n 102 144 24 12 re f*
.933333 1 .8 rg
n 132 144 48 12 re f*
.933333 1 .8 rg
n 180 144 6 12 re f*
.933333 1 .8 rg
n 48 132 24 12 re f*
.933333 1 .8 rg
n 78 132 48 12 re f*
.933333 1 .8 rg
n 132 132 6 12 re f*
.933333 1 .8 rg
n 72 120 42 12 re f*
.933333 1 .8 rg
n 114 120 6 12 re f*
.933333 1 .8 rg
n 120 120 78 12 re f*
.933333 1 .8 rg
n 198 120 6 12 re f*
.933333 1 .8 rg
n 204 120 24 12 re f*
.933333 1 .8 rg
n 228 120 6 12 re f*
.933333 1 .8 rg
n 234 120 24 12 re f*
.933333 1 .8 rg
n 264 120 12 12 re f*
.933333 1 .8 rg
n 276 120 6 12 re f*
.933333 1 .8 rg
n 72 108 60 12 re f*
.933333 1 .8 rg
n 132 108 6 12 re f*
.933333 1 .8 rg
n 138 108 30 12 re f*
.933333 1 .8 rg
n 168 108 6 12 re f*
.933333 1 .8 rg
n 174 108 12 12 re f*
.933333 1 .8 rg
n 186 108 6 12 re f*
.933333 1 .8 rg
n 192 108 24 12 re f*
.933333 1 .8 rg
n 222 108 18 12 re f*
.933333 1 .8 rg
n 240 108 6 12 re f*
.933333 1 .8 rg
n 72 96 48 12 re f*
.933333 1 .8 rg
n 120 96 6 12 re f*
.933333 1 .8 rg
n 126 96 54 12 re f*
.933333 1 .8 rg
n 186 96 6 12 re f*
.933333 1 .8 rg
n 96 84 42 12 re f*
.933333 1 .8 rg
n 138 84 6 12 re f*
.933333 1 .8 rg
n 144 84 42 12 re f*
.933333 1 .8 rg
n 186 84 6 12 re f*
.933333 1 .8 rg
n 192 84 48 12 re f*
.933333 1 .8 rg
n 246 84 18 12 re f*
.933333 1 .8 rg
n 264 84 6 12 re f*
.933333 1 .8 rg
n 96 72 48 12 re f*
.933333 1 .8 rg
n 144 72 6 12 re f*
.933333 1 .8 rg
n 150 72 48 12 re f*
.933333 1 .8 rg
n 204 72 6 12 re f*
.933333 1 .8 rg
n 120 60 42 12 re f*
.933333 1 .8 rg
n 162 60 6 12 re f*
.933333 1 .8 rg
n 168 60 48 12 re f*
.933333 1 .8 rg
n 222 60 18 12 re f*
.933333 1 .8 rg
n 240 60 6 12 re f*
.933333 1 .8 rg
n 96 48 6 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 182 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (iccp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 .439216 .12549 rg (local) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ip) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (addr) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.0) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg (         ) Tj T* (        ) Tj 0 0 0 rg (peer) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (session) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (establishment) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (hold) Tj .188235 .188235 .188235 rg (-) Tj 0 .439216 .12549 rg (time) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (50) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (redundancy) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (group) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (list) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (liveness) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (detection) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (minimum) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (receive) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interval) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (300) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (transmit) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interval) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (minimum) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interval) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (300) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 87.83937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 198 re B*
Q
q
.933333 1 .8 rg
n 0 180 36 12 re f*
.933333 1 .8 rg
n 0 168 54 12 re f*
.933333 1 .8 rg
n 60 168 6 12 re f*
.933333 1 .8 rg
n 24 156 24 12 re f*
.933333 1 .8 rg
n 54 156 6 12 re f*
.933333 1 .8 rg
n 48 144 30 12 re f*
.933333 1 .8 rg
n 78 144 6 12 re f*
.933333 1 .8 rg
n 84 144 12 12 re f*
.933333 1 .8 rg
n 96 144 6 12 re f*
.933333 1 .8 rg
n 102 144 24 12 re f*
.933333 1 .8 rg
n 132 144 48 12 re f*
.933333 1 .8 rg
n 180 144 6 12 re f*
.933333 1 .8 rg
n 48 132 24 12 re f*
.933333 1 .8 rg
n 78 132 48 12 re f*
.933333 1 .8 rg
n 132 132 6 12 re f*
.933333 1 .8 rg
n 72 120 42 12 re f*
.933333 1 .8 rg
n 114 120 6 12 re f*
.933333 1 .8 rg
n 120 120 78 12 re f*
.933333 1 .8 rg
n 198 120 6 12 re f*
.933333 1 .8 rg
n 204 120 24 12 re f*
.933333 1 .8 rg
n 228 120 6 12 re f*
.933333 1 .8 rg
n 234 120 24 12 re f*
.933333 1 .8 rg
n 264 120 12 12 re f*
.933333 1 .8 rg
n 276 120 6 12 re f*
.933333 1 .8 rg
n 72 108 60 12 re f*
.933333 1 .8 rg
n 132 108 6 12 re f*
.933333 1 .8 rg
n 138 108 30 12 re f*
.933333 1 .8 rg
n 168 108 6 12 re f*
.933333 1 .8 rg
n 174 108 12 12 re f*
.933333 1 .8 rg
n 186 108 6 12 re f*
.933333 1 .8 rg
n 192 108 24 12 re f*
.933333 1 .8 rg
n 222 108 18 12 re f*
.933333 1 .8 rg
n 240 108 6 12 re f*
.933333 1 .8 rg
n 72 96 48 12 re f*
.933333 1 .8 rg
n 120 96 6 12 re f*
.933333 1 .8 rg
n 126 96 54 12 re f*
.933333 1 .8 rg
n 186 96 6 12 re f*
.933333 1 .8 rg
n 96 84 42 12 re f*
.933333 1 .8 rg
n 138 84 6 12 re f*
.933333 1 .8 rg
n 144 84 42 12 re f*
.933333 1 .8 rg
n 186 84 6 12 re f*
.933333 1 .8 rg
n 192 84 48 12 re f*
.933333 1 .8 rg
n 246 84 18 12 re f*
.933333 1 .8 rg
n 264 84 6 12 re f*
.933333 1 .8 rg
n 96 72 48 12 re f*
.933333 1 .8 rg
n 144 72 6 12 re f*
.933333 1 .8 rg
n 150 72 48 12 re f*
.933333 1 .8 rg
n 204 72 6 12 re f*
.933333 1 .8 rg
n 120 60 42 12 re f*
.933333 1 .8 rg
n 162 60 6 12 re f*
.933333 1 .8 rg
n 168 60 48 12 re f*
.933333 1 .8 rg
n 222 60 18 12 re f*
.933333 1 .8 rg
n 240 60 6 12 re f*
.933333 1 .8 rg
n 96 48 6 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 182 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (iccp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 .439216 .12549 rg (local) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ip) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (addr) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (peer) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (session) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (establishment) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (hold) Tj .188235 .188235 .188235 rg (-) Tj 0 .439216 .12549 rg (time) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (50) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (redundancy) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (group) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (list) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (liveness) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (detection) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (minimum) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (receive) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interval) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (300) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (transmit) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interval) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (minimum) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interval) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (300) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 55.83937 cm
q
BT 1 0 0 1 0 14 Tm .93811 Tw 12 TL /F1 10 Tf 0 0 0 rg (Note that we\222re configuring BFD for faster failure detection in this example. By default, this will create a new BFD) Tj T* 0 Tw 1.726531 Tw (session that runs on the control plane. However, if your platform supports it and you are not running ICCP via) Tj T* 0 Tw ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (11) Tj T* ET
Q
Q
 
endstream
endobj
607 0 obj
<<
/Length 12097
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 763.0394 cm
q
BT 1 0 0 1 0 14 Tm .250205 Tw 12 TL /F1 10 Tf 0 0 0 rg (loopback interfaces \(and ICCP is using IPs that are directly connected\), you can push this down to the PFE with the) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (protocols) Tj ( ) Tj (iccp) Tj ( ) Tj (peer) Tj ( ) Tj (<) Tj (ip) Tj (>) Tj ( ) Tj (liveness-detection) Tj ( ) Tj (single-hop) Tj /F1 10 Tf 0 0 0 rg ( command.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 751.0394 cm
Q
q
1 0 0 1 40.01575 682.2394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .725535 Tw (In production, a best practice would be to configure ICCP between the loopback interfaces to ensure the ICCP) Tj T* 0 Tw (session stays up, even if the ICL is down.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 676.2394 cm
Q
q
1 0 0 1 40.01575 646.2394 cm
q
BT 1 0 0 1 0 14 Tm 3.859116 Tw 12 TL /F1 10 Tf 0 0 0 rg (At this point, everything has been done such that ICCP should come up. This can be verified with the) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (show) Tj ( ) Tj (iccp) Tj ( ) Tj (status) Tj /F1 10 Tf 0 0 0 rg ( command:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 195.4394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 450 re B*
Q
q
.933333 1 .8 rg
n 0 432 24 12 re f*
.933333 1 .8 rg
n 24 432 30 12 re f*
.933333 1 .8 rg
n 54 432 6 12 re f*
.933333 1 .8 rg
n 60 432 6 12 re f*
.933333 1 .8 rg
n 66 432 6 12 re f*
.933333 1 .8 rg
n 78 432 24 12 re f*
.933333 1 .8 rg
n 108 432 24 12 re f*
.933333 1 .8 rg
n 0 408 60 12 re f*
.933333 1 .8 rg
n 66 408 30 12 re f*
.933333 1 .8 rg
n 102 408 66 12 re f*
.933333 1 .8 rg
n 174 408 18 12 re f*
.933333 1 .8 rg
n 198 408 24 12 re f*
.933333 1 .8 rg
n 228 408 48 12 re f*
.933333 1 .8 rg
n 12 396 18 12 re f*
.933333 1 .8 rg
n 36 396 60 12 re f*
.933333 1 .8 rg
n 138 396 6 12 re f*
.933333 1 .8 rg
n 150 396 66 12 re f*
.933333 1 .8 rg
n 12 384 60 12 re f*
.933333 1 .8 rg
n 78 384 54 12 re f*
.933333 1 .8 rg
n 138 384 6 12 re f*
.933333 1 .8 rg
n 150 384 12 12 re f*
.933333 1 .8 rg
n 12 372 60 12 re f*
.933333 1 .8 rg
n 78 372 30 12 re f*
.933333 1 .8 rg
n 114 372 12 12 re f*
.933333 1 .8 rg
n 186 372 36 12 re f*
.933333 1 .8 rg
n 24 360 18 12 re f*
.933333 1 .8 rg
n 192 360 12 12 re f*
.933333 1 .8 rg
n 0 336 36 12 re f*
.933333 1 .8 rg
n 42 336 72 12 re f*
.933333 1 .8 rg
n 120 336 30 12 re f*
.933333 1 .8 rg
n 12 324 60 12 re f*
.933333 1 .8 rg
n 78 324 30 12 re f*
.933333 1 .8 rg
n 114 324 18 12 re f*
.933333 1 .8 rg
n 138 324 42 12 re f*
.933333 1 .8 rg
n 186 324 24 12 re f*
.933333 1 .8 rg
n 0 300 36 12 re f*
.933333 1 .8 rg
n 42 300 72 12 re f*
.933333 1 .8 rg
n 120 300 48 12 re f*
.933333 1 .8 rg
n 12 288 60 12 re f*
.933333 1 .8 rg
n 78 288 30 12 re f*
.933333 1 .8 rg
n 114 288 18 12 re f*
.933333 1 .8 rg
n 138 288 42 12 re f*
.933333 1 .8 rg
n 186 288 24 12 re f*
.933333 1 .8 rg
n 0 264 36 12 re f*
.933333 1 .8 rg
n 42 264 72 12 re f*
.933333 1 .8 rg
n 120 264 108 12 re f*
.933333 1 .8 rg
n 12 252 60 12 re f*
.933333 1 .8 rg
n 78 252 30 12 re f*
.933333 1 .8 rg
n 114 252 18 12 re f*
.933333 1 .8 rg
n 138 252 42 12 re f*
.933333 1 .8 rg
n 186 252 24 12 re f*
.933333 1 .8 rg
n 0 228 6 12 re f*
.933333 1 .8 rg
n 6 228 48 12 re f*
.933333 1 .8 rg
n 54 228 6 12 re f*
.933333 1 .8 rg
n 0 204 24 12 re f*
.933333 1 .8 rg
n 24 204 30 12 re f*
.933333 1 .8 rg
n 54 204 6 12 re f*
.933333 1 .8 rg
n 60 204 6 12 re f*
.933333 1 .8 rg
n 66 204 6 12 re f*
.933333 1 .8 rg
n 78 204 24 12 re f*
.933333 1 .8 rg
n 108 204 24 12 re f*
.933333 1 .8 rg
n 0 180 60 12 re f*
.933333 1 .8 rg
n 66 180 30 12 re f*
.933333 1 .8 rg
n 102 180 66 12 re f*
.933333 1 .8 rg
n 174 180 18 12 re f*
.933333 1 .8 rg
n 198 180 24 12 re f*
.933333 1 .8 rg
n 228 180 48 12 re f*
.933333 1 .8 rg
n 12 168 18 12 re f*
.933333 1 .8 rg
n 36 168 60 12 re f*
.933333 1 .8 rg
n 138 168 6 12 re f*
.933333 1 .8 rg
n 150 168 66 12 re f*
.933333 1 .8 rg
n 12 156 60 12 re f*
.933333 1 .8 rg
n 78 156 54 12 re f*
.933333 1 .8 rg
n 138 156 6 12 re f*
.933333 1 .8 rg
n 150 156 12 12 re f*
.933333 1 .8 rg
n 12 144 60 12 re f*
.933333 1 .8 rg
n 78 144 30 12 re f*
.933333 1 .8 rg
n 114 144 12 12 re f*
.933333 1 .8 rg
n 186 144 36 12 re f*
.933333 1 .8 rg
n 24 132 18 12 re f*
.933333 1 .8 rg
n 192 132 12 12 re f*
.933333 1 .8 rg
n 0 108 36 12 re f*
.933333 1 .8 rg
n 42 108 72 12 re f*
.933333 1 .8 rg
n 120 108 30 12 re f*
.933333 1 .8 rg
n 12 96 60 12 re f*
.933333 1 .8 rg
n 78 96 30 12 re f*
.933333 1 .8 rg
n 114 96 18 12 re f*
.933333 1 .8 rg
n 138 96 42 12 re f*
.933333 1 .8 rg
n 186 96 24 12 re f*
.933333 1 .8 rg
n 0 72 36 12 re f*
.933333 1 .8 rg
n 42 72 72 12 re f*
.933333 1 .8 rg
n 120 72 48 12 re f*
.933333 1 .8 rg
n 12 60 60 12 re f*
.933333 1 .8 rg
n 78 60 30 12 re f*
.933333 1 .8 rg
n 114 60 18 12 re f*
.933333 1 .8 rg
n 138 60 42 12 re f*
.933333 1 .8 rg
n 186 60 24 12 re f*
.933333 1 .8 rg
n 0 36 36 12 re f*
.933333 1 .8 rg
n 42 36 72 12 re f*
.933333 1 .8 rg
n 120 36 108 12 re f*
.933333 1 .8 rg
n 12 24 60 12 re f*
.933333 1 .8 rg
n 78 24 30 12 re f*
.933333 1 .8 rg
n 114 24 18 12 re f*
.933333 1 .8 rg
n 138 24 42 12 re f*
.933333 1 .8 rg
n 186 24 24 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
.933333 1 .8 rg
n 6 0 48 12 re f*
.933333 1 .8 rg
n 54 0 6 12 re f*
BT 1 0 0 1 0 434 Tm 12 TL /F5 10 Tf 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (iccp) Tj 0 0 0 rg  T*  T* 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Information) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 .501961 0 rg (for) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (peer) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.1) Tj /F5 10 Tf 0 0 0 rg  T* (  ) Tj 0 0 0 rg (TCP) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Connection) Tj 0 0 0 rg (       ) Tj 0 0 0 rg (:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Established) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Liveliness) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Detection) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Up) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ID) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Status) Tj 0 0 0 rg  T* (    ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (                         ) Tj 0 0 0 rg (Up) Tj 0 0 0 rg  T*  T* 0 0 0 rg (Client) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Application:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (lacpd) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (IDs) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Joined:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (None) Tj 0 0 0 rg  T*  T* 0 0 0 rg (Client) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Application:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (MCSNOOPD) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (IDs) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Joined:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (None) Tj 0 0 0 rg  T*  T* 0 0 0 rg (Client) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Application:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (l2ald_iccpd_client) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (IDs) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Joined:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (None) Tj 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T*  T* 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (iccp) Tj 0 0 0 rg  T*  T* 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Information) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 .501961 0 rg (for) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (peer) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.0) Tj /F5 10 Tf 0 0 0 rg  T* (  ) Tj 0 0 0 rg (TCP) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Connection) Tj 0 0 0 rg (       ) Tj 0 0 0 rg (:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Established) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Liveliness) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Detection) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Up) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ID) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Status) Tj 0 0 0 rg  T* (    ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (                         ) Tj 0 0 0 rg (Up) Tj 0 0 0 rg  T*  T* 0 0 0 rg (Client) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Application:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (lacpd) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (IDs) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Joined:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (None) Tj 0 0 0 rg  T*  T* 0 0 0 rg (Client) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Application:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (MCSNOOPD) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (IDs) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Joined:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (None) Tj 0 0 0 rg  T*  T* 0 0 0 rg (Client) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Application:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (l2ald_iccpd_client) Tj 0 0 0 rg  T* (  ) Tj 0 0 0 rg (Redundancy) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Group) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (IDs) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (Joined:) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (None) Tj 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 163.4394 cm
q
BT 1 0 0 1 0 14 Tm .937756 Tw 12 TL /F1 10 Tf 0 0 0 rg (Before going on, we have two minor things to finish up: configuring ) Tj 0 0 0 rg (MC-LAG Protection) Tj 0 0 0 rg ( and configuring ) Tj 0 0 0 rg (Spanning) Tj T* 0 Tw (Tree Protocol) Tj 0 0 0 rg (:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 60.63937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 102 re B*
Q
q
.933333 1 .8 rg
n 0 84 36 12 re f*
.933333 1 .8 rg
n 0 72 30 12 re f*
.933333 1 .8 rg
n 30 72 6 12 re f*
.933333 1 .8 rg
n 36 72 42 12 re f*
.933333 1 .8 rg
n 84 72 6 12 re f*
.933333 1 .8 rg
n 24 60 30 12 re f*
.933333 1 .8 rg
n 54 60 6 12 re f*
.933333 1 .8 rg
n 60 60 42 12 re f*
.933333 1 .8 rg
n 102 60 6 12 re f*
.933333 1 .8 rg
n 108 60 60 12 re f*
.933333 1 .8 rg
n 174 60 48 12 re f*
.933333 1 .8 rg
n 228 60 6 12 re f*
.933333 1 .8 rg
n 48 48 54 12 re f*
.933333 1 .8 rg
n 108 48 18 12 re f*
.933333 1 .8 rg
n 126 48 6 12 re f*
.933333 1 .8 rg
n 24 36 6 12 re f*
.933333 1 .8 rg
n 0 24 6 12 re f*
.933333 1 .8 rg
n 0 12 54 12 re f*
.933333 1 .8 rg
n 60 12 6 12 re f*
.933333 1 .8 rg
n 24 0 24 12 re f*
.933333 1 .8 rg
n 54 0 6 12 re f*
BT 1 0 0 1 0 86 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (multi) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (multi) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (chassis) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (protection) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg ( ) Tj T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (rstp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (12) Tj T* ET
Q
Q
 
endstream
endobj
608 0 obj
<<
/Length 14491
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 672.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 114 re B*
Q
q
.933333 1 .8 rg
n 48 96 54 12 re f*
.933333 1 .8 rg
n 108 96 18 12 re f*
.933333 1 .8 rg
n 132 96 6 12 re f*
.933333 1 .8 rg
n 72 84 42 12 re f*
.933333 1 .8 rg
n 114 84 6 12 re f*
.933333 1 .8 rg
n 48 72 6 12 re f*
.933333 1 .8 rg
n 48 60 54 12 re f*
.933333 1 .8 rg
n 108 60 18 12 re f*
.933333 1 .8 rg
n 132 60 6 12 re f*
.933333 1 .8 rg
n 72 48 24 12 re f*
.933333 1 .8 rg
n 102 48 30 12 re f*
.933333 1 .8 rg
n 132 48 6 12 re f*
.933333 1 .8 rg
n 138 48 12 12 re f*
.933333 1 .8 rg
n 150 48 6 12 re f*
.933333 1 .8 rg
n 156 48 30 12 re f*
.933333 1 .8 rg
n 186 48 6 12 re f*
.933333 1 .8 rg
n 48 36 6 12 re f*
.933333 1 .8 rg
n 48 24 24 12 re f*
.933333 1 .8 rg
n 72 24 6 12 re f*
.933333 1 .8 rg
n 78 24 30 12 re f*
.933333 1 .8 rg
n 108 24 6 12 re f*
.933333 1 .8 rg
n 114 24 12 12 re f*
.933333 1 .8 rg
n 126 24 6 12 re f*
.933333 1 .8 rg
n 132 24 24 12 re f*
.933333 1 .8 rg
n 156 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 98 Tm 12 TL /F5 10 Tf 0 0 0 rg (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (disable) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (all) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (point) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (to) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (point) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (bpdu) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (block) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (on) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (edge) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 453.4394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 210 re B*
Q
q
.933333 1 .8 rg
n 0 192 36 12 re f*
.933333 1 .8 rg
n 0 180 30 12 re f*
.933333 1 .8 rg
n 30 180 6 12 re f*
.933333 1 .8 rg
n 36 180 42 12 re f*
.933333 1 .8 rg
n 84 180 6 12 re f*
.933333 1 .8 rg
n 24 168 30 12 re f*
.933333 1 .8 rg
n 54 168 6 12 re f*
.933333 1 .8 rg
n 60 168 42 12 re f*
.933333 1 .8 rg
n 102 168 6 12 re f*
.933333 1 .8 rg
n 108 168 60 12 re f*
.933333 1 .8 rg
n 174 168 48 12 re f*
.933333 1 .8 rg
n 228 168 6 12 re f*
.933333 1 .8 rg
n 48 156 54 12 re f*
.933333 1 .8 rg
n 108 156 18 12 re f*
.933333 1 .8 rg
n 126 156 6 12 re f*
.933333 1 .8 rg
n 24 144 6 12 re f*
.933333 1 .8 rg
n 0 132 6 12 re f*
.933333 1 .8 rg
n 0 120 54 12 re f*
.933333 1 .8 rg
n 60 120 6 12 re f*
.933333 1 .8 rg
n 24 108 24 12 re f*
.933333 1 .8 rg
n 54 108 6 12 re f*
.933333 1 .8 rg
n 48 96 54 12 re f*
.933333 1 .8 rg
n 108 96 18 12 re f*
.933333 1 .8 rg
n 132 96 6 12 re f*
.933333 1 .8 rg
n 72 84 42 12 re f*
.933333 1 .8 rg
n 114 84 6 12 re f*
.933333 1 .8 rg
n 48 72 6 12 re f*
.933333 1 .8 rg
n 48 60 54 12 re f*
.933333 1 .8 rg
n 108 60 18 12 re f*
.933333 1 .8 rg
n 132 60 6 12 re f*
.933333 1 .8 rg
n 72 48 24 12 re f*
.933333 1 .8 rg
n 102 48 30 12 re f*
.933333 1 .8 rg
n 132 48 6 12 re f*
.933333 1 .8 rg
n 138 48 12 12 re f*
.933333 1 .8 rg
n 150 48 6 12 re f*
.933333 1 .8 rg
n 156 48 30 12 re f*
.933333 1 .8 rg
n 186 48 6 12 re f*
.933333 1 .8 rg
n 48 36 6 12 re f*
.933333 1 .8 rg
n 48 24 24 12 re f*
.933333 1 .8 rg
n 72 24 6 12 re f*
.933333 1 .8 rg
n 78 24 30 12 re f*
.933333 1 .8 rg
n 108 24 6 12 re f*
.933333 1 .8 rg
n 114 24 12 12 re f*
.933333 1 .8 rg
n 126 24 6 12 re f*
.933333 1 .8 rg
n 132 24 24 12 re f*
.933333 1 .8 rg
n 156 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 194 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (multi) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (chassis) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (multi) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (chassis) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (protection) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (10.0.0.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg ( ) Tj T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (rstp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (disable) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (all) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (point) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (to) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (point) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (bpdu) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (block) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (on) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (edge) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 421.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.40811 Tw (All that\222s left to finish our MC-LAG configuration is to start bringing up MCAEs! First, we\222ll work on the MC-LAG) Tj T* 0 Tw (toward vQFX-3.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 66.63937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 354 re B*
Q
q
.933333 1 .8 rg
n 0 336 36 12 re f*
.933333 1 .8 rg
n 0 324 60 12 re f*
.933333 1 .8 rg
n 66 324 6 12 re f*
.933333 1 .8 rg
n 24 312 12 12 re f*
.933333 1 .8 rg
n 36 312 6 12 re f*
.933333 1 .8 rg
n 42 312 6 12 re f*
1 .941176 1 rg
n 48 312 18 12 re f*
.933333 1 .8 rg
n 66 312 6 12 re f*
.933333 1 .8 rg
n 78 312 6 12 re f*
.933333 1 .8 rg
n 48 300 30 12 re f*
.933333 1 .8 rg
n 78 300 6 12 re f*
.933333 1 .8 rg
n 84 300 42 12 re f*
.933333 1 .8 rg
n 132 300 6 12 re f*
.933333 1 .8 rg
n 72 288 30 12 re f*
.933333 1 .8 rg
n 102 288 12 12 re f*
.933333 1 .8 rg
n 120 288 18 12 re f*
.933333 1 .8 rg
n 138 288 6 12 re f*
.933333 1 .8 rg
n 48 276 6 12 re f*
.933333 1 .8 rg
n 24 264 6 12 re f*
.933333 1 .8 rg
n 24 252 18 12 re f*
.933333 1 .8 rg
n 48 252 6 12 re f*
.933333 1 .8 rg
n 48 240 60 12 re f*
.933333 1 .8 rg
n 108 240 6 12 re f*
.933333 1 .8 rg
n 114 240 30 12 re f*
.933333 1 .8 rg
n 144 240 6 12 re f*
.933333 1 .8 rg
n 150 240 42 12 re f*
.933333 1 .8 rg
n 198 240 6 12 re f*
.933333 1 .8 rg
n 72 228 24 12 re f*
.933333 1 .8 rg
n 102 228 6 12 re f*
.933333 1 .8 rg
n 96 216 36 12 re f*
.933333 1 .8 rg
n 132 216 6 12 re f*
.933333 1 .8 rg
n 96 204 48 12 re f*
.933333 1 .8 rg
n 150 204 24 12 re f*
.933333 1 .8 rg
n 174 204 6 12 re f*
.933333 1 .8 rg
n 96 192 36 12 re f*
.933333 1 .8 rg
n 132 192 6 12 re f*
.933333 1 .8 rg
n 138 192 12 12 re f*
.933333 1 .8 rg
n 156 192 12 12 re f*
.933333 1 .8 rg
n 168 192 6 12 re f*
.933333 1 .8 rg
n 174 192 12 12 re f*
.933333 1 .8 rg
n 186 192 6 12 re f*
.933333 1 .8 rg
n 192 192 12 12 re f*
.933333 1 .8 rg
n 204 192 6 12 re f*
.933333 1 .8 rg
n 210 192 12 12 re f*
.933333 1 .8 rg
n 222 192 6 12 re f*
.933333 1 .8 rg
n 228 192 12 12 re f*
.933333 1 .8 rg
n 240 192 6 12 re f*
.933333 1 .8 rg
n 246 192 12 12 re f*
.933333 1 .8 rg
n 258 192 6 12 re f*
.933333 1 .8 rg
n 96 180 30 12 re f*
.933333 1 .8 rg
n 126 180 6 12 re f*
.933333 1 .8 rg
n 132 180 18 12 re f*
.933333 1 .8 rg
n 156 180 6 12 re f*
.933333 1 .8 rg
n 162 180 6 12 re f*
.933333 1 .8 rg
n 72 168 6 12 re f*
.933333 1 .8 rg
n 72 156 12 12 re f*
.933333 1 .8 rg
n 84 156 6 12 re f*
.933333 1 .8 rg
n 90 156 12 12 re f*
.933333 1 .8 rg
n 108 156 6 12 re f*
.933333 1 .8 rg
n 96 144 12 12 re f*
.933333 1 .8 rg
n 108 144 6 12 re f*
.933333 1 .8 rg
n 114 144 12 12 re f*
.933333 1 .8 rg
n 126 144 6 12 re f*
.933333 1 .8 rg
n 132 144 12 12 re f*
.933333 1 .8 rg
n 150 144 6 12 re f*
.933333 1 .8 rg
n 156 144 6 12 re f*
.933333 1 .8 rg
n 96 132 60 12 re f*
.933333 1 .8 rg
n 156 132 6 12 re f*
.933333 1 .8 rg
n 162 132 30 12 re f*
.933333 1 .8 rg
n 198 132 18 12 re f*
.933333 1 .8 rg
n 216 132 6 12 re f*
.933333 1 .8 rg
n 96 120 42 12 re f*
.933333 1 .8 rg
n 138 120 6 12 re f*
.933333 1 .8 rg
n 144 120 12 12 re f*
.933333 1 .8 rg
n 162 120 6 12 re f*
.933333 1 .8 rg
n 168 120 6 12 re f*
.933333 1 .8 rg
n 96 108 24 12 re f*
.933333 1 .8 rg
n 126 108 36 12 re f*
.933333 1 .8 rg
n 162 108 6 12 re f*
.933333 1 .8 rg
n 168 108 36 12 re f*
.933333 1 .8 rg
n 204 108 6 12 re f*
.933333 1 .8 rg
n 96 96 36 12 re f*
.933333 1 .8 rg
n 132 96 6 12 re f*
.933333 1 .8 rg
n 138 96 42 12 re f*
.933333 1 .8 rg
n 186 96 36 12 re f*
.933333 1 .8 rg
n 222 96 6 12 re f*
.933333 1 .8 rg
n 96 84 24 12 re f*
.933333 1 .8 rg
n 120 84 6 12 re f*
.933333 1 .8 rg
n 126 84 30 12 re f*
.933333 1 .8 rg
n 156 84 6 12 re f*
.933333 1 .8 rg
n 162 84 24 12 re f*
.933333 1 .8 rg
n 192 84 12 12 re f*
.933333 1 .8 rg
n 204 84 6 12 re f*
.933333 1 .8 rg
n 72 72 6 12 re f*
.933333 1 .8 rg
n 48 60 6 12 re f*
.933333 1 .8 rg
n 48 48 24 12 re f*
.933333 1 .8 rg
n 78 48 6 12 re f*
.933333 1 .8 rg
n 90 48 6 12 re f*
.933333 1 .8 rg
n 72 36 36 12 re f*
.933333 1 .8 rg
n 114 36 48 12 re f*
.933333 1 .8 rg
n 162 36 6 12 re f*
.933333 1 .8 rg
n 168 36 54 12 re f*
.933333 1 .8 rg
n 228 36 6 12 re f*
.933333 1 .8 rg
n 96 24 54 12 re f*
.933333 1 .8 rg
n 150 24 6 12 re f*
.933333 1 .8 rg
n 156 24 24 12 re f*
.933333 1 .8 rg
n 186 24 36 12 re f*
.933333 1 .8 rg
n 222 24 6 12 re f*
.933333 1 .8 rg
n 96 12 24 12 re f*
.933333 1 .8 rg
n 126 12 6 12 re f*
.933333 1 .8 rg
n 120 0 42 12 re f*
.933333 1 .8 rg
n 168 0 30 12 re f*
.933333 1 .8 rg
n 198 0 6 12 re f*
BT 1 0 0 1 0 338 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae1) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ae1) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                               ) Tj T* (        ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (lacp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (periodic) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (slow) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 .439216 .12549 rg (system) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (11) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (11) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (11) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (admin) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (key) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (mc) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ae) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (mc) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ae) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (redundancy) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (group) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (chassis) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (active) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (status) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (control) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (init) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (delay) Tj .188235 .188235 .188235 rg (-) Tj 0 .439216 .12549 rg (time) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (15) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ethernet) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (switching) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (interface) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (access) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (vlan) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (members) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (v1000) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (13) Tj T* ET
Q
Q
 
endstream
endobj
609 0 obj
<<
/Length 13661
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 492.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 294 re B*
Q
q
.933333 1 .8 rg
n 96 276 6 12 re f*
.933333 1 .8 rg
n 72 264 6 12 re f*
.933333 1 .8 rg
n 48 252 6 12 re f*
.933333 1 .8 rg
n 24 240 6 12 re f*
.933333 1 .8 rg
n 24 228 18 12 re f*
.933333 1 .8 rg
n 48 228 6 12 re f*
.933333 1 .8 rg
n 48 216 24 12 re f*
.933333 1 .8 rg
n 78 216 24 12 re f*
.933333 1 .8 rg
n 108 216 6 12 re f*
.933333 1 .8 rg
n 72 204 36 12 re f*
.933333 1 .8 rg
n 114 204 24 12 re f*
.933333 1 .8 rg
n 144 204 6 12 re f*
.933333 1 .8 rg
n 96 192 42 12 re f*
.933333 1 .8 rg
n 144 192 78 12 re f*
.933333 1 .8 rg
n 222 192 6 12 re f*
.933333 1 .8 rg
n 228 192 12 12 re f*
.933333 1 .8 rg
n 240 192 6 12 re f*
.933333 1 .8 rg
n 72 180 6 12 re f*
.933333 1 .8 rg
n 48 168 6 12 re f*
.933333 1 .8 rg
n 0 156 6 12 re f*
.933333 1 .8 rg
n 0 144 54 12 re f*
.933333 1 .8 rg
n 60 144 6 12 re f*
.933333 1 .8 rg
n 24 132 24 12 re f*
.933333 1 .8 rg
n 54 132 6 12 re f*
.933333 1 .8 rg
n 48 120 54 12 re f*
.933333 1 .8 rg
n 108 120 18 12 re f*
.933333 1 .8 rg
n 132 120 6 12 re f*
.933333 1 .8 rg
n 72 108 24 12 re f*
.933333 1 .8 rg
n 96 108 6 12 re f*
.933333 1 .8 rg
n 48 96 6 12 re f*
.933333 1 .8 rg
n 0 84 6 12 re f*
.933333 1 .8 rg
n 0 72 30 12 re f*
.933333 1 .8 rg
n 36 72 6 12 re f*
.933333 1 .8 rg
n 24 60 30 12 re f*
.933333 1 .8 rg
n 60 60 6 12 re f*
.933333 1 .8 rg
n 48 48 24 12 re f*
.933333 1 .8 rg
n 72 48 6 12 re f*
.933333 1 .8 rg
n 78 48 12 12 re f*
.933333 1 .8 rg
n 96 48 24 12 re f*
.933333 1 .8 rg
n 120 48 6 12 re f*
.933333 1 .8 rg
n 48 36 12 12 re f*
.933333 1 .8 rg
n 60 36 6 12 re f*
.933333 1 .8 rg
n 66 36 54 12 re f*
.933333 1 .8 rg
n 126 36 18 12 re f*
.933333 1 .8 rg
n 144 36 30 12 re f*
.933333 1 .8 rg
n 174 36 6 12 re f*
.933333 1 .8 rg
n 48 24 24 12 re f*
.933333 1 .8 rg
n 72 24 6 12 re f*
.933333 1 .8 rg
n 78 24 18 12 re f*
.933333 1 .8 rg
n 96 24 6 12 re f*
.933333 1 .8 rg
n 102 24 66 12 re f*
.933333 1 .8 rg
n 168 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 278 Tm 12 TL /F5 10 Tf 0 0 0 rg (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg (                           ) Tj T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (irb) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1000) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (inet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.0) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (31) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (rstp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae1) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (edge) Tj 0 0 0 rg (;) Tj 0 0 0 rg (                       ) Tj T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (vlans) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (v1000) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                             ) Tj T* (        ) Tj 0 0 0 rg (vlan) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (l3) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.1000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (mcae) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (mac) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (synchronize) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 57.43937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 426 re B*
Q
q
.933333 1 .8 rg
n 0 408 36 12 re f*
.933333 1 .8 rg
n 0 396 60 12 re f*
.933333 1 .8 rg
n 66 396 6 12 re f*
.933333 1 .8 rg
n 24 384 12 12 re f*
.933333 1 .8 rg
n 36 384 6 12 re f*
.933333 1 .8 rg
n 42 384 6 12 re f*
1 .941176 1 rg
n 48 384 18 12 re f*
.933333 1 .8 rg
n 66 384 6 12 re f*
.933333 1 .8 rg
n 78 384 6 12 re f*
.933333 1 .8 rg
n 48 372 30 12 re f*
.933333 1 .8 rg
n 78 372 6 12 re f*
.933333 1 .8 rg
n 84 372 42 12 re f*
.933333 1 .8 rg
n 132 372 6 12 re f*
.933333 1 .8 rg
n 72 360 30 12 re f*
.933333 1 .8 rg
n 102 360 12 12 re f*
.933333 1 .8 rg
n 120 360 18 12 re f*
.933333 1 .8 rg
n 138 360 6 12 re f*
.933333 1 .8 rg
n 48 348 6 12 re f*
.933333 1 .8 rg
n 24 336 6 12 re f*
.933333 1 .8 rg
n 24 324 18 12 re f*
.933333 1 .8 rg
n 48 324 6 12 re f*
.933333 1 .8 rg
n 48 312 60 12 re f*
.933333 1 .8 rg
n 108 312 6 12 re f*
.933333 1 .8 rg
n 114 312 30 12 re f*
.933333 1 .8 rg
n 144 312 6 12 re f*
.933333 1 .8 rg
n 150 312 42 12 re f*
.933333 1 .8 rg
n 198 312 6 12 re f*
.933333 1 .8 rg
n 72 300 24 12 re f*
.933333 1 .8 rg
n 102 300 6 12 re f*
.933333 1 .8 rg
n 96 288 36 12 re f*
.933333 1 .8 rg
n 132 288 6 12 re f*
.933333 1 .8 rg
n 96 276 48 12 re f*
.933333 1 .8 rg
n 150 276 24 12 re f*
.933333 1 .8 rg
n 174 276 6 12 re f*
.933333 1 .8 rg
n 96 264 36 12 re f*
.933333 1 .8 rg
n 132 264 6 12 re f*
.933333 1 .8 rg
n 138 264 12 12 re f*
.933333 1 .8 rg
n 156 264 12 12 re f*
.933333 1 .8 rg
n 168 264 6 12 re f*
.933333 1 .8 rg
n 174 264 12 12 re f*
.933333 1 .8 rg
n 186 264 6 12 re f*
.933333 1 .8 rg
n 192 264 12 12 re f*
.933333 1 .8 rg
n 204 264 6 12 re f*
.933333 1 .8 rg
n 210 264 12 12 re f*
.933333 1 .8 rg
n 222 264 6 12 re f*
.933333 1 .8 rg
n 228 264 12 12 re f*
.933333 1 .8 rg
n 240 264 6 12 re f*
.933333 1 .8 rg
n 246 264 12 12 re f*
.933333 1 .8 rg
n 258 264 6 12 re f*
.933333 1 .8 rg
n 96 252 30 12 re f*
.933333 1 .8 rg
n 126 252 6 12 re f*
.933333 1 .8 rg
n 132 252 18 12 re f*
.933333 1 .8 rg
n 156 252 6 12 re f*
.933333 1 .8 rg
n 162 252 6 12 re f*
.933333 1 .8 rg
n 72 240 6 12 re f*
.933333 1 .8 rg
n 72 228 12 12 re f*
.933333 1 .8 rg
n 84 228 6 12 re f*
.933333 1 .8 rg
n 90 228 12 12 re f*
.933333 1 .8 rg
n 108 228 6 12 re f*
.933333 1 .8 rg
n 96 216 12 12 re f*
.933333 1 .8 rg
n 108 216 6 12 re f*
.933333 1 .8 rg
n 114 216 12 12 re f*
.933333 1 .8 rg
n 126 216 6 12 re f*
.933333 1 .8 rg
n 132 216 12 12 re f*
.933333 1 .8 rg
n 150 216 6 12 re f*
.933333 1 .8 rg
n 156 216 6 12 re f*
.933333 1 .8 rg
n 96 204 60 12 re f*
.933333 1 .8 rg
n 156 204 6 12 re f*
.933333 1 .8 rg
n 162 204 30 12 re f*
.933333 1 .8 rg
n 198 204 18 12 re f*
.933333 1 .8 rg
n 216 204 6 12 re f*
.933333 1 .8 rg
n 96 192 42 12 re f*
.933333 1 .8 rg
n 138 192 6 12 re f*
.933333 1 .8 rg
n 144 192 12 12 re f*
.933333 1 .8 rg
n 162 192 6 12 re f*
.933333 1 .8 rg
n 168 192 6 12 re f*
.933333 1 .8 rg
n 96 180 24 12 re f*
.933333 1 .8 rg
n 126 180 36 12 re f*
.933333 1 .8 rg
n 162 180 6 12 re f*
.933333 1 .8 rg
n 168 180 36 12 re f*
.933333 1 .8 rg
n 204 180 6 12 re f*
.933333 1 .8 rg
n 96 168 36 12 re f*
.933333 1 .8 rg
n 132 168 6 12 re f*
.933333 1 .8 rg
n 138 168 42 12 re f*
.933333 1 .8 rg
n 186 168 42 12 re f*
.933333 1 .8 rg
n 228 168 6 12 re f*
.933333 1 .8 rg
n 96 156 24 12 re f*
.933333 1 .8 rg
n 120 156 6 12 re f*
.933333 1 .8 rg
n 126 156 30 12 re f*
.933333 1 .8 rg
n 156 156 6 12 re f*
.933333 1 .8 rg
n 162 156 24 12 re f*
.933333 1 .8 rg
n 192 156 12 12 re f*
.933333 1 .8 rg
n 204 156 6 12 re f*
.933333 1 .8 rg
n 72 144 6 12 re f*
.933333 1 .8 rg
n 48 132 6 12 re f*
.933333 1 .8 rg
n 48 120 24 12 re f*
.933333 1 .8 rg
n 78 120 6 12 re f*
.933333 1 .8 rg
n 90 120 6 12 re f*
.933333 1 .8 rg
n 72 108 36 12 re f*
.933333 1 .8 rg
n 114 108 48 12 re f*
.933333 1 .8 rg
n 162 108 6 12 re f*
.933333 1 .8 rg
n 168 108 54 12 re f*
.933333 1 .8 rg
n 228 108 6 12 re f*
.933333 1 .8 rg
n 96 96 54 12 re f*
.933333 1 .8 rg
n 150 96 6 12 re f*
.933333 1 .8 rg
n 156 96 24 12 re f*
.933333 1 .8 rg
n 186 96 36 12 re f*
.933333 1 .8 rg
n 222 96 6 12 re f*
.933333 1 .8 rg
n 96 84 24 12 re f*
.933333 1 .8 rg
n 126 84 6 12 re f*
.933333 1 .8 rg
n 120 72 42 12 re f*
.933333 1 .8 rg
n 168 72 30 12 re f*
.933333 1 .8 rg
n 198 72 6 12 re f*
.933333 1 .8 rg
n 96 60 6 12 re f*
.933333 1 .8 rg
n 72 48 6 12 re f*
.933333 1 .8 rg
n 48 36 6 12 re f*
.933333 1 .8 rg
n 24 24 6 12 re f*
.933333 1 .8 rg
n 24 12 18 12 re f*
.933333 1 .8 rg
n 48 12 6 12 re f*
.933333 1 .8 rg
n 48 0 24 12 re f*
.933333 1 .8 rg
n 78 0 24 12 re f*
.933333 1 .8 rg
n 108 0 6 12 re f*
BT 1 0 0 1 0 410 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae1) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ae1) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                               ) Tj T* (        ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (lacp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (periodic) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (slow) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 .439216 .12549 rg (system) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (11) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (11) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (11) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (admin) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (key) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (mc) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ae) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (mc) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ae) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (redundancy) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (group) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (chassis) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (active) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (status) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (control) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (standby) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (init) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (delay) Tj .188235 .188235 .188235 rg (-) Tj 0 .439216 .12549 rg (time) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (15) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ethernet) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (switching) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (interface) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (access) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (vlan) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (members) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (v1000) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg (                           ) Tj T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (irb) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1000) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (14) Tj T* ET
Q
Q
 
endstream
endobj
610 0 obj
<<
/Length 11695
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 564.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 222 re B*
Q
q
.933333 1 .8 rg
n 72 204 36 12 re f*
.933333 1 .8 rg
n 114 204 24 12 re f*
.933333 1 .8 rg
n 144 204 6 12 re f*
.933333 1 .8 rg
n 96 192 42 12 re f*
.933333 1 .8 rg
n 144 192 78 12 re f*
.933333 1 .8 rg
n 222 192 6 12 re f*
.933333 1 .8 rg
n 228 192 12 12 re f*
.933333 1 .8 rg
n 240 192 6 12 re f*
.933333 1 .8 rg
n 72 180 6 12 re f*
.933333 1 .8 rg
n 48 168 6 12 re f*
.933333 1 .8 rg
n 0 156 6 12 re f*
.933333 1 .8 rg
n 0 144 54 12 re f*
.933333 1 .8 rg
n 60 144 6 12 re f*
.933333 1 .8 rg
n 24 132 24 12 re f*
.933333 1 .8 rg
n 54 132 6 12 re f*
.933333 1 .8 rg
n 48 120 54 12 re f*
.933333 1 .8 rg
n 108 120 18 12 re f*
.933333 1 .8 rg
n 132 120 6 12 re f*
.933333 1 .8 rg
n 72 108 24 12 re f*
.933333 1 .8 rg
n 96 108 6 12 re f*
.933333 1 .8 rg
n 48 96 6 12 re f*
.933333 1 .8 rg
n 0 84 6 12 re f*
.933333 1 .8 rg
n 0 72 30 12 re f*
.933333 1 .8 rg
n 36 72 6 12 re f*
.933333 1 .8 rg
n 24 60 30 12 re f*
.933333 1 .8 rg
n 60 60 6 12 re f*
.933333 1 .8 rg
n 48 48 24 12 re f*
.933333 1 .8 rg
n 72 48 6 12 re f*
.933333 1 .8 rg
n 78 48 12 12 re f*
.933333 1 .8 rg
n 96 48 24 12 re f*
.933333 1 .8 rg
n 120 48 6 12 re f*
.933333 1 .8 rg
n 48 36 12 12 re f*
.933333 1 .8 rg
n 60 36 6 12 re f*
.933333 1 .8 rg
n 66 36 54 12 re f*
.933333 1 .8 rg
n 126 36 18 12 re f*
.933333 1 .8 rg
n 144 36 30 12 re f*
.933333 1 .8 rg
n 174 36 6 12 re f*
.933333 1 .8 rg
n 48 24 24 12 re f*
.933333 1 .8 rg
n 72 24 6 12 re f*
.933333 1 .8 rg
n 78 24 18 12 re f*
.933333 1 .8 rg
n 96 24 6 12 re f*
.933333 1 .8 rg
n 102 24 66 12 re f*
.933333 1 .8 rg
n 168 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 206 Tm 12 TL /F5 10 Tf 0 0 0 rg (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (inet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.0) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (31) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (rstp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae1) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (edge) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (vlans) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (v1000) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (vlan) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (l3) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.1000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (mcae) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (mac) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (synchronize) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 520.2394 cm
q
BT 1 0 0 1 0 26 Tm .687888 Tw 12 TL /F1 10 Tf 0 0 0 rg (The lines highlighted are specific to MC-LAG; everything else is just normal LACP configuration. Note that on both) Tj T* 0 Tw .754947 Tw (vQFX-1 and vQFX-2 the ) Tj 0 0 0 rg (LACP System ID) Tj 0 0 0 rg (, ) Tj 0 0 0 rg (LACP Admin Key) Tj 0 0 0 rg (, ) Tj 0 0 0 rg (MCAE ID) Tj 0 0 0 rg (, ) Tj 0 0 0 rg (Redundancy Group ID) Tj 0 0 0 rg (, and ) Tj 0 0 0 rg (MCAE Mode) Tj 0 0 0 rg  T* 0 Tw (are all the same.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 502.2394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (However, the ) Tj 0 0 0 rg (MCAE Chassis ID) Tj 0 0 0 rg ( and ) Tj 0 0 0 rg (Status Control) Tj 0 0 0 rg ( are unique between the two devices.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 484.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Next we\222ll configure vQFX-3, which is just standard LACP configuration:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 93.43937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 390 re B*
Q
q
.933333 1 .8 rg
n 0 372 48 12 re f*
.933333 1 .8 rg
n 0 360 60 12 re f*
.933333 1 .8 rg
n 66 360 6 12 re f*
.933333 1 .8 rg
n 24 348 12 12 re f*
.933333 1 .8 rg
n 36 348 6 12 re f*
.933333 1 .8 rg
n 42 348 6 12 re f*
1 .941176 1 rg
n 48 348 18 12 re f*
.933333 1 .8 rg
n 66 348 6 12 re f*
.933333 1 .8 rg
n 78 348 6 12 re f*
.933333 1 .8 rg
n 48 336 30 12 re f*
.933333 1 .8 rg
n 78 336 6 12 re f*
.933333 1 .8 rg
n 84 336 42 12 re f*
.933333 1 .8 rg
n 132 336 6 12 re f*
.933333 1 .8 rg
n 72 324 30 12 re f*
.933333 1 .8 rg
n 102 324 12 12 re f*
.933333 1 .8 rg
n 120 324 18 12 re f*
.933333 1 .8 rg
n 138 324 6 12 re f*
.933333 1 .8 rg
n 48 312 6 12 re f*
.933333 1 .8 rg
n 24 300 6 12 re f*
.933333 1 .8 rg
n 24 288 12 12 re f*
.933333 1 .8 rg
n 36 288 6 12 re f*
.933333 1 .8 rg
n 42 288 6 12 re f*
1 .941176 1 rg
n 48 288 18 12 re f*
.933333 1 .8 rg
n 66 288 6 12 re f*
.933333 1 .8 rg
n 78 288 6 12 re f*
.933333 1 .8 rg
n 48 276 30 12 re f*
.933333 1 .8 rg
n 78 276 6 12 re f*
.933333 1 .8 rg
n 84 276 42 12 re f*
.933333 1 .8 rg
n 132 276 6 12 re f*
.933333 1 .8 rg
n 72 264 30 12 re f*
.933333 1 .8 rg
n 102 264 12 12 re f*
.933333 1 .8 rg
n 120 264 18 12 re f*
.933333 1 .8 rg
n 138 264 6 12 re f*
.933333 1 .8 rg
n 48 252 6 12 re f*
.933333 1 .8 rg
n 24 240 6 12 re f*
.933333 1 .8 rg
n 24 228 18 12 re f*
.933333 1 .8 rg
n 48 228 6 12 re f*
.933333 1 .8 rg
n 48 216 60 12 re f*
.933333 1 .8 rg
n 108 216 6 12 re f*
.933333 1 .8 rg
n 114 216 30 12 re f*
.933333 1 .8 rg
n 144 216 6 12 re f*
.933333 1 .8 rg
n 150 216 42 12 re f*
.933333 1 .8 rg
n 198 216 6 12 re f*
.933333 1 .8 rg
n 72 204 24 12 re f*
.933333 1 .8 rg
n 102 204 6 12 re f*
.933333 1 .8 rg
n 96 192 36 12 re f*
.933333 1 .8 rg
n 132 192 6 12 re f*
.933333 1 .8 rg
n 96 180 48 12 re f*
.933333 1 .8 rg
n 150 180 24 12 re f*
.933333 1 .8 rg
n 174 180 6 12 re f*
.933333 1 .8 rg
n 72 168 6 12 re f*
.933333 1 .8 rg
n 48 156 6 12 re f*
.933333 1 .8 rg
n 48 144 24 12 re f*
.933333 1 .8 rg
n 78 144 6 12 re f*
.933333 1 .8 rg
n 90 144 6 12 re f*
.933333 1 .8 rg
n 72 132 36 12 re f*
.933333 1 .8 rg
n 114 132 24 12 re f*
.933333 1 .8 rg
n 144 132 6 12 re f*
.933333 1 .8 rg
n 96 120 42 12 re f*
.933333 1 .8 rg
n 144 120 78 12 re f*
.933333 1 .8 rg
n 222 120 6 12 re f*
.933333 1 .8 rg
n 228 120 12 12 re f*
.933333 1 .8 rg
n 240 120 6 12 re f*
.933333 1 .8 rg
n 72 108 6 12 re f*
.933333 1 .8 rg
n 48 96 6 12 re f*
.933333 1 .8 rg
n 24 84 6 12 re f*
.933333 1 .8 rg
n 0 72 6 12 re f*
.933333 1 .8 rg
n 0 60 42 12 re f*
.933333 1 .8 rg
n 42 60 6 12 re f*
.933333 1 .8 rg
n 48 60 42 12 re f*
.933333 1 .8 rg
n 96 60 6 12 re f*
.933333 1 .8 rg
n 24 48 36 12 re f*
.933333 1 .8 rg
n 66 48 6 12 re f*
.933333 1 .8 rg
n 48 36 30 12 re f*
.933333 1 .8 rg
n 84 36 42 12 re f*
.933333 1 .8 rg
n 126 36 6 12 re f*
.933333 1 .8 rg
n 132 36 6 12 re f*
.933333 1 .8 rg
n 144 36 24 12 re f*
.933333 1 .8 rg
n 168 36 6 12 re f*
.933333 1 .8 rg
n 174 36 18 12 re f*
.933333 1 .8 rg
n 198 36 78 12 re f*
.933333 1 .8 rg
n 276 36 6 12 re f*
.933333 1 .8 rg
n 24 24 6 12 re f*
.933333 1 .8 rg
n 24 12 36 12 re f*
.933333 1 .8 rg
n 60 12 6 12 re f*
.933333 1 .8 rg
n 66 12 12 12 re f*
.933333 1 .8 rg
n 84 12 42 12 re f*
.933333 1 .8 rg
n 126 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 374 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# vQFX-3) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                 ) Tj T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (lacp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (periodic) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (slow) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (inet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (               ) Tj T* (                ) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.1) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (31) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (routing) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (static) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (route) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (0.0.0.0) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj /F6 10 Tf 0 .501961 0 rg (next) Tj /F5 10 Tf .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (hop) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.0) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (router) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (3.3.3.3) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 61.43937 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL -0.052186 Tw (We add a static default route so that we can ping vQFX-4 later once its configuration is complete. But first, let\222s make) Tj T* 0 Tw (sure we can ping our gateway!) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (15) Tj T* ET
Q
Q
 
endstream
endobj
611 0 obj
<<
/Length 15490
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 684.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 102 re B*
Q
q
.933333 1 .8 rg
n 0 84 24 12 re f*
.933333 1 .8 rg
n 24 84 30 12 re f*
.933333 1 .8 rg
n 54 84 6 12 re f*
.933333 1 .8 rg
n 60 84 6 12 re f*
.933333 1 .8 rg
n 66 84 6 12 re f*
.933333 1 .8 rg
n 78 84 24 12 re f*
.933333 1 .8 rg
n 108 84 78 12 re f*
.933333 1 .8 rg
n 192 84 30 12 re f*
.933333 1 .8 rg
n 228 84 30 12 re f*
.933333 1 .8 rg
n 264 84 6 12 re f*
.933333 1 .8 rg
n 0 72 24 12 re f*
.933333 1 .8 rg
n 30 72 78 12 re f*
.933333 1 .8 rg
n 114 72 6 12 re f*
.933333 1 .8 rg
n 120 72 78 12 re f*
.933333 1 .8 rg
n 198 72 12 12 re f*
.933333 1 .8 rg
n 216 72 12 12 re f*
.933333 1 .8 rg
n 234 72 24 12 re f*
.933333 1 .8 rg
n 264 72 30 12 re f*
.933333 1 .8 rg
n 0 60 30 12 re f*
.933333 1 .8 rg
n 0 48 18 12 re f*
.933333 1 .8 rg
n 24 48 78 12 re f*
.933333 1 .8 rg
n 108 48 24 12 re f*
.933333 1 .8 rg
n 138 48 60 12 re f*
.933333 1 .8 rg
n 204 48 18 12 re f*
.933333 1 .8 rg
n 0 36 6 12 re f*
.933333 1 .8 rg
n 12 36 42 12 re f*
.933333 1 .8 rg
n 60 36 66 12 re f*
.933333 1 .8 rg
n 126 36 6 12 re f*
.933333 1 .8 rg
n 138 36 6 12 re f*
.933333 1 .8 rg
n 150 36 42 12 re f*
.933333 1 .8 rg
n 198 36 48 12 re f*
.933333 1 .8 rg
n 246 36 6 12 re f*
.933333 1 .8 rg
n 258 36 6 12 re f*
.933333 1 .8 rg
n 264 36 6 12 re f*
.933333 1 .8 rg
n 276 36 36 12 re f*
.933333 1 .8 rg
n 318 36 24 12 re f*
.933333 1 .8 rg
n 0 24 30 12 re f*
.933333 1 .8 rg
n 30 24 6 12 re f*
.933333 1 .8 rg
n 36 24 24 12 re f*
.933333 1 .8 rg
n 66 24 18 12 re f*
1 .941176 1 rg
n 84 24 36 12 re f*
.933333 1 .8 rg
n 120 24 12 12 re f*
1 .941176 1 rg
n 132 24 108 12 re f*
.933333 1 .8 rg
n 240 24 42 12 re f*
1 .941176 1 rg
n 282 24 54 12 re f*
.933333 1 .8 rg
n 336 24 36 12 re f*
.933333 1 .8 rg
n 378 24 12 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
.933333 1 .8 rg
n 6 0 48 12 re f*
.933333 1 .8 rg
n 54 0 6 12 re f*
BT 1 0 0 1 0 86 Tm 12 TL /F5 10 Tf 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ping) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (rapid) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (count) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj T* 0 0 0 rg (PING) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (\() Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.0) Tj /F5 10 Tf 0 0 0 rg (\):) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (56) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (data) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (bytes) Tj 0 0 0 rg  T* .188235 .188235 .188235 rg (!!!!!) Tj 0 0 0 rg  T* .188235 .188235 .188235 rg (---) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (ping) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (statistics) Tj 0 0 0 rg ( ) Tj .188235 .188235 .188235 rg (---) Tj 0 0 0 rg  T* /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (packets) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (transmitted) Tj 0 0 0 rg (,) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (packets) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (received) Tj 0 0 0 rg (,) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf .564706 .376471 .188235 rg (%) Tj 0 0 0 rg ( ) Tj .564706 .376471 .188235 rg (packet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (loss) Tj 0 0 0 rg  T* 0 0 0 rg (round) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (trip) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (min) Tj 0 0 0 rg (/avg/m) Tj 0 0 0 rg (ax) Tj 0 0 0 rg (/stddev = 306.100/) Tj /F6 10 Tf .376471 0 .878431 rg (365.522) Tj /F5 10 Tf 0 0 0 rg (/380.486/) Tj /F6 10 Tf .376471 0 .878431 rg (29.711) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (ms) Tj 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 652.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .329653 Tw (Success! Let\222s move on to configuring the MCAE toward vQFX-4, which is slightly more complicated due to running) Tj T* 0 Tw (OSPF. We\222ll split up the layer 2 configuation and the layer 3 configuration to make it a little easier to digest.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 634.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (First, let\222s configure the upstream devices:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 75.43937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 558 re B*
Q
q
.933333 1 .8 rg
n 0 540 36 12 re f*
.933333 1 .8 rg
n 0 528 60 12 re f*
.933333 1 .8 rg
n 66 528 6 12 re f*
.933333 1 .8 rg
n 24 516 12 12 re f*
.933333 1 .8 rg
n 36 516 6 12 re f*
.933333 1 .8 rg
n 42 516 6 12 re f*
1 .941176 1 rg
n 48 516 18 12 re f*
.933333 1 .8 rg
n 66 516 6 12 re f*
.933333 1 .8 rg
n 78 516 6 12 re f*
.933333 1 .8 rg
n 48 504 30 12 re f*
.933333 1 .8 rg
n 78 504 6 12 re f*
.933333 1 .8 rg
n 84 504 42 12 re f*
.933333 1 .8 rg
n 132 504 6 12 re f*
.933333 1 .8 rg
n 72 492 30 12 re f*
.933333 1 .8 rg
n 102 492 12 12 re f*
.933333 1 .8 rg
n 120 492 18 12 re f*
.933333 1 .8 rg
n 138 492 6 12 re f*
.933333 1 .8 rg
n 48 480 6 12 re f*
.933333 1 .8 rg
n 24 468 6 12 re f*
.933333 1 .8 rg
n 24 456 18 12 re f*
.933333 1 .8 rg
n 48 456 6 12 re f*
.933333 1 .8 rg
n 48 444 60 12 re f*
.933333 1 .8 rg
n 108 444 6 12 re f*
.933333 1 .8 rg
n 114 444 30 12 re f*
.933333 1 .8 rg
n 144 444 6 12 re f*
.933333 1 .8 rg
n 150 444 42 12 re f*
.933333 1 .8 rg
n 198 444 6 12 re f*
.933333 1 .8 rg
n 72 432 24 12 re f*
.933333 1 .8 rg
n 102 432 6 12 re f*
.933333 1 .8 rg
n 96 420 36 12 re f*
.933333 1 .8 rg
n 132 420 6 12 re f*
.933333 1 .8 rg
n 96 408 48 12 re f*
.933333 1 .8 rg
n 150 408 24 12 re f*
.933333 1 .8 rg
n 174 408 6 12 re f*
.933333 1 .8 rg
n 96 396 36 12 re f*
.933333 1 .8 rg
n 132 396 6 12 re f*
.933333 1 .8 rg
n 138 396 12 12 re f*
.933333 1 .8 rg
n 156 396 12 12 re f*
.933333 1 .8 rg
n 168 396 6 12 re f*
.933333 1 .8 rg
n 174 396 12 12 re f*
.933333 1 .8 rg
n 186 396 6 12 re f*
.933333 1 .8 rg
n 192 396 12 12 re f*
.933333 1 .8 rg
n 204 396 6 12 re f*
.933333 1 .8 rg
n 210 396 12 12 re f*
.933333 1 .8 rg
n 222 396 6 12 re f*
.933333 1 .8 rg
n 228 396 12 12 re f*
.933333 1 .8 rg
n 240 396 6 12 re f*
.933333 1 .8 rg
n 246 396 12 12 re f*
.933333 1 .8 rg
n 258 396 6 12 re f*
.933333 1 .8 rg
n 96 384 30 12 re f*
.933333 1 .8 rg
n 126 384 6 12 re f*
.933333 1 .8 rg
n 132 384 18 12 re f*
.933333 1 .8 rg
n 156 384 6 12 re f*
.933333 1 .8 rg
n 162 384 6 12 re f*
.933333 1 .8 rg
n 72 372 6 12 re f*
.933333 1 .8 rg
n 72 360 12 12 re f*
.933333 1 .8 rg
n 84 360 6 12 re f*
.933333 1 .8 rg
n 90 360 12 12 re f*
.933333 1 .8 rg
n 108 360 6 12 re f*
.933333 1 .8 rg
n 96 348 12 12 re f*
.933333 1 .8 rg
n 108 348 6 12 re f*
.933333 1 .8 rg
n 114 348 12 12 re f*
.933333 1 .8 rg
n 126 348 6 12 re f*
.933333 1 .8 rg
n 132 348 12 12 re f*
.933333 1 .8 rg
n 150 348 6 12 re f*
.933333 1 .8 rg
n 156 348 6 12 re f*
.933333 1 .8 rg
n 96 336 60 12 re f*
.933333 1 .8 rg
n 156 336 6 12 re f*
.933333 1 .8 rg
n 162 336 30 12 re f*
.933333 1 .8 rg
n 198 336 18 12 re f*
.933333 1 .8 rg
n 216 336 6 12 re f*
.933333 1 .8 rg
n 96 324 42 12 re f*
.933333 1 .8 rg
n 138 324 6 12 re f*
.933333 1 .8 rg
n 144 324 12 12 re f*
.933333 1 .8 rg
n 162 324 6 12 re f*
.933333 1 .8 rg
n 168 324 6 12 re f*
.933333 1 .8 rg
n 96 312 24 12 re f*
.933333 1 .8 rg
n 126 312 36 12 re f*
.933333 1 .8 rg
n 162 312 6 12 re f*
.933333 1 .8 rg
n 168 312 36 12 re f*
.933333 1 .8 rg
n 204 312 6 12 re f*
.933333 1 .8 rg
n 96 300 36 12 re f*
.933333 1 .8 rg
n 132 300 6 12 re f*
.933333 1 .8 rg
n 138 300 42 12 re f*
.933333 1 .8 rg
n 186 300 42 12 re f*
.933333 1 .8 rg
n 228 300 6 12 re f*
.933333 1 .8 rg
n 96 288 24 12 re f*
.933333 1 .8 rg
n 120 288 6 12 re f*
.933333 1 .8 rg
n 126 288 30 12 re f*
.933333 1 .8 rg
n 156 288 6 12 re f*
.933333 1 .8 rg
n 162 288 24 12 re f*
.933333 1 .8 rg
n 192 288 12 12 re f*
.933333 1 .8 rg
n 204 288 6 12 re f*
.933333 1 .8 rg
n 72 276 6 12 re f*
.933333 1 .8 rg
n 48 264 6 12 re f*
.933333 1 .8 rg
n 48 252 24 12 re f*
.933333 1 .8 rg
n 78 252 6 12 re f*
.933333 1 .8 rg
n 90 252 6 12 re f*
.933333 1 .8 rg
n 72 240 36 12 re f*
.933333 1 .8 rg
n 114 240 48 12 re f*
.933333 1 .8 rg
n 162 240 6 12 re f*
.933333 1 .8 rg
n 168 240 54 12 re f*
.933333 1 .8 rg
n 228 240 6 12 re f*
.933333 1 .8 rg
n 96 228 54 12 re f*
.933333 1 .8 rg
n 150 228 6 12 re f*
.933333 1 .8 rg
n 156 228 24 12 re f*
.933333 1 .8 rg
n 186 228 36 12 re f*
.933333 1 .8 rg
n 222 228 6 12 re f*
.933333 1 .8 rg
n 96 216 24 12 re f*
.933333 1 .8 rg
n 126 216 6 12 re f*
.933333 1 .8 rg
n 120 204 42 12 re f*
.933333 1 .8 rg
n 168 204 30 12 re f*
.933333 1 .8 rg
n 198 204 6 12 re f*
.933333 1 .8 rg
n 96 192 6 12 re f*
.933333 1 .8 rg
n 72 180 6 12 re f*
.933333 1 .8 rg
n 48 168 6 12 re f*
.933333 1 .8 rg
n 24 156 6 12 re f*
.933333 1 .8 rg
n 0 144 6 12 re f*
.933333 1 .8 rg
n 0 132 54 12 re f*
.933333 1 .8 rg
n 60 132 6 12 re f*
.933333 1 .8 rg
n 24 120 24 12 re f*
.933333 1 .8 rg
n 54 120 6 12 re f*
.933333 1 .8 rg
n 48 108 54 12 re f*
.933333 1 .8 rg
n 108 108 18 12 re f*
.933333 1 .8 rg
n 132 108 6 12 re f*
.933333 1 .8 rg
n 72 96 24 12 re f*
.933333 1 .8 rg
n 96 96 6 12 re f*
.933333 1 .8 rg
n 48 84 6 12 re f*
.933333 1 .8 rg
n 0 72 6 12 re f*
.933333 1 .8 rg
n 0 60 30 12 re f*
.933333 1 .8 rg
n 36 60 6 12 re f*
.933333 1 .8 rg
n 24 48 30 12 re f*
.933333 1 .8 rg
n 60 48 6 12 re f*
.933333 1 .8 rg
n 48 36 24 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 78 36 12 12 re f*
.933333 1 .8 rg
n 96 36 24 12 re f*
.933333 1 .8 rg
n 120 36 6 12 re f*
.933333 1 .8 rg
n 48 24 12 12 re f*
.933333 1 .8 rg
n 60 24 6 12 re f*
.933333 1 .8 rg
n 66 24 54 12 re f*
.933333 1 .8 rg
n 126 24 18 12 re f*
.933333 1 .8 rg
n 144 24 30 12 re f*
.933333 1 .8 rg
n 174 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 542 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae2) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ae2) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (lacp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (periodic) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (slow) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 .439216 .12549 rg (system) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (22) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (22) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (22) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (admin) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (key) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (mc) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ae) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (mc) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ae) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (redundancy) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (group) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (chassis) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (active) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (status) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (control) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (standby) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (init) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (delay) Tj .188235 .188235 .188235 rg (-) Tj 0 .439216 .12549 rg (time) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (15) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ethernet) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (switching) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (interface) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (access) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (vlan) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                  ) Tj T* (                    ) Tj 0 0 0 rg (members) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (v2000) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (rstp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae2) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (edge) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (vlans) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (v2000) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (vlan) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (2000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (l3) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.2000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (16) Tj T* ET
Q
Q
 
endstream
endobj
612 0 obj
<<
/Length 12607
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 228.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 558 re B*
Q
q
.933333 1 .8 rg
n 0 540 36 12 re f*
.933333 1 .8 rg
n 0 528 60 12 re f*
.933333 1 .8 rg
n 66 528 6 12 re f*
.933333 1 .8 rg
n 24 516 12 12 re f*
.933333 1 .8 rg
n 36 516 6 12 re f*
.933333 1 .8 rg
n 42 516 6 12 re f*
1 .941176 1 rg
n 48 516 18 12 re f*
.933333 1 .8 rg
n 66 516 6 12 re f*
.933333 1 .8 rg
n 78 516 6 12 re f*
.933333 1 .8 rg
n 48 504 30 12 re f*
.933333 1 .8 rg
n 78 504 6 12 re f*
.933333 1 .8 rg
n 84 504 42 12 re f*
.933333 1 .8 rg
n 132 504 6 12 re f*
.933333 1 .8 rg
n 72 492 30 12 re f*
.933333 1 .8 rg
n 102 492 12 12 re f*
.933333 1 .8 rg
n 120 492 18 12 re f*
.933333 1 .8 rg
n 138 492 6 12 re f*
.933333 1 .8 rg
n 48 480 6 12 re f*
.933333 1 .8 rg
n 24 468 6 12 re f*
.933333 1 .8 rg
n 24 456 18 12 re f*
.933333 1 .8 rg
n 48 456 6 12 re f*
.933333 1 .8 rg
n 48 444 60 12 re f*
.933333 1 .8 rg
n 108 444 6 12 re f*
.933333 1 .8 rg
n 114 444 30 12 re f*
.933333 1 .8 rg
n 144 444 6 12 re f*
.933333 1 .8 rg
n 150 444 42 12 re f*
.933333 1 .8 rg
n 198 444 6 12 re f*
.933333 1 .8 rg
n 72 432 24 12 re f*
.933333 1 .8 rg
n 102 432 6 12 re f*
.933333 1 .8 rg
n 96 420 36 12 re f*
.933333 1 .8 rg
n 132 420 6 12 re f*
.933333 1 .8 rg
n 96 408 48 12 re f*
.933333 1 .8 rg
n 150 408 24 12 re f*
.933333 1 .8 rg
n 174 408 6 12 re f*
.933333 1 .8 rg
n 96 396 36 12 re f*
.933333 1 .8 rg
n 132 396 6 12 re f*
.933333 1 .8 rg
n 138 396 12 12 re f*
.933333 1 .8 rg
n 156 396 12 12 re f*
.933333 1 .8 rg
n 168 396 6 12 re f*
.933333 1 .8 rg
n 174 396 12 12 re f*
.933333 1 .8 rg
n 186 396 6 12 re f*
.933333 1 .8 rg
n 192 396 12 12 re f*
.933333 1 .8 rg
n 204 396 6 12 re f*
.933333 1 .8 rg
n 210 396 12 12 re f*
.933333 1 .8 rg
n 222 396 6 12 re f*
.933333 1 .8 rg
n 228 396 12 12 re f*
.933333 1 .8 rg
n 240 396 6 12 re f*
.933333 1 .8 rg
n 246 396 12 12 re f*
.933333 1 .8 rg
n 258 396 6 12 re f*
.933333 1 .8 rg
n 96 384 30 12 re f*
.933333 1 .8 rg
n 126 384 6 12 re f*
.933333 1 .8 rg
n 132 384 18 12 re f*
.933333 1 .8 rg
n 156 384 6 12 re f*
.933333 1 .8 rg
n 162 384 6 12 re f*
.933333 1 .8 rg
n 72 372 6 12 re f*
.933333 1 .8 rg
n 72 360 12 12 re f*
.933333 1 .8 rg
n 84 360 6 12 re f*
.933333 1 .8 rg
n 90 360 12 12 re f*
.933333 1 .8 rg
n 108 360 6 12 re f*
.933333 1 .8 rg
n 96 348 12 12 re f*
.933333 1 .8 rg
n 108 348 6 12 re f*
.933333 1 .8 rg
n 114 348 12 12 re f*
.933333 1 .8 rg
n 126 348 6 12 re f*
.933333 1 .8 rg
n 132 348 12 12 re f*
.933333 1 .8 rg
n 150 348 6 12 re f*
.933333 1 .8 rg
n 156 348 6 12 re f*
.933333 1 .8 rg
n 96 336 60 12 re f*
.933333 1 .8 rg
n 156 336 6 12 re f*
.933333 1 .8 rg
n 162 336 30 12 re f*
.933333 1 .8 rg
n 198 336 18 12 re f*
.933333 1 .8 rg
n 216 336 6 12 re f*
.933333 1 .8 rg
n 96 324 42 12 re f*
.933333 1 .8 rg
n 138 324 6 12 re f*
.933333 1 .8 rg
n 144 324 12 12 re f*
.933333 1 .8 rg
n 162 324 6 12 re f*
.933333 1 .8 rg
n 168 324 6 12 re f*
.933333 1 .8 rg
n 96 312 24 12 re f*
.933333 1 .8 rg
n 126 312 36 12 re f*
.933333 1 .8 rg
n 162 312 6 12 re f*
.933333 1 .8 rg
n 168 312 36 12 re f*
.933333 1 .8 rg
n 204 312 6 12 re f*
.933333 1 .8 rg
n 96 300 36 12 re f*
.933333 1 .8 rg
n 132 300 6 12 re f*
.933333 1 .8 rg
n 138 300 42 12 re f*
.933333 1 .8 rg
n 186 300 36 12 re f*
.933333 1 .8 rg
n 222 300 6 12 re f*
.933333 1 .8 rg
n 96 288 24 12 re f*
.933333 1 .8 rg
n 120 288 6 12 re f*
.933333 1 .8 rg
n 126 288 30 12 re f*
.933333 1 .8 rg
n 156 288 6 12 re f*
.933333 1 .8 rg
n 162 288 24 12 re f*
.933333 1 .8 rg
n 192 288 12 12 re f*
.933333 1 .8 rg
n 204 288 6 12 re f*
.933333 1 .8 rg
n 72 276 6 12 re f*
.933333 1 .8 rg
n 48 264 6 12 re f*
.933333 1 .8 rg
n 48 252 24 12 re f*
.933333 1 .8 rg
n 78 252 6 12 re f*
.933333 1 .8 rg
n 90 252 6 12 re f*
.933333 1 .8 rg
n 72 240 36 12 re f*
.933333 1 .8 rg
n 114 240 48 12 re f*
.933333 1 .8 rg
n 162 240 6 12 re f*
.933333 1 .8 rg
n 168 240 54 12 re f*
.933333 1 .8 rg
n 228 240 6 12 re f*
.933333 1 .8 rg
n 96 228 54 12 re f*
.933333 1 .8 rg
n 150 228 6 12 re f*
.933333 1 .8 rg
n 156 228 24 12 re f*
.933333 1 .8 rg
n 186 228 36 12 re f*
.933333 1 .8 rg
n 222 228 6 12 re f*
.933333 1 .8 rg
n 96 216 24 12 re f*
.933333 1 .8 rg
n 126 216 6 12 re f*
.933333 1 .8 rg
n 120 204 42 12 re f*
.933333 1 .8 rg
n 168 204 30 12 re f*
.933333 1 .8 rg
n 198 204 6 12 re f*
.933333 1 .8 rg
n 96 192 6 12 re f*
.933333 1 .8 rg
n 72 180 6 12 re f*
.933333 1 .8 rg
n 48 168 6 12 re f*
.933333 1 .8 rg
n 24 156 6 12 re f*
.933333 1 .8 rg
n 0 144 6 12 re f*
.933333 1 .8 rg
n 0 132 54 12 re f*
.933333 1 .8 rg
n 60 132 6 12 re f*
.933333 1 .8 rg
n 24 120 24 12 re f*
.933333 1 .8 rg
n 54 120 6 12 re f*
.933333 1 .8 rg
n 48 108 54 12 re f*
.933333 1 .8 rg
n 108 108 18 12 re f*
.933333 1 .8 rg
n 132 108 6 12 re f*
.933333 1 .8 rg
n 72 96 24 12 re f*
.933333 1 .8 rg
n 96 96 6 12 re f*
.933333 1 .8 rg
n 48 84 6 12 re f*
.933333 1 .8 rg
n 0 72 6 12 re f*
.933333 1 .8 rg
n 0 60 30 12 re f*
.933333 1 .8 rg
n 36 60 6 12 re f*
.933333 1 .8 rg
n 24 48 30 12 re f*
.933333 1 .8 rg
n 60 48 6 12 re f*
.933333 1 .8 rg
n 48 36 24 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 78 36 12 12 re f*
.933333 1 .8 rg
n 96 36 24 12 re f*
.933333 1 .8 rg
n 120 36 6 12 re f*
.933333 1 .8 rg
n 48 24 12 12 re f*
.933333 1 .8 rg
n 60 24 6 12 re f*
.933333 1 .8 rg
n 66 24 54 12 re f*
.933333 1 .8 rg
n 126 24 18 12 re f*
.933333 1 .8 rg
n 144 24 30 12 re f*
.933333 1 .8 rg
n 174 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 542 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae2) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ae2) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (lacp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (periodic) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (slow) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 .439216 .12549 rg (system) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (22) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (22) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (22) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (admin) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (key) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (mc) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ae) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (mc) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ae) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (redundancy) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (group) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (chassis) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (active) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (status) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (control) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (init) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (delay) Tj .188235 .188235 .188235 rg (-) Tj 0 .439216 .12549 rg (time) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (15) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ethernet) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (switching) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (interface) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (mode) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (access) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (vlan) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                  ) Tj T* (                    ) Tj 0 0 0 rg (members) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (v2000) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (rstp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae2) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (edge) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (vlans) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (v2000) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (vlan) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (2000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (l3) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.2000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 208.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The MC-LAG-specific configurations are highlighted above.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 196.2394 cm
Q
q
1 0 0 1 40.01575 115.4394 cm
.933333 .933333 .933333 rg
n 0 80.8 515.2441 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 26 Tm .56094 Tw 12 TL /F1 10 Tf 0 0 0 rg (Notice in this example that we did not configure ) Tj /F5 10 Tf 0 0 0 rg (mcae-mac-synchronization) Tj /F1 10 Tf 0 0 0 rg ( on the VLAN. This is because) Tj T* 0 Tw .038561 Tw (we will be using VRRP due to the OSPF requirement, and these two configurations are mutually exclusive on the) Tj T* 0 Tw (QFX series switches.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 515.2441 80.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 80.8 l S
n 515.2441 0 m 515.2441 80.8 l S
Q
Q
q
1 0 0 1 40.01575 109.4394 cm
Q
q
1 0 0 1 40.01575 91.43937 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Now let\222s examine the layer 3 configuration on vQFX-1 and vQFX-2:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 60.63937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 30 re B*
Q
q
.933333 1 .8 rg
n 0 12 36 12 re f*
.933333 1 .8 rg
n 0 0 60 12 re f*
.933333 1 .8 rg
n 66 0 6 12 re f*
BT 1 0 0 1 0 14 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx1) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (17) Tj T* ET
Q
Q
 
endstream
endobj
613 0 obj
<<
/Length 14137
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 444.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 342 re B*
Q
q
.933333 1 .8 rg
n 24 324 18 12 re f*
.933333 1 .8 rg
n 48 324 6 12 re f*
.933333 1 .8 rg
n 48 312 24 12 re f*
.933333 1 .8 rg
n 78 312 24 12 re f*
.933333 1 .8 rg
n 108 312 6 12 re f*
.933333 1 .8 rg
n 72 300 36 12 re f*
.933333 1 .8 rg
n 114 300 24 12 re f*
.933333 1 .8 rg
n 144 300 6 12 re f*
.933333 1 .8 rg
n 96 288 42 12 re f*
.933333 1 .8 rg
n 144 288 78 12 re f*
.933333 1 .8 rg
n 222 288 6 12 re f*
.933333 1 .8 rg
n 228 288 12 12 re f*
.933333 1 .8 rg
n 246 288 6 12 re f*
.933333 1 .8 rg
n 120 276 18 12 re f*
.933333 1 .8 rg
n 144 276 78 12 re f*
.933333 1 .8 rg
n 228 276 12 12 re f*
.933333 1 .8 rg
n 240 276 6 12 re f*
.933333 1 .8 rg
n 246 276 54 12 re f*
.933333 1 .8 rg
n 306 276 18 12 re f*
.933333 1 .8 rg
n 324 276 12 12 re f*
.933333 1 .8 rg
n 342 276 18 12 re f*
.933333 1 .8 rg
n 366 276 12 12 re f*
.933333 1 .8 rg
n 378 276 6 12 re f*
.933333 1 .8 rg
n 384 276 12 12 re f*
.933333 1 .8 rg
n 396 276 6 12 re f*
.933333 1 .8 rg
n 402 276 12 12 re f*
.933333 1 .8 rg
n 414 276 6 12 re f*
.933333 1 .8 rg
n 420 276 12 12 re f*
.933333 1 .8 rg
n 432 276 6 12 re f*
.933333 1 .8 rg
n 438 276 12 12 re f*
.933333 1 .8 rg
n 450 276 6 12 re f*
.933333 1 .8 rg
n 456 276 12 12 re f*
.933333 1 .8 rg
n 468 276 6 12 re f*
.933333 1 .8 rg
n 120 264 24 12 re f*
.933333 1 .8 rg
n 144 264 6 12 re f*
.933333 1 .8 rg
n 150 264 30 12 re f*
.933333 1 .8 rg
n 186 264 6 12 re f*
.933333 1 .8 rg
n 198 264 6 12 re f*
.933333 1 .8 rg
n 144 252 42 12 re f*
.933333 1 .8 rg
n 186 252 6 12 re f*
.933333 1 .8 rg
n 192 252 42 12 re f*
.933333 1 .8 rg
n 240 252 78 12 re f*
.933333 1 .8 rg
n 318 252 6 12 re f*
.933333 1 .8 rg
n 144 240 48 12 re f*
.933333 1 .8 rg
n 198 240 18 12 re f*
.933333 1 .8 rg
n 216 240 6 12 re f*
.933333 1 .8 rg
n 144 228 36 12 re f*
.933333 1 .8 rg
n 180 228 6 12 re f*
.933333 1 .8 rg
n 186 228 24 12 re f*
.933333 1 .8 rg
n 210 228 6 12 re f*
.933333 1 .8 rg
n 120 216 6 12 re f*
.933333 1 .8 rg
n 96 204 6 12 re f*
.933333 1 .8 rg
n 72 192 6 12 re f*
.933333 1 .8 rg
n 48 180 6 12 re f*
.933333 1 .8 rg
n 24 168 6 12 re f*
.933333 1 .8 rg
n 0 156 6 12 re f*
.933333 1 .8 rg
n 0 144 42 12 re f*
.933333 1 .8 rg
n 42 144 6 12 re f*
.933333 1 .8 rg
n 48 144 42 12 re f*
.933333 1 .8 rg
n 96 144 6 12 re f*
.933333 1 .8 rg
n 24 132 36 12 re f*
.933333 1 .8 rg
n 60 132 6 12 re f*
.933333 1 .8 rg
n 66 132 12 12 re f*
.933333 1 .8 rg
n 84 132 42 12 re f*
.933333 1 .8 rg
n 126 132 6 12 re f*
.933333 1 .8 rg
n 0 120 6 12 re f*
.933333 1 .8 rg
n 0 108 54 12 re f*
.933333 1 .8 rg
n 60 108 6 12 re f*
.933333 1 .8 rg
n 24 96 24 12 re f*
.933333 1 .8 rg
n 54 96 6 12 re f*
.933333 1 .8 rg
n 48 84 24 12 re f*
.933333 1 .8 rg
n 78 84 42 12 re f*
.933333 1 .8 rg
n 126 84 6 12 re f*
.933333 1 .8 rg
n 72 72 54 12 re f*
.933333 1 .8 rg
n 132 72 18 12 re f*
.933333 1 .8 rg
n 150 72 30 12 re f*
.933333 1 .8 rg
n 180 72 6 12 re f*
.933333 1 .8 rg
n 72 60 54 12 re f*
.933333 1 .8 rg
n 132 60 18 12 re f*
.933333 1 .8 rg
n 150 60 30 12 re f*
.933333 1 .8 rg
n 186 60 6 12 re f*
.933333 1 .8 rg
n 96 48 42 12 re f*
.933333 1 .8 rg
n 138 48 6 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 326 Tm 12 TL /F5 10 Tf 0 0 0 rg (    ) Tj 0 0 0 rg (irb) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (2000) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (inet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.2) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (29) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (arp) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.3) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (l2) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj /F6 10 Tf .376471 0 .878431 rg (.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (mac) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (93) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (vrrp) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (group) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                        ) Tj 0 0 0 rg (virtual) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                        ) Tj 0 0 0 rg (priority) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (200) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                        ) Tj 0 .439216 .12549 rg (accept) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (data) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (routing) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (router) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (1.1.1.1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ospf) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (area) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (0.0.0.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.2000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.1000) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (passive) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 69.43937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 366 re B*
Q
q
.933333 1 .8 rg
n 0 348 36 12 re f*
.933333 1 .8 rg
n 0 336 60 12 re f*
.933333 1 .8 rg
n 66 336 6 12 re f*
.933333 1 .8 rg
n 24 324 18 12 re f*
.933333 1 .8 rg
n 48 324 6 12 re f*
.933333 1 .8 rg
n 48 312 24 12 re f*
.933333 1 .8 rg
n 78 312 24 12 re f*
.933333 1 .8 rg
n 108 312 6 12 re f*
.933333 1 .8 rg
n 72 300 36 12 re f*
.933333 1 .8 rg
n 114 300 24 12 re f*
.933333 1 .8 rg
n 144 300 6 12 re f*
.933333 1 .8 rg
n 96 288 42 12 re f*
.933333 1 .8 rg
n 144 288 78 12 re f*
.933333 1 .8 rg
n 222 288 6 12 re f*
.933333 1 .8 rg
n 228 288 12 12 re f*
.933333 1 .8 rg
n 246 288 6 12 re f*
.933333 1 .8 rg
n 120 276 18 12 re f*
.933333 1 .8 rg
n 144 276 78 12 re f*
.933333 1 .8 rg
n 228 276 12 12 re f*
.933333 1 .8 rg
n 240 276 6 12 re f*
.933333 1 .8 rg
n 246 276 54 12 re f*
.933333 1 .8 rg
n 306 276 18 12 re f*
.933333 1 .8 rg
n 324 276 12 12 re f*
.933333 1 .8 rg
n 342 276 18 12 re f*
.933333 1 .8 rg
n 366 276 12 12 re f*
.933333 1 .8 rg
n 378 276 6 12 re f*
.933333 1 .8 rg
n 384 276 12 12 re f*
.933333 1 .8 rg
n 396 276 6 12 re f*
.933333 1 .8 rg
n 402 276 12 12 re f*
.933333 1 .8 rg
n 414 276 6 12 re f*
.933333 1 .8 rg
n 420 276 12 12 re f*
.933333 1 .8 rg
n 432 276 6 12 re f*
.933333 1 .8 rg
n 438 276 12 12 re f*
.933333 1 .8 rg
n 450 276 6 12 re f*
.933333 1 .8 rg
n 456 276 12 12 re f*
.933333 1 .8 rg
n 468 276 6 12 re f*
.933333 1 .8 rg
n 120 264 24 12 re f*
.933333 1 .8 rg
n 144 264 6 12 re f*
.933333 1 .8 rg
n 150 264 30 12 re f*
.933333 1 .8 rg
n 186 264 6 12 re f*
.933333 1 .8 rg
n 198 264 6 12 re f*
.933333 1 .8 rg
n 144 252 42 12 re f*
.933333 1 .8 rg
n 186 252 6 12 re f*
.933333 1 .8 rg
n 192 252 42 12 re f*
.933333 1 .8 rg
n 240 252 78 12 re f*
.933333 1 .8 rg
n 318 252 6 12 re f*
.933333 1 .8 rg
n 144 240 48 12 re f*
.933333 1 .8 rg
n 198 240 18 12 re f*
.933333 1 .8 rg
n 216 240 6 12 re f*
.933333 1 .8 rg
n 144 228 36 12 re f*
.933333 1 .8 rg
n 180 228 6 12 re f*
.933333 1 .8 rg
n 186 228 24 12 re f*
.933333 1 .8 rg
n 210 228 6 12 re f*
.933333 1 .8 rg
n 120 216 6 12 re f*
.933333 1 .8 rg
n 96 204 6 12 re f*
.933333 1 .8 rg
n 72 192 6 12 re f*
.933333 1 .8 rg
n 48 180 6 12 re f*
.933333 1 .8 rg
n 24 168 6 12 re f*
.933333 1 .8 rg
n 0 156 6 12 re f*
.933333 1 .8 rg
n 0 144 42 12 re f*
.933333 1 .8 rg
n 42 144 6 12 re f*
.933333 1 .8 rg
n 48 144 42 12 re f*
.933333 1 .8 rg
n 96 144 6 12 re f*
.933333 1 .8 rg
n 24 132 36 12 re f*
.933333 1 .8 rg
n 60 132 6 12 re f*
.933333 1 .8 rg
n 66 132 12 12 re f*
.933333 1 .8 rg
n 84 132 42 12 re f*
.933333 1 .8 rg
n 126 132 6 12 re f*
.933333 1 .8 rg
n 0 120 6 12 re f*
.933333 1 .8 rg
n 0 108 54 12 re f*
.933333 1 .8 rg
n 60 108 6 12 re f*
.933333 1 .8 rg
n 24 96 24 12 re f*
.933333 1 .8 rg
n 54 96 6 12 re f*
.933333 1 .8 rg
n 48 84 24 12 re f*
.933333 1 .8 rg
n 78 84 42 12 re f*
.933333 1 .8 rg
n 126 84 6 12 re f*
.933333 1 .8 rg
n 72 72 54 12 re f*
.933333 1 .8 rg
n 132 72 18 12 re f*
.933333 1 .8 rg
n 150 72 30 12 re f*
.933333 1 .8 rg
n 180 72 6 12 re f*
.933333 1 .8 rg
n 72 60 54 12 re f*
.933333 1 .8 rg
n 132 60 18 12 re f*
.933333 1 .8 rg
n 150 60 30 12 re f*
.933333 1 .8 rg
n 186 60 6 12 re f*
.933333 1 .8 rg
n 96 48 42 12 re f*
.933333 1 .8 rg
n 138 48 6 12 re f*
.933333 1 .8 rg
n 72 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 350 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# qfx2) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (irb) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (2000) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (inet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.3) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (29) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (arp) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.2) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (l2) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj /F6 10 Tf .376471 0 .878431 rg (.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (mac) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .25098 0 .878431 rg (02) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (05) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (86) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (71) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf 0 0 .815686 rg (62) Tj /F5 10 Tf 0 0 0 rg (:) Tj /F6 10 Tf .25098 0 .878431 rg (00) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (vrrp) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (group) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                        ) Tj 0 0 0 rg (virtual) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.1) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                        ) Tj 0 0 0 rg (priority) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (100) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (                        ) Tj 0 .439216 .12549 rg (accept) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (data) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (routing) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (router) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (2.2.2.2) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ospf) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (area) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (0.0.0.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.2000) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.1000) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (passive) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (18) Tj T* ET
Q
Q
 
endstream
endobj
614 0 obj
<<
/Length 14482
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 739.0394 cm
q
BT 1 0 0 1 0 38 Tm .195705 Tw 12 TL /F1 10 Tf 0 0 0 rg (The only line that is different compared to standard layer 3 configuration is the static ARP entry. Recall from ) Tj 0 0 0 rg (Layer 3) Tj T* 0 Tw .029205 Tw (Connectivity) Tj 0 0 0 rg ( that we need a static ARP entry pointing to the remote device\222s IRB MAC address via the ICL. That\222s all) Tj T* 0 Tw .708822 Tw (this configuration line does: create a static ARP entry for the real IP of the remote switch with its IRB MAC via the) Tj T* 0 Tw (ICL.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 721.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (We can now examine vQFX-4\222s configuration:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 282.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 438 re B*
Q
q
.933333 1 .8 rg
n 0 420 48 12 re f*
.933333 1 .8 rg
n 0 408 60 12 re f*
.933333 1 .8 rg
n 66 408 6 12 re f*
.933333 1 .8 rg
n 24 396 12 12 re f*
.933333 1 .8 rg
n 36 396 6 12 re f*
.933333 1 .8 rg
n 42 396 6 12 re f*
1 .941176 1 rg
n 48 396 18 12 re f*
.933333 1 .8 rg
n 66 396 6 12 re f*
.933333 1 .8 rg
n 78 396 6 12 re f*
.933333 1 .8 rg
n 48 384 30 12 re f*
.933333 1 .8 rg
n 78 384 6 12 re f*
.933333 1 .8 rg
n 84 384 42 12 re f*
.933333 1 .8 rg
n 132 384 6 12 re f*
.933333 1 .8 rg
n 72 372 30 12 re f*
.933333 1 .8 rg
n 102 372 12 12 re f*
.933333 1 .8 rg
n 120 372 18 12 re f*
.933333 1 .8 rg
n 138 372 6 12 re f*
.933333 1 .8 rg
n 48 360 6 12 re f*
.933333 1 .8 rg
n 24 348 6 12 re f*
.933333 1 .8 rg
n 24 336 12 12 re f*
.933333 1 .8 rg
n 36 336 6 12 re f*
.933333 1 .8 rg
n 42 336 6 12 re f*
1 .941176 1 rg
n 48 336 18 12 re f*
.933333 1 .8 rg
n 66 336 6 12 re f*
.933333 1 .8 rg
n 78 336 6 12 re f*
.933333 1 .8 rg
n 48 324 30 12 re f*
.933333 1 .8 rg
n 78 324 6 12 re f*
.933333 1 .8 rg
n 84 324 42 12 re f*
.933333 1 .8 rg
n 132 324 6 12 re f*
.933333 1 .8 rg
n 72 312 30 12 re f*
.933333 1 .8 rg
n 102 312 12 12 re f*
.933333 1 .8 rg
n 120 312 18 12 re f*
.933333 1 .8 rg
n 138 312 6 12 re f*
.933333 1 .8 rg
n 48 300 6 12 re f*
.933333 1 .8 rg
n 24 288 6 12 re f*
.933333 1 .8 rg
n 24 276 18 12 re f*
.933333 1 .8 rg
n 48 276 6 12 re f*
.933333 1 .8 rg
n 48 264 60 12 re f*
.933333 1 .8 rg
n 108 264 6 12 re f*
.933333 1 .8 rg
n 114 264 30 12 re f*
.933333 1 .8 rg
n 144 264 6 12 re f*
.933333 1 .8 rg
n 150 264 42 12 re f*
.933333 1 .8 rg
n 198 264 6 12 re f*
.933333 1 .8 rg
n 72 252 24 12 re f*
.933333 1 .8 rg
n 102 252 6 12 re f*
.933333 1 .8 rg
n 96 240 36 12 re f*
.933333 1 .8 rg
n 132 240 6 12 re f*
.933333 1 .8 rg
n 96 228 48 12 re f*
.933333 1 .8 rg
n 150 228 24 12 re f*
.933333 1 .8 rg
n 174 228 6 12 re f*
.933333 1 .8 rg
n 72 216 6 12 re f*
.933333 1 .8 rg
n 48 204 6 12 re f*
.933333 1 .8 rg
n 48 192 24 12 re f*
.933333 1 .8 rg
n 78 192 6 12 re f*
.933333 1 .8 rg
n 90 192 6 12 re f*
.933333 1 .8 rg
n 72 180 36 12 re f*
.933333 1 .8 rg
n 114 180 24 12 re f*
.933333 1 .8 rg
n 144 180 6 12 re f*
.933333 1 .8 rg
n 96 168 42 12 re f*
.933333 1 .8 rg
n 144 168 78 12 re f*
.933333 1 .8 rg
n 222 168 6 12 re f*
.933333 1 .8 rg
n 228 168 12 12 re f*
.933333 1 .8 rg
n 240 168 6 12 re f*
.933333 1 .8 rg
n 72 156 6 12 re f*
.933333 1 .8 rg
n 48 144 6 12 re f*
.933333 1 .8 rg
n 24 132 6 12 re f*
.933333 1 .8 rg
n 0 120 6 12 re f*
.933333 1 .8 rg
n 0 108 42 12 re f*
.933333 1 .8 rg
n 42 108 6 12 re f*
.933333 1 .8 rg
n 48 108 42 12 re f*
.933333 1 .8 rg
n 96 108 6 12 re f*
.933333 1 .8 rg
n 24 96 36 12 re f*
.933333 1 .8 rg
n 60 96 6 12 re f*
.933333 1 .8 rg
n 66 96 12 12 re f*
.933333 1 .8 rg
n 84 96 42 12 re f*
.933333 1 .8 rg
n 126 96 6 12 re f*
.933333 1 .8 rg
n 0 84 6 12 re f*
.933333 1 .8 rg
n 0 72 54 12 re f*
.933333 1 .8 rg
n 60 72 6 12 re f*
.933333 1 .8 rg
n 24 60 24 12 re f*
.933333 1 .8 rg
n 54 60 6 12 re f*
.933333 1 .8 rg
n 48 48 24 12 re f*
.933333 1 .8 rg
n 78 48 42 12 re f*
.933333 1 .8 rg
n 126 48 6 12 re f*
.933333 1 .8 rg
n 72 36 54 12 re f*
.933333 1 .8 rg
n 132 36 18 12 re f*
.933333 1 .8 rg
n 150 36 12 12 re f*
.933333 1 .8 rg
n 162 36 6 12 re f*
.933333 1 .8 rg
n 48 24 6 12 re f*
.933333 1 .8 rg
n 24 12 6 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
BT 1 0 0 1 0 422 Tm 12 TL /F7 10 Tf .501961 .501961 .501961 rg (# vQFX-4) Tj /F5 10 Tf 0 0 0 rg  T* 0 0 0 rg (interfaces) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (xe) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg (/0/) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg (                 ) Tj T* (            ) Tj /F6 10 Tf .376471 0 .878431 rg (802.3) Tj /F5 10 Tf 0 0 0 rg (ad) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ae0) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (aggregated) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (ether) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (lacp) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (active) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (periodic) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (slow) Tj 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (unit) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (family) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (inet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (                ) Tj 0 0 0 rg (address) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.4) Tj /F5 10 Tf .188235 .188235 .188235 rg (/) Tj /F6 10 Tf 0 0 .815686 rg (29) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (routing) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (options) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (router) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (id) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (4.4.4.4) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (protocols) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (ospf) Tj 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (area) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (0.0.0.0) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg ({) Tj 0 0 0 rg  T* (            ) Tj 0 0 0 rg (interface) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ae0) Tj /F6 10 Tf .376471 0 .878431 rg (.0) Tj /F5 10 Tf 0 0 0 rg (;) Tj 0 0 0 rg  T* (        ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* (    ) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T* 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 262.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This is just standard configuration. No special tricks required! Let\222s check OSPF:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 63.43937 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 198 re B*
Q
q
.933333 1 .8 rg
n 0 180 24 12 re f*
.933333 1 .8 rg
n 24 180 30 12 re f*
.933333 1 .8 rg
n 54 180 6 12 re f*
.933333 1 .8 rg
n 60 180 6 12 re f*
.933333 1 .8 rg
n 66 180 6 12 re f*
.933333 1 .8 rg
n 78 180 24 12 re f*
.933333 1 .8 rg
n 108 180 24 12 re f*
.933333 1 .8 rg
n 138 180 48 12 re f*
.933333 1 .8 rg
n 0 168 42 12 re f*
.933333 1 .8 rg
n 102 168 54 12 re f*
.933333 1 .8 rg
n 240 168 30 12 re f*
.933333 1 .8 rg
n 300 168 12 12 re f*
.933333 1 .8 rg
n 402 168 18 12 re f*
.933333 1 .8 rg
n 432 168 24 12 re f*
.933333 1 .8 rg
n 0 156 78 12 re f*
.933333 1 .8 rg
n 102 156 18 12 re f*
.933333 1 .8 rg
n 120 156 30 12 re f*
.933333 1 .8 rg
n 240 156 24 12 re f*
.933333 1 .8 rg
n 300 156 42 12 re f*
.933333 1 .8 rg
n 402 156 18 12 re f*
.933333 1 .8 rg
n 444 156 12 12 re f*
.933333 1 .8 rg
n 0 144 78 12 re f*
.933333 1 .8 rg
n 102 144 18 12 re f*
.933333 1 .8 rg
n 120 144 30 12 re f*
.933333 1 .8 rg
n 240 144 24 12 re f*
.933333 1 .8 rg
n 300 144 42 12 re f*
.933333 1 .8 rg
n 402 144 18 12 re f*
.933333 1 .8 rg
n 444 144 12 12 re f*
.933333 1 .8 rg
n 0 120 6 12 re f*
.933333 1 .8 rg
n 6 120 48 12 re f*
.933333 1 .8 rg
n 54 120 6 12 re f*
.933333 1 .8 rg
n 0 96 24 12 re f*
.933333 1 .8 rg
n 24 96 30 12 re f*
.933333 1 .8 rg
n 54 96 6 12 re f*
.933333 1 .8 rg
n 60 96 6 12 re f*
.933333 1 .8 rg
n 66 96 6 12 re f*
.933333 1 .8 rg
n 78 96 24 12 re f*
.933333 1 .8 rg
n 108 96 24 12 re f*
.933333 1 .8 rg
n 138 96 48 12 re f*
.933333 1 .8 rg
n 0 84 42 12 re f*
.933333 1 .8 rg
n 102 84 54 12 re f*
.933333 1 .8 rg
n 240 84 30 12 re f*
.933333 1 .8 rg
n 300 84 12 12 re f*
.933333 1 .8 rg
n 402 84 18 12 re f*
.933333 1 .8 rg
n 432 84 24 12 re f*
.933333 1 .8 rg
n 0 72 78 12 re f*
.933333 1 .8 rg
n 102 72 18 12 re f*
.933333 1 .8 rg
n 120 72 30 12 re f*
.933333 1 .8 rg
n 240 72 24 12 re f*
.933333 1 .8 rg
n 300 72 42 12 re f*
.933333 1 .8 rg
n 402 72 18 12 re f*
.933333 1 .8 rg
n 444 72 12 12 re f*
.933333 1 .8 rg
n 0 60 78 12 re f*
.933333 1 .8 rg
n 102 60 18 12 re f*
.933333 1 .8 rg
n 120 60 30 12 re f*
.933333 1 .8 rg
n 240 60 24 12 re f*
.933333 1 .8 rg
n 300 60 42 12 re f*
.933333 1 .8 rg
n 402 60 18 12 re f*
.933333 1 .8 rg
n 444 60 12 12 re f*
.933333 1 .8 rg
n 0 36 6 12 re f*
.933333 1 .8 rg
n 6 36 48 12 re f*
.933333 1 .8 rg
n 54 36 6 12 re f*
.933333 1 .8 rg
n 0 12 24 12 re f*
.933333 1 .8 rg
n 24 12 30 12 re f*
.933333 1 .8 rg
n 54 12 6 12 re f*
.933333 1 .8 rg
n 60 12 6 12 re f*
.933333 1 .8 rg
n 66 12 6 12 re f*
.933333 1 .8 rg
n 78 12 24 12 re f*
.933333 1 .8 rg
n 108 12 24 12 re f*
.933333 1 .8 rg
n 138 12 48 12 re f*
.933333 1 .8 rg
n 0 0 42 12 re f*
.933333 1 .8 rg
n 102 0 54 12 re f*
.933333 1 .8 rg
n 240 0 30 12 re f*
.933333 1 .8 rg
n 300 0 12 12 re f*
.933333 1 .8 rg
n 402 0 18 12 re f*
.933333 1 .8 rg
n 432 0 24 12 re f*
BT 1 0 0 1 0 182 Tm 12 TL /F5 10 Tf 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (1) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ospf) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (neighbor) Tj 0 0 0 rg ( ) Tj T* 0 0 0 rg (Address) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (              ) Tj 0 0 0 rg (State) Tj 0 0 0 rg (     ) Tj 0 0 0 rg (ID) Tj 0 0 0 rg (               ) Tj 0 0 0 rg (Pri) Tj 0 0 0 rg (  ) Tj 0 0 0 rg (Dead) Tj 0 0 0 rg  T* /F6 10 Tf .376471 0 .878431 rg (192.168.200.4) Tj /F5 10 Tf 0 0 0 rg (    ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.2000) Tj /F5 10 Tf 0 0 0 rg (               ) Tj 0 0 0 rg (Full) Tj 0 0 0 rg (      ) Tj /F6 10 Tf .376471 0 .878431 rg (4.4.4.4) Tj /F5 10 Tf 0 0 0 rg (          ) Tj /F6 10 Tf 0 0 .815686 rg (128) Tj /F5 10 Tf 0 0 0 rg (    ) Tj /F6 10 Tf 0 0 .815686 rg (30) Tj /F5 10 Tf 0 0 0 rg  T* /F6 10 Tf .376471 0 .878431 rg (192.168.200.3) Tj /F5 10 Tf 0 0 0 rg (    ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.2000) Tj /F5 10 Tf 0 0 0 rg (               ) Tj 0 0 0 rg (Full) Tj 0 0 0 rg (      ) Tj /F6 10 Tf .376471 0 .878431 rg (2.2.2.2) Tj /F5 10 Tf 0 0 0 rg (          ) Tj /F6 10 Tf 0 0 .815686 rg (128) Tj /F5 10 Tf 0 0 0 rg (    ) Tj /F6 10 Tf 0 0 .815686 rg (36) Tj /F5 10 Tf 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T*  T* 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (2) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ospf) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (neighbor) Tj 0 0 0 rg (    ) Tj T* 0 0 0 rg (Address) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (              ) Tj 0 0 0 rg (State) Tj 0 0 0 rg (     ) Tj 0 0 0 rg (ID) Tj 0 0 0 rg (               ) Tj 0 0 0 rg (Pri) Tj 0 0 0 rg (  ) Tj 0 0 0 rg (Dead) Tj 0 0 0 rg  T* /F6 10 Tf .376471 0 .878431 rg (192.168.200.4) Tj /F5 10 Tf 0 0 0 rg (    ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.2000) Tj /F5 10 Tf 0 0 0 rg (               ) Tj 0 0 0 rg (Full) Tj 0 0 0 rg (      ) Tj /F6 10 Tf .376471 0 .878431 rg (4.4.4.4) Tj /F5 10 Tf 0 0 0 rg (          ) Tj /F6 10 Tf 0 0 .815686 rg (128) Tj /F5 10 Tf 0 0 0 rg (    ) Tj /F6 10 Tf 0 0 .815686 rg (32) Tj /F5 10 Tf 0 0 0 rg  T* /F6 10 Tf .376471 0 .878431 rg (192.168.200.2) Tj /F5 10 Tf 0 0 0 rg (    ) Tj 0 0 0 rg (irb) Tj /F6 10 Tf .376471 0 .878431 rg (.2000) Tj /F5 10 Tf 0 0 0 rg (               ) Tj 0 0 0 rg (Full) Tj 0 0 0 rg (      ) Tj /F6 10 Tf .376471 0 .878431 rg (1.1.1.1) Tj /F5 10 Tf 0 0 0 rg (          ) Tj /F6 10 Tf 0 0 .815686 rg (128) Tj /F5 10 Tf 0 0 0 rg (    ) Tj /F6 10 Tf 0 0 .815686 rg (34) Tj /F5 10 Tf 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T*  T* 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (show) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ospf) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (neighbor) Tj 0 0 0 rg (    ) Tj T* 0 0 0 rg (Address) Tj 0 0 0 rg (          ) Tj 0 0 0 rg (Interface) Tj 0 0 0 rg (              ) Tj 0 0 0 rg (State) Tj 0 0 0 rg (     ) Tj 0 0 0 rg (ID) Tj 0 0 0 rg (               ) Tj 0 0 0 rg (Pri) Tj 0 0 0 rg (  ) Tj 0 0 0 rg (Dead) Tj 0 0 0 rg  T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (19) Tj T* ET
Q
Q
 
endstream
endobj
615 0 obj
<<
/Length 13703
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 732.2394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 54 re B*
Q
q
.933333 1 .8 rg
n 0 36 78 12 re f*
.933333 1 .8 rg
n 102 36 18 12 re f*
.933333 1 .8 rg
n 120 36 12 12 re f*
.933333 1 .8 rg
n 240 36 24 12 re f*
.933333 1 .8 rg
n 300 36 42 12 re f*
.933333 1 .8 rg
n 402 36 18 12 re f*
.933333 1 .8 rg
n 444 36 12 12 re f*
.933333 1 .8 rg
n 0 24 78 12 re f*
.933333 1 .8 rg
n 102 24 18 12 re f*
.933333 1 .8 rg
n 120 24 12 12 re f*
.933333 1 .8 rg
n 240 24 24 12 re f*
.933333 1 .8 rg
n 300 24 42 12 re f*
.933333 1 .8 rg
n 402 24 18 12 re f*
.933333 1 .8 rg
n 444 24 12 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
.933333 1 .8 rg
n 6 0 48 12 re f*
.933333 1 .8 rg
n 54 0 6 12 re f*
BT 1 0 0 1 0 38 Tm 12 TL /F6 10 Tf .376471 0 .878431 rg (192.168.200.2) Tj /F5 10 Tf 0 0 0 rg (    ) Tj 0 0 0 rg (ae0) Tj /F6 10 Tf .376471 0 .878431 rg (.0) Tj /F5 10 Tf 0 0 0 rg (                  ) Tj 0 0 0 rg (Full) Tj 0 0 0 rg (      ) Tj /F6 10 Tf .376471 0 .878431 rg (1.1.1.1) Tj /F5 10 Tf 0 0 0 rg (          ) Tj /F6 10 Tf 0 0 .815686 rg (128) Tj /F5 10 Tf 0 0 0 rg (    ) Tj /F6 10 Tf 0 0 .815686 rg (33) Tj /F5 10 Tf 0 0 0 rg  T* /F6 10 Tf .376471 0 .878431 rg (192.168.200.3) Tj /F5 10 Tf 0 0 0 rg (    ) Tj 0 0 0 rg (ae0) Tj /F6 10 Tf .376471 0 .878431 rg (.0) Tj /F5 10 Tf 0 0 0 rg (                  ) Tj 0 0 0 rg (Full) Tj 0 0 0 rg (      ) Tj /F6 10 Tf .376471 0 .878431 rg (2.2.2.2) Tj /F5 10 Tf 0 0 0 rg (          ) Tj /F6 10 Tf 0 0 .815686 rg (128) Tj /F5 10 Tf 0 0 0 rg (    ) Tj /F6 10 Tf 0 0 .815686 rg (39) Tj /F5 10 Tf 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 712.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Finally, let\222s ensure we can ping between vQFX-3 and vQFX-4:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 501.4394 cm
q
q
q
1 0 0 1 4.4 .4 cm
q
.666667 .8 .6 RG
.3 w
.933333 1 .8 rg
n -4 0 514.4441 210 re B*
Q
q
.933333 1 .8 rg
n 0 192 24 12 re f*
.933333 1 .8 rg
n 24 192 30 12 re f*
.933333 1 .8 rg
n 54 192 6 12 re f*
.933333 1 .8 rg
n 60 192 6 12 re f*
.933333 1 .8 rg
n 66 192 6 12 re f*
.933333 1 .8 rg
n 78 192 24 12 re f*
.933333 1 .8 rg
n 108 192 78 12 re f*
.933333 1 .8 rg
n 192 192 30 12 re f*
.933333 1 .8 rg
n 228 192 30 12 re f*
.933333 1 .8 rg
n 264 192 6 12 re f*
.933333 1 .8 rg
n 0 180 24 12 re f*
.933333 1 .8 rg
n 30 180 78 12 re f*
.933333 1 .8 rg
n 114 180 6 12 re f*
.933333 1 .8 rg
n 120 180 78 12 re f*
.933333 1 .8 rg
n 198 180 12 12 re f*
.933333 1 .8 rg
n 216 180 12 12 re f*
.933333 1 .8 rg
n 234 180 24 12 re f*
.933333 1 .8 rg
n 264 180 30 12 re f*
.933333 1 .8 rg
n 0 168 30 12 re f*
.933333 1 .8 rg
n 0 156 18 12 re f*
.933333 1 .8 rg
n 24 156 78 12 re f*
.933333 1 .8 rg
n 108 156 24 12 re f*
.933333 1 .8 rg
n 138 156 60 12 re f*
.933333 1 .8 rg
n 204 156 18 12 re f*
.933333 1 .8 rg
n 0 144 6 12 re f*
.933333 1 .8 rg
n 12 144 42 12 re f*
.933333 1 .8 rg
n 60 144 66 12 re f*
.933333 1 .8 rg
n 126 144 6 12 re f*
.933333 1 .8 rg
n 138 144 6 12 re f*
.933333 1 .8 rg
n 150 144 42 12 re f*
.933333 1 .8 rg
n 198 144 48 12 re f*
.933333 1 .8 rg
n 246 144 6 12 re f*
.933333 1 .8 rg
n 258 144 6 12 re f*
.933333 1 .8 rg
n 264 144 6 12 re f*
.933333 1 .8 rg
n 276 144 36 12 re f*
.933333 1 .8 rg
n 318 144 24 12 re f*
.933333 1 .8 rg
n 0 132 30 12 re f*
.933333 1 .8 rg
n 30 132 6 12 re f*
.933333 1 .8 rg
n 36 132 24 12 re f*
.933333 1 .8 rg
n 66 132 18 12 re f*
1 .941176 1 rg
n 84 132 36 12 re f*
.933333 1 .8 rg
n 120 132 12 12 re f*
1 .941176 1 rg
n 132 132 108 12 re f*
.933333 1 .8 rg
n 240 132 42 12 re f*
1 .941176 1 rg
n 282 132 54 12 re f*
.933333 1 .8 rg
n 336 132 42 12 re f*
.933333 1 .8 rg
n 384 132 12 12 re f*
.933333 1 .8 rg
n 0 108 6 12 re f*
.933333 1 .8 rg
n 6 108 48 12 re f*
.933333 1 .8 rg
n 54 108 6 12 re f*
.933333 1 .8 rg
n 0 84 24 12 re f*
.933333 1 .8 rg
n 24 84 30 12 re f*
.933333 1 .8 rg
n 54 84 6 12 re f*
.933333 1 .8 rg
n 60 84 6 12 re f*
.933333 1 .8 rg
n 66 84 6 12 re f*
.933333 1 .8 rg
n 78 84 24 12 re f*
.933333 1 .8 rg
n 108 84 78 12 re f*
.933333 1 .8 rg
n 192 84 30 12 re f*
.933333 1 .8 rg
n 228 84 30 12 re f*
.933333 1 .8 rg
n 264 84 6 12 re f*
.933333 1 .8 rg
n 0 72 24 12 re f*
.933333 1 .8 rg
n 30 72 78 12 re f*
.933333 1 .8 rg
n 114 72 6 12 re f*
.933333 1 .8 rg
n 120 72 78 12 re f*
.933333 1 .8 rg
n 198 72 12 12 re f*
.933333 1 .8 rg
n 216 72 12 12 re f*
.933333 1 .8 rg
n 234 72 24 12 re f*
.933333 1 .8 rg
n 264 72 30 12 re f*
.933333 1 .8 rg
n 0 60 30 12 re f*
.933333 1 .8 rg
n 0 48 18 12 re f*
.933333 1 .8 rg
n 24 48 78 12 re f*
.933333 1 .8 rg
n 108 48 24 12 re f*
.933333 1 .8 rg
n 138 48 60 12 re f*
.933333 1 .8 rg
n 204 48 18 12 re f*
.933333 1 .8 rg
n 0 36 6 12 re f*
.933333 1 .8 rg
n 12 36 42 12 re f*
.933333 1 .8 rg
n 60 36 66 12 re f*
.933333 1 .8 rg
n 126 36 6 12 re f*
.933333 1 .8 rg
n 138 36 6 12 re f*
.933333 1 .8 rg
n 150 36 42 12 re f*
.933333 1 .8 rg
n 198 36 48 12 re f*
.933333 1 .8 rg
n 246 36 6 12 re f*
.933333 1 .8 rg
n 258 36 6 12 re f*
.933333 1 .8 rg
n 264 36 6 12 re f*
.933333 1 .8 rg
n 276 36 36 12 re f*
.933333 1 .8 rg
n 318 36 24 12 re f*
.933333 1 .8 rg
n 0 24 30 12 re f*
.933333 1 .8 rg
n 30 24 6 12 re f*
.933333 1 .8 rg
n 36 24 24 12 re f*
.933333 1 .8 rg
n 66 24 18 12 re f*
1 .941176 1 rg
n 84 24 36 12 re f*
.933333 1 .8 rg
n 120 24 12 12 re f*
1 .941176 1 rg
n 132 24 108 12 re f*
.933333 1 .8 rg
n 240 24 42 12 re f*
1 .941176 1 rg
n 282 24 54 12 re f*
.933333 1 .8 rg
n 336 24 36 12 re f*
.933333 1 .8 rg
n 378 24 12 12 re f*
.933333 1 .8 rg
n 0 0 6 12 re f*
.933333 1 .8 rg
n 6 0 48 12 re f*
.933333 1 .8 rg
n 54 0 6 12 re f*
BT 1 0 0 1 0 194 Tm 12 TL /F5 10 Tf 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (3) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ping) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.4) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (rapid) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (count) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg (    ) Tj T* 0 0 0 rg (PING) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.4) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (\() Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.4) Tj /F5 10 Tf 0 0 0 rg (\):) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (56) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (data) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (bytes) Tj 0 0 0 rg  T* .188235 .188235 .188235 rg (!!!!!) Tj 0 0 0 rg  T* .188235 .188235 .188235 rg (---) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.200.4) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (ping) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (statistics) Tj 0 0 0 rg ( ) Tj .188235 .188235 .188235 rg (---) Tj 0 0 0 rg  T* /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (packets) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (transmitted) Tj 0 0 0 rg (,) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (packets) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (received) Tj 0 0 0 rg (,) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf .564706 .376471 .188235 rg (%) Tj 0 0 0 rg ( ) Tj .564706 .376471 .188235 rg (packet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (loss) Tj 0 0 0 rg  T* 0 0 0 rg (round) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (trip) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (min) Tj 0 0 0 rg (/avg/m) Tj 0 0 0 rg (ax) Tj 0 0 0 rg (/stddev = 239.258/) Tj /F6 10 Tf .376471 0 .878431 rg (425.293) Tj /F5 10 Tf 0 0 0 rg (/601.453/) Tj /F6 10 Tf .376471 0 .878431 rg (129.111) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (ms) Tj 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj 0 0 0 rg  T*  T* 0 0 0 rg (root) Tj .564706 .376471 .188235 rg (@vQFX) Tj .188235 .188235 .188235 rg (-) Tj /F6 10 Tf 0 0 .815686 rg (4) Tj /F5 10 Tf .188235 .188235 .188235 rg (>) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (ping) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (rapid) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (count) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj T* 0 0 0 rg (PING) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (\() Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.1) Tj /F5 10 Tf 0 0 0 rg (\):) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (56) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (data) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (bytes) Tj 0 0 0 rg  T* .188235 .188235 .188235 rg (!!!!!) Tj 0 0 0 rg  T* .188235 .188235 .188235 rg (---) Tj 0 0 0 rg ( ) Tj /F6 10 Tf .376471 0 .878431 rg (192.168.100.1) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (ping) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (statistics) Tj 0 0 0 rg ( ) Tj .188235 .188235 .188235 rg (---) Tj 0 0 0 rg  T* /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (packets) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (transmitted) Tj 0 0 0 rg (,) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (5) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (packets) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (received) Tj 0 0 0 rg (,) Tj 0 0 0 rg ( ) Tj /F6 10 Tf 0 0 .815686 rg (0) Tj /F5 10 Tf .564706 .376471 .188235 rg (%) Tj 0 0 0 rg ( ) Tj .564706 .376471 .188235 rg (packet) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (loss) Tj 0 0 0 rg  T* 0 0 0 rg (round) Tj .188235 .188235 .188235 rg (-) Tj 0 0 0 rg (trip) Tj 0 0 0 rg ( ) Tj 0 0 0 rg (min) Tj 0 0 0 rg (/avg/m) Tj 0 0 0 rg (ax) Tj 0 0 0 rg (/stddev = 114.584/) Tj /F6 10 Tf .376471 0 .878431 rg (234.628) Tj /F5 10 Tf 0 0 0 rg (/287.023/) Tj /F6 10 Tf .376471 0 .878431 rg (67.643) Tj /F5 10 Tf 0 0 0 rg ( ) Tj 0 0 0 rg (ms) Tj 0 0 0 rg  T*  T* 0 0 0 rg ({) Tj 0 0 0 rg (master:0) Tj 0 0 0 rg (}) Tj T* ET
Q
Q
Q
Q
Q
q
1 0 0 1 40.01575 481.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (And that\222s it! MC-LAG configuration for simple gateway and advanced layer 3 routing is working.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 451.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Conclusion) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 421.0394 cm
q
BT 1 0 0 1 0 14 Tm .892273 Tw 12 TL /F1 10 Tf 0 0 0 rg (We\222ve brushed the surface of MC-LAG, hopefully enough for the JNCIP-DC. For more detailed information, check) Tj T* 0 Tw (out Juniper MX Series, Second Edition ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (7) Tj /F1 10 Tf 0 0 0 rg 0 Ts (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 403.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The following blogs were helpful in compiling these notes:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 397.0394 cm
Q
q
1 0 0 1 40.01575 397.0394 cm
Q
q
1 0 0 1 40.01575 385.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (MC-LAG on vQFX \(EVE-NG\)) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 379.0394 cm
Q
q
1 0 0 1 40.01575 367.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (MC-LAG Lab \226 Basic L2 Connectivity) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 361.0394 cm
Q
q
1 0 0 1 40.01575 349.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (MC-LAG Lab \226 Advanced IRB FunctinNality) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 349.0394 cm
Q
q
1 0 0 1 40.01575 316.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (Layer 2 Fabrics) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 298.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This blueprint item primarily covers the following topics:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 292.2394 cm
Q
q
1 0 0 1 40.01575 292.2394 cm
Q
q
1 0 0 1 40.01575 54.85039 cm
q
q
q
1 0 0 1 0 48 cm
n 0 14.17323 m 515.2441 14.17323 l S
Q
Q
q
q
1 0 0 1 0 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (4) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Juniper Ambassador\222s Cookbook 2019, Recipe #5) Tj  T* ET
Q
Q
q
Q
Q
Q
q
q
1 0 0 1 0 24 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (5\() Tj 0 0 .501961 rg (1) Tj 0 0 0 rg (, ) Tj 0 0 .501961 rg (2) Tj 0 0 0 rg (, ) Tj 0 0 .501961 rg (3) Tj 0 0 0 rg (\)) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Juniper MX Series, Chapter 9, ICCP Hierarchy Section) Tj  T* ET
Q
Q
q
Q
Q
Q
q
q
1 0 0 1 0 12 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (6\() Tj 0 0 .501961 rg (1) Tj 0 0 0 rg (, ) Tj 0 0 .501961 rg (2) Tj 0 0 0 rg (\)) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Understanding Multichassis Link Aggregation Groups) Tj  T* ET
Q
Q
q
Q
Q
Q
q
q
1 0 0 1 0 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (7\() Tj 0 0 .501961 rg (1) Tj 0 0 0 rg (, ) Tj 0 0 .501961 rg (2) Tj 0 0 0 rg (\)) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Juniper MX Series, Second Edition) Tj  T* ET
Q
Q
q
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (20) Tj T* ET
Q
Q
 
endstream
endobj
616 0 obj
<<
/Length 9125
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 775.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Virtual Chassis) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 769.0394 cm
Q
q
1 0 0 1 40.01575 757.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Virtual Chassis Fabric) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 757.0394 cm
Q
q
1 0 0 1 40.01575 745.0394 cm
Q
q
1 0 0 1 40.01575 640.2394 cm
.933333 .933333 .933333 rg
n 0 104.8 515.2441 -104.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 86.8 Tm  T* ET
q
1 0 0 1 8 80 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 50 Tm .646007 Tw 12 TL /F1 10 Tf 0 0 0 rg (Both ) Tj 0 0 0 rg (Virtual Chassis) Tj 0 0 0 rg ( and ) Tj 0 0 0 rg (Virtual Chassis Fabric) Tj 0 0 0 rg ( are hardware-based architectures. Unfortunately, I do not have) Tj T* 0 Tw .796005 Tw (access to real hardware; all of my labbing is based on the vQFX0000. This means that although there may be) Tj T* 0 Tw .376339 Tw (configurations presented, I don\222t currently have a way of validating. If you have access to physical gear and can) Tj T* 0 Tw 2.10493 Tw (validate the configurations \(or present more interesting topologies/configurations\), I would love to see them) Tj T* 0 Tw (contributed!) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 104.8 m 515.2441 104.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 104.8 l S
n 515.2441 0 m 515.2441 104.8 l S
Q
Q
q
1 0 0 1 40.01575 634.2394 cm
Q
q
1 0 0 1 40.01575 603.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Virtual Chassis) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 561.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .916711 Tw (The EX4300, QFX3500, QFX3600, and QFX5100 can form a mixed mode Virtual Chassis. If you are familiar with) Tj T* 0 Tw .48494 Tw (mixed mode Virtual Chassis from the Enterprise track \(EX4200/EX4500/EX4550\), the concept is very similar. Up to) Tj T* 0 Tw (10 switches are supported in a stack, although some switches, such as the QFX5100-96S, may not be supported.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 507.8394 cm
q
BT 1 0 0 1 0 38 Tm .179277 Tw 12 TL /F1 10 Tf 0 0 0 rg (The first step in creating a mixed mode Virtual Chassis is to tell each individual switch that it will be participating in a) Tj T* 0 Tw -0.022762 Tw (mixed mode VC with the ) Tj /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (mode) Tj ( ) Tj (mixed) Tj ( ) Tj (reboot) Tj /F1 10 Tf 0 0 0 rg ( command. However, when building) Tj T* 0 Tw .510292 Tw (a new stack, the ) Tj /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (mode) Tj ( ) Tj (mixed) Tj ( ) Tj (all-members) Tj ( ) Tj (reboot) Tj /F1 10 Tf 0 0 0 rg ( command can be used to) Tj T* 0 Tw (set all members in the stack to mixed mode at the same time.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 495.8394 cm
Q
q
1 0 0 1 40.01575 403.0394 cm
.933333 .933333 .933333 rg
n 0 92.8 515.2441 -92.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 74.8 Tm  T* ET
q
1 0 0 1 8 68 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL 1.989631 Tw (When operating in a mixed mode Virtual Chassis, the scaling numbers are reduced to the lowest common) Tj T* 0 Tw .382273 Tw (denominator. This severely limits the scalability of a deployment. The lowest common denominator is the lowest) Tj T* 0 Tw .007584 Tw (scaling factor of the smallest possible PFE. This means that if you have a mixed Virtual Chassis of QFX3500 and) Tj T* 0 Tw (QFX5100, even if there is no EX4300, each device will still be limited to the maximum scale of an EX4300.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 92.8 m 515.2441 92.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 92.8 l S
n 515.2441 0 m 515.2441 92.8 l S
Q
Q
q
1 0 0 1 40.01575 397.0394 cm
Q
q
1 0 0 1 40.01575 379.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The benefits of a mixed mode Virtual Chassis are the same as those of a regular Virtual Chassis:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 373.0394 cm
Q
q
1 0 0 1 40.01575 373.0394 cm
Q
q
1 0 0 1 40.01575 361.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Redundant Routing Engines) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 355.0394 cm
Q
q
1 0 0 1 40.01575 343.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (NSR and NSB) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 337.0394 cm
Q
q
1 0 0 1 40.01575 325.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (One control plane for multiple data planes) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 319.0394 cm
Q
q
1 0 0 1 40.01575 307.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Potential elimination of xSTP) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 307.0394 cm
Q
q
1 0 0 1 40.01575 205.0394 cm
q
BT 1 0 0 1 0 86 Tm .600227 Tw 12 TL /F1 10 Tf 0 0 0 rg (By default, the 40G QSFP+ ports on an EX4300 are enabled for Virtual Chassis; however, on the QFX5100, these) Tj T* 0 Tw .361417 Tw (ports are disabled for Virtual Chassis. When a mixed mode VC contains QFX5100 switches, only the QFX5100 can) Tj T* 0 Tw 1.392131 Tw (become an RE. As with many protocols consisting of primary and secondary nodes, the VC mastership process) Tj T* 0 Tw 1.056005 Tw (follows an election process. The first tie-breaker is priority, which is 128 by default. Higher is better. If the priority) Tj T* 0 Tw .583052 Tw (values are the same, the next factor to consider is which node was the master prior to a reboot. Next, the member) Tj T* 0 Tw 1.204672 Tw (with the highest uptime; however, the difference in uptime must be more than 60 seconds. Finally, all else being) Tj T* 0 Tw 1.638005 Tw (equal \(and difference in uptime being less than 60 seconds\), the member with the ) Tj /F4 10 Tf (lowest) Tj /F1 10 Tf ( MAC address will be) Tj T* 0 Tw (elected as the master. The backup is elected according to the same criteria.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 151.0394 cm
q
BT 1 0 0 1 0 38 Tm 1.939463 Tw 12 TL /F1 10 Tf 0 0 0 rg (When implementing Virtual Chassis, you can use the ) Tj /F5 10 Tf 0 0 0 rg (virtual-chassis) Tj ( ) Tj (auto-sw-upgrade) Tj /F1 10 Tf 0 0 0 rg ( configuration to) Tj T* 0 Tw -0.101524 Tw (automatically upgrade members with the ) Tj /F5 10 Tf 0 0 0 rg (LC) Tj ( ) Tj (\(Line) Tj ( ) Tj (Card\)) Tj /F1 10 Tf 0 0 0 rg ( state when their software version does not match that of) Tj T* 0 Tw .647841 Tw (the Master RE. Additionally, Split Detection can be disabled with the ) Tj /F5 10 Tf 0 0 0 rg (virtual-chassis) Tj ( ) Tj (no-split-detection) Tj /F1 10 Tf 0 0 0 rg  T* 0 Tw (configurtation. However, this should only be done when there are only two members in the Virtual Chassis.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 121.0394 cm
q
BT 1 0 0 1 0 14 Tm 13.30101 Tw 12 TL /F1 10 Tf 0 0 0 rg (On a QFX5100, you will need to set ports as Virtual Chassis Ports with the) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (vc-port) Tj ( ) Tj (set) Tj ( ) Tj (pic-slot) Tj ( ) Tj (0) Tj ( ) Tj (port) Tj ( ) Tj (48) Tj /F1 10 Tf 0 0 0 rg ( operational command.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 55.03937 cm
q
BT 1 0 0 1 0 50 Tm .350881 Tw 12 TL /F1 10 Tf 0 0 0 rg (Virtual Chassis supports a special deviation of ISSU called NSSU: Non-Stop Software Upgrade. For NSSU to work,) Tj T* 0 Tw .766862 Tw (the physical topology must be a ring \226 it cannot be a braid. The master and backup must be adjacent; this means) Tj T* 0 Tw 2.921506 Tw (that the roles of each switch must be deterministic. For this reason, only pre-provisioned Virtual Chassis is) Tj T* 0 Tw .817888 Tw (supported. Additionally, both NSR and GRES must be configured; NSB is optional. To initiate an NSSU, issue the) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (system) Tj ( ) Tj (software) Tj ( ) Tj (nonstop-upgrade) Tj ( ) Tj ([) Tj (<) Tj (path_platform1) Tj (>) Tj ( ) Tj (<) Tj (path_platform2) Tj (>) Tj (]) Tj /F1 10 Tf 0 0 0 rg ( command.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (21) Tj T* ET
Q
Q
 
endstream
endobj
617 0 obj
<<
/Length 7317
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 772.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Virtual Chassis Fabric) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 742.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .279631 Tw (Virtual Chassis Fabric is an extension of Virtual Chassis. It works with QFX3500, QFX3600, QFX5100, and EX4300) Tj T* 0 Tw (series switches. New switches added to a VCF are automatically discovered and brought online.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 730.6394 cm
Q
q
1 0 0 1 40.01575 637.8394 cm
.933333 .933333 .933333 rg
n 0 92.8 515.2441 -92.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 74.8 Tm  T* ET
q
1 0 0 1 8 68 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 38 Tm 1.439584 Tw 12 TL /F1 10 Tf 0 0 0 rg (The node limit is unclear. In Chapter 5 of the O\222Reilly QFX5100 Series book ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (8) Tj /F1 10 Tf 0 0 0 rg 0 Ts (, a passage indicates that the) Tj T* 0 Tw .381073 Tw (maximum number of switches is 32; however, recent Juniper documentation publications ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (9) Tj /F1 10 Tf 0 0 0 rg 0 Ts ( indicate that the limit) Tj T* 0 Tw .986123 Tw (is 20. Because the documentation is more recent than the published book, even though there is no confirmed) Tj T* 0 Tw (and published errata ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (10) Tj /F1 10 Tf 0 0 0 rg 0 Ts (, readers should assume a limit of 20 nodes.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 92.8 m 515.2441 92.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 92.8 l S
n 515.2441 0 m 515.2441 92.8 l S
Q
Q
q
1 0 0 1 40.01575 631.8394 cm
Q
q
1 0 0 1 40.01575 577.8394 cm
q
BT 1 0 0 1 0 38 Tm .664006 Tw 12 TL /F1 10 Tf 0 0 0 rg (Like ) Tj 0 0 0 rg (Virtual Chassis) Tj 0 0 0 rg (, VCF uses IS-IS between switches. The links between switches, however, come up as \223Smart) Tj T* 0 Tw .711339 Tw (Trunks.\224 This is part of what enables VCF to perform unequal cost multipath load balancing in certain designs and) Tj T* 0 Tw -0.001727 Tw (failure scenarios. The other technology that enables unueqal cost multipath is Adaptive Load Balancing. ALB hashes) Tj T* 0 Tw (TCP flowlets to different links.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 499.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 62 Tm /F1 10 Tf 12 TL .248205 Tw (These flowlets are tracked in a hash bucket table. This table can hold hundreds of thousands of entries \226 enough to) Tj T* 0 Tw 1.766711 Tw (prevent \223elephant flows\224 from overloading a given link. When the flowlet egresses the switch, the hash table is) Tj T* 0 Tw .239243 Tw (updated with a timestamp and the link via which it egressed. When a new packet for the same flowlet egresses, it is) Tj T* 0 Tw 1.784952 Tw (checked against an expiration or inactivity timer. If the time since the last packet was seen is greater than the) Tj T* 0 Tw 1.501705 Tw (inactivity timer, then the flowlet is hashed to a new uplink. The egress link selection is also based on a moving) Tj T* 0 Tw (average of the load and queue depth on each interface.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 469.8394 cm
q
BT 1 0 0 1 0 14 Tm 1.053381 Tw 12 TL /F1 10 Tf 0 0 0 rg (ALB is disabled by default; to enable it in a VCF, use the ) Tj /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (fabric-load-balance) Tj ( ) Tj (flowlet) Tj /F1 10 Tf 0 0 0 rg ( configuration) Tj T* 0 Tw (command.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 439.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.509719 Tw (Not all switches can be spine switches, but all switches can be leaf switches. A general rule of thumb is that a) Tj T* 0 Tw (fiber-based QFX5100 can be a leaf switch or a spine switch; any other switch can only be a leaf switch.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 410.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Provisioning Options) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 368.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .171084 Tw (When configuring a VCF, you have three options: auto-provisioned, pre-provisioned, and non-provisioned. Each has) Tj T* 0 Tw 3.655292 Tw (its own benefits and drawbacks; auto-provisioned is less secure, while the non-provisioned mode is more) Tj T* 0 Tw (configuration-intensive and less predictable.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 338.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .403561 Tw (With an auto-provisioned VCF, you must specify the role and serial number for each spine switch; the leaf switches) Tj T* 0 Tw (are automatically added. The Virtual Chassis Ports are automatically discovered and added.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 296.6394 cm
q
BT 1 0 0 1 0 26 Tm .629006 Tw 12 TL /F1 10 Tf 0 0 0 rg (With a pre-provisioned VCF, you specify each spine ) Tj /F4 10 Tf (and) Tj /F1 10 Tf ( leaf member. Virtual Chassis Ports are also automatically) Tj T* 0 Tw 3.826711 Tw (discovered and added. Configuring a VCF in this mode is the same as configuring a ) Tj 0 0 0 rg (Virtual Chassis) Tj 0 0 0 rg ( in) Tj T* 0 Tw (pre-provisioned mode.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 284.6394 cm
Q
q
1 0 0 1 40.01575 215.8394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .366123 Tw (If you do not want links between switches to be converted to VCPs automatically, delete the LLDP configuration) Tj T* 0 Tw (before powering on additional switches.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 209.8394 cm
Q
q
1 0 0 1 40.01575 197.8394 cm
Q
q
1 0 0 1 40.01575 117.0394 cm
.933333 .933333 .933333 rg
n 0 80.8 515.2441 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 26 Tm 1.14811 Tw 12 TL /F1 10 Tf 0 0 0 rg (If you\222re using a mixed mode ) Tj 0 0 0 rg (Virtual Chassis Fabric) Tj 0 0 0 rg (, you need to disable the VCPs on any EX4300 switch in) Tj T* 0 Tw .529631 Tw (order for the VCPs to autonegotiate successfully. Converting VCPs to network interfaces is covered in the ) Tj 0 0 0 rg (Data) Tj T* 0 Tw (Plane) Tj 0 0 0 rg ( section.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 515.2441 80.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 80.8 l S
n 515.2441 0 m 515.2441 80.8 l S
Q
Q
q
1 0 0 1 40.01575 111.0394 cm
Q
q
1 0 0 1 40.01575 69.03937 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL 1.669631 Tw (The non-provisioned mode is similar to the pre-provisioned mode, except that the Virtual Chassis Ports are not) Tj T* 0 Tw .87315 Tw (automatically discovered and added, and the roles are not automatically defined; instead, a priority-based election) Tj T* 0 Tw (process occurs.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (22) Tj T* ET
Q
Q
 
endstream
endobj
618 0 obj
<<
/Length 8202
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 751.0394 cm
q
BT 1 0 0 1 0 26 Tm 10.24901 Tw 12 TL /F1 10 Tf 0 0 0 rg (To create a VCF, you need to set the master RE switch into the VCF mode with) Tj T* 0 Tw .575881 Tw /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (mode) Tj ( ) Tj (fabric) Tj ( ) Tj (reboot) Tj /F1 10 Tf 0 0 0 rg (. At least one leaf switch needs to be installed next, and it) Tj T* 0 Tw (should be cabled to the second spine switch before bringing up the second spine switch.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 739.0394 cm
Q
q
1 0 0 1 40.01575 634.2394 cm
.933333 .933333 .933333 rg
n 0 104.8 515.2441 -104.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 86.8 Tm  T* ET
q
1 0 0 1 8 80 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 50 Tm .064952 Tw 12 TL /F1 10 Tf 0 0 0 rg (If you need a Mixed Mode ) Tj 0 0 0 rg (Virtual Chassis Fabric) Tj 0 0 0 rg (, such as when building a fabric with the QFX5100 and EX4300,) Tj T* 0 Tw 1.576175 Tw (you need to use the ) Tj /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (mode) Tj ( ) Tj (fabric) Tj ( ) Tj (mixed) Tj ( ) Tj (reboot) Tj /F1 10 Tf 0 0 0 rg ( operational command.) Tj T* 0 Tw 1.120227 Tw (When operating a mixed mode ) Tj 0 0 0 rg (Virtual Chassis Fabric) Tj 0 0 0 rg (, you can set the master\222s mode to ) Tj /F5 10 Tf 0 0 0 rg (mixed) Tj /F1 10 Tf 0 0 0 rg (, then add all) Tj T* 0 Tw 7.01294 Tw (members, and then set all switches to ) Tj /F5 10 Tf 0 0 0 rg (mixed) Tj /F1 10 Tf 0 0 0 rg ( mode at the same time with the operational) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (mode) Tj ( ) Tj (fabric) Tj ( ) Tj (mixed) Tj ( ) Tj (all-members) Tj ( ) Tj (reboot) Tj /F1 10 Tf 0 0 0 rg ( command.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 104.8 m 515.2441 104.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 104.8 l S
n 515.2441 0 m 515.2441 104.8 l S
Q
Q
q
1 0 0 1 40.01575 628.2394 cm
Q
q
1 0 0 1 40.01575 599.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Mastership Election) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 545.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL 1.18494 Tw (In auto-provisioned and pre-provisioned, modes, the QFX5100 that has the highest uptime is elected the master.) Tj T* 0 Tw .400783 Tw (The QFX5100 with the second-highest uptime is elected the backup. Any other QFX5100s in the spine role are line) Tj T* 0 Tw .630641 Tw (cards. If one of the masters fails, then one of the QFX5100 spines operating as a line card will be elected the new) Tj T* 0 Tw (backup following the same uptime rules.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 527.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (For a non-provisioned VCF, the following rules dictate master selection:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 497.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .58745 Tw (1: Highest priority \(default is 128\) 2: QFX5100 operating as master prior to reboot 3: QFX5100 with longest uptime) Tj T* 0 Tw (\(greater than one minute\) 4: QFX5100 with lowest MAC address) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 479.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (For the backup RE, the process is repeated.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 467.0394 cm
Q
q
1 0 0 1 40.01575 410.2394 cm
.933333 .933333 .933333 rg
n 0 56.8 515.2441 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (You might notice that this the same mastership election process as for ) Tj 0 0 0 rg (Virtual Chassis) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 515.2441 56.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 56.8 l S
n 515.2441 0 m 515.2441 56.8 l S
Q
Q
q
1 0 0 1 40.01575 404.2394 cm
Q
q
1 0 0 1 40.01575 375.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Control Plane) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 321.0394 cm
q
BT 1 0 0 1 0 38 Tm 1.756005 Tw 12 TL /F5 10 Tf 0 0 0 rg (vccpd) Tj /F1 10 Tf 0 0 0 rg ( runs on all nodes and is based on IS-IS. It is responsible for topology discovery. It also distributes any) Tj T* 0 Tw 1.782273 Tw (VCCP-specific state information. For unicast traffic, shortest path first is used; however, to support BUM traffic,) Tj T* 0 Tw .067888 Tw (bidirection multicast trees are used. Finally, for control plane traffic, a unique Class of Service queue is automatically) Tj T* 0 Tw (created and used. All of this operational complexity is abstracted by ) Tj 0 0 0 rg (Virtual Chassis Fabric) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 303.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (When deploying a VCF, GRES, NSR, and NSB are used to keep the master and backup REs in sync.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 261.0394 cm
q
BT 1 0 0 1 0 26 Tm 1.576339 Tw 12 TL /F1 10 Tf 0 0 0 rg (For console access, each switch runs a virtual console server. When you attach to the console of any member) Tj T* 0 Tw .107756 Tw (switch, this virtual console server software automatically redirects your connection to the master RE. Once you\222re on) Tj T* 0 Tw (the master RE, you can access a specific node with the ) Tj /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (session) Tj ( ) Tj (member) Tj ( ) Tj (<) Tj (id) Tj (>) Tj /F1 10 Tf 0 0 0 rg ( command.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 243.0394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (As with ) Tj 0 0 0 rg (Virtual Chassis) Tj 0 0 0 rg (, the OOB management interface becomes a ) Tj /F5 10 Tf 0 0 0 rg (vme) Tj /F1 10 Tf 0 0 0 rg ( interface.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 201.0394 cm
q
BT 1 0 0 1 0 26 Tm .057705 Tw 12 TL /F1 10 Tf 0 0 0 rg (When a switch is removed, its member ID does not get released automatically. If you want to release the member ID) Tj T* 0 Tw 24.4531 Tw (to be used by the next switch attached, you can use the) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (recycle) Tj ( ) Tj (member-id) Tj ( ) Tj (<) Tj (id) Tj (>) Tj /F1 10 Tf 0 0 0 rg ( operational cmmand.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 135.0394 cm
q
BT 1 0 0 1 0 50 Tm -0.097406 Tw 12 TL /F1 10 Tf 0 0 0 rg (When adding a new switch, the software versions must be compatible. You can either upgrade the devices manually,) Tj T* 0 Tw .754358 Tw (or you can use the ) Tj /F5 10 Tf 0 0 0 rg (auto-sw-upgrade) Tj /F1 10 Tf 0 0 0 rg ( configuration. When using this, you must have the images for each series) Tj T* 0 Tw 7.93094 Tw (\(EX4300, QFX3500, QFX5100\) in your fabric on the master RE or a remote URL. Use the) Tj T* 0 Tw 1.168675 Tw /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (auto-sw-upgrade) Tj ( ) Tj (ex-4300) Tj ( ) Tj (<) Tj (path) Tj (>) Tj /F1 10 Tf 0 0 0 rg ( configuration command to set the path for an) Tj T* 0 Tw (EX4300. Replace ) Tj /F5 10 Tf 0 0 0 rg (ex-4300) Tj /F1 10 Tf 0 0 0 rg ( with ) Tj /F5 10 Tf 0 0 0 rg (qfx-3) Tj /F1 10 Tf 0 0 0 rg ( or ) Tj /F5 10 Tf 0 0 0 rg (qfx-5) Tj /F1 10 Tf 0 0 0 rg ( for the QFX3500 or QFX5100, respectively.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 93.03937 cm
q
BT 1 0 0 1 0 26 Tm 1.424631 Tw 12 TL /F1 10 Tf 0 0 0 rg (When performing a software upgrade, the Non-Stop Software Upgrade \(NSSU\) feature can be used if using the) Tj T* 0 Tw 1.647645 Tw /F5 10 Tf 0 0 0 rg (preprovisioned) Tj /F1 10 Tf 0 0 0 rg ( mode. Additionally, ) Tj /F5 10 Tf 0 0 0 rg (no-split-detection) Tj /F1 10 Tf 0 0 0 rg ( \(covered in the ) Tj 0 0 0 rg (Fabric Partition) Tj 0 0 0 rg ( section\) must be) Tj T* 0 Tw (configured.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 63.83937 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Data Plane) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (23) Tj T* ET
Q
Q
 
endstream
endobj
619 0 obj
<<
/Length 9378
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 751.0394 cm
q
BT 1 0 0 1 0 26 Tm -0.120328 Tw 12 TL /F1 10 Tf 0 0 0 rg (Virtual Chassis Fabric) Tj 0 0 0 rg ( has a concept of \223Smart Trunks.\224 When two or more links between two devices are connected,) Tj T* 0 Tw .310227 Tw (they will automatically form a LAG. Each path is weighted based on the bandwidth ratio. Traffic is distributed across) Tj T* 0 Tw (multiple unequal paths, taking into account the minimum possible bandwidth on any links in the path.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 709.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL -0.024359 Tw (A 16 byte Fabric Header is added to each packet received or sent by an ingress or egress device, similar to MPLS. It) Tj T* 0 Tw .870256 Tw (contains the incoming member ID, incoming port ID, destination member ID, and destination port ID, among other) Tj T* 0 Tw (fields.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 691.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (For load balancing hashing, the following fields are used:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 673.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Layer 2+Fabric Header:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 667.0394 cm
Q
q
1 0 0 1 40.01575 667.0394 cm
Q
q
1 0 0 1 40.01575 655.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Source MAC) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 649.0394 cm
Q
q
1 0 0 1 40.01575 637.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Destination MAC) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 631.0394 cm
Q
q
1 0 0 1 40.01575 619.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Ethertype) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 613.0394 cm
Q
q
1 0 0 1 40.01575 601.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (VLAN ID) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 595.0394 cm
Q
q
1 0 0 1 40.01575 583.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Incoming Port ID) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 577.0394 cm
Q
q
1 0 0 1 40.01575 565.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Incoming Member ID) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 565.0394 cm
Q
q
1 0 0 1 40.01575 547.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Layer 3+4:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 541.0394 cm
Q
q
1 0 0 1 40.01575 541.0394 cm
Q
q
1 0 0 1 40.01575 529.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Source IP) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 523.0394 cm
Q
q
1 0 0 1 40.01575 511.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Destination IP) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 505.0394 cm
Q
q
1 0 0 1 40.01575 493.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Source Port) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 487.0394 cm
Q
q
1 0 0 1 40.01575 475.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Destination Port) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 469.0394 cm
Q
q
1 0 0 1 40.01575 457.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Protocol) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 451.0394 cm
Q
q
1 0 0 1 40.01575 439.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Incoming Port ID) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 433.0394 cm
Q
q
1 0 0 1 40.01575 421.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Incoming Member ID) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 415.0394 cm
Q
q
1 0 0 1 40.01575 403.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Next Header \(IPv6 Only\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 403.0394 cm
Q
q
1 0 0 1 40.01575 337.0394 cm
q
BT 1 0 0 1 0 50 Tm 30.17841 Tw 12 TL /F1 10 Tf 0 0 0 rg (If you need to convert an interface to a VCP, the) Tj T* 0 Tw .813675 Tw /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (vc-port) Tj ( ) Tj (set) Tj ( ) Tj (pic-slot) Tj ( ) Tj (<) Tj (id) Tj (>) Tj ( ) Tj (port) Tj ( ) Tj (<) Tj (id) Tj (>) Tj ( ) Tj (member) Tj ( ) Tj (<) Tj (id) Tj (>) Tj /F1 10 Tf 0 0 0 rg ( command can be) Tj T* 0 Tw 1.467131 Tw (used. The ) Tj /F5 10 Tf 0 0 0 rg (member) Tj ( ) Tj (<) Tj (id) Tj (>) Tj /F1 10 Tf 0 0 0 rg ( corresponds to the FPC number in the interface\222s representation. To do the opposite,) Tj T* 0 Tw 67.68482 Tw (replace ) Tj /F5 10 Tf 0 0 0 rg (set) Tj /F1 10 Tf 0 0 0 rg ( with ) Tj /F5 10 Tf 0 0 0 rg (delete) Tj /F1 10 Tf 0 0 0 rg (. For example,) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (request) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (vc-port) Tj ( ) Tj (delete) Tj ( ) Tj (pic-slot) Tj ( ) Tj (0) Tj ( ) Tj (port) Tj ( ) Tj (1) Tj ( ) Tj (member) Tj ( ) Tj (7) Tj /F1 10 Tf 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 307.0394 cm
q
BT 1 0 0 1 0 14 Tm 1.467058 Tw 12 TL /F1 10 Tf 0 0 0 rg (Finally, MAC learning is similar to a ) Tj 0 0 0 rg (Virtual Chassis) Tj 0 0 0 rg (: when a member learns a new MAC address, it notifies the) Tj T* 0 Tw (master of the MAC address. The master then programs all other members with the MAC-to-interface entry.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 277.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (BUM Traffic) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 223.8394 cm
q
BT 1 0 0 1 0 38 Tm 1.80377 Tw 12 TL /F1 10 Tf 0 0 0 rg (BUM traffic is distributed according to a Multicast Distribution Tree \(MDT\). There are multiple trees in a ) Tj 0 0 0 rg (Virtual) Tj T* 0 Tw .374705 Tw (Chassis Fabric) Tj 0 0 0 rg (, each rooted at each switch. Therefore, there are ) Tj /F5 10 Tf 0 0 0 rg (N) Tj /F1 10 Tf 0 0 0 rg ( MDTs, where ) Tj /F5 10 Tf 0 0 0 rg (N) Tj /F1 10 Tf 0 0 0 rg ( is the number of switches in the) Tj T* 0 Tw .405227 Tw 0 0 0 rg (Virtual Chassis Fabric) Tj 0 0 0 rg (. Each switch can load balance across all of the available MDTs for sending BUM traffic. This) Tj T* 0 Tw (traffic is hashed based on the VLAN ID.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 211.8394 cm
Q
q
1 0 0 1 40.01575 155.0394 cm
.933333 .933333 .933333 rg
n 0 56.8 515.2441 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (In a ) Tj 0 0 0 rg (Virtual Chassis Fabric) Tj 0 0 0 rg (, all members receive a copy of all BUM traffic.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 515.2441 56.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 56.8 l S
n 515.2441 0 m 515.2441 56.8 l S
Q
Q
q
1 0 0 1 40.01575 149.0394 cm
Q
q
1 0 0 1 40.01575 119.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Fabric Partition) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 77.83937 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL -0.060936 Tw (Sometimes, a fabric may become partitioned or \223split.\224 This occurs when one or more switches become isolated from) Tj T* 0 Tw -0.13171 Tw (one or more other switches in the fabric. When this happens, one of the new fabrics will remain active, and the others) Tj T* 0 Tw (will be deactivated.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 74.05039 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (24) Tj T* ET
Q
Q
 
endstream
endobj
620 0 obj
<<
/Length 8200
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 718.2394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .75294 Tw (\223Isolated\224 refers to communications via the Virtual Chassis Ports. Even if IP connectivity would otherwise exist,) Tj T* 0 Tw (the fabric is considered partitioned if it cannot communicate over the VCPs.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 712.2394 cm
Q
q
1 0 0 1 40.01575 694.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (To determine which fabric will remain active, the following rules are evaluated, in order:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 678.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (1: The fabric contains both the master and the backup RE from the) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 663.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (previous fabric) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 647.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (2: The fabric contains the original master RE and at least half of the) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 632.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (members from the previous fabric) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 616.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (2: The fabric contains the backup master RE and at least half of the) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 601.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (members from the previous fabric) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 559.2394 cm
q
BT 1 0 0 1 0 26 Tm 5.069631 Tw 12 TL /F1 10 Tf 0 0 0 rg (If your design can function when a partition happens, you can disable the default behavior with the) Tj T* 0 Tw 3.631566 Tw /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (virtual-chassis) Tj ( ) Tj (no-split-detection) Tj /F1 10 Tf 0 0 0 rg ( configuration command. This disables the deactivation of) Tj T* 0 Tw (partitioned fabrics described above.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 526.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (Layer 3 Fabrics) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 508.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This blueprint item primarily covers the following topics:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 502.4394 cm
Q
q
1 0 0 1 40.01575 502.4394 cm
Q
q
1 0 0 1 40.01575 490.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (3-Stage Clos Architecture) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 484.4394 cm
Q
q
1 0 0 1 40.01575 472.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IP Fabric Routing) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 466.4394 cm
Q
q
1 0 0 1 40.01575 454.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IP Fabric Scaling) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 448.4394 cm
Q
q
1 0 0 1 40.01575 436.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (IP Fabric Best Practices) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 436.4394 cm
Q
q
1 0 0 1 40.01575 406.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (3-Stage Clos Architecture) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 364.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .866894 Tw (A Clos network was originally a circuit switching architecture for the PSTN. It provided for connecting one input to) Tj T* 0 Tw .164358 Tw (one output with no blocking. In other words, connectivity was always possible. This was because of the intermediate) Tj T* 0 Tw (switches that connected ingress and egress switches.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 250.0394 cm
q
BT 1 0 0 1 0 98 Tm 2.778476 Tw 12 TL /F1 10 Tf 0 0 0 rg (In IP networking, this concept has been applied in the \223spine-leaf\224 architecture. In this design, a number of) Tj T* 0 Tw 1.329546 Tw (interconnecting transport switches \(spines\) connect to ingress and egress switches \(leafs\). They provide multiple) Tj T* 0 Tw .982594 Tw (paths for communications and can be designed in a way that is \223non-blocking\224 if zero oversubscription is desired.) Tj T* 0 Tw .409705 Tw (These fabrics make better use of their links. They are classified as ) Tj /F5 10 Tf 0 0 0 rg (n-stage) Tj /F1 10 Tf 0 0 0 rg (, where ) Tj /F5 10 Tf 0 0 0 rg (n) Tj /F1 10 Tf 0 0 0 rg ( is \(more or less\) the number) Tj T* 0 Tw .501205 Tw (of network devices a packet will traverse when ingressing and egressing from any point in the fabric to any point in) Tj T* 0 Tw .278205 Tw (the fabric. A 3-stage architecture consists of three network devices from point A to point Z: the ingress leaf, a spine,) Tj T* 0 Tw 2.026711 Tw (and an egress leaf. This means that you can have predictable network characteristics such as hop count and) Tj T* 0 Tw .263606 Tw (latency. For example, for intra-fabric communications, any destination is exactly two hops from its source \(excluding) Tj T* 0 Tw (advanced services such as overlay networking, firewalls, load balancers, etc.\).) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 219.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (IP Fabric Routing) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 201.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (When designing an IP fabric, there are two primary designs, though both leverage BGP.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 172.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (iBGP) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 130.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .639705 Tw (In an iBGP design, an IGP such as OSPF or IS-IS is used to provide multipathing. iBGP peerings are formed over) Tj T* 0 Tw -0.06623 Tw (loopback interfaces, and route reflectors can be used to increase the scale of the solution. Route reflection, however,) Tj T* 0 Tw (introduces its own issues.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 54.85039 cm
q
q
q
1 0 0 1 0 36 cm
n 0 14.17323 m 515.2441 14.17323 l S
Q
Q
q
q
1 0 0 1 0 24 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (8) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Juniper QFX5100 Series) Tj T* ET
Q
Q
q
Q
Q
Q
q
q
1 0 0 1 0 12 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (9) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Planning a Virtual Chassis Fabric Deployment) Tj  T* ET
Q
Q
q
Q
Q
Q
q
q
1 0 0 1 0 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (10) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Errata for Juniper QFX5100 Series) Tj  T* ET
Q
Q
q
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (25) Tj T* ET
Q
Q
 
endstream
endobj
621 0 obj
<<
/Length 8688
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 727.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL .475205 Tw (When the same prefix is received from multiple leafs by a route reflector spine, it will \(by default\) only advertise the) Tj T* 0 Tw .48294 Tw (best path to the non-route-reflector spines. This results in suboptimal traffic forwarding, and in congested scenarios) Tj T* 0 Tw .230241 Tw (may result in avoidable congestion and degradation of service. To resolve this issue, BGP ADD-PATH can be used.) Tj T* 0 Tw .958005 Tw (BGP ADD-PATH causes the router to prefix a unique path identifier to a prefix advertisement; because of this, all) Tj T* 0 Tw (routers at the spine level must support and be configured for BGP ADD-PATH.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 697.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (eBGP) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 667.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .377764 Tw (With eBGP, there is no IGP \226 BGP acts in a similar role as an IGP. In this design, each leaf node is given a unique) Tj T* 0 Tw (ASN and all spines either share the same ASN or have unique ASNs per node.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 655.8394 cm
Q
q
1 0 0 1 40.01575 551.0394 cm
.933333 .933333 .933333 rg
n 0 104.8 515.2441 -104.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 86.8 Tm  T* ET
q
1 0 0 1 8 80 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 50 Tm .074358 Tw 12 TL /F1 10 Tf 0 0 0 rg (The QFX5100 Series book ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (11) Tj /F1 10 Tf 0 0 0 rg 0 Ts (, particularly Chapter 7: IP Fabrics \(Clos\), seems to suggest that the spine switches) Tj T* 0 Tw 1.056561 Tw (should each have a unique ASN. However, multiple other sources such as RFC7938 ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (12) Tj /F1 10 Tf 0 0 0 rg 0 Ts ( and BGP in the Data) Tj T* 0 Tw .145905 Tw (Center ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (13) Tj /F1 10 Tf 0 0 0 rg 0 Ts ( suggest giving the spines the same ASN while allowing the leafs to have unique ASNs. This is likely to) Tj T* 0 Tw .315606 Tw (avoid the nead for ) Tj /F5 10 Tf 0 0 0 rg (multipath) Tj ( ) Tj (multiple-as) Tj /F1 10 Tf 0 0 0 rg ( on every leaf and to simplify spine configuration. However, even) Tj T* 0 Tw (following this numbering scheme, the spines will ultimately require ) Tj /F5 10 Tf 0 0 0 rg (multipath) Tj ( ) Tj (multiple-as) Tj /F1 10 Tf 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 104.8 m 515.2441 104.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 104.8 l S
n 515.2441 0 m 515.2441 104.8 l S
Q
Q
q
1 0 0 1 40.01575 545.0394 cm
Q
q
1 0 0 1 40.01575 431.0394 cm
q
BT 1 0 0 1 0 98 Tm .730742 Tw 12 TL /F1 10 Tf 0 0 0 rg (You might notice that because of this design, you will still need extra configuration to handle the scenario where a) Tj T* 0 Tw 18.85128 Tw (prefix is received from multiple switches. To work around this, use the) Tj T* 0 Tw 1.346736 Tw /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (protocols) Tj ( ) Tj (bgp) Tj ( ) Tj (group) Tj ( ) Tj (<) Tj (name) Tj (>) Tj ( ) Tj (multipath) Tj ( ) Tj (multiple-as) Tj /F1 10 Tf 0 0 0 rg ( BGP configuration. The biggest difference) Tj T* 0 Tw 1.636123 Tw (between this an the requirement for ADD-PATH in an ) Tj 0 0 0 rg (iBGP) Tj 0 0 0 rg ( is that ADD-PATH is a feature negotiated between) Tj T* 0 Tw .371417 Tw (peers, whereas ) Tj /F5 10 Tf 0 0 0 rg (multipath) Tj ( ) Tj (multiple-as) Tj /F1 10 Tf 0 0 0 rg ( is not. This results in less complexity and fewer places for things to go) Tj T* 0 Tw .279006 Tw (wrong. It also increases vendor and platform interoperability since ADD-PATH is not guaranteed to be supported on) Tj T* 0 Tw .384273 Tw (a given platform or vendor, but even without ) Tj /F5 10 Tf 0 0 0 rg (multipath) Tj ( ) Tj (multiple-as) Tj /F1 10 Tf 0 0 0 rg (, the fabric will still function \(suboptimally\).) Tj T* 0 Tw .278205 Tw (Additionally, if the spine switches are given the same ASN instead of a unique ASN per spine switch, the number of) Tj T* 0 Tw (places that require ) Tj /F5 10 Tf 0 0 0 rg (multipath) Tj ( ) Tj (multiple-as) Tj /F1 10 Tf 0 0 0 rg ( might be reduced depending on your design and requirements.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 419.0394 cm
Q
q
1 0 0 1 40.01575 326.2394 cm
.933333 .933333 .933333 rg
n 0 92.8 515.2441 -92.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 74.8 Tm  T* ET
q
1 0 0 1 8 68 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 38 Tm 1.025881 Tw 12 TL /F5 10 Tf 0 0 0 rg (multipath) Tj ( ) Tj (multiple-as) Tj /F1 10 Tf 0 0 0 rg ( is recommended on all nodes. You ) Tj /F4 10 Tf (can) Tj /F1 10 Tf ( get away with only deploying it in certain) Tj T* 0 Tw 1.14745 Tw (places, but that doesn\222t mean you should. One of the benefits of deploying an IP fabric is reproducibility, and) Tj T* 0 Tw 1.67377 Tw (when you start tailoring to such a degree, it increases the cognitive load on engineers supporting the fabric) Tj T* 0 Tw (because they can no longer assume similar behavior amongst nodes.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 92.8 m 515.2441 92.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 92.8 l S
n 515.2441 0 m 515.2441 92.8 l S
Q
Q
q
1 0 0 1 40.01575 320.2394 cm
Q
q
1 0 0 1 40.01575 289.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (IP Fabric Scaling) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 271.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The scalability of an IP fabric is largely limited by three things:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 265.8394 cm
Q
q
1 0 0 1 40.01575 265.8394 cm
Q
q
1 0 0 1 40.01575 253.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (the acceptable oversubscription ratio) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 247.8394 cm
Q
q
1 0 0 1 40.01575 235.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (the number of uplinks available per leaf per pod) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 229.8394 cm
Q
q
1 0 0 1 40.01575 217.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (the number of ports per spine per pod) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 217.8394 cm
Q
q
1 0 0 1 40.01575 127.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 74 Tm /F1 10 Tf 12 TL 1.275535 Tw (The acceptable oversubscription ratio can determine both how many servers you attach to a leaf and how many) Tj T* 0 Tw .849064 Tw (spines you need to have, both of which influence and are influenced by your required speeds downstream toward) Tj T* 0 Tw .940881 Tw (servers. For example, assume you have a 48x10G switch with 6x40G uplinks. This gives you an oversubscription) Tj T* 0 Tw 2.099116 Tw (ratio of 480G:240G, or 2:1, if you have six spine switches. However, perhaps it\222s unacceptable to have a 2:1) Tj T* 0 Tw .623182 Tw (oversubscription ratio. Maybe you require no oversubscription. In this case, you can either select a leaf switch with) Tj T* 0 Tw -0.024814 Tw (more 40G uplinks \(and add more spine swithces\), or you can decide that you will not attach any servers to half of the) Tj T* 0 Tw (10G ports.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 115.8394 cm
Q
q
1 0 0 1 40.01575 54.85039 cm
.933333 .933333 .933333 rg
n 0 60.98898 515.2441 -60.98898 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 42.98898 Tm  T* ET
q
1 0 0 1 8 36.18898 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 .188976 cm
q
BT 1 0 0 1 0 14 Tm .101048 Tw 12 TL /F1 10 Tf 0 0 0 rg (You can get clever and, if your switch supports it, break out all of the 40G ports to 10G ports. Then use only 10G) Tj T* 0 Tw .506205 Tw (spines. Split your total 10G ports in half; this number is the number of spines you need. For example, given the) Tj T* 0 Tw ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 60.98898 m 515.2441 60.98898 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 60.98898 l S
n 515.2441 0 m 515.2441 60.98898 l S
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (26) Tj T* ET
Q
Q
 
endstream
endobj
622 0 obj
<<
/Length 8156
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 687.0394 cm
.933333 .933333 .933333 rg
n 0 100 515.2441 -100 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 82 Tm  T* ET
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 74 Tm -0.055884 Tw 12 TL /F1 10 Tf 0 0 0 rg (same leaf port density above and breaking out the 40G ports, you would have 72x10G interfaces. Dividing this by) Tj T* 0 Tw .629653 Tw (two, there are 36 ports downstream toward servers and 36 ports upstream toward spines. This means that you) Tj T* 0 Tw .068005 Tw (need either 36 spines ) Tj /F4 10 Tf (or) Tj /F1 10 Tf ( multiple ports stacked on spines, perhaps on a chassis-based spine such as an MX240.) Tj T* 0 Tw .00745 Tw (The end result is that you are \223wasting\224 12x10G ports compared to the 2:1 oversubscription model, and you likely) Tj T* 0 Tw .613822 Tw (need more or larger spines. In reality, 36 server ports in a 48U rack is probably the most \(or close to the most\)) Tj T* 0 Tw .082004 Tw (you\222ll get anyway. All of this said, though, for the purposes of this exam, it\222s likely best to stick with the number of) Tj T* 0 Tw (\223downstream\224 and \223upstream\224 ports as noted by the difference in port speeds \(i.e., 10G vs. 40G or 40G vs 100G\).) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 100 m 515.2441 100 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 100 l S
n 515.2441 0 m 515.2441 100 l S
Q
Q
q
1 0 0 1 40.01575 681.0394 cm
Q
q
1 0 0 1 40.01575 650.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (IP Fabric Best Practices) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 596.6394 cm
q
BT 1 0 0 1 0 38 Tm .494116 Tw 12 TL /F1 10 Tf 0 0 0 rg (There is one critical consideration to make when selecting links between spines and leafs: bandwdith. If you go the) Tj T* 0 Tw .001794 Tw 0 0 0 rg (iBGP) Tj 0 0 0 rg ( route \(and you use OSPF or use different metrics for different bandwidths in IS-IS\), your ECMP will be affected) Tj T* 0 Tw .84829 Tw (if you have mixed uplink bandwidth from your leafs \(such as 10G and 40G\). The result is that you will have some) Tj T* 0 Tw (unutilized links \(except in failure scenarios\).) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 542.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL .764631 Tw (However, with eBGP, link bandwidth is not considered for path calculation. If your design uses different bandwidth) Tj T* 0 Tw 1.002705 Tw (links, this might initially seem like a good thing because it results in all links being utilized. However, they are not) Tj T* 0 Tw 2.017131 Tw (intelligently utilized. You can easily exceed the utilization of the lower capacity links, resulting in either service) Tj T* 0 Tw (degradation or complete outage conditions \(depending on your SLAs\).) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 512.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .583528 Tw (For this reason, in either design, it is critical to ensure that all paths to a given destination from all possible ingress) Tj T* 0 Tw (points have the same total link bandwidth. This makes managing oversubscription and scaling much easier.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 446.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL .84829 Tw (All swithces at a given stage \(spine, leaf, etc.\) should be of the same model. This isn\222t strictly required so long as) Tj T* 0 Tw .053528 Tw (they can all support the same features, but if you choose to use different switches, you will be limited by the smallest) Tj T* 0 Tw 1.81694 Tw (number of ports available. Another consideration is that some switches may hash traffic differently than others,) Tj T* 0 Tw .785535 Tw (leading to unpredictable load sharing characteristics. In other words, it\222s okay if your spines and leafs are different) Tj T* 0 Tw (models, but all of your spines should be the same model, and all of your leafs should be the same model.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 434.6394 cm
Q
q
1 0 0 1 40.01575 365.8394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 14 Tm .241794 Tw 12 TL /F4 10 Tf 0 0 0 rg (Technically) Tj /F1 10 Tf ( you aren\222t limited by the number of ports. However, this section is all about best practices. So, in the) Tj T* 0 Tw (spirit of best practices, don\222t try to mix and match models in the same pod.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 359.8394 cm
Q
q
1 0 0 1 40.01575 305.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL 1.055205 Tw (If you have a use case for different spine switches in different pods, then you can use different spine switches in) Tj T* 0 Tw .423528 Tw (different pods. An example of this might be for \223bug diversity.\224 In other words, you don\222t want all of your global data) Tj T* 0 Tw .361705 Tw (centers to be hit by the same platform/OS bug at the same time, so you might deploy different vendors or platforms) Tj T* 0 Tw (in each fabric pod. However, inside of any given pod, you should still use the same model switch.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 239.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL .091894 Tw (When connecting leaf switches to spine switches, every leaf should be connected to every spine. Again, you can get) Tj T* 0 Tw .100641 Tw (away with not doing this, but to do so is to invite heartache. If you\222re thinking of doing it for scaling reasons, consider) Tj T* 0 Tw .198476 Tw (implementing a 5-stage IP fabric instead. This brings some different complexity \(not covered here\), but it also brings) Tj T* 0 Tw 1.392435 Tw (easier and greater scalability without the risks of unintentionally oversubscribing or modifying the predictability of) Tj T* 0 Tw (some of your fabric switches but not others.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 209.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
.12549 .262745 .360784 rg
BT 1 0 0 1 0 2.4 Tm /F3 12 Tf 14.4 TL (Configuration) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 191.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F2 10 Tf 12 TL (TODO: Add configuration examples for an IGP with iBGP, eBGP with iBGP,) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 176.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 0 2 Tm  T* ET
q
1 0 0 1 20 0 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (and straight eBGP.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 143.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (VXLAN) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 125.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (This blueprint item primarily covers the following topics:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 120.8504 cm
Q
q
1 0 0 1 40.01575 54.85039 cm
q
q
q
1 0 0 1 0 48 cm
n 0 14.17323 m 515.2441 14.17323 l S
Q
Q
q
q
1 0 0 1 0 36 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (11) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
0 0 .501961 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Juniper QFX5100 Series) Tj T* ET
Q
Q
q
Q
Q
Q
q
q
1 0 0 1 0 12 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 12 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (12) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 14 Tm .438056 Tw 12 TL /F1 10 Tf 0 0 .501961 rg (RFC7938: Use of BGP in Large-Scale Data Centers, Section 5.2: EBGP Configuration for Clos) Tj T* 0 Tw (Topology) Tj  T* ET
Q
Q
q
Q
Q
Q
q
q
1 0 0 1 0 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (13) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (BGP in the Data Center, Chapter 2, ASN Numbering Model) Tj  T* ET
Q
Q
q
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (27) Tj T* ET
Q
Q
 
endstream
endobj
623 0 obj
<<
/Length 7617
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 787.0394 cm
Q
q
1 0 0 1 40.01575 775.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (L2VPN Control Planes) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 769.0394 cm
Q
q
1 0 0 1 40.01575 757.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Multicast Control Plane) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 751.0394 cm
Q
q
1 0 0 1 40.01575 739.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Data Plane) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 739.0394 cm
Q
q
1 0 0 1 40.01575 727.0394 cm
Q
q
1 0 0 1 40.01575 634.2394 cm
.933333 .933333 .933333 rg
n 0 92.8 515.2441 -92.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 74.8 Tm  T* ET
q
1 0 0 1 8 68 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 38 Tm -0.063494 Tw 12 TL /F1 10 Tf 0 0 0 rg (Although the VXLAN section of the blueprint indicates L2VPN Control Planes, they are not covered here; instead,) Tj T* 0 Tw .190783 Tw (they are covered on the ) Tj 0 0 0 rg (EVPN VXLAN Signaling) Tj 0 0 0 rg ( page. I\222m unaware of a different L2VPN control plane that uses) Tj T* 0 Tw .215881 Tw (VXLAN for encapsulation; perhaps the blueprint means MPLS and/or GRE L2VPNs, but that isn\222t clear since the) Tj T* 0 Tw (item is listed under VXLAN.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 92.8 m 515.2441 92.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 92.8 l S
n 515.2441 0 m 515.2441 92.8 l S
Q
Q
q
1 0 0 1 40.01575 628.2394 cm
Q
q
1 0 0 1 40.01575 610.2394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Additionally, this page covers a brief introduction to VXLAN and why it exists in the ) Tj 0 0 0 rg (Introduction to VXLAN) Tj 0 0 0 rg ( section.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 580.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .294952 Tw (Finally, because I\222m not quite sure where in the blueprint some items might \(or might not\) fall, the following sections) Tj T* 0 Tw (are written to describe platform-dependent concepts:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 574.2394 cm
Q
q
1 0 0 1 40.01575 574.2394 cm
Q
q
1 0 0 1 40.01575 562.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (VxLAN L2 and L3 Gateways) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 556.2394 cm
Q
q
1 0 0 1 40.01575 544.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Hardware Positioning) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 538.2394 cm
Q
q
1 0 0 1 40.01575 526.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Asymmetric vs Symmetric IRB) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 520.2394 cm
Q
q
1 0 0 1 40.01575 508.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Edge vs. Central Routing and Bridging) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 508.2394 cm
Q
q
1 0 0 1 40.01575 477.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Introduction to VXLAN) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 339.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 122 Tm /F1 10 Tf 12 TL .869631 Tw (Modern data centers require greater scale and security than in years past. Traditionally, operators have dealt with) Tj T* 0 Tw .025909 Tw (spanning tree in the data center. While spanning tree itself is not a terrible technology and has its uses, it does result) Tj T* 0 Tw .384631 Tw (in unused links, which means network architects and operators needed to vastly overprovision their network links in) Tj T* 0 Tw .555479 Tw (order to have enough bandwidth available to avoid congestion. This may have come in the form of using 40G links) Tj T* 0 Tw .583705 Tw (where 10G links would have otherwise been enough or in the form of using multiple ports in a LAG. Both solutions) Tj T* 0 Tw 1.841506 Tw (are expensive and can have disastrous failover consequences, such as a LAG member failing and resulting in) Tj T* 0 Tw 1.355256 Tw (insufficient bandwidth on the active path \(degredation of service\) or link failures causing TCNs to be genereated) Tj T* 0 Tw .278005 Tw (\(brief outages as MAC tables are flushed throughout the network\). Additionally, the scale of every switch in the data) Tj T* 0 Tw .248005 Tw (center must also account for the total possible number of MAC bindings, ARP bindings, and IP addresses across all) Tj T* 0 Tw .175881 Tw (devices in the broadcast domain, which may result in purchasing more expensive hardware than might otherwise be) Tj T* 0 Tw (required.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 310.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Layer 3 Fabrics and Layer 2 L2VPNs) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 244.6394 cm
q
BT 1 0 0 1 0 50 Tm 1.025479 Tw 12 TL /F1 10 Tf 0 0 0 rg (One solution to the above problem is ) Tj 0 0 0 rg (Layer 3 Fabrics) Tj 0 0 0 rg (; however, a purely layer 3 fabric introduces its own issues:) Tj T* 0 Tw -0.030936 Tw (complexity in the form of requiring rack awareness; IP planning difficulties; and an inability to support highly available) Tj T* 0 Tw 3.892623 Tw (components that require layer 2 adjacency, such as clustered firewalls, load balancers, and VRRP-based) Tj T* 0 Tw 3.974578 Tw (applications such as MySQL with ) Tj /F5 10 Tf 0 0 0 rg (keepalived) Tj /F1 10 Tf 0 0 0 rg ( \(which uses VRRP, a protocol that communicates to the) Tj T* 0 Tw /F5 10 Tf 0 0 0 rg (224.0.0.18) Tj /F1 10 Tf 0 0 0 rg ( multicast group, which is link-local and not routable\).) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 166.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 62 Tm /F1 10 Tf 12 TL .714957 Tw (In order to solve the problems that an IP fabric introduces, a layer 2 overlay can be used. This is something that\222s) Tj T* 0 Tw 1.24377 Tw (been done in the service provider realm for several years in the forms of L2VPN/Pseudowires and VPLS. These) Tj T* 0 Tw .680783 Tw (technologies use MPLS to transport layer 2 frames across a network without requiring the devices in the middle to) Tj T* 0 Tw 3.224273 Tw (know the source and destination MAC addresses, ARP bindings, etc. However, devices in the data center) Tj T* 0 Tw .648561 Tw (traditionally may not have MPLS functionality all the way to the server point of attachment, and MPLS features are) Tj T* 0 Tw (frequently expensive, so a different way was devised.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 154.6394 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (28) Tj T* ET
Q
Q
 
endstream
endobj
624 0 obj
<<
/Length 7777
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 682.2394 cm
.933333 .933333 .933333 rg
n 0 104.8 515.2441 -104.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 86.8 Tm  T* ET
q
1 0 0 1 8 80 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL .862273 Tw (Cost isn\222t the only reason VXLAN was created. Complexity is another; MPLS requires additional protocols and) Tj T* 0 Tw 1.327756 Tw (requires that every device support it end-to-end; VXLAN does not. With VXLAN, only the ingress and egress) Tj T* 0 Tw 2.258637 Tw (devices need to know how to deal with VXLAN; every other device in the middle just sees an IP packet.) Tj T* 0 Tw 1.320292 Tw (Additionally, VXLAN requires protocols that are frequently used anyway: either a multicast routing protocol or) Tj T* 0 Tw (BGP.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 104.8 m 515.2441 104.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 104.8 l S
n 515.2441 0 m 515.2441 104.8 l S
Q
Q
q
1 0 0 1 40.01575 676.2394 cm
Q
q
1 0 0 1 40.01575 647.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Encapsulation) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 581.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 50 Tm /F1 10 Tf 12 TL 1.359672 Tw (VXLAN transports layer 2 frames by encapsulating them into an IP packet with a UDP header. With VXLAN, an) Tj T* 0 Tw 1.014091 Tw (operator maps a VLAN ID to a VNI. Recall that VLAN IDs are 12 bits in length and can thus support up to 4,096) Tj T* 0 Tw 1.140742 Tw (VLANs. VXLAN VNIs \(Virtual Network Identifiers\), on the other hand, are 24 bits in length and can support up to) Tj T* 0 Tw 1.530256 Tw (approximately 16 million unique IDs. Ultimately, with enough planning, this means that your tenant scale is now) Tj T* 0 Tw (limited to ~4,096 per switch and 16 million across the entire footprint.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 550.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Multicast Control Plane) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 496.6394 cm
q
BT 1 0 0 1 0 38 Tm .343528 Tw 12 TL /F1 10 Tf 0 0 0 rg (Now that we know a little bit about the motivation of VXLAN, we can look at the control plane protocols that support) Tj T* 0 Tw .407004 Tw (it. A key requirement of a layer 2 overlay \(or VPN\) is the ability to transport BUM traffic. With VXLAN, there are two) Tj T* 0 Tw .709606 Tw (primary ways to accomplish this: multicast and ingress \(or head-end\) replication. This page covers multicast, while) Tj T* 0 Tw (the ) Tj 0 0 0 rg (EVPN VXLAN Signaling) Tj 0 0 0 rg ( page covers ingress replication.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 467.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (PIM) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 389.4394 cm
q
BT 1 0 0 1 0 62 Tm .381794 Tw 12 TL /F1 10 Tf 0 0 0 rg (The multicast control plane for VXLAN exists primary to support the ) Tj 0 0 0 rg (Data Plane) Tj 0 0 0 rg (, covered later. The only way to use) Tj T* 0 Tw .003528 Tw (multicast for BUM traffic is to run PIM in your fabric. You associate each VNI with a particular multicast group. This is) Tj T* 0 Tw 1.317058 Tw (because when a segment needs to send a BUM packet, it must be delivered to all interested receivers. For this) Tj T* 0 Tw 1.050227 Tw (reason, the same VNI must be associated with the same group on all VTEPs. Eventually, with enough VNIs, you) Tj T* 0 Tw 1.114426 Tw (may run into issues with scaling the number of multicast groups. You will start mapping multiple VNIs to a single) Tj T* 0 Tw (multicast group, which will result in inefficient forwarding of BUM traffic to uninterested VTEPs.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 335.4394 cm
q
BT 1 0 0 1 0 38 Tm .253822 Tw 12 TL /F1 10 Tf 0 0 0 rg (The best way to deploy an RP is to use ) Tj 0 0 0 rg (Anycast RP) Tj 0 0 0 rg (. You use PIM-SM and will need reachability via some IGP. The) Tj T* 0 Tw 1.080783 Tw (RP should also be configured on spines, not leafs. There are many options for configuring RP selection, such as) Tj T* 0 Tw .031268 Tw (static, bootstrap RP, or auto RP. For the sake of simplicity, when combined with ) Tj 0 0 0 rg (Anycast RP) Tj 0 0 0 rg (, a static configuration is) Tj T* 0 Tw (likely the easiest option.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 317.4394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Note that the QFX does not support PIM BiDir ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (14) Tj /F1 10 Tf 0 0 0 rg 0 Ts (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 288.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Anycast RP) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 246.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .445705 Tw (Anycast RP uses the same IP address for the RP on multiple devices. Anycast RP can be configured either with or) Tj T* 0 Tw 1.508476 Tw (without MSDP; for the sake of simplicity \(and assuming this exam isn\222t focusing heavily on multicast\), we\222ll only) Tj T* 0 Tw (examine the design without MSDP.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 192.2394 cm
q
BT 1 0 0 1 0 38 Tm -0.056295 Tw 12 TL /F1 10 Tf 0 0 0 rg (When using Anycast RP, you must configure at least two loopback IP addresses: a unique IP per spine and a shared) Tj T* 0 Tw .531764 Tw (IP per spine. The shared IP per spine is the Anycast IP, and the unique IP is used as the router ID and so that the) Tj T* 0 Tw 1.471417 Tw (routers can sync their multicast states. When configuring the shared anycast IP, you have two options: you can) Tj T* 0 Tw (either configure the unique IP as the ) Tj /F5 10 Tf 0 0 0 rg (primary) Tj /F1 10 Tf 0 0 0 rg ( IP; or you can configure the anycast shared IP under a different unit.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 162.2394 cm
q
BT 1 0 0 1 0 14 Tm .114358 Tw 12 TL /F1 10 Tf 0 0 0 rg (You must configure an ) Tj /F5 10 Tf 0 0 0 rg (rp-set) Tj /F1 10 Tf 0 0 0 rg ( for ) Tj /F5 10 Tf 0 0 0 rg (pim-anycast) Tj /F1 10 Tf 0 0 0 rg ( that includes all other Anycast RP members; the IP address used) Tj T* 0 Tw (when defining the other members should be the unique IP address of the spine.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 150.2394 cm
Q
q
1 0 0 1 40.01575 54.85039 cm
.933333 .933333 .933333 rg
n 0 95.38898 515.2441 -95.38898 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 77.38898 Tm  T* ET
q
1 0 0 1 8 70.58898 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 -1.411024 cm
q
BT 1 0 0 1 0 50 Tm .198561 Tw 12 TL /F1 10 Tf 0 0 0 rg (Instead of configuring an ) Tj /F5 10 Tf 0 0 0 rg (rp-set) Tj /F1 10 Tf 0 0 0 rg ( with each spine\222s unique IP address, you can use MSDP. However, that is out) Tj T* 0 Tw .810227 Tw (of scope for this guide as it seems unlikely \(though not impossible\) to appear on the exam. For completeness,) Tj T* 0 Tw .774006 Tw (you should read the ) Tj 0 0 .501961 rg (Example: Configuring Multiple RPs in a Domain with Anycast RP) Tj 0 0 0 rg ( configuration guide from) Tj T* 0 Tw .05494 Tw (Juniper. Additionally, the configuration of MSDP is likely more complicated than configuring an ) Tj /F5 10 Tf 0 0 0 rg (rp-set) Tj /F1 10 Tf 0 0 0 rg ( given the) Tj T* 0 Tw (scale.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 95.38898 m 515.2441 95.38898 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 95.38898 l S
n 515.2441 0 m 515.2441 95.38898 l S
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (29) Tj T* ET
Q
Q
 
endstream
endobj
625 0 obj
<<
/Length 8347
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 781.0394 cm
Q
q
1 0 0 1 40.01575 750.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Data Plane) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 708.6394 cm
q
BT 1 0 0 1 0 26 Tm .262006 Tw 12 TL /F1 10 Tf 0 0 0 rg (This section describes the VXLAN data plane for two different operations: ) Tj 0 0 0 rg (Data Plane for Known Unicast Traffic) Tj 0 0 0 rg ( and) Tj T* 0 Tw .392594 Tw 0 0 0 rg (Multicast Data Plane for BUM Traffic) Tj 0 0 0 rg (. It also contains a section explaining the default 802.1q stripping behavior and) Tj T* 0 Tw (how to override this in the ) Tj 0 0 0 rg (802.1Q Stripping) Tj 0 0 0 rg ( section.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 679.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (802.1Q Stripping) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 637.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .024732 Tw (It\222s worth noting that the default behavior of a VTEP is to strip the VLAN ID before encapsulating a frame in a VxLAN) Tj T* 0 Tw 2.251705 Tw (packet. The reverse is also true: if a VxLAN packet is decapsulated and a VLAN ID is present, the frame is) Tj T* 0 Tw (discarded. This behavior can be modified on both the QFX and MX platforms.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 571.4394 cm
q
BT 1 0 0 1 0 50 Tm 12.13284 Tw 12 TL /F1 10 Tf 0 0 0 rg (On the MX, both the encapsulating and decapsulating behaviors are modified at the) Tj T* 0 Tw 46.68682 Tw /F5 10 Tf 0 0 0 rg ([bridge-domains) Tj ( ) Tj (<) Tj (name) Tj (>) Tj ( ) Tj (vxlan]) Tj /F1 10 Tf 0 0 0 rg ( hierarchy. For example,) Tj T* 0 Tw 3.026736 Tw /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (bridge-domains) Tj ( ) Tj (bd273) Tj ( ) Tj (vxlan) Tj ( ) Tj (encapsulate-inner-vlan) Tj /F1 10 Tf 0 0 0 rg ( will preserve the inner VLAN ID, and) Tj T* 0 Tw 1.343012 Tw /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (bridge-domains) Tj ( ) Tj (bd273) Tj ( ) Tj (vxlan) Tj ( ) Tj (decapsulate-accept-inner-vlan) Tj /F1 10 Tf 0 0 0 rg ( will accept decapsulated frames) Tj T* 0 Tw (with a VLAN ID present.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 517.4394 cm
q
BT 1 0 0 1 0 38 Tm 7.930273 Tw 12 TL /F1 10 Tf 0 0 0 rg (On a QFX, the hierarchy level for preserving VLAN IDs when encapsulating is done at the) Tj T* 0 Tw 2.053381 Tw /F5 10 Tf 0 0 0 rg ([vlans) Tj ( ) Tj (<) Tj (name) Tj (>) Tj ( ) Tj (vxlan]) Tj /F1 10 Tf 0 0 0 rg ( level, while accepting decapsulated frames with a VLAN ID present is done at the) Tj T* 0 Tw 1.24601 Tw /F5 10 Tf 0 0 0 rg ([protocols) Tj ( ) Tj (l2-learning]) Tj /F1 10 Tf 0 0 0 rg ( level. For example, ) Tj /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (vlans) Tj ( ) Tj (vlan273) Tj ( ) Tj (vxlan) Tj ( ) Tj (encapsulate-inner-vlan) Tj /F1 10 Tf 0 0 0 rg  T* 0 Tw (and ) Tj /F5 10 Tf 0 0 0 rg (set) Tj ( ) Tj (protocols) Tj ( ) Tj (l2-learning) Tj ( ) Tj (decapsulate-accept-inner-vlan) Tj /F1 10 Tf 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 505.4394 cm
Q
q
1 0 0 1 40.01575 436.6394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.460671 Tw (The option is the same between both the MX and the QFX, but where it is applied is different. The MX can) Tj T* 0 Tw (perform these actions separately on multiple bridge domains, while the QFX applies them at a global level.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 430.6394 cm
Q
q
1 0 0 1 40.01575 401.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Data Plane for Known Unicast Traffic) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 359.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL -0.088206 Tw (VXLAN traffic is encapsulated and decapsulated by a VTEP. A VTEP can be either a hardware \(such as a QFX5100\)) Tj T* 0 Tw 1.865535 Tw (or software \(such as Open vSwitch\) device. This encapsulation consists of a new VXLAN header, a new UDP) Tj T* 0 Tw (header, a new IP header, and a new Ethernet header. The information for each header is described in the list below.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 353.4394 cm
Q
q
1 0 0 1 40.01575 353.4394 cm
Q
q
1 0 0 1 40.01575 329.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .268561 Tw (Ethernet Header: This is a normal Ethernet header; its source MAC will be the SMAC of the egress switchport;) Tj T* 0 Tw (the destination MAC will be the DMAC of the next hop IP address.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 323.4394 cm
Q
q
1 0 0 1 40.01575 299.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .545205 Tw (IP Header: The source IP will be the local VTEP; the destination IP will be the remote VTEP that contains the) Tj T* 0 Tw (remote host of the original IP packet.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 293.4394 cm
Q
q
1 0 0 1 40.01575 245.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 33 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 38 Tm .48245 Tw 12 TL /F1 10 Tf 0 0 0 rg (UDP Header: The source port is a random port based on a hashing algorithm of the original payload headers,) Tj T* 0 Tw .750881 Tw (and that hashing algorithm may depend on the specific hardware platform. The destination port is usually the) Tj T* 0 Tw .239606 Tw (well-known \(registered\) VXLAN port of ) Tj /F5 10 Tf 0 0 0 rg (4789) Tj /F1 10 Tf 0 0 0 rg (, though this can be changed on some implementations of VXLAN) Tj T* 0 Tw (\(especially those that are software-based, such as the Linux kernel or Open vSwitch\).) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 239.4394 cm
Q
q
1 0 0 1 40.01575 215.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .342913 Tw (VXLAN Header: This is an 8 byte header that contains the VNI, a 24-bit field. 8 bits are used for flags, and the) Tj T* 0 Tw (other 32 bits are reserved for future use.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 215.4394 cm
Q
q
1 0 0 1 40.01575 185.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .196123 Tw (The ingress VTEP adds these headers, and the egress VTEP removes them. Any devices between the VTEPs treat) Tj T* 0 Tw (the packet as a normal packet, forwarding according to that platforms hashing algorithm for the outter packet.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 156.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Multicast Data Plane for BUM Traffic) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 90.23937 cm
q
BT 1 0 0 1 0 50 Tm 2.167058 Tw 12 TL /F1 10 Tf 0 0 0 rg (The multicast data plane is simple compared to the ) Tj 0 0 0 rg (Multicast Control Plane) Tj 0 0 0 rg (. At a high level, a BUM frame is) Tj T* 0 Tw .759689 Tw (encapsulated in a new VXLAN packet, including new layer 2, 3, and 4 headers. When it arrives on the destination) Tj T* 0 Tw 1.020783 Tw (VTEP\(s\), it is decapsulated, revealing the original segment. This is similar to the operations in the ) Tj 0 0 0 rg (Data Plane for) Tj T* 0 Tw 1.227584 Tw (Known Unicast Traffic) Tj 0 0 0 rg (. The biggest difference is that the destination IP is not that of the destination VTEP but is) Tj T* 0 Tw (instead that of the multicast group associated with the VNI.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 78.23937 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (30) Tj T* ET
Q
Q
 
endstream
endobj
626 0 obj
<<
/Length 7688
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 730.2394 cm
.933333 .933333 .933333 rg
n 0 56.8 515.2441 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (In addition to BUM traffic, the multicast topology is used to discover remote VTEPs.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 515.2441 56.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 56.8 l S
n 515.2441 0 m 515.2441 56.8 l S
Q
Q
q
1 0 0 1 40.01575 724.2394 cm
Q
q
1 0 0 1 40.01575 682.2394 cm
q
BT 1 0 0 1 0 26 Tm 1.169205 Tw 12 TL /F1 10 Tf 0 0 0 rg (When dealing with a software VTEP, an IGMP Join is translated into a PIM Register by the PIM DR. These PIM) Tj T* 0 Tw 1.471417 Tw (Register messages are unicast to the RP. The RP decapsulates the message and forwards it to the destination) Tj T* 0 Tw (VTEP. At this point, the tree switches from an RPT \() Tj /F5 10 Tf 0 0 0 rg (\(*,G\)) Tj /F1 10 Tf 0 0 0 rg ( state\) to an SPT \() Tj /F5 10 Tf 0 0 0 rg (\(S,G\)) Tj /F1 10 Tf 0 0 0 rg ( state\).) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 670.2394 cm
Q
q
1 0 0 1 40.01575 589.4394 cm
.933333 .933333 .933333 rg
n 0 80.8 515.2441 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 26 Tm 1.3839 Tw 12 TL /F1 10 Tf 0 0 0 rg (Multicast isn\222t heavily called out in the JNCIP-DC syllabus ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (15) Tj /F1 10 Tf 0 0 0 rg 0 Ts (, so I expect it to be covered very lightly. There) Tj T* 0 Tw -0.024773 Tw (seems to be a heavier focus in both documentation and the syllabus on ) Tj 0 0 0 rg (EVPN VXLAN Signaling) Tj 0 0 0 rg (. For this reason,) Tj T* 0 Tw (these notes do not attempt to be an exhaustive multicast reference or even a primer.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 515.2441 80.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 80.8 l S
n 515.2441 0 m 515.2441 80.8 l S
Q
Q
q
1 0 0 1 40.01575 583.4394 cm
Q
q
1 0 0 1 40.01575 553.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (VxLAN L2 and L3 Gateways) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 535.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (VxLAN has two types of gateways: Layer 2 and Layer 3.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 505.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (VxLAN Layer 2 Gateway) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 475.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .581048 Tw (A Layer 2 Gateway is what bridges a VLAN to a VNI \(or vice versa\). It is the stitching point for converting a legacy) Tj T* 0 Tw (layer 2 network \(a VLAN\) to an overlay layer 2 network \(a VxLAN VNI\).) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 446.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (VxLAN Layer 3 Gateway) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 392.6394 cm
q
BT 1 0 0 1 0 38 Tm .937058 Tw 12 TL /F1 10 Tf 0 0 0 rg (A VxLAN Layer 3 Gateway routes traffic between two VNIs. In a Juniper network, the VxLAN Layer 3 Gateway is) Tj T* 0 Tw .681339 Tw (frequently a QFX10k or MX Series device running at the spine layer; in this architecture, your spine switches must) Tj T* 0 Tw 1.003606 Tw (also be VTEPs. This presents a complexity and scaling issue. The ) Tj 0 0 0 rg (Hardware Positioning) Tj 0 0 0 rg ( section below discusses) Tj T* 0 Tw (where to place specific Juniper hardware in the network.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 380.6394 cm
Q
q
1 0 0 1 40.01575 311.8394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .843561 Tw (VxLAN Layer 3 Gateway is sometimes simply referred to as VxLAN routing. In other materials, you may see it) Tj T* 0 Tw (referred to as RIOT \(Routing In and Out of Tunnels\).) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 305.8394 cm
Q
q
1 0 0 1 40.01575 275.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Hardware Positioning) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 245.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .277435 Tw (Hardware positioning depends on the design. The design depends on hardware selection. This cyclical dependency) Tj T* 0 Tw (can be difficult to tease apart. However, there is a simple rule of thumb:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 215.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL -0.029773 Tw (If you want your leaf/top-of-rack layer to provide VxLAN Layer 3 gateway services, do not use the following hardware) Tj T* 0 Tw (platforms:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 209.4394 cm
Q
q
1 0 0 1 40.01575 209.4394 cm
Q
q
1 0 0 1 40.01575 197.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (EX4300 \(Broadcom Trident 2\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 191.4394 cm
Q
q
1 0 0 1 40.01575 179.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (EX4600 \(Broadcom Trident 2\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 173.4394 cm
Q
q
1 0 0 1 40.01575 161.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (QFX5100 \(Broadcom Trident 2\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 155.4394 cm
Q
q
1 0 0 1 40.01575 143.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (QFX5200 \(Broadcom Tomahawk\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 143.4394 cm
Q
q
1 0 0 1 40.01575 65.43937 cm
q
0 0 0 rg
BT 1 0 0 1 0 62 Tm /F1 10 Tf 12 TL .866339 Tw (This is because of the ASICs used. These switches all use either the Broadcom Trident 2 or Tomahawk chipsets,) Tj T* 0 Tw .980829 Tw (which do not support the required functionality in hardware. If you already have an investment in these platforms,) Tj T* 0 Tw .000671 Tw (then it would be best to use them for VxLAN Layer 2 gateway services and implement a spine layer with the QFX10k) Tj T* 0 Tw 1.238005 Tw (or MX Series devices for your VxLAN Layer 3 gateway services. However, if you are starting fresh, consider the) Tj T* 0 Tw .466339 Tw (QFX5110 or QFX10k Series devices for your leaf/top-of-rack layer as they will allow you to perform VxLAN Layer 3) Tj T* 0 Tw (gateway services, thus reducing the traffic tromboning for inter-VxLAN routing in your data center fabric.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 54.85039 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (31) Tj T* ET
Q
Q
 
endstream
endobj
627 0 obj
<<
/Length 7822
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 730.2394 cm
.933333 .933333 .933333 rg
n 0 56.8 515.2441 -56.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 38.8 Tm  T* ET
q
1 0 0 1 8 32 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (There are ways around this with other vendors, but it is unclear if Juniper supports these workarounds.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 56.8 m 515.2441 56.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 56.8 l S
n 515.2441 0 m 515.2441 56.8 l S
Q
Q
q
1 0 0 1 40.01575 724.2394 cm
Q
q
1 0 0 1 40.01575 706.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (If you want VxLAN Layer 3 gateway services, the following platforms can be used:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 700.2394 cm
Q
q
1 0 0 1 40.01575 700.2394 cm
Q
q
1 0 0 1 40.01575 688.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (QFX5110 Series \(Broadcom Trident 2+\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 682.2394 cm
Q
q
1 0 0 1 40.01575 670.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (QFX10000 Series \(Juniper Q5\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 664.2394 cm
Q
q
1 0 0 1 40.01575 652.2394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (MX Series \(Juniper Trio\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 652.2394 cm
Q
q
1 0 0 1 40.01575 598.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 38 Tm /F1 10 Tf 12 TL 2.2073 Tw (The QFX5110 is based on the Broadcom Trident 2+ and can perform VxLAN Layer 3 gateway services. The) Tj T* 0 Tw 1.26745 Tw (QFX10000 Series switches run a custom Juniper ASIC known as the Q5. This is also capable of performing the) Tj T* 0 Tw .411794 Tw (VxLAN Layer 3 gateway function. The MX Series uses Trio, which is a custom chipset that is incredibly flexible and) Tj T* 0 Tw (can perform the VxLAN Layer 3 gateway services.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 556.2394 cm
q
BT 1 0 0 1 0 26 Tm .001705 Tw 12 TL /F1 10 Tf 0 0 0 rg (Ultimately, most of these platforms have some limitations to consider ) Tj /F1 8 Tf 0 0 .501961 rg 5 Ts (16) Tj /F1 10 Tf 0 0 0 rg 0 Ts (. A general rule of thumb is to use the Trident) Tj T* 0 Tw 1.814952 Tw (2 and Tomahawk chipsets for Layer 2 VxLAN and other chipsets for Layer 3 VxLAN services or to use newer) Tj T* 0 Tw (chipsets for every tier.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 525.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Asymmetric vs Symmetric IRB) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 507.8394 cm
Q
q
1 0 0 1 40.01575 439.0394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 14 Tm .604273 Tw 12 TL /F1 10 Tf 0 0 0 rg (Juniper\222s original implementation used the ) Tj 0 0 0 rg (Asymmetric IRB) Tj 0 0 0 rg ( model. With the QFX10k and MX Series, they have) Tj T* 0 Tw (implemented ) Tj 0 0 0 rg (Symmetric IRB) Tj 0 0 0 rg (. See ) Tj 0 0 0 rg (Hardware Positioning) Tj 0 0 0 rg ( for additional hardware-specific details.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 433.0394 cm
Q
q
1 0 0 1 40.01575 403.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Asymmetric IRB) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 313.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 74 Tm /F1 10 Tf 12 TL .55745 Tw (Asymmetric IRB performs bridging and routing on the ingress VTEP, but only briding on the egress VTEP. When a) Tj T* 0 Tw .369243 Tw (host wants to send a packet to a host in a different broadcast domain, it sends the packet with the destination MAC) Tj T* 0 Tw .584205 Tw (set to that of its default gateway as normal. When the ingress VTEP receives the frame, it performs a route lookup) Tj T* 0 Tw .665705 Tw (and encapsulates the frame in a VxLAN header, setting the VNI to that of the egress VNI. When the egress VTEP) Tj T* 0 Tw 1.994358 Tw (receives the VxLAN packet, it decapsulates it and bridges it directly onto the destination VLAN \(known by the) Tj T* 0 Tw 1.081339 Tw (VLAN-to-VNI mapping\). This happens in the opposite direction as well. The end result is that the VNI used when) Tj T* 0 Tw (transporting a frame between two layer 2 domains will always be the egress VNI.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 247.8394 cm
q
BT 1 0 0 1 0 50 Tm -0.082295 Tw 12 TL /F1 10 Tf 0 0 0 rg (This model suffers a significant scalability penalty because it must have all VNIs configured even if there is not a host) Tj T* 0 Tw .888205 Tw (in that segment attached to the switch. This is because the ingress node must know about the egress VNI on the) Tj T* 0 Tw .374273 Tw (egress VTEP. However, its configuration is simpler, and depending on the hardware platform, ) Tj 0 0 0 rg (Symmetric IRB) Tj 0 0 0 rg ( might) Tj T* 0 Tw -0.032112 Tw (incur a performance penalty due to requiring one additional lookup on the egress VTEP compared to the Asymmetric) Tj T* 0 Tw (IRB model.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 205.8394 cm
q
BT 1 0 0 1 0 26 Tm 1.111853 Tw 12 TL /F1 10 Tf 0 0 0 rg (Asymmetric IRB may sometimes be described as ) Tj /F5 10 Tf 0 0 0 rg (bridge-route-bridge) Tj /F1 10 Tf 0 0 0 rg (. This refers to the lookups performed) Tj T* 0 Tw .974006 Tw (when moving traffic between two layer 2 segments. The ingress VTEP performs a bridging and routing operation,) Tj T* 0 Tw (while the egress VTEP only performs a bridging operation.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 176.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Symmetric IRB) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 122.6394 cm
q
BT 1 0 0 1 0 38 Tm .885641 Tw 12 TL /F1 10 Tf 0 0 0 rg (With Symmetric IRB, there is a dedicated Layer 3 VNI that is used for all layer 3 routing between any two layer 2) Tj T* 0 Tw 1.915227 Tw (VNIs for the same tenant. This results in more configuration for the devices, and it also requires an additional) Tj T* 0 Tw .37245 Tw (hardware lookup when compared to ) Tj 0 0 0 rg (Asymmetric IRB) Tj 0 0 0 rg (, but it is more scalable because it does not require the egress) Tj T* 0 Tw (VNI to be configured on an ingress VTEP if there is not a host attached to that VNI locally.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 92.63937 cm
q
BT 1 0 0 1 0 14 Tm .39493 Tw 12 TL /F1 10 Tf 0 0 0 rg (Symmetric IRB may sometimes be described as ) Tj /F5 10 Tf 0 0 0 rg (bridge-route-route-bridge) Tj /F1 10 Tf 0 0 0 rg (. This refers to the ingress VTEP) Tj T* 0 Tw (performing a briding and routing operation and then the egress VTEP performing a routing and bridging operation.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 62.23937 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Edge vs. Central Routing and Bridging) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (32) Tj T* ET
Q
Q
 
endstream
endobj
628 0 obj
<<
/Length 6983
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 751.0394 cm
q
BT 1 0 0 1 0 26 Tm 1.405479 Tw 12 TL /F1 10 Tf 0 0 0 rg (In VxLAN, there are two mechanisms for routing traffic: edge and central. These terms refer to how traffic in an) Tj T* 0 Tw .680227 Tw (overlay is routed. In both cases, the IP and MAC address must be the same for active/active forwarding; however,) Tj T* 0 Tw (with ) Tj 0 0 0 rg (Central Routing and Bridging) Tj 0 0 0 rg (, you can use active/standby gateway solutions such as VRRP.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 721.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Central Routing and Bridging) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 619.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 86 Tm /F1 10 Tf 12 TL .291147 Tw (Central Routing and Bridging refers to doing VxLAN routing on a central set of devices, such as the spines or a pair) Tj T* 0 Tw .502205 Tw (of special border leafs. There can be a scalability and complexity issue if this model is implemented on spines as it) Tj T* 0 Tw .066123 Tw (means that all spines must also be VTEPs and must support advanced VxLAN features. Bandwidth utilization is also) Tj T* 0 Tw -0.076178 Tw (a concern because if a tenant has multiple VNIs, even if the VMs are located on the same leaf switch, they must both) Tj T* 0 Tw 1.269719 Tw (go up to the spine switch in order to talk to each other. When implementing on a dedicated pair of border leafs,) Tj T* 0 Tw .648005 Tw (bandwidth utilization becomes an even larger consideration as traffic must go up to the spines, down to the border) Tj T* 0 Tw .958005 Tw (leafs, and back again. This type of design is reminiscent of some of the classic traffic tromboning and hairpinning) Tj T* 0 Tw (issues.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 607.8394 cm
Q
q
1 0 0 1 40.01575 539.0394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .416531 Tw (While this is probably good for a vendor, it may not be great for an operator. It increases operational complexity) Tj T* 0 Tw (and the cost of the solution. It may also be a significant waste of bandwidth.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 533.0394 cm
Q
q
1 0 0 1 40.01575 503.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .52811 Tw (CRB may be the correct design if you need very high ACL scale or when advanced services \(load balancing, NAT,) Tj T* 0 Tw (firewalls, etc.\) are not native to your VxLAN overlay.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 473.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 19.2 re B*
Q
q
BT 1 0 0 1 0 2.2 Tm 13.2 TL /F3 11 Tf .12549 .262745 .360784 rg (Edge Routing and Bridging) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 431.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .349006 Tw (Edge Routing and Bridging may sometimes be called Anycast Gateway or Distributed Gateway. In this model, each) Tj T* 0 Tw -0.0561 Tw (leaf performs VxLAN routing. In order to minimize potential disruption, it is imperative that all VTEPs use the same IP) Tj T* 0 Tw (address and MAC address for the IRB interface for a given Layer 3 Gateway.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 401.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
.12549 .262745 .360784 rg
BT 1 0 0 1 0 2.4 Tm /F3 12 Tf 14.4 TL (Configuration) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 383.4394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (TODO: Add configuration examples for a VXLAN multicast control plane using OSPF as the IGP and ) Tj 0 0 0 rg (Anycast RP) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 350.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (EVPN VXLAN Signaling) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 332.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Coming soon!) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 299.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (Technology-Oriented Labs) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 281.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (TODO: Flesh this out more. A lot more.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 251.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .3867 Tw (Right now, this page is a sort of scratch pad on things that are likely to be on the exam. It\222s lab-oriented, with some) Tj T* 0 Tw (specific implementation details.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 221.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 1 \(Multicast and CRB with QFX\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 191.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .7873 Tw (This lab should focus on multicast for BUM replication and VTEP discovery. It should implement VxLAN routing at) Tj T* 0 Tw (the spine layer. The spines should be QFX10k Series devices.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 161.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 2 \(Multicast and CRB with MX\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 131.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .7873 Tw (This lab should focus on multicast for BUM replication and VTEP discovery. It should implement VxLAN routing at) Tj T* 0 Tw (the spine layer. The spines should be MX Series devices.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 54.85039 cm
q
q
q
1 0 0 1 0 36 cm
n 0 14.17323 m 515.2441 14.17323 l S
Q
Q
q
q
1 0 0 1 0 24 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (14) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Junos Feature Explorer - Bidirectional PIM) Tj  T* ET
Q
Q
q
Q
Q
Q
q
q
1 0 0 1 0 12 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (15) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIP-DC Syllabus) Tj  T* ET
Q
Q
q
Q
Q
Q
q
q
1 0 0 1 0 0 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (16) Tj T* ET
Q
Q
q
1 0 0 1 91.03937 0 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VXLAN Constraints on QFX Series and EX Series Switches) Tj  T* ET
Q
Q
q
Q
Q
Q
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (33) Tj T* ET
Q
Q
 
endstream
endobj
629 0 obj
<<
/Length 6490
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 772.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 3 \(Multicast and ERB\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 742.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .7873 Tw (This lab should focus on multicast for BUM replication and VTEP discovery. It should implement VxLAN routing at) Tj T* 0 Tw (the leaf layer. Use either the QFX10k or QFX5110 Series for the leaf layer.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 712.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 4 \(EVPN and CRB with QFX\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 682.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .165535 Tw (This lab should focus on BGP EVPN and ingress replication for VTEP discovery. It should implement VxLAN routing) Tj T* 0 Tw (at the spine layer. The spines should be QFX10k Series devices.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 651.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 5 \(EVPN and CRB with MX\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 621.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .165535 Tw (This lab should focus on BGP EVPN and ingress replication for VTEP discovery. It should implement VxLAN routing) Tj T* 0 Tw (at the spine layer. The spines should be MX Series devices.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 591.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 6 \(EVPN and ERB\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 561.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .165535 Tw (This lab should focus on BGP EVPN and ingress replication for VTEP discovery. It should implement VxLAN routing) Tj T* 0 Tw (at the leaf layer. Use either the QFX10k or QFX5110 Series for the leaf layer.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 531.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 7 \(EVPN Multihoming with QFX\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 501.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .230171 Tw (This lab should focus on EVPN using a QFX at the leaf layer. Use any of labs 3 through 6 as the base topology and) Tj T* 0 Tw (add EVPN Multihoming at the leaf layer with a QFX Series device.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 470.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 8 \(EVPN Multihoming with MX\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 440.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .230171 Tw (This lab should focus on EVPN using an MX at the leaf layer. Use any of labs 3 through 6 as the base topology and) Tj T* 0 Tw (add EVPN Multihoming at the leaf layer with an MX Series device.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 410.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 9 \(DCI with MX Series EVPN Stitching\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 380.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .848766 Tw (Implement a DCI solution with lab 7 or 8 as a starting point and MX Series devices as WAN routers. They should) Tj T* 0 Tw (stitch a VxLAN EVPN to an MPLS EVPN solution.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 349.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 10 \(DCI with MX Series L3VPN\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 319.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.197205 Tw (Implement a DCI solution with lab7 or 8 as a starting point and MX Series devices as WAN routers. The VxLAN) Tj T* 0 Tw (EVPN solution should simply ride over a normal MPLS L3VPN.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 289.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 11 \(DCI with VxLAN EVPN and MX\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 259.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .133052 Tw (Implement a DCI solution with lab7 or 8 as a starting point and MX Series devices as spines. The solution should be) Tj T* 0 Tw (implemented using only VxLAN BGP EVPN.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 229.0394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Lab 12 \(DCI with VxLAN EVPN and QFX\)) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 199.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 1.434426 Tw (Implement a DCI solution with lab7 or 8 as a starting point and QFX10k Series devices as spines. The solution) Tj T* 0 Tw (should be implemented using only VxLAN BGP EVPN.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 166.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (Additional Resources) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 124.2394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL -0.030311 Tw (Although I\222ve tried to provide references on each page, they can become lost pretty easily. For that reason, this page) Tj T* 0 Tw 2.370273 Tw (includes references for books, feature guides, solutions guides, videos, and blogs that might be helpful when) Tj T* 0 Tw (studying for the JNCIP-DC exam.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 93.83937 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Data Center Deployment or Management) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 63.83937 cm
q
BT 1 0 0 1 0 14 Tm 1.484116 Tw 12 TL /F1 10 Tf 0 0 0 rg (The ) Tj 0 0 .501961 rg (QFX5100 Series) Tj 0 0 0 rg ( book from O\222Reilly is a great resources for this section of the blueprint. Check chapters 6) Tj T* 0 Tw (\(Network Automation\) and 9 \(Network Analytics\) specifically.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (34) Tj T* ET
Q
Q
 
endstream
endobj
630 0 obj
<<
/Length 8614
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 763.0394 cm
q
BT 1 0 0 1 0 14 Tm .401894 Tw 12 TL /F1 10 Tf 0 0 0 rg (A good blog post for ZTP is ) Tj 0 0 .501961 rg (this one from NextHeader) Tj 0 0 0 rg (. It includes a topology diagram, switch outputs, configuration) Tj T* 0 Tw (of an ISC DHCP Server on Ubuntu, and pcaps.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 733.0394 cm
q
BT 1 0 0 1 0 14 Tm .501205 Tw 12 TL /F1 10 Tf 0 0 0 rg (As you\222ll see throughout this list of resources, the blog over at ) Tj 0 0 .501961 rg (https://jncie.tech/) Tj 0 0 0 rg ( has a blog on ZTP: ) Tj 0 0 .501961 rg (JNCIE TECH -) Tj T* 0 Tw (Zero Touch Provisioning) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 703.0394 cm
q
BT 1 0 0 1 0 14 Tm .6439 Tw 12 TL /F1 10 Tf 0 0 0 rg (Finally, there is an older Juniper Day One book on ) Tj 0 0 .501961 rg (Deploying Zero Touch Provisioning) Tj 0 0 0 rg (. It\222s focused on the EX and) Tj T* 0 Tw (SRX Series, but it should still serve as a useful reference.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 672.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Multichassis LAG) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 654.6394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (For MC-LAG, check out the ) Tj 0 0 .501961 rg (MX Series) Tj 0 0 0 rg ( book from O\222Reilly. Chapter 9 is all about Multi-Chassis Link Aggregation.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 624.6394 cm
q
BT 1 0 0 1 0 14 Tm 1.696095 Tw 12 TL /F1 10 Tf 0 0 0 rg (This will cover you on the MX side, but there\222s still MC-LAG on the QFX to worry about. It\222s very similar, so it) Tj T* 0 Tw (shouldn\222t be too difficult. Another great resource is the official ) Tj 0 0 .501961 rg (Multichassis Link Aggregation Feature Guide) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 606.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The following list of blogs can be useful, too:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 600.6394 cm
Q
q
1 0 0 1 40.01575 600.6394 cm
Q
q
1 0 0 1 40.01575 588.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - MC-LAG Overview) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 582.6394 cm
Q
q
1 0 0 1 40.01575 570.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - MC-LAG Lab - Basic L2 Connectivity) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 564.6394 cm
Q
q
1 0 0 1 40.01575 552.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - MC-LAG Lab - Advanced IRB Functionality) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 546.6394 cm
Q
q
1 0 0 1 40.01575 534.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Christians Juniper Blog - MC-LAG on vQFX \(EVE-NG\)) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 534.6394 cm
Q
q
1 0 0 1 40.01575 504.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
.12549 .262745 .360784 rg
BT 1 0 0 1 0 2.4 Tm /F3 12 Tf 14.4 TL (Layer 2 Fabrics) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 438.2394 cm
q
BT 1 0 0 1 0 50 Tm .789653 Tw 12 TL /F1 10 Tf 0 0 0 rg (For Virtual Chassis, a great resource is ) Tj 0 0 .501961 rg (Understanding Mixed EX Series and QFX Series Virtual Chassis) Tj 0 0 0 rg (. This will) Tj T* 0 Tw 2.504631 Tw (help you understand some limitations of mixed mode Virtual Chassis with EX and QFX Series switches. For) Tj T* 0 Tw 1.461506 Tw (configuration, check ) Tj 0 0 .501961 rg (Configuring a QFX Virtual Chassis) Tj 0 0 0 rg (. For a more general Virtual Chassis read, check out the) Tj T* 0 Tw .002594 Tw 0 0 .501961 rg (Junos Enterprise Switching) Tj 0 0 0 rg ( book, specifically Chapter 4, EX Virtual Chassis. Finally, the ) Tj 0 0 .501961 rg (Day One: EX Series Up and) Tj T* 0 Tw (Running) Tj 0 0 0 rg ( book has two chapters on Virtual Chassis - Chapters 4 and 5.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 372.2394 cm
q
BT 1 0 0 1 0 50 Tm -0.028661 Tw 12 TL /F1 10 Tf 0 0 0 rg (For Virtual Chassis Fabric, you can read the ) Tj 0 0 .501961 rg (QFX5100 Series) Tj 0 0 0 rg ( book. Chapter 5 is dedicated to Virtual Chassis Fabric.) Tj T* 0 Tw 1.297606 Tw (Another good reference is the ) Tj 0 0 .501961 rg (Day One: Data Center Fundamentals) Tj 0 0 0 rg ( book. Chapter 5 covers fabric architectures,) Tj T* 0 Tw 1.07815 Tw (including ) Tj 0 0 0 rg (Multichassis LAG) Tj 0 0 0 rg (, Virtual Chassis, and Virtual Chassi Fabric. Finally, the ) Tj 0 0 .501961 rg (Virtual Chassis Fabric Feature) Tj T* 0 Tw 2.196005 Tw (Guide) Tj 0 0 0 rg ( is a great resource for all things Virtual Chassis Fabric. For a dive into best practices, check the ) Tj 0 0 .501961 rg (Best) Tj T* 0 Tw (Practices: Virtual Chassis Best Practices Guide) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 354.2394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (For blogs, ) Tj 0 0 .501961 rg (https://jncie.tech) Tj 0 0 0 rg ( comes in again with ) Tj 0 0 .501961 rg (JNCIE TECH - VCF) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 323.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
.12549 .262745 .360784 rg
BT 1 0 0 1 0 2.4 Tm /F3 12 Tf 14.4 TL (Layer 3 Fabrics) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 293.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .695705 Tw (This one is a potentially large topic, and there are a number of resources for it, including white papers, RFCs, and) Tj T* 0 Tw (books.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 263.8394 cm
q
BT 1 0 0 1 0 14 Tm .584481 Tw 12 TL /F1 10 Tf 0 0 0 rg (First, there is the ) Tj 0 0 .501961 rg (Clos IP Fabrics with QFX5100 Switches) Tj 0 0 0 rg ( white paper. This is all about the layer 3 underlay with a) Tj T* 0 Tw (strong focus on BGP. Both eBGP and iBGP \(with route reflectors\) are covered.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 221.8394 cm
q
BT 1 0 0 1 0 26 Tm 1.000205 Tw 12 TL /F1 10 Tf 0 0 0 rg (Next, in terms of books, there is the ) Tj 0 0 .501961 rg (QFX5100 Series) Tj 0 0 0 rg ( book. Chapter 7 is all about IP fabrics, although its content) Tj T* 0 Tw .467584 Tw (seems to be largely the same as the afore-mentioned white paper. Another good reference is Chapter 6 of the ) Tj 0 0 .501961 rg (Day) Tj T* 0 Tw (One: Data Center Fundamentals) Tj 0 0 0 rg ( book. This chapter is, again, completely dedicated to Layer 3 fabrics.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 209.8394 cm
Q
q
1 0 0 1 40.01575 129.0394 cm
.933333 .933333 .933333 rg
n 0 80.8 515.2441 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 26 Tm 1.617705 Tw 12 TL /F1 10 Tf 0 0 0 rg (For a much more in-depth treatise on BGP in the Data Center, see the ) Tj 0 0 .501961 rg (book of the same name) Tj 0 0 0 rg (. This book) Tj T* 0 Tw 1.015881 Tw (focuses on Free-Range Routing \(FRR, the routing software used in Cumulus\), but 100% of the theory applies) Tj T* 0 Tw (here.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 515.2441 80.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 80.8 l S
n 515.2441 0 m 515.2441 80.8 l S
Q
Q
q
1 0 0 1 40.01575 123.0394 cm
Q
q
1 0 0 1 40.01575 105.0394 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (Finally, there is informational ) Tj 0 0 .501961 rg (RFC 7938, Use of BGP for Routing in Large-Scale Data Centers) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 63.03937 cm
q
BT 1 0 0 1 0 26 Tm .750705 Tw 12 TL /F1 10 Tf 0 0 0 rg (If blogs are more your speed, the only one I\222ve found that seems appropriately scoped for this topic only is ) Tj 0 0 .501961 rg (JNCIE) Tj T* 0 Tw 1.531205 Tw (TECH - IP Fabric) Tj 0 0 0 rg (. ) Tj 0 0 .501961 rg (Juniper QFX, IP-Fabric and VXLAN \226 Part) Tj 0 0 0 rg ( may be helpful as well, but it also includes some) Tj T* 0 Tw (multicast configuration, which I generally lump in with VxLAN.) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (35) Tj T* ET
Q
Q
 
endstream
endobj
631 0 obj
<<
/Length 11298
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 772.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
.12549 .262745 .360784 rg
BT 1 0 0 1 0 2.4 Tm /F3 12 Tf 14.4 TL (VxLAN) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 742.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .346385 Tw (This is a massive topic. The list of resources here will intentionally ignore EVPN as that is listed as a separate topic) Tj T* 0 Tw (in the syllabus.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 712.6394 cm
q
BT 1 0 0 1 0 14 Tm 1.080829 Tw 12 TL /F1 10 Tf 0 0 0 rg (For books, the ) Tj 0 0 .501961 rg (QFX5100 Series) Tj 0 0 0 rg ( is again a great resource. Chapter 8 covers Overlay Networking. ) Tj 0 0 .501961 rg (Day One: Data) Tj T* 0 Tw (Center Fundamentals) Tj 0 0 0 rg ( covers VxLAN in Chapter 7, Overlay Networking.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 694.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (For blogs, we have a few to choose from:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 688.6394 cm
Q
q
1 0 0 1 40.01575 688.6394 cm
Q
q
1 0 0 1 40.01575 676.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Juniper QFX, IP-Fabric and VXLAN \226 Part 1) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 670.6394 cm
Q
q
1 0 0 1 40.01575 658.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Juniper QFX, IP-Fabric and VXLAN \226 Part 2) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 652.6394 cm
Q
q
1 0 0 1 40.01575 640.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - VXLAN Multicast) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 640.6394 cm
Q
q
1 0 0 1 40.01575 622.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (These next two are from Cumulus, but they should still help explain gateway placement options:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 616.6394 cm
Q
q
1 0 0 1 40.01575 616.6394 cm
Q
q
1 0 0 1 40.01575 604.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VXLAN Designs: 3 Ways to Consider Routing and Gateway Design \(Part 1\)) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 598.6394 cm
Q
q
1 0 0 1 40.01575 586.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VXLAN Designs: 3 Ways to Consider Routing and Gateway Design \(Part 2\)) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 586.6394 cm
Q
q
1 0 0 1 40.01575 556.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .530205 Tw (The next set are specific to Cisco, but if you\222re familiar with NX-OS, you might find them helpful. They\222re also good) Tj T* 0 Tw (for general theory.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 550.6394 cm
Q
q
1 0 0 1 40.01575 550.6394 cm
Q
q
1 0 0 1 40.01575 538.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part I: Why do we need VXLAN?) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 532.6394 cm
Q
q
1 0 0 1 40.01575 520.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part III: The Underlay Network \226 Multidestination Traffic: Anycast-RP with PIM) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 514.6394 cm
Q
q
1 0 0 1 40.01575 502.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part V: Flood and Learn) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 502.6394 cm
Q
q
1 0 0 1 40.01575 484.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (If videos are your speed, here are a list of YouTube resources:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 478.6394 cm
Q
q
1 0 0 1 40.01575 478.6394 cm
Q
q
1 0 0 1 40.01575 466.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Introduction to Cloud Overlay Networks - VxLAN) Tj 0 0 0 rg ( by ) Tj 0 0 .501961 rg (David Mahler) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 460.6394 cm
Q
q
1 0 0 1 40.01575 448.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VxLAN Playlist) Tj 0 0 0 rg ( by ) Tj 0 0 .501961 rg (Network Direction) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 442.6394 cm
Q
q
1 0 0 1 40.01575 430.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VxLAN 101) Tj 0 0 0 rg ( by ) Tj 0 0 .501961 rg (Ivan Pepelnjak) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 430.6394 cm
Q
q
1 0 0 1 40.01575 400.2394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
.12549 .262745 .360784 rg
BT 1 0 0 1 0 2.4 Tm /F3 12 Tf 14.4 TL (EVPN VxLAN Signaling) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 358.2394 cm
q
BT 1 0 0 1 0 26 Tm 1.175783 Tw 12 TL /F1 10 Tf 0 0 0 rg (For books, we start with the ) Tj 0 0 .501961 rg (Day One: Data Center Fundamentals) Tj 0 0 0 rg ( book, which covers EVPN in Chapter 9. From) Tj T* 0 Tw .965479 Tw (there, we can look to the ) Tj 0 0 .501961 rg (QFX10000 Series) Tj 0 0 0 rg ( book. Chapter 6 covers Ethernet VPN. We also have the ) Tj 0 0 .501961 rg (This Week:) Tj T* 0 Tw (Data Center Deployment EVPN/VXLAN) Tj 0 0 0 rg ( book.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 346.2394 cm
Q
q
1 0 0 1 40.01575 277.4394 cm
.933333 .933333 .933333 rg
n 0 68.8 515.2441 -68.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 50.8 Tm  T* ET
q
1 0 0 1 8 44 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
BT 1 0 0 1 0 14 Tm .284277 Tw 12 TL /F1 10 Tf 0 0 .501961 rg (EVPN in the Data Center) Tj 0 0 0 rg ( is a great book for learning about EVPN. Its primary focus is FRR, but all of the theory) Tj T* 0 Tw (and concepts apply to Junos as well.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 68.8 m 515.2441 68.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 68.8 l S
n 515.2441 0 m 515.2441 68.8 l S
Q
Q
q
1 0 0 1 40.01575 271.4394 cm
Q
q
1 0 0 1 40.01575 253.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (The following guides will also be useful:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 247.4394 cm
Q
q
1 0 0 1 40.01575 247.4394 cm
Q
q
1 0 0 1 40.01575 235.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Solution Guide: Infrastructure as a Service: EVPN and VXLAN) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 229.4394 cm
Q
q
1 0 0 1 40.01575 217.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (EVPN Feature Guide) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 211.4394 cm
Q
q
1 0 0 1 40.01575 199.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Cloud Data Center Architecture Guide) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 193.4394 cm
Q
q
1 0 0 1 40.01575 181.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (EVPN LAG Multihoming in EVPN-VXLAN Cloud Data Center Infrastructures) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 181.4394 cm
Q
q
1 0 0 1 40.01575 163.4394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (For blog posts, we again have a large number of posts to dive into:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 157.4394 cm
Q
q
1 0 0 1 40.01575 157.4394 cm
Q
q
1 0 0 1 40.01575 145.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Christians Juniper Blog - EVPN-VXLAN on \(v\)QFX-Series Devices) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 139.4394 cm
Q
q
1 0 0 1 40.01575 127.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Dan Hearty - Juniper QFX10K | EVPN-VXLAN | MAC Learning Verification | Single-Homed Endpoint) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 121.4394 cm
Q
q
1 0 0 1 40.01575 109.4394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Dan Hearty - Juniper QFX10K | EVPN-VXLAN | EVPN Anycast Gateway Verification) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 103.4394 cm
Q
q
1 0 0 1 40.01575 91.43937 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Dan Hearty - Juniper QFX10k | EVPN-VXLAN | IRB Routing | BGP) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 85.43937 cm
Q
q
1 0 0 1 40.01575 73.43937 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - EVPN-VXLAN Lab - Basic L2 Switching) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 67.43937 cm
Q
q
1 0 0 1 40.01575 55.43937 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - EVPN-VXLAN Lab - RT Assignment Methods) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 54.85039 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (36) Tj T* ET
Q
Q
 
endstream
endobj
632 0 obj
<<
/Length 11097
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 775.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - EVPN-VXLAN Lab - IRB Functionality) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 769.0394 cm
Q
q
1 0 0 1 40.01575 757.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - MX EVPN-VXLAN Basic Config) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 751.0394 cm
Q
q
1 0 0 1 40.01575 739.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - QFX EVPN Basic Config) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 733.0394 cm
Q
q
1 0 0 1 40.01575 721.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - EVPN-VXLAN RT Communities) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 715.0394 cm
Q
q
1 0 0 1 40.01575 703.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Lab on EVPN \226 VXLAN on QFX5100 Switches) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 697.0394 cm
Q
q
1 0 0 1 40.01575 685.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (VXLAN Routing with EVPN: Asymmetric vs. Symmetric Model) Tj 0 0 0 rg ( \(this is a Cumulus post, but it\222s still very helpful\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 685.0394 cm
Q
q
1 0 0 1 40.01575 667.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Next, some Cisco Nexus-centric blog posts:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 661.0394 cm
Q
q
1 0 0 1 40.01575 661.0394 cm
Q
q
1 0 0 1 40.01575 649.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part VI: VXLAN BGP EVPN \226 Basic Configurations) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 643.0394 cm
Q
q
1 0 0 1 40.01575 631.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part VII: VXLAN BGP EVPN \226 Control Plane Operation) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 625.0394 cm
Q
q
1 0 0 1 40.01575 613.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part VIII: VXLAN BGP EVPN \226 External Connection) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 607.0394 cm
Q
q
1 0 0 1 40.01575 595.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part XII: Routing Exchange \226 Intra/Inter-L2VNI, EVPN-to-IP, EVPN-to-VPNv4) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 589.0394 cm
Q
q
1 0 0 1 40.01575 577.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part XIV: Control Plane Operation in BGP EVPN VXLAN Fabric) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 571.0394 cm
Q
q
1 0 0 1 40.01575 559.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (The Network Times - VXLAN Part XV: Analysis of the BGP EVPN Control Plane Operation) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 559.0394 cm
Q
q
1 0 0 1 40.01575 541.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Some videos from YouTube that might help:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 535.0394 cm
Q
q
1 0 0 1 40.01575 535.0394 cm
Q
q
1 0 0 1 40.01575 523.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Juniper Networks EVPN - VXLAN Architecture) Tj 0 0 0 rg ( from Tech Field Day) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 517.0394 cm
Q
q
1 0 0 1 40.01575 505.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Building Blocks in EVPN for Multi-Service Fabrics) Tj 0 0 0 rg ( from NANOG 75) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 505.0394 cm
Q
q
1 0 0 1 40.01575 474.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Data Center Interconnect) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 432.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .279337 Tw (DCI is a pretty big topic with quite a few ways to implement. Most of the materials I\222ve seen so far seem to focus on) Tj T* 0 Tw 1.219631 Tw (straight VxLAN EVPN connectivity. However, there\222s at least one blog post from JNCIE TECH \(listed below\) that) Tj T* 0 Tw (covers EVPN stitching.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 414.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Books that may be useful:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 408.6394 cm
Q
q
1 0 0 1 40.01575 408.6394 cm
Q
q
1 0 0 1 40.01575 396.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Day One: Using Ethernet VPNs for Data Center Interconnect) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 390.6394 cm
Q
q
1 0 0 1 40.01575 378.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Day One: MPLS Up and Running) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 372.6394 cm
Q
q
1 0 0 1 40.01575 360.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Day One: MPLS for Enterprise Engineers) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 360.6394 cm
Q
q
1 0 0 1 40.01575 348.6394 cm
Q
q
1 0 0 1 40.01575 267.8394 cm
.933333 .933333 .933333 rg
n 0 80.8 515.2441 -80.8 re f*
0 0 0 rg
BT /F1 10 Tf 12 TL ET
BT 1 0 0 1 6 62.8 Tm  T* ET
q
1 0 0 1 8 56 cm
q
0 0 0 rg
BT 1 0 0 1 0 2.8 Tm /F3 14 Tf 16.8 TL (Note) Tj T* ET
Q
Q
q
1 0 0 1 8 8 cm
q
0 0 0 rg
BT 1 0 0 1 0 26 Tm /F1 10 Tf 12 TL .916095 Tw (Two of the books above are on MPLS basics. For better or worse, it looks like a portion of this track relies on) Tj T* 0 Tw .008476 Tw (MPLS. I\222ve added the two references references above in case you are coming directly from the Enterprise track,) Tj T* 0 Tw (which is a prerequisite for the DC track but has no MPLS coverage.) Tj T* ET
Q
Q
q
1 J
1 j
.8 .8 .8 RG
.5 w
n 0 80.8 m 515.2441 80.8 l S
n 0 0 m 515.2441 0 l S
n 0 0 m 0 80.8 l S
n 515.2441 0 m 515.2441 80.8 l S
Q
Q
q
1 0 0 1 40.01575 261.8394 cm
Q
q
1 0 0 1 40.01575 243.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Blog posts:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 237.8394 cm
Q
q
1 0 0 1 40.01575 237.8394 cm
Q
q
1 0 0 1 40.01575 225.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - MX EVPN-MPLS Basic Config) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 219.8394 cm
Q
q
1 0 0 1 40.01575 207.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - MX EVPN IRB Functionality) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 201.8394 cm
Q
q
1 0 0 1 40.01575 189.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (JNCIE TECH - EVPN-VXLAN to EVPN-MPLS Stitching) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 189.8394 cm
Q
q
1 0 0 1 40.01575 171.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Videos from YouTube:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 165.8394 cm
Q
q
1 0 0 1 40.01575 165.8394 cm
Q
q
1 0 0 1 40.01575 141.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm 1.166711 Tw 12 TL /F1 10 Tf 0 0 .501961 rg (BGP EVPN in Datacenter and Layer 3 Data Center Interconnect) Tj 0 0 0 rg ( from NANOG 66 \(This is Cisco, but theory) Tj T* 0 Tw (should mostly apply\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 141.8394 cm
Q
q
1 0 0 1 40.01575 111.4394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Data Center Architecture and Security) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 81.43937 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL .279705 Tw (This seems to be a pretty nebulous topic. The only items in the syllabus that are listed seem security-related, so I\222m) Tj T* 0 Tw (just going to focus on that. First, a list of Day One books:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 75.43937 cm
Q
q
1 0 0 1 40.01575 75.43937 cm
Q
q
1 0 0 1 40.01575 63.43937 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Day One: Configuring Junos Policies and Firewall Filters) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 57.43937 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (37) Tj T* ET
Q
Q
 
endstream
endobj
633 0 obj
<<
/Length 6008
>>
stream
1 0 0 1 0 0 cm  BT /F1 12 Tf 14.4 TL ET
q
1 0 0 1 40.01575 775.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (This Week: Hardening Junos Devices, 2nd Edition) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 769.0394 cm
Q
q
1 0 0 1 40.01575 757.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Day One: Deploying BGP Routing Security) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 757.0394 cm
Q
q
1 0 0 1 40.01575 727.0394 cm
q
BT 1 0 0 1 0 14 Tm 1.840256 Tw 12 TL /F1 10 Tf 0 0 0 rg (Next, the ) Tj 0 0 .501961 rg (MX Series) Tj 0 0 0 rg ( book has an entire chapter dedicated to Routing Engine Protection and DDoS Prevention) Tj T* 0 Tw (\(Chapter 4\).) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 709.0394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Finally, a couple of blog posts:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 703.0394 cm
Q
q
1 0 0 1 40.01575 703.0394 cm
Q
q
1 0 0 1 40.01575 691.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (iNetZero - EVPN-VXLAN Inter-tenant Routing on Juniper QFX/MX) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 685.0394 cm
Q
q
1 0 0 1 40.01575 673.0394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Dan Hearty - Using JUNOS Firewall Filters for Troubleshooting & Verification | QFX5110) Tj  T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 673.0394 cm
Q
q
1 0 0 1 40.01575 642.6394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 20.4 re B*
Q
q
BT 1 0 0 1 0 2.4 Tm 14.4 TL /F3 12 Tf .12549 .262745 .360784 rg (Miscellaneous) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 624.6394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (Some topics that are probably important but don\222t seem to be called out explicitly in the syllabus:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 618.6394 cm
Q
q
1 0 0 1 40.01575 618.6394 cm
Q
q
1 0 0 1 40.01575 594.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 9 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 14 Tm .622435 Tw 12 TL /F1 10 Tf 0 0 0 rg (Oversubscription: ) Tj 0 0 .501961 rg (Day One: Data Center Fundamentals) Tj 0 0 0 rg ( has this covered in Chapter 4, while ) Tj 0 0 .501961 rg (QFX5100 Series) Tj 0 0 0 rg  T* 0 Tw (covers it in Chapter 3, Performance and Scaling.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 588.6394 cm
Q
q
1 0 0 1 40.01575 552.6394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 21 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 26 Tm 4.297008 Tw 12 TL /F1 10 Tf 0 0 0 rg (Virtual Machine Traffic Optimization \(VMTO\): ) Tj 0 0 .501961 rg (Comparing Layer 3 Gateway & Virtual Machine Traffic) Tj T* 0 Tw .372756 Tw (Optimization \(VMTO\) for EVPN/VXLAN and EVPN/MPLS) Tj 0 0 0 rg (. I\222m honestly not sure where this fits in, but it\222s listed) Tj T* 0 Tw (under ) Tj /F5 10 Tf 0 0 0 rg (Additional) Tj ( ) Tj (Resources) Tj /F1 10 Tf 0 0 0 rg ( on the ) Tj 0 0 .501961 rg (JNCIP-DC Certification Page) Tj 0 0 0 rg (.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 552.6394 cm
Q
q
1 0 0 1 40.01575 519.8394 cm
q
.8 .8 .8 RG
.3 w
.94902 .94902 .94902 rg
n -10 0 525.2441 22.8 re B*
Q
q
BT 1 0 0 1 0 2.8 Tm 16.8 TL /F3 14 Tf .12549 .262745 .360784 rg (Contributors) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 489.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 14 Tm /F1 10 Tf 12 TL 2.362756 Tw (This page lists any contributors to these notes, whether they are issues reported, pull requests submitted, or) Tj T* 0 Tw (suggestions made. The following format is used:) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 483.8394 cm
Q
q
1 0 0 1 40.01575 483.8394 cm
Q
q
1 0 0 1 40.01575 471.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 0 rg (<) Tj (Name) Tj (> \(@) Tj (<) Tj (twitter_handle) Tj (>) Tj (\): <) Tj (contribution_message) Tj (> \(link to GitHub issue\(s\) and/or pull request\(s\)\)) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 471.8394 cm
Q
q
1 0 0 1 40.01575 453.8394 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (All of this is optional. Anything that is either not relevant or requested to be left out will not be present in the entry.) Tj T* ET
Q
Q
q
1 0 0 1 40.01575 447.8394 cm
Q
q
1 0 0 1 40.01575 447.8394 cm
Q
q
1 0 0 1 40.01575 435.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
BT 1 0 0 1 0 2 Tm 12 TL /F1 10 Tf 0 0 .501961 rg (Steve Rossen) Tj 0 0 0 rg ( \() Tj 0 0 .501961 rg (@steve) Tj 0 0 0 rg (\): It\222s Saturday night and you are studying: ) Tj 0 0 .501961 rg (Issue #1) Tj 0 0 0 rg ( Closed, Won\222t Fix.) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 435.8394 cm
Q
q
1 0 0 1 40.01575 429.8394 cm
Q
q
1 0 0 1 40.01575 429.8394 cm
Q
q
1 0 0 1 40.01575 417.8394 cm
0 0 0 rg
BT /F1 10 Tf 12 TL ET
q
1 0 0 1 6 -3 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL 10.5 0 Td (\177) Tj T* -10.5 0 Td ET
Q
Q
q
1 0 0 1 23 -3 cm
q
.933333 1 .8 rg
n 0 0 36 12 re f*
BT 1 0 0 1 0 2 Tm 12 TL /F6 10 Tf 0 0 0 rg (search) Tj T* ET
Q
Q
q
Q
Q
q
1 0 0 1 40.01575 417.8394 cm
Q
q
1 0 0 1 40.01575 417.8394 cm
Q
q
1 0 0 1 34.01575 807.2126 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (JNCIP-DC Study Notes) Tj T* ET
Q
Q
q
1 0 0 1 34.01575 22.67717 cm
q
0 0 0 rg
BT 1 0 0 1 0 2 Tm /F1 10 Tf 12 TL (38) Tj T* ET
Q
Q
 
endstream
endobj
634 0 obj
<<
/Nums [ 0 635 0 R 1 636 0 R 2 637 0 R 3 638 0 R 4 639 0 R 
  5 640 0 R 6 641 0 R 7 642 0 R 8 643 0 R 9 644 0 R 
  10 645 0 R 11 646 0 R 12 647 0 R 13 648 0 R 14 649 0 R 
  15 650 0 R 16 651 0 R 17 652 0 R 18 653 0 R 19 654 0 R 
  20 655 0 R 21 656 0 R 22 657 0 R 23 658 0 R 24 659 0 R 
  25 660 0 R 26 661 0 R 27 662 0 R 28 663 0 R 29 664 0 R 
  30 665 0 R 31 666 0 R 32 667 0 R 33 668 0 R 34 669 0 R 
  35 670 0 R 36 671 0 R 37 672 0 R 38 673 0 R 39 674 0 R 
  40 675 0 R 41 676 0 R 42 677 0 R 43 678 0 R ]
>>
endobj
635 0 obj
<<
/S /D /St 1
>>
endobj
636 0 obj
<<
/S /D /St 2
>>
endobj
637 0 obj
<<
/S /r /St 1
>>
endobj
638 0 obj
<<
/S /r /St 2
>>
endobj
639 0 obj
<<
/S /r /St 3
>>
endobj
640 0 obj
<<
/S /r /St 4
>>
endobj
641 0 obj
<<
/S /D /St 1
>>
endobj
642 0 obj
<<
/S /D /St 2
>>
endobj
643 0 obj
<<
/S /D /St 3
>>
endobj
644 0 obj
<<
/S /D /St 4
>>
endobj
645 0 obj
<<
/S /D /St 5
>>
endobj
646 0 obj
<<
/S /D /St 6
>>
endobj
647 0 obj
<<
/S /D /St 7
>>
endobj
648 0 obj
<<
/S /D /St 8
>>
endobj
649 0 obj
<<
/S /D /St 9
>>
endobj
650 0 obj
<<
/S /D /St 10
>>
endobj
651 0 obj
<<
/S /D /St 11
>>
endobj
652 0 obj
<<
/S /D /St 12
>>
endobj
653 0 obj
<<
/S /D /St 13
>>
endobj
654 0 obj
<<
/S /D /St 14
>>
endobj
655 0 obj
<<
/S /D /St 15
>>
endobj
656 0 obj
<<
/S /D /St 16
>>
endobj
657 0 obj
<<
/S /D /St 17
>>
endobj
658 0 obj
<<
/S /D /St 18
>>
endobj
659 0 obj
<<
/S /D /St 19
>>
endobj
660 0 obj
<<
/S /D /St 20
>>
endobj
661 0 obj
<<
/S /D /St 21
>>
endobj
662 0 obj
<<
/S /D /St 22
>>
endobj
663 0 obj
<<
/S /D /St 23
>>
endobj
664 0 obj
<<
/S /D /St 24
>>
endobj
665 0 obj
<<
/S /D /St 25
>>
endobj
666 0 obj
<<
/S /D /St 26
>>
endobj
667 0 obj
<<
/S /D /St 27
>>
endobj
668 0 obj
<<
/S /D /St 28
>>
endobj
669 0 obj
<<
/S /D /St 29
>>
endobj
670 0 obj
<<
/S /D /St 30
>>
endobj
671 0 obj
<<
/S /D /St 31
>>
endobj
672 0 obj
<<
/S /D /St 32
>>
endobj
673 0 obj
<<
/S /D /St 33
>>
endobj
674 0 obj
<<
/S /D /St 34
>>
endobj
675 0 obj
<<
/S /D /St 35
>>
endobj
676 0 obj
<<
/S /D /St 36
>>
endobj
677 0 obj
<<
/S /D /St 37
>>
endobj
678 0 obj
<<
/S /D /St 38
>>
endobj
xref
0 679
0000000000 65535 f 
0000000073 00000 n 
0000000177 00000 n 
0000000284 00000 n 
0000000396 00000 n 
0000000603 00000 n 
0000000810 00000 n 
0000000998 00000 n 
0000001186 00000 n 
0000001366 00000 n 
0000001546 00000 n 
0000001752 00000 n 
0000001958 00000 n 
0000002150 00000 n 
0000002342 00000 n 
0000002528 00000 n 
0000002714 00000 n 
0000002893 00000 n 
0000003072 00000 n 
0000003250 00000 n 
0000003428 00000 n 
0000003602 00000 n 
0000003776 00000 n 
0000003971 00000 n 
0000004166 00000 n 
0000004359 00000 n 
0000004552 00000 n 
0000004732 00000 n 
0000004912 00000 n 
0000005091 00000 n 
0000005270 00000 n 
0000005458 00000 n 
0000005646 00000 n 
0000005822 00000 n 
0000005998 00000 n 
0000006182 00000 n 
0000006366 00000 n 
0000006549 00000 n 
0000006732 00000 n 
0000006915 00000 n 
0000007098 00000 n 
0000007276 00000 n 
0000007454 00000 n 
0000007637 00000 n 
0000007820 00000 n 
0000008006 00000 n 
0000008192 00000 n 
0000008371 00000 n 
0000008550 00000 n 
0000008748 00000 n 
0000008946 00000 n 
0000009152 00000 n 
0000009358 00000 n 
0000009547 00000 n 
0000009736 00000 n 
0000009927 00000 n 
0000010118 00000 n 
0000010300 00000 n 
0000010482 00000 n 
0000010661 00000 n 
0000010840 00000 n 
0000011024 00000 n 
0000011208 00000 n 
0000011392 00000 n 
0000011576 00000 n 
0000011767 00000 n 
0000011958 00000 n 
0000012147 00000 n 
0000012336 00000 n 
0000012524 00000 n 
0000012712 00000 n 
0000012894 00000 n 
0000013076 00000 n 
0000013255 00000 n 
0000013434 00000 n 
0000013614 00000 n 
0000013794 00000 n 
0000013979 00000 n 
0000014164 00000 n 
0000014348 00000 n 
0000014532 00000 n 
0000014724 00000 n 
0000014916 00000 n 
0000015102 00000 n 
0000015288 00000 n 
0000015461 00000 n 
0000015634 00000 n 
0000016431 00000 n 
0000016604 00000 n 
0000016777 00000 n 
0000016963 00000 n 
0000017149 00000 n 
0000017342 00000 n 
0000017535 00000 n 
0000017717 00000 n 
0000017899 00000 n 
0000018073 00000 n 
0000018247 00000 n 
0000018437 00000 n 
0000018627 00000 n 
0000018830 00000 n 
0000019034 00000 n 
0000019217 00000 n 
0000019400 00000 n 
0000019593 00000 n 
0000019786 00000 n 
0000019959 00000 n 
0000020132 00000 n 
0000020312 00000 n 
0000020492 00000 n 
0000020672 00000 n 
0000020852 00000 n 
0000021033 00000 n 
0000021214 00000 n 
0000021420 00000 n 
0000021626 00000 n 
0000021832 00000 n 
0000022038 00000 n 
0000022232 00000 n 
0000022426 00000 n 
0000022617 00000 n 
0000022808 00000 n 
0000022999 00000 n 
0000023190 00000 n 
0000023380 00000 n 
0000023570 00000 n 
0000023767 00000 n 
0000023964 00000 n 
0000024148 00000 n 
0000024332 00000 n 
0000024515 00000 n 
0000024698 00000 n 
0000024904 00000 n 
0000025110 00000 n 
0000025308 00000 n 
0000025506 00000 n 
0000025701 00000 n 
0000025896 00000 n 
0000026079 00000 n 
0000026262 00000 n 
0000026452 00000 n 
0000026642 00000 n 
0000026836 00000 n 
0000027030 00000 n 
0000027232 00000 n 
0000027434 00000 n 
0000027635 00000 n 
0000027836 00000 n 
0000028029 00000 n 
0000028222 00000 n 
0000028419 00000 n 
0000028616 00000 n 
0000028812 00000 n 
0000029008 00000 n 
0000029196 00000 n 
0000029384 00000 n 
0000029585 00000 n 
0000029786 00000 n 
0000029986 00000 n 
0000030186 00000 n 
0000030395 00000 n 
0000030604 00000 n 
0000030805 00000 n 
0000031006 00000 n 
0000031209 00000 n 
0000031412 00000 n 
0000031616 00000 n 
0000031820 00000 n 
0000032010 00000 n 
0000032200 00000 n 
0000032406 00000 n 
0000032612 00000 n 
0000033516 00000 n 
0000033702 00000 n 
0000033888 00000 n 
0000034073 00000 n 
0000034258 00000 n 
0000034443 00000 n 
0000034628 00000 n 
0000034803 00000 n 
0000034978 00000 n 
0000035168 00000 n 
0000035358 00000 n 
0000035552 00000 n 
0000035746 00000 n 
0000035953 00000 n 
0000036160 00000 n 
0000036343 00000 n 
0000036526 00000 n 
0000036708 00000 n 
0000036890 00000 n 
0000037258 00000 n 
0000037467 00000 n 
0000037652 00000 n 
0000037910 00000 n 
0000038081 00000 n 
0000038339 00000 n 
0000038585 00000 n 
0000038820 00000 n 
0000038941 00000 n 
0000039058 00000 n 
0000039257 00000 n 
0000039428 00000 n 
0000039599 00000 n 
0000039770 00000 n 
0000039941 00000 n 
0000040112 00000 n 
0000040432 00000 n 
0000040539 00000 n 
0000040796 00000 n 
0000041039 00000 n 
0000041210 00000 n 
0000041381 00000 n 
0000041634 00000 n 
0000041805 00000 n 
0000041976 00000 n 
0000042147 00000 n 
0000042392 00000 n 
0000042504 00000 n 
0000042675 00000 n 
0000042846 00000 n 
0000043017 00000 n 
0000043188 00000 n 
0000043434 00000 n 
0000043620 00000 n 
0000043868 00000 n 
0000044039 00000 n 
0000044210 00000 n 
0000044466 00000 n 
0000044767 00000 n 
0000044938 00000 n 
0000045109 00000 n 
0000045280 00000 n 
0000045451 00000 n 
0000045711 00000 n 
0000045882 00000 n 
0000046151 00000 n 
0000046322 00000 n 
0000046493 00000 n 
0000046664 00000 n 
0000046835 00000 n 
0000047006 00000 n 
0000047177 00000 n 
0000047348 00000 n 
0000047519 00000 n 
0000047804 00000 n 
0000047975 00000 n 
0000048204 00000 n 
0000048375 00000 n 
0000048490 00000 n 
0000048719 00000 n 
0000048890 00000 n 
0000049119 00000 n 
0000049328 00000 n 
0000049537 00000 n 
0000049708 00000 n 
0000049879 00000 n 
0000050050 00000 n 
0000050295 00000 n 
0000050504 00000 n 
0000050713 00000 n 
0000050884 00000 n 
0000051055 00000 n 
0000051226 00000 n 
0000051396 00000 n 
0000051567 00000 n 
0000051738 00000 n 
0000051909 00000 n 
0000052186 00000 n 
0000052395 00000 n 
0000052604 00000 n 
0000052813 00000 n 
0000052984 00000 n 
0000053155 00000 n 
0000053392 00000 n 
0000053563 00000 n 
0000053756 00000 n 
0000053973 00000 n 
0000054195 00000 n 
0000054359 00000 n 
0000054604 00000 n 
0000054775 00000 n 
0000054946 00000 n 
0000055117 00000 n 
0000055351 00000 n 
0000055522 00000 n 
0000055693 00000 n 
0000055954 00000 n 
0000056125 00000 n 
0000056296 00000 n 
0000056531 00000 n 
0000056883 00000 n 
0000057054 00000 n 
0000057225 00000 n 
0000057396 00000 n 
0000057567 00000 n 
0000057820 00000 n 
0000057991 00000 n 
0000058162 00000 n 
0000058333 00000 n 
0000058504 00000 n 
0000058675 00000 n 
0000058846 00000 n 
0000059017 00000 n 
0000059188 00000 n 
0000059473 00000 n 
0000059644 00000 n 
0000059815 00000 n 
0000059986 00000 n 
0000060157 00000 n 
0000060328 00000 n 
0000060499 00000 n 
0000060768 00000 n 
0000060939 00000 n 
0000061110 00000 n 
0000061281 00000 n 
0000061452 00000 n 
0000061623 00000 n 
0000061794 00000 n 
0000062063 00000 n 
0000062234 00000 n 
0000062405 00000 n 
0000062576 00000 n 
0000062747 00000 n 
0000062920 00000 n 
0000063166 00000 n 
0000063339 00000 n 
0000063638 00000 n 
0000063811 00000 n 
0000064026 00000 n 
0000064327 00000 n 
0000064498 00000 n 
0000064668 00000 n 
0000064839 00000 n 
0000065010 00000 n 
0000065263 00000 n 
0000065434 00000 n 
0000065607 00000 n 
0000065853 00000 n 
0000066026 00000 n 
0000066227 00000 n 
0000066428 00000 n 
0000066601 00000 n 
0000066822 00000 n 
0000067107 00000 n 
0000067278 00000 n 
0000067449 00000 n 
0000067620 00000 n 
0000067791 00000 n 
0000067962 00000 n 
0000068133 00000 n 
0000068304 00000 n 
0000068475 00000 n 
0000068646 00000 n 
0000068939 00000 n 
0000069110 00000 n 
0000069281 00000 n 
0000069452 00000 n 
0000069623 00000 n 
0000069794 00000 n 
0000070040 00000 n 
0000070309 00000 n 
0000070480 00000 n 
0000070651 00000 n 
0000070822 00000 n 
0000070993 00000 n 
0000071164 00000 n 
0000071335 00000 n 
0000071604 00000 n 
0000071775 00000 n 
0000071946 00000 n 
0000072116 00000 n 
0000072361 00000 n 
0000072532 00000 n 
0000072703 00000 n 
0000072874 00000 n 
0000073045 00000 n 
0000073216 00000 n 
0000073387 00000 n 
0000073656 00000 n 
0000073827 00000 n 
0000073998 00000 n 
0000074161 00000 n 
0000074407 00000 n 
0000074570 00000 n 
0000074828 00000 n 
0000074991 00000 n 
0000075243 00000 n 
0000075528 00000 n 
0000075773 00000 n 
0000076002 00000 n 
0000076245 00000 n 
0000076418 00000 n 
0000076626 00000 n 
0000076834 00000 n 
0000077067 00000 n 
0000077302 00000 n 
0000077589 00000 n 
0000077780 00000 n 
0000077997 00000 n 
0000078219 00000 n 
0000078412 00000 n 
0000078685 00000 n 
0000078950 00000 n 
0000079192 00000 n 
0000079451 00000 n 
0000079710 00000 n 
0000079956 00000 n 
0000080197 00000 n 
0000080367 00000 n 
0000080644 00000 n 
0000080921 00000 n 
0000081206 00000 n 
0000081491 00000 n 
0000081663 00000 n 
0000081851 00000 n 
0000082071 00000 n 
0000082317 00000 n 
0000082558 00000 n 
0000082799 00000 n 
0000083020 00000 n 
0000083209 00000 n 
0000083403 00000 n 
0000083597 00000 n 
0000083820 00000 n 
0000084322 00000 n 
0000084568 00000 n 
0000084808 00000 n 
0000085049 00000 n 
0000085272 00000 n 
0000085495 00000 n 
0000085695 00000 n 
0000085903 00000 n 
0000086111 00000 n 
0000086340 00000 n 
0000086567 00000 n 
0000086792 00000 n 
0000086989 00000 n 
0000087174 00000 n 
0000087411 00000 n 
0000087621 00000 n 
0000087818 00000 n 
0000088000 00000 n 
0000088241 00000 n 
0000088494 00000 n 
0000088762 00000 n 
0000089030 00000 n 
0000089252 00000 n 
0000089537 00000 n 
0000089801 00000 n 
0000090093 00000 n 
0000090414 00000 n 
0000090619 00000 n 
0000090890 00000 n 
0000091147 00000 n 
0000091386 00000 n 
0000091604 00000 n 
0000091825 00000 n 
0000092311 00000 n 
0000092528 00000 n 
0000092739 00000 n 
0000092945 00000 n 
0000093155 00000 n 
0000093394 00000 n 
0000093611 00000 n 
0000093842 00000 n 
0000094076 00000 n 
0000094312 00000 n 
0000094540 00000 n 
0000094775 00000 n 
0000095006 00000 n 
0000095203 00000 n 
0000095400 00000 n 
0000095648 00000 n 
0000095882 00000 n 
0000096148 00000 n 
0000096358 00000 n 
0000096568 00000 n 
0000096786 00000 n 
0000096983 00000 n 
0000097239 00000 n 
0000097642 00000 n 
0000097905 00000 n 
0000098145 00000 n 
0000098380 00000 n 
0000098569 00000 n 
0000098836 00000 n 
0000099077 00000 n 
0000099323 00000 n 
0000099625 00000 n 
0000099927 00000 n 
0000100186 00000 n 
0000100366 00000 n 
0000100545 00000 n 
0000100753 00000 n 
0000101081 00000 n 
0000101191 00000 n 
0000101450 00000 n 
0000101529 00000 n 
0000101680 00000 n 
0000101823 00000 n 
0000102007 00000 n 
0000102136 00000 n 
0000102273 00000 n 
0000102403 00000 n 
0000102559 00000 n 
0000102670 00000 n 
0000102802 00000 n 
0000102992 00000 n 
0000103150 00000 n 
0000103266 00000 n 
0000103405 00000 n 
0000103532 00000 n 
0000103667 00000 n 
0000103801 00000 n 
0000103935 00000 n 
0000104064 00000 n 
0000104198 00000 n 
0000104321 00000 n 
0000104492 00000 n 
0000104627 00000 n 
0000104784 00000 n 
0000104924 00000 n 
0000105052 00000 n 
0000105185 00000 n 
0000105301 00000 n 
0000105477 00000 n 
0000105598 00000 n 
0000105767 00000 n 
0000105893 00000 n 
0000106032 00000 n 
0000106165 00000 n 
0000106295 00000 n 
0000106426 00000 n 
0000106548 00000 n 
0000106724 00000 n 
0000106855 00000 n 
0000107033 00000 n 
0000107143 00000 n 
0000107253 00000 n 
0000107390 00000 n 
0000107534 00000 n 
0000107653 00000 n 
0000107820 00000 n 
0000107988 00000 n 
0000108128 00000 n 
0000108247 00000 n 
0000108431 00000 n 
0000108540 00000 n 
0000108656 00000 n 
0000108827 00000 n 
0000108949 00000 n 
0000109105 00000 n 
0000109247 00000 n 
0000109432 00000 n 
0000109559 00000 n 
0000109686 00000 n 
0000109826 00000 n 
0000110014 00000 n 
0000110134 00000 n 
0000110253 00000 n 
0000110451 00000 n 
0000110585 00000 n 
0000110716 00000 n 
0000110835 00000 n 
0000110975 00000 n 
0000111161 00000 n 
0000111303 00000 n 
0000111458 00000 n 
0000111605 00000 n 
0000111756 00000 n 
0000111906 00000 n 
0000112048 00000 n 
0000112203 00000 n 
0000112357 00000 n 
0000112520 00000 n 
0000112675 00000 n 
0000112832 00000 n 
0000112976 00000 n 
0000113157 00000 n 
0000113299 00000 n 
0000113435 00000 n 
0000113570 00000 n 
0000113705 00000 n 
0000113830 00000 n 
0000113970 00000 n 
0000114114 00000 n 
0000114271 00000 n 
0000114390 00000 n 
0000114508 00000 n 
0000114923 00000 n 
0000115861 00000 n 
0000115987 00000 n 
0000125157 00000 n 
0000134927 00000 n 
0000137144 00000 n 
0000137270 00000 n 
0000146132 00000 n 
0000156225 00000 n 
0000165571 00000 n 
0000175223 00000 n 
0000184049 00000 n 
0000191482 00000 n 
0000198929 00000 n 
0000230534 00000 n 
0000242094 00000 n 
0000251987 00000 n 
0000265807 00000 n 
0000277958 00000 n 
0000292503 00000 n 
0000306218 00000 n 
0000317967 00000 n 
0000333511 00000 n 
0000346172 00000 n 
0000360363 00000 n 
0000374899 00000 n 
0000388656 00000 n 
0000397834 00000 n 
0000405204 00000 n 
0000413459 00000 n 
0000422890 00000 n 
0000431143 00000 n 
0000439884 00000 n 
0000448093 00000 n 
0000455763 00000 n 
0000463593 00000 n 
0000471993 00000 n 
0000479734 00000 n 
0000487609 00000 n 
0000494645 00000 n 
0000501188 00000 n 
0000509855 00000 n 
0000521207 00000 n 
0000532358 00000 n 
0000538419 00000 n 
0000538950 00000 n 
0000538985 00000 n 
0000539020 00000 n 
0000539055 00000 n 
0000539090 00000 n 
0000539125 00000 n 
0000539160 00000 n 
0000539195 00000 n 
0000539230 00000 n 
0000539265 00000 n 
0000539300 00000 n 
0000539335 00000 n 
0000539370 00000 n 
0000539405 00000 n 
0000539440 00000 n 
0000539475 00000 n 
0000539511 00000 n 
0000539547 00000 n 
0000539583 00000 n 
0000539619 00000 n 
0000539655 00000 n 
0000539691 00000 n 
0000539727 00000 n 
0000539763 00000 n 
0000539799 00000 n 
0000539835 00000 n 
0000539871 00000 n 
0000539907 00000 n 
0000539943 00000 n 
0000539979 00000 n 
0000540015 00000 n 
0000540051 00000 n 
0000540087 00000 n 
0000540123 00000 n 
0000540159 00000 n 
0000540195 00000 n 
0000540231 00000 n 
0000540267 00000 n 
0000540303 00000 n 
0000540339 00000 n 
0000540375 00000 n 
0000540411 00000 n 
0000540447 00000 n 
0000540483 00000 n 
trailer
<<
/ID 
[<b8df742dafc6e82a68edd2da8db8881b><b8df742dafc6e82a68edd2da8db8881b>]
% ReportLab generated PDF document -- digest (http://www.reportlab.com)

/Info 496 0 R
/Root 495 0 R
/Size 679
>>
startxref
540519
%%EOF
