$comment
	File created using the following command:
		vcd file RF_Rp.msim.vcd -direction
$end
$date
	Sat Apr 02 17:24:21 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module RF_Rp_vlg_vec_tst $end
$var reg 16 ! a [15:0] $end
$var wire 1 " o $end
$var wire 1 # sampler $end
$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * a[3]~input_o $end
$var wire 1 + a[7]~input_o $end
$var wire 1 , a[8]~input_o $end
$var wire 1 - a[13]~input_o $end
$var wire 1 . o~output_o $end
$var wire 1 / a[12]~input_o $end
$var wire 1 0 a[14]~input_o $end
$var wire 1 1 a[15]~input_o $end
$var wire 1 2 o~3_combout $end
$var wire 1 3 a[4]~input_o $end
$var wire 1 4 a[5]~input_o $end
$var wire 1 5 a[6]~input_o $end
$var wire 1 6 o~1_combout $end
$var wire 1 7 a[10]~input_o $end
$var wire 1 8 a[11]~input_o $end
$var wire 1 9 a[9]~input_o $end
$var wire 1 : o~2_combout $end
$var wire 1 ; a[1]~input_o $end
$var wire 1 < a[0]~input_o $end
$var wire 1 = a[2]~input_o $end
$var wire 1 > o~0_combout $end
$var wire 1 ? o~4_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
1"
x#
0$
1%
x&
1'
1(
1)
0*
0+
0,
0-
1.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
$end
#520000
b1000000000000000 !
b1100000000000000 !
10
11
0#
12
1?
0.
0"
#1000000
