Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_top_lfsr_behav xil_defaultlib.TB_top_lfsr xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'cath_out' [C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/TB_top_lfsr.v:39]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'enable' [C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/TB_top_lfsr.v:40]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'led' [C:/Users/Admin/Dropbox/PC/Documents/FPGA_proj/Vivado/LFSR_2022_2/LFSR_2022_2.srcs/sources_1/new/TB_top_lfsr.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=32.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.div_by_N
Compiling module xil_defaultlib.div_by_N(Nb=23)
Compiling module xil_defaultlib.reset_gen
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.lfsr
Compiling module xil_defaultlib.Seven_Seg_Display_Control
Compiling module xil_defaultlib.top_lfsr
Compiling module xil_defaultlib.TB_top_lfsr
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_top_lfsr_behav
