
*** Running vivado
    with args -log Top_Module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Module.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top_Module.tcl -notrace
Command: synth_design -top Top_Module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9744 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 792.664 ; gain = 176.715
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Module' [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/Top_Module.v:44]
INFO: [Synth 8-6157] synthesizing module 'binarytobcd' [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/binary_to_BCD.v:23]
INFO: [Synth 8-6157] synthesizing module 'add3' [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/add3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'add3' (1#1) [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/add3.v:23]
INFO: [Synth 8-6155] done synthesizing module 'binarytobcd' (2#1) [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/binary_to_BCD.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux4to1' [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/mux4to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux4to1' (3#1) [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/mux4to1.v:23]
INFO: [Synth 8-6157] synthesizing module 'slowclock' [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/slowclock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'slowclock' (4#1) [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/slowclock.v:23]
INFO: [Synth 8-6157] synthesizing module 'twobitcounter' [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/my_counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'twobitcounter' (5#1) [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/my_counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'decoder2to4' [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/decoder2to4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder2to4' (6#1) [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/decoder2to4.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcd7seg' [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/bcd7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd7seg' (7#1) [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/bcd7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'timerClock' [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/gameTimer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timerClock' (8#1) [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/gameTimer.v:23]
INFO: [Synth 8-6157] synthesizing module 'timerCount' [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/timerCount.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timerCount' (9#1) [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/timerCount.v:23]
INFO: [Synth 8-6157] synthesizing module 'Whack_a_Mole_Game' [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/Whack_a_Mole_Game.v:45]
	Parameter S000000 bound to: 0 - type: integer 
	Parameter S000001 bound to: 1 - type: integer 
	Parameter S000010 bound to: 2 - type: integer 
	Parameter S000011 bound to: 3 - type: integer 
	Parameter S000100 bound to: 4 - type: integer 
	Parameter S000101 bound to: 5 - type: integer 
	Parameter S000110 bound to: 6 - type: integer 
	Parameter S000111 bound to: 7 - type: integer 
	Parameter S001000 bound to: 8 - type: integer 
	Parameter S001001 bound to: 9 - type: integer 
	Parameter S001010 bound to: 10 - type: integer 
	Parameter S001011 bound to: 11 - type: integer 
	Parameter S001100 bound to: 12 - type: integer 
	Parameter S001101 bound to: 13 - type: integer 
	Parameter S001110 bound to: 14 - type: integer 
	Parameter S001111 bound to: 15 - type: integer 
	Parameter S010000 bound to: 16 - type: integer 
	Parameter S010001 bound to: 17 - type: integer 
	Parameter S010010 bound to: 18 - type: integer 
	Parameter S010011 bound to: 19 - type: integer 
	Parameter S010100 bound to: 20 - type: integer 
	Parameter S010101 bound to: 21 - type: integer 
	Parameter S010110 bound to: 22 - type: integer 
	Parameter S010111 bound to: 23 - type: integer 
	Parameter S011000 bound to: 24 - type: integer 
	Parameter S011001 bound to: 25 - type: integer 
	Parameter S011010 bound to: 26 - type: integer 
	Parameter S011011 bound to: 27 - type: integer 
	Parameter S011100 bound to: 28 - type: integer 
	Parameter S011101 bound to: 29 - type: integer 
	Parameter S011110 bound to: 30 - type: integer 
	Parameter S011111 bound to: 31 - type: integer 
	Parameter S100000 bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Whack_a_Mole_Game' (10#1) [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/Whack_a_Mole_Game.v:45]
INFO: [Synth 8-6155] done synthesizing module 'Top_Module' (11#1) [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/Top_Module.v:44]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 856.961 ; gain = 241.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 856.961 ; gain = 241.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 856.961 ; gain = 241.012
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/mamughal/Desktop/Game/Game.srcs/constrs_1/new/Game.xdc]
Finished Parsing XDC File [C:/Users/mamughal/Desktop/Game/Game.srcs/constrs_1/new/Game.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/mamughal/Desktop/Game/Game.srcs/constrs_1/new/Game.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 971.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 971.277 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 971.277 ; gain = 355.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 971.277 ; gain = 355.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 971.277 ; gain = 355.328
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'led_reg' [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/Whack_a_Mole_Game.v:111]
WARNING: [Synth 8-327] inferring latch for variable 'score_count_reg' [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/Whack_a_Mole_Game.v:112]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/Users/mamughal/Desktop/Game/Game.srcs/sources_1/imports/new/Whack_a_Mole_Game.v:110]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 971.277 ; gain = 355.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  34 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 17    
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  34 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module slowclock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module twobitcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module decoder2to4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module timerClock 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module timerCount 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Whack_a_Mole_Game 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	  34 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 16    
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	  34 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (UWGM/next_state_reg[5]) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (UWGM/next_state_reg[4]) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (UWGM/next_state_reg[3]) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (UWGM/next_state_reg[2]) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (UWGM/next_state_reg[1]) is unused and will be removed from module Top_Module.
WARNING: [Synth 8-3332] Sequential element (UWGM/next_state_reg[0]) is unused and will be removed from module Top_Module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 971.277 ; gain = 355.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 971.277 ; gain = 355.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 971.277 ; gain = 355.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 971.277 ; gain = 355.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 978.680 ; gain = 362.730
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 978.680 ; gain = 362.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 978.680 ; gain = 362.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 978.680 ; gain = 362.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 978.680 ; gain = 362.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 978.680 ; gain = 362.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    13|
|3     |LUT1   |     3|
|4     |LUT2   |     7|
|5     |LUT3   |     1|
|6     |LUT4   |    16|
|7     |LUT5   |    38|
|8     |LUT6   |    37|
|9     |MUXF7  |    14|
|10    |MUXF8  |     2|
|11    |FDRE   |    62|
|12    |FDSE   |     2|
|13    |LD     |    22|
|14    |IBUF   |    18|
|15    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |   263|
|2     |  U2BC   |twobitcounter     |    12|
|3     |  USCK   |slowclock         |    33|
|4     |  UTC    |timerCount        |    71|
|5     |    UTC  |timerClock        |    43|
|6     |  UWGM   |Whack_a_Mole_Game |   101|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 978.680 ; gain = 362.730
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 978.680 ; gain = 248.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 978.680 ; gain = 362.730
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 993.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  LD => LDCE: 22 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 993.461 ; gain = 638.938
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 993.461 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/mamughal/Desktop/Game/Game.runs/synth_1/Top_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Module_utilization_synth.rpt -pb Top_Module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 30 16:00:50 2021...
