/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [17:0] celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [3:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[126] ? in_data[182] : in_data[96];
  assign celloutsig_1_2z = celloutsig_1_0z ? celloutsig_1_1z[4] : celloutsig_1_0z;
  assign celloutsig_1_7z = celloutsig_1_3z ? celloutsig_1_0z : celloutsig_1_4z[6];
  assign celloutsig_1_8z = celloutsig_1_2z ? celloutsig_1_2z : in_data[146];
  assign celloutsig_1_12z = celloutsig_1_10z ? celloutsig_1_5z : celloutsig_1_2z;
  assign celloutsig_1_13z = celloutsig_1_4z[0] ? celloutsig_1_6z[2] : celloutsig_1_11z;
  assign celloutsig_1_19z = celloutsig_1_14z[3] ? celloutsig_1_0z : celloutsig_1_12z;
  assign celloutsig_0_0z = !(in_data[72] ? in_data[94] : in_data[70]);
  assign celloutsig_1_18z = !(celloutsig_1_13z ? celloutsig_1_10z : celloutsig_1_6z[0]);
  assign celloutsig_0_2z = !(in_data[35] ? celloutsig_0_1z : celloutsig_0_1z);
  assign celloutsig_0_1z = { in_data[28:9], celloutsig_0_0z } && in_data[64:44];
  assign celloutsig_1_3z = ! { celloutsig_1_1z[5:1], celloutsig_1_0z };
  assign celloutsig_1_5z = ! { in_data[168:160], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_10z = ! { in_data[101:97], celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_11z = ! { celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_1z[4:0], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z } >> { celloutsig_1_1z[6:1], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_6z = in_data[132:130] >> { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_3z = 18'h00000;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[82:67], celloutsig_0_0z, celloutsig_0_2z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 8'h00;
    else if (!clkin_data[32]) celloutsig_1_1z = { in_data[122:119], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_14z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_14z = { in_data[138:137], celloutsig_1_13z, celloutsig_1_8z };
  assign { out_data[128], out_data[96], out_data[32], out_data[17:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_2z, celloutsig_0_3z };
endmodule
