module i_phasecomparator(
input MainClock,                    // System Clock
input InputSignalEdge ,
input Lead, Lag,                   // inputs "Lead", "Lag" are inputistered
input [1:0] InputSignalEdgeDet,       // detector of the rising edge
input InputSignal, OutputSignal
);

assert property(@(posedge MainClock) (InputSignalEdge == 1'b1 && OutputSignal == 1'b0) |-> (Lag == 1'b1);
assert property(@(posedge MainClock) (InputSignalEdge == 1'b1 && OutputSignal == 1'b1) |-> (Lead == 1'b1);
assert property(@(posedge MainClock) (InputSignalEdge == 1'b0) |-> (Lag == 1'b0);
assert property(@(posedge MainClock) (InputSignalEdge == 1'b0) |-> (Lead == 1'b0);
assert property(@(posedge MainClock) (Lead == 1'b1) |-> (Lag == 1'b0);
assert property(@(posedge MainClock) (Lag == 1'b1) |-> (Lead == 1'b0);
endmodule