LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY tb_bcd IS
END tb_bcd;

ARCHITECTURE behavioral OF tb_bcd IS
	SIGNAL clk : STD_LOGIC := '0';
	SIGNAL SW : STD_LOGIC_VECTOR (3 DOWNTO 0) := "0000";
	SIGNAL HEX1 : STD_LOGIC_VECTOR (1 TO 7);
	COMPONENT bcd IS
		PORT( SW : IN STD_LOGIC_VECTOR (3 DOWNTO 0);
			HEX1 : OUT STD_LOGIC_VECTOR (1 TO 7));
	END COMPONENT;

BEGIN