INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/School/Documents/GitHub/DL202010_Simmons/Lab9_ALU_2/Lab9_ALU_2.srcs/sim_2/new/ALU_Test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Test
