GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\FPGA\example\fpga_project\src\Memory.v'
Analyzing Verilog file 'E:\FPGA\example\fpga_project\src\device_select.v'
Analyzing Verilog file 'E:\FPGA\example\fpga_project\src\femtorv32_quark.v'
Analyzing Verilog file 'E:\FPGA\example\fpga_project\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'E:\FPGA\example\fpga_project\src\gpio_ip.v'
Analyzing Verilog file 'E:\FPGA\example\fpga_project\src\regs_uart.v'
Analyzing Verilog file 'E:\FPGA\example\fpga_project\src\top.v'
Analyzing Verilog file 'E:\FPGA\example\fpga_project\src\uart_ip.v'
Analyzing Verilog file 'E:\FPGA\example\fpga_project\src\uart_tx.v'
Compiling module 'top'("E:\FPGA\example\fpga_project\src\top.v":1)
Compiling module 'Gowin_rPLL'("E:\FPGA\example\fpga_project\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'Memory(MEM_FILE="firmware.hex")'("E:\FPGA\example\fpga_project\src\Memory.v":1)
Extracting RAM for identifier 'MEM'("E:\FPGA\example\fpga_project\src\Memory.v":11)
Compiling module 'FemtoRV32'("E:\FPGA\example\fpga_project\src\femtorv32_quark.v":38)
Extracting RAM for identifier 'registerFile'("E:\FPGA\example\fpga_project\src\femtorv32_quark.v":107)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("E:\FPGA\example\fpga_project\src\femtorv32_quark.v":185)
WARN  (EX3826) : Synthesis - simulation differences may occur when using parallel_case directive("E:\FPGA\example\fpga_project\src\femtorv32_quark.v":356)
Compiling module 'gpio_ip'("E:\FPGA\example\fpga_project\src\gpio_ip.v":3)
WARN  (EX3670) : Actual bit length 6 differs from formal bit length 32 for port 'csr_gpio_0_data_out'("E:\FPGA\example\fpga_project\src\top.v":72)
Compiling module 'uart_ip'("E:\FPGA\example\fpga_project\src\uart_ip.v":1)
Compiling module 'regs_uart'("E:\FPGA\example\fpga_project\src\regs_uart.v":3)
Compiling module 'uart_tx'("E:\FPGA\example\fpga_project\src\uart_tx.v":10)
WARN  (EX3858) : System task 'dumpfile' is ignored for synthesis("E:\FPGA\example\fpga_project\src\uart_tx.v":23)
WARN  (EX3858) : System task 'dumpvars' is ignored for synthesis("E:\FPGA\example\fpga_project\src\uart_tx.v":24)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("E:\FPGA\example\fpga_project\src\uart_tx.v":54)
Compiling module 'device_select'("E:\FPGA\example\fpga_project\src\device_select.v":1)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "device_select" instantiated to "dv_sel" is swept in optimizing("E:\FPGA\example\fpga_project\src\top.v":112)
[95%] Generate netlist file "E:\FPGA\example\fpga_project\impl\gwsynthesis\fpga_project.vg" completed
[100%] Generate report file "E:\FPGA\example\fpga_project\impl\gwsynthesis\fpga_project_syn.rpt.html" completed
GowinSynthesis finish
