<?xml version='1.0' encoding='utf-8'?>
<!--This is an ISE project configuration file.-->
<!--It holds project specific layout data for the projectmgr plugin.-->
<!--Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.-->
<Project version="2" owner="projectmgr" name="IO_SIMUL_VER" >
   <!--This is an ISE project configuration file.-->
   <ItemView engineview="SynthesisOnly" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/EDAC |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|EDAC.v</ClosedNode>
         <ClosedNode>/EDAC |home|ise|Xilinx_data|extra_try|11_5|IO_SIMUL_8BIT|EDAC.v</ClosedNode>
         <ClosedNode>/EDAC_CRC_HAMMING |home|ise|Xilinx_data|extra_try|11_5|IO_SIMUL_8BIT|EDAC_CRC_HAMMING.sch</ClosedNode>
         <ClosedNode>/EDAC_SCHEM |home|ise|Xilinx_data|extra_try|11_5|IO_SIMUL_8BIT|EDAC_SCHEM.sch</ClosedNode>
         <ClosedNode>/EDAC_SCHEM_DOUBLE4BIT |home|ise|Xilinx_data|extra_try|11_5|IO_SIMUL_8BIT|EDAC_SCHEM_DOUBLE4BIT.sch</ClosedNode>
         <ClosedNode>/EDAC_SCHEM_DOUBLE4BIT |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|EDAC_SCHEM_DOUBLE4BIT.sch</ClosedNode>
         <ClosedNode>/EDAC_SCHEM_DOUBLE4BIT |home|ise|Xilinx_data|shira27-74|shira|IO_SIMUL_VER_TRY3|EDAC_SCHEM_DOUBLE4BIT.sch</ClosedNode>
         <ClosedNode>/IO_SIM E:|LAB_2024B|VERILOG_2024|Student_Projects|IO_SIMUL_VER|IO_SIM.v</ClosedNode>
         <ClosedNode>/IO_SIM E:|VERILOG_2024|IO_SIMUL_VER|IO_SIM.v</ClosedNode>
         <ClosedNode>/IO_SIM E:|adlx|B1|shirab2|Lab7|IO_SIMUL_VER|IO_SIM.v</ClosedNode>
         <ClosedNode>/IO_SIM_DLX E:|adlx|B1|shirab2|Lab7|IO_SIMUL_VER|IO_SIM_DLX.sch/XLXI_1 - DLX</ClosedNode>
         <ClosedNode>/IO_SIM_DLX E:|adlx|B1|shirab2|Lab7|IO_SIMUL_VER|IO_SIM_DLX.sch/XLXI_1 - DLX/XLXI_2 - DATA_PATH/XLXI_1 - IR_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX E:|adlx|B1|shirab2|Lab7|IO_SIMUL_VER|IO_SIM_DLX.sch/XLXI_1 - DLX/XLXI_2 - DATA_PATH/XLXI_2 - GPR</ClosedNode>
         <ClosedNode>/IO_SIM_DLX E:|adlx|B1|shirab2|Lab7|IO_SIMUL_VER|IO_SIM_DLX.sch/XLXI_1 - DLX/XLXI_2 - DATA_PATH/XLXI_6 - ALU_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|IO_SIM_DLX.sch</ClosedNode>
         <ClosedNode>/IO_SIM_DLX |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|IO_SIM_DLX.sch/XLXI_1 - DLX/XLXI_1 - CONTROL</ClosedNode>
         <ClosedNode>/IO_SIM_DLX |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|IO_SIM_DLX.sch/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_1 - IR_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|IO_SIM_DLX.sch/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_118 - EDAC_SCHEM</ClosedNode>
         <ClosedNode>/IO_SIM_DLX |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|IO_SIM_DLX.sch/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_2 - GPR</ClosedNode>
         <ClosedNode>/IO_SIM_DLX |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|IO_SIM_DLX.sch/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_6 - ALU_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|IO_SIM_DLX.sch/XLXI_2 - IO_SIM</ClosedNode>
         <ClosedNode>/IO_SIM_DLX |home|ise|Xilinx_data|IO_SIMUL_VER|IO_SIM_DLX.sch/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_1 - IR_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX |home|ise|Xilinx_data|IO_SIMUL_VER|IO_SIM_DLX.sch/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_6 - ALU_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX |home|ise|Xilinx_data|IO_SIMUL_VER|IO_SIM_DLX.sch/XLXI_2 - IO_SIM</ClosedNode>
         <ClosedNode>/IO_SIM_DLX |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|IO_SIM_DLX.sch/XLXI_1 - DLX</ClosedNode>
         <ClosedNode>/IO_SIM_DLX |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|IO_SIM_DLX.sch/XLXI_1 - DLX/XLXI_1 - CONTROL</ClosedNode>
         <ClosedNode>/IO_SIM_DLX |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|IO_SIM_DLX.sch/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_1 - IR_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|IO_SIM_DLX.sch/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_119 - EDAC_BLOCK</ClosedNode>
         <ClosedNode>/IO_SIM_DLX |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|IO_SIM_DLX.sch/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_2 - GPR</ClosedNode>
         <ClosedNode>/IO_SIM_DLX |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|IO_SIM_DLX.sch/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_6 - ALU_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_TEST E:|VERILOG_2024|IO_SIMUL_VER|IO_SIM_TEST.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>IO_SIM_DLX (/home/ise/Xilinx_data/Final_ver/Simulations/CORE_IO_SIMUL_8BIT_NO_LUT/IO_SIM_DLX.sch)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000001b5000000020000000000000000000000000200000064ffffffff000000810000000300000002000001b50000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>IO_SIM_DLX (/home/ise/Xilinx_data/Final_ver/Simulations/CORE_IO_SIMUL_8BIT_NO_LUT/IO_SIM_DLX.sch)</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Design Utilities</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000021f000000010000000100000000000000000000000064ffffffff0000008100000000000000010000021f0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Design Utilities</CurrentItem>
   </ItemView>
   <ItemView guiview="File" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>RE32RST.v</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >8</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000000000000000100000000000000000000000000000000000004d0000000040101000100000000000000000000000064ffffffff0000008100000000000000040000006b0000000100000000000000240000000100000000000000660000000100000000000003db0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>RE32RST.v</CurrentItem>
   </ItemView>
   <ItemView guiview="Library" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>RE32RST.v</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >23</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff00000000000000010000000000000000010000000000000000000000000000000000000119000000010001000100000000000000000000000064ffffffff000000810000000000000001000001190000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>RE32RST.v</CurrentItem>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Create Schematic Symbol</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001bf000000010000000100000000000000000000000064ffffffff000000810000000000000001000001bf0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Create Schematic Symbol</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" guiview="Source" compilemode="AutoCompile" >
      <ClosedNodes>
         <ClosedNodesVersion>2</ClosedNodesVersion>
         <ClosedNode>/CRC_DECODER_TB |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|CRC_DECODER_TB.v</ClosedNode>
         <ClosedNode>/CRC_DECODER_TB |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|CRC_DECODER_TB.v</ClosedNode>
         <ClosedNode>/CRC_TB |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|CRC_TB.v</ClosedNode>
         <ClosedNode>/CRC_TB |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|CRC_TB.v</ClosedNode>
         <ClosedNode>/DLX E:|adlx|B1|shirab2|Lab7|IO_SIMUL_VER|DLX.sch</ClosedNode>
         <ClosedNode>/EDAC_BLOCK_TB |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|EDAC_BLOCK_TB.v/uut - EDAC_BLOCK</ClosedNode>
         <ClosedNode>/EDAC_CRC_HAMMING_EDAC_CRC_HAMMING_sch_tb |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|decoder_tb_2.v</ClosedNode>
         <ClosedNode>/EDAC_CRC_HAMMING_EDAC_CRC_HAMMING_sch_tb |home|ise|Xilinx_data|extra_try|11_5|IO_SIMUL_8BIT|decoder_tb_2.v</ClosedNode>
         <ClosedNode>/EDAC_CRC_HAMMING_EDAC_CRC_HAMMING_sch_tb |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|decoder_tb_2.v</ClosedNode>
         <ClosedNode>/EDAC_CRC_HAMMING_EDAC_CRC_HAMMING_sch_tb |home|ise|Xilinx_data|shira27-74|shira|IO_SIMUL_VER_TRY3|decoder_tb_2.v</ClosedNode>
         <ClosedNode>/EDAC_SCHEM_4BIT |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|EDAC_SCHEM_4BIT.sch</ClosedNode>
         <ClosedNode>/EDAC_SCHEM_DOUBLE4BIT |home|ise|Xilinx_data|EDAC_LAST_VER|IO_SIMUL_8BIT_NO_LUT|EDAC_SCHEM_DOUBLE4BIT.sch</ClosedNode>
         <ClosedNode>/EDAC_SCHEM_DOUBLE4BIT |home|ise|Xilinx_data|extra_try|11_5|IO_SIMUL_8BIT|EDAC_SCHEM_DOUBLE4BIT.sch</ClosedNode>
         <ClosedNode>/EDAC_SCHEM_DOUBLE4BIT |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|EDAC_SCHEM_DOUBLE4BIT.sch</ClosedNode>
         <ClosedNode>/EDAC_SCHEM_DOUBLE4BIT |home|ise|Xilinx_data|shira27-74|shira|IO_SIMUL_VER_TRY3|EDAC_SCHEM_DOUBLE4BIT.sch</ClosedNode>
         <ClosedNode>/EDAC_SCHEM_EDAC_SCHEM_sch_tb |home|ise|Xilinx_data|EDAC_LAST_VER|IO_SIMUL_8BIT_NO_LUT|EDAC_TB.v</ClosedNode>
         <ClosedNode>/EDAC_SCHEM_EDAC_SCHEM_sch_tb |home|ise|Xilinx_data|IO_SIMUL_VER_TRY2|EDAC_TB.v</ClosedNode>
         <ClosedNode>/EDAC_SCHEM_EDAC_SCHEM_sch_tb |home|ise|Xilinx_data|IO_SIMUL_VER_TRY2|EDAC_TB.v/UUT - EDAC_SCHEM/XLXI_51 - EDAC_CRC_HAMMING</ClosedNode>
         <ClosedNode>/EDAC_SCHEM_EDAC_SCHEM_sch_tb |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|EDAC_TB.v/UUT - EDAC_SCHEM</ClosedNode>
         <ClosedNode>/EDAC_SCHEM_EDAC_SCHEM_sch_tb |home|ise|Xilinx_data|extra_try|11_5|IO_SIMUL_8BIT|EDAC_TB.v</ClosedNode>
         <ClosedNode>/EDAC_SCHEM_EDAC_SCHEM_sch_tb |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|EDAC_TB.v</ClosedNode>
         <ClosedNode>/EDAC_SCHEM_EDAC_SCHEM_sch_tb |home|ise|Xilinx_data|shira27-74|shira|IO_SIMUL_VER_TRY3|EDAC_TB.v</ClosedNode>
         <ClosedNode>/EDAC_TESTER |home|ise|Xilinx_data|EDAC_LAST_VER|IO_SIMUL_8BIT_NO_LUT|EDAC_TESTER.v</ClosedNode>
         <ClosedNode>/EDAC_TESTER |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|EDAC_TESTER.v</ClosedNode>
         <ClosedNode>/EDAC_TESTER |home|ise|Xilinx_data|IO_SIMUL_VER|EDAC_TESTER.v/uut - EDAC/decoder - EDAC_decoder</ClosedNode>
         <ClosedNode>/EDAC_TESTER |home|ise|Xilinx_data|extra_try|11_5|IO_SIMUL_8BIT|EDAC_TESTER.v</ClosedNode>
         <ClosedNode>/EDAC_TESTER |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|EDAC_TESTER.v</ClosedNode>
         <ClosedNode>/EDAC_TESTER |home|ise|Xilinx_data|shira27-74|shira|IO_SIMUL_VER_TRY3|EDAC_TESTER.v</ClosedNode>
         <ClosedNode>/ENCODER_TB |home|ise|Xilinx_data|IO_SIMUL_VER|ENCODER_TB.v</ClosedNode>
         <ClosedNode>/ENCODER_TB |home|ise|Xilinx_data|shira27-74|shira|IO_SIMUL_VER_TRY3|ENCODER_TB.v</ClosedNode>
         <ClosedNode>/IO_SIM E:|VERILOG_2024|IO_SIMUL_VER|IO_SIM.v</ClosedNode>
         <ClosedNode>/IO_SIM_DLX E:|adlx|B1|shirab2|Lab7|IO_SIMUL_VER|IO_SIM_DLX.sch/XLXI_1 - DLX</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb E:|adlx|B1|shirab2|Lab7|IO_SIMUL_VER|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_2 - DATA_PATH/XLXI_1 - IR_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb E:|adlx|B1|shirab2|Lab7|IO_SIMUL_VER|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_2 - DATA_PATH/XLXI_2 - GPR</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb E:|adlx|B1|shirab2|Lab7|IO_SIMUL_VER|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_2 - DATA_PATH/XLXI_6 - ALU_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb E:|adlx|B1|shirab2|Lab7|IO_SIMUL_VER|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb E:|adlx|B1|shirab2|Lab7|IO_SIMUL_VER|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_1 - IR_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb E:|adlx|B1|shirab2|Lab7|IO_SIMUL_VER|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_2 - GPR</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb E:|adlx|B1|shirab2|Lab7|IO_SIMUL_VER|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_6 - ALU_ENV/XLXI_3 - ADD_SUB_32b</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb E:|adlx|B1|shirab2|Lab7|IO_SIMUL_VER|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_6 - ALU_ENV/XLXI_4 - Comparator</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|IO_SIMUL_VER_TRY2|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|IO_SIMUL_VER_TRY2|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_2 - IO_SIM</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_1 - CONTROL</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_1 - IR_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_116 - EDAC_SCHEM</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_118 - EDAC_SCHEM</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_2 - GPR</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_6 - ALU_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_2 - IO_SIM</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|IO_SIMUL_VER|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|IO_SIMUL_VER|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_2 - IO_SIM</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|extra_try|11_5|IO_SIMUL_8BIT|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_1 - CONTROL</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|extra_try|11_5|IO_SIMUL_8BIT|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_1 - IR_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|extra_try|11_5|IO_SIMUL_8BIT|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_2 - GPR</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|extra_try|11_5|IO_SIMUL_8BIT|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_6 - ALU_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_1 - CONTROL</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_1 - IR_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_118 - EDAC_SCHEM</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_2 - GPR</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_6 - ALU_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_2 - IO_SIM</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|shira27-74|shira|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_1 - CONTROL</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|shira27-74|shira|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_1 - IR_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|shira27-74|shira|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_118 - EDAC_SCHEM</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|shira27-74|shira|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_2 - GPR</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|shira27-74|shira|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_1 - DLX/XLXI_3 - DATA_PATH/XLXI_6 - ALU_ENV</ClosedNode>
         <ClosedNode>/IO_SIM_DLX_IO_SIM_DLX_sch_tb |home|ise|Xilinx_data|shira27-74|shira|IO_SIMUL_VER_TRY3|IO_DLX_TB.v/UUT - IO_SIM_DLX/XLXI_2 - IO_SIM</ClosedNode>
         <ClosedNode>/IO_SIM_TEST E:|LAB_2024B|VERILOG_2024|Student_Projects|IO_SIMUL_VER|IO_SIM_TEST.v/uut - IO_SIM</ClosedNode>
         <ClosedNode>/IO_SIM_TEST E:|VERILOG_2024|IO_SIMUL_VER|IO_SIM_TEST.v/uut - IO_SIM</ClosedNode>
         <ClosedNode>/IO_SIM_TEST |home|ise|Xilinx_data|IO_SIMUL_VER_TRY3|IO_SIM_TEST.v/uut - IO_SIM</ClosedNode>
         <ClosedNode>/IO_SIM_TEST |home|ise|Xilinx_data|IO_SIMUL_VER|IO_SIM_TEST.v/uut - IO_SIM</ClosedNode>
         <ClosedNode>/IO_SIM_TEST |home|ise|Xilinx_data|shira27-74|shira|IO_SIMUL_VER_TRY3|IO_SIM_TEST.v</ClosedNode>
         <ClosedNode>/IR_TB |home|ise|Xilinx_data|IO_SIMUL_VER|IR_TB.v/uut - IR_ENV</ClosedNode>
         <ClosedNode>/IR_TB |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|IR_TB.v</ClosedNode>
         <ClosedNode>/IR_TB |home|ise|Xilinx_data|shira27-74|shira|IO_SIMUL_VER_TRY3|IR_TB.v</ClosedNode>
         <ClosedNode>/control_tb |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|control_tb.v</ClosedNode>
         <ClosedNode>/control_tb |home|ise|Xilinx_data|shira27-74|shira|IO_SIMUL_VER_TRY3|control_tb.v</ClosedNode>
         <ClosedNode>/decoder_tb |home|ise|Xilinx_data|shira27-74|shira|IO_SIMUL_VER_TRY3|decoder_tb.v</ClosedNode>
         <ClosedNode>/hamming_tb |home|ise|Xilinx_data|final_4_5|5-4|IO_SIMUL_VER_TRY3|hamming_tb.v</ClosedNode>
         <ClosedNode>/hamming_tb |home|ise|Xilinx_data|shira27-74|shira|IO_SIMUL_VER_TRY3|hamming_tb.v</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>IO_SIM_DLX_IO_SIM_DLX_sch_tb (/home/ise/Xilinx_data/Final_ver/Simulations/CORE_IO_SIMUL_8BIT_NO_LUT/IO_DLX_TB.v)</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000202000000010000000100000064000001c9000000020000000000000000000000000200000064ffffffff000000810000000300000002000001c90000000100000003000000000000000100000003</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >true</UserChangedColumnWidths>
      <CurrentItem>IO_SIM_DLX_IO_SIM_DLX_sch_tb (/home/ise/Xilinx_data/Final_ver/Simulations/CORE_IO_SIMUL_8BIT_NO_LUT/IO_DLX_TB.v)</CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001bf000000010000000100000000000000000000000064ffffffff000000810000000000000001000001bf0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_VERILOG" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem>Simulate Behavioral Model</SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001bf000000010000000100000000000000000000000064ffffffff000000810000000000000001000001bf0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem>Simulate Behavioral Model</CurrentItem>
   </ItemView>
   <SourceProcessView>000000ff00000000000000020000011b0000011b01000000050100000002</SourceProcessView>
   <CurrentView>Behavioral Simulation</CurrentView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_SCHEMATIC" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
         <ClosedNode>Configure Target Device</ClosedNode>
         <ClosedNode>Design Utilities/Compile HDL Simulation Libraries</ClosedNode>
         <ClosedNode>Implement Design</ClosedNode>
         <ClosedNode>Synthesize - XST</ClosedNode>
         <ClosedNode>User Constraints</ClosedNode>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem></SelectedItem>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001bf000000010000000100000000000000000000000064ffffffff000000810000000000000001000001bf0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem></CurrentItem>
   </ItemView>
   <ItemView engineview="BehavioralSim" sourcetype="DESUT_SCHEMATIC" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff000000000000000100000001000000000000000000000000000000000000000000000001bf000000010000000100000000000000000000000064ffffffff000000810000000000000001000001bf0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <ItemView engineview="SynthesisOnly" sourcetype="DESUT_CDC" guiview="Process" >
      <ClosedNodes>
         <ClosedNodesVersion>1</ClosedNodesVersion>
      </ClosedNodes>
      <SelectedItems>
         <SelectedItem/>
      </SelectedItems>
      <ScrollbarPosition orientation="vertical" >0</ScrollbarPosition>
      <ScrollbarPosition orientation="horizontal" >0</ScrollbarPosition>
      <ViewHeaderState orientation="horizontal" >000000ff0000000000000001000000010000000000000000000000000000000000000000000000016a000000010000000100000000000000000000000064ffffffff0000008100000000000000010000016a0000000100000000</ViewHeaderState>
      <UserChangedColumnWidths orientation="horizontal" >false</UserChangedColumnWidths>
      <CurrentItem/>
   </ItemView>
   <CopyAdditionalFiles/>
</Project>
