Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr  9 22:58:14 2025
| Host         : Laptoptycles running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file milestone_1_control_sets_placed.rpt
| Design       : milestone_1
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   175 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           29 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              45 |           12 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |              36 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |          Enable Signal         |                Set/Reset Signal               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------+-----------------------------------------------+------------------+----------------+--------------+
|  ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/G0 |                                |                                               |                1 |              1 |         1.00 |
|  ff4/ff4/tick_4                                 |                                |                                               |                1 |              1 |         1.00 |
|  ff0/CLK                                        |                                | ff5/TIMER_FINISHED_i_2_n_0                    |                1 |              1 |         1.00 |
| ~ff4/ff4/tick_4                                 |                                |                                               |                1 |              1 |         1.00 |
|  ff0/FSM_onehot_state_reg_n_0_[1]               |                                | ff0/REACTION_TIME_COUNT_EN_OUT_reg_i_1_n_0    |                1 |              1 |         1.00 |
|  ff4/ff5/tick_5                                 |                                |                                               |                1 |              1 |         1.00 |
|  ff4/ff1/tick_1                                 |                                |                                               |                1 |              1 |         1.00 |
| ~ff4/ff5/tick_5                                 |                                |                                               |                1 |              1 |         1.00 |
| ~ff4/ff1/tick_1                                 |                                |                                               |                1 |              1 |         1.00 |
|  ff4/ff0/tick_0                                 |                                |                                               |                1 |              1 |         1.00 |
| ~ff4/ff0/tick_0                                 |                                |                                               |                1 |              1 |         1.00 |
|  ff4/ff2/tick_2                                 |                                |                                               |                1 |              1 |         1.00 |
| ~ff4/ff2/tick_2                                 |                                |                                               |                1 |              1 |         1.00 |
|  ff1/CLK                                        | ff0/last_triggers[0]_i_1_n_0   |                                               |                1 |              1 |         1.00 |
| ~ff1/CLK                                        |                                |                                               |                1 |              1 |         1.00 |
|  ff4/ff3/tick_3                                 |                                |                                               |                1 |              1 |         1.00 |
| ~ff4/ff3/tick_3                                 |                                |                                               |                1 |              1 |         1.00 |
|  ff0/FSM_onehot_state_reg_n_0_[0]               |                                |                                               |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG                            |                                |                                               |                2 |              2 |         1.00 |
|  ff4/ff4/tick_4                                 | ff0/REACTION_TIME_COUNT_EN_OUT | ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q |                1 |              4 |         4.00 |
|  ff4/ff6/tick_reg__0_0                          | ff0/REACTION_TIME_COUNT_EN_OUT | ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q |                2 |              4 |         2.00 |
|  ff4/ff5/tick_5                                 | ff0/REACTION_TIME_COUNT_EN_OUT | ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q |                2 |              4 |         2.00 |
|  ff1/CLK                                        | ff0/REACTION_TIME_COUNT_EN_OUT | ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q |                1 |              4 |         4.00 |
|  ff4/ff1/tick_1                                 | ff0/REACTION_TIME_COUNT_EN_OUT | ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q |                1 |              4 |         4.00 |
|  ff4/ff2/tick_2                                 | ff0/REACTION_TIME_COUNT_EN_OUT | ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q |                1 |              4 |         4.00 |
|  ff4/ff0/tick_0                                 | ff0/REACTION_TIME_COUNT_EN_OUT | ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q |                1 |              4 |         4.00 |
|  ff0/CLK                                        | ff5/count                      | ff5/TIMER_FINISHED_i_2_n_0                    |                1 |              4 |         4.00 |
|  ff4/ff3/tick_3                                 | ff0/REACTION_TIME_COUNT_EN_OUT | ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q |                1 |              4 |         4.00 |
|  ff1/CLK                                        |                                |                                               |                3 |              8 |         2.67 |
|  ff3/E[0]                                       |                                |                                               |                3 |              8 |         2.67 |
|  ff10/CLK                                       |                                |                                               |                6 |             13 |         2.17 |
|  CLK100MHZ_IBUF_BUFG                            |                                | ff1/clear                                     |                4 |             16 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                            |                                | ff10/count0_carry__1_n_2                      |                7 |             28 |         4.00 |
+-------------------------------------------------+--------------------------------+-----------------------------------------------+------------------+----------------+--------------+


