#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002a3a7548e70 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000002a3a75c26e0_0 .net "PC", 31 0, v000002a3a75bcf70_0;  1 drivers
v000002a3a75c2fa0_0 .var "clk", 0 0;
v000002a3a75c3540_0 .net "clkout", 0 0, L_000002a3a760c7f0;  1 drivers
v000002a3a75c3b80_0 .net "cycles_consumed", 31 0, v000002a3a75c18f0_0;  1 drivers
v000002a3a75c39a0_0 .var "rst", 0 0;
S_000002a3a74e65b0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000002a3a7548e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002a3a7561930 .param/l "RType" 0 4 2, C4<000000>;
P_000002a3a7561968 .param/l "add" 0 4 5, C4<100000>;
P_000002a3a75619a0 .param/l "addi" 0 4 8, C4<001000>;
P_000002a3a75619d8 .param/l "addu" 0 4 5, C4<100001>;
P_000002a3a7561a10 .param/l "and_" 0 4 5, C4<100100>;
P_000002a3a7561a48 .param/l "andi" 0 4 8, C4<001100>;
P_000002a3a7561a80 .param/l "beq" 0 4 10, C4<000100>;
P_000002a3a7561ab8 .param/l "bne" 0 4 10, C4<000101>;
P_000002a3a7561af0 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_000002a3a7561b28 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002a3a7561b60 .param/l "j" 0 4 12, C4<000010>;
P_000002a3a7561b98 .param/l "jal" 0 4 12, C4<000011>;
P_000002a3a7561bd0 .param/l "jr" 0 4 6, C4<001000>;
P_000002a3a7561c08 .param/l "lw" 0 4 8, C4<100011>;
P_000002a3a7561c40 .param/l "nor_" 0 4 5, C4<100111>;
P_000002a3a7561c78 .param/l "or_" 0 4 5, C4<100101>;
P_000002a3a7561cb0 .param/l "ori" 0 4 8, C4<001101>;
P_000002a3a7561ce8 .param/l "sgt" 0 4 6, C4<101011>;
P_000002a3a7561d20 .param/l "sll" 0 4 6, C4<000000>;
P_000002a3a7561d58 .param/l "slt" 0 4 5, C4<101010>;
P_000002a3a7561d90 .param/l "slti" 0 4 8, C4<101010>;
P_000002a3a7561dc8 .param/l "srl" 0 4 6, C4<000010>;
P_000002a3a7561e00 .param/l "sub" 0 4 5, C4<100010>;
P_000002a3a7561e38 .param/l "subu" 0 4 5, C4<100011>;
P_000002a3a7561e70 .param/l "sw" 0 4 8, C4<101011>;
P_000002a3a7561ea8 .param/l "xor_" 0 4 5, C4<100110>;
P_000002a3a7561ee0 .param/l "xori" 0 4 8, C4<001110>;
L_000002a3a7527e70 .functor NOT 1, v000002a3a75c39a0_0, C4<0>, C4<0>, C4<0>;
L_000002a3a760c400 .functor NOT 1, v000002a3a75c39a0_0, C4<0>, C4<0>, C4<0>;
L_000002a3a760c6a0 .functor NOT 1, v000002a3a75c39a0_0, C4<0>, C4<0>, C4<0>;
L_000002a3a760c390 .functor NOT 1, v000002a3a75c39a0_0, C4<0>, C4<0>, C4<0>;
L_000002a3a760c710 .functor NOT 1, v000002a3a75c39a0_0, C4<0>, C4<0>, C4<0>;
L_000002a3a760c2b0 .functor NOT 1, v000002a3a75c39a0_0, C4<0>, C4<0>, C4<0>;
L_000002a3a760c630 .functor NOT 1, v000002a3a75c39a0_0, C4<0>, C4<0>, C4<0>;
L_000002a3a760cc50 .functor NOT 1, v000002a3a75c39a0_0, C4<0>, C4<0>, C4<0>;
L_000002a3a760c7f0 .functor OR 1, v000002a3a75c2fa0_0, v000002a3a754a5c0_0, C4<0>, C4<0>;
L_000002a3a760c940 .functor OR 1, L_000002a3a75c2dc0, L_000002a3a75c3e00, C4<0>, C4<0>;
L_000002a3a760d040 .functor AND 1, L_000002a3a75c23c0, L_000002a3a75c2f00, C4<1>, C4<1>;
L_000002a3a760cf60 .functor NOT 1, v000002a3a75c39a0_0, C4<0>, C4<0>, C4<0>;
L_000002a3a760c8d0 .functor OR 1, L_000002a3a76208b0, L_000002a3a7620b30, C4<0>, C4<0>;
L_000002a3a760c1d0 .functor OR 1, L_000002a3a760c8d0, L_000002a3a761f910, C4<0>, C4<0>;
L_000002a3a760c780 .functor OR 1, L_000002a3a7620770, L_000002a3a761f9b0, C4<0>, C4<0>;
L_000002a3a760c9b0 .functor AND 1, L_000002a3a7620270, L_000002a3a760c780, C4<1>, C4<1>;
L_000002a3a760cb00 .functor OR 1, L_000002a3a7620ef0, L_000002a3a761fcd0, C4<0>, C4<0>;
L_000002a3a760ca20 .functor AND 1, L_000002a3a7620e50, L_000002a3a760cb00, C4<1>, C4<1>;
L_000002a3a760cfd0 .functor NOT 1, L_000002a3a760c7f0, C4<0>, C4<0>, C4<0>;
v000002a3a75bc930_0 .net "ALUOp", 3 0, v000002a3a754b420_0;  1 drivers
v000002a3a75bda10_0 .net "ALUResult", 31 0, v000002a3a75b8370_0;  1 drivers
v000002a3a75bc890_0 .net "ALUSrc", 0 0, v000002a3a754a2a0_0;  1 drivers
v000002a3a75bdbf0_0 .net "ALUin2", 31 0, L_000002a3a7621030;  1 drivers
v000002a3a75bc1b0_0 .net "MemReadEn", 0 0, v000002a3a7549800_0;  1 drivers
v000002a3a75bdc90_0 .net "MemWriteEn", 0 0, v000002a3a75498a0_0;  1 drivers
v000002a3a75bcd90_0 .net "MemtoReg", 0 0, v000002a3a7549940_0;  1 drivers
v000002a3a75bdd30_0 .net "PC", 31 0, v000002a3a75bcf70_0;  alias, 1 drivers
v000002a3a75bc9d0_0 .net "PCPlus1", 31 0, L_000002a3a75c2aa0;  1 drivers
v000002a3a75bc4d0_0 .net "PCsrc", 1 0, v000002a3a75b9270_0;  1 drivers
v000002a3a75bd8d0_0 .net "RegDst", 0 0, v000002a3a754a340_0;  1 drivers
v000002a3a75bcbb0_0 .net "RegWriteEn", 0 0, v000002a3a75499e0_0;  1 drivers
v000002a3a75bd790_0 .net "WriteRegister", 4 0, L_000002a3a761f5f0;  1 drivers
v000002a3a75bcb10_0 .net *"_ivl_0", 0 0, L_000002a3a7527e70;  1 drivers
L_000002a3a75c4150 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002a3a75bce30_0 .net/2u *"_ivl_10", 4 0, L_000002a3a75c4150;  1 drivers
L_000002a3a75c4540 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75bde70_0 .net *"_ivl_101", 15 0, L_000002a3a75c4540;  1 drivers
v000002a3a75bc570_0 .net *"_ivl_102", 31 0, L_000002a3a75c2b40;  1 drivers
L_000002a3a75c4588 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75bd010_0 .net *"_ivl_105", 25 0, L_000002a3a75c4588;  1 drivers
L_000002a3a75c45d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75bcc50_0 .net/2u *"_ivl_106", 31 0, L_000002a3a75c45d0;  1 drivers
v000002a3a75bddd0_0 .net *"_ivl_108", 0 0, L_000002a3a75c23c0;  1 drivers
L_000002a3a75c4618 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002a3a75bdf10_0 .net/2u *"_ivl_110", 5 0, L_000002a3a75c4618;  1 drivers
v000002a3a75bdfb0_0 .net *"_ivl_112", 0 0, L_000002a3a75c2f00;  1 drivers
v000002a3a75bc250_0 .net *"_ivl_115", 0 0, L_000002a3a760d040;  1 drivers
v000002a3a75bc2f0_0 .net *"_ivl_116", 47 0, L_000002a3a75c3040;  1 drivers
L_000002a3a75c4660 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75bc750_0 .net *"_ivl_119", 15 0, L_000002a3a75c4660;  1 drivers
L_000002a3a75c4198 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a3a75bd0b0_0 .net/2u *"_ivl_12", 5 0, L_000002a3a75c4198;  1 drivers
v000002a3a75bc390_0 .net *"_ivl_120", 47 0, L_000002a3a75c2460;  1 drivers
L_000002a3a75c46a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75bccf0_0 .net *"_ivl_123", 15 0, L_000002a3a75c46a8;  1 drivers
v000002a3a75bc430_0 .net *"_ivl_125", 0 0, L_000002a3a75c2640;  1 drivers
v000002a3a75bced0_0 .net *"_ivl_126", 31 0, L_000002a3a75c30e0;  1 drivers
v000002a3a75bc610_0 .net *"_ivl_128", 47 0, L_000002a3a75c3180;  1 drivers
v000002a3a75bd150_0 .net *"_ivl_130", 47 0, L_000002a3a75c3220;  1 drivers
v000002a3a75bc6b0_0 .net *"_ivl_132", 47 0, L_000002a3a75c3360;  1 drivers
v000002a3a75bd1f0_0 .net *"_ivl_134", 47 0, L_000002a3a75c3400;  1 drivers
L_000002a3a75c46f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a3a75bd290_0 .net/2u *"_ivl_138", 1 0, L_000002a3a75c46f0;  1 drivers
v000002a3a75bdab0_0 .net *"_ivl_14", 0 0, L_000002a3a75c2be0;  1 drivers
v000002a3a75bd330_0 .net *"_ivl_140", 0 0, L_000002a3a75c3680;  1 drivers
L_000002a3a75c4738 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000002a3a75bd3d0_0 .net/2u *"_ivl_142", 1 0, L_000002a3a75c4738;  1 drivers
v000002a3a75bd470_0 .net *"_ivl_144", 0 0, L_000002a3a75c3900;  1 drivers
L_000002a3a75c4780 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000002a3a75bd510_0 .net/2u *"_ivl_146", 1 0, L_000002a3a75c4780;  1 drivers
v000002a3a75bd5b0_0 .net *"_ivl_148", 0 0, L_000002a3a7620a90;  1 drivers
L_000002a3a75c47c8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002a3a75bd650_0 .net/2u *"_ivl_150", 31 0, L_000002a3a75c47c8;  1 drivers
L_000002a3a75c4810 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000002a3a75bd6f0_0 .net/2u *"_ivl_152", 31 0, L_000002a3a75c4810;  1 drivers
v000002a3a75bdb50_0 .net *"_ivl_154", 31 0, L_000002a3a7620f90;  1 drivers
v000002a3a75bd830_0 .net *"_ivl_156", 31 0, L_000002a3a7620590;  1 drivers
L_000002a3a75c41e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002a3a75bffc0_0 .net/2u *"_ivl_16", 4 0, L_000002a3a75c41e0;  1 drivers
v000002a3a75bf020_0 .net *"_ivl_160", 0 0, L_000002a3a760cf60;  1 drivers
L_000002a3a75c48a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75bf840_0 .net/2u *"_ivl_162", 31 0, L_000002a3a75c48a0;  1 drivers
L_000002a3a75c4978 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002a3a75be580_0 .net/2u *"_ivl_166", 5 0, L_000002a3a75c4978;  1 drivers
v000002a3a75bff20_0 .net *"_ivl_168", 0 0, L_000002a3a76208b0;  1 drivers
L_000002a3a75c49c0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002a3a75be1c0_0 .net/2u *"_ivl_170", 5 0, L_000002a3a75c49c0;  1 drivers
v000002a3a75be120_0 .net *"_ivl_172", 0 0, L_000002a3a7620b30;  1 drivers
v000002a3a75bea80_0 .net *"_ivl_175", 0 0, L_000002a3a760c8d0;  1 drivers
L_000002a3a75c4a08 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002a3a75be8a0_0 .net/2u *"_ivl_176", 5 0, L_000002a3a75c4a08;  1 drivers
v000002a3a75be260_0 .net *"_ivl_178", 0 0, L_000002a3a761f910;  1 drivers
v000002a3a75bf340_0 .net *"_ivl_181", 0 0, L_000002a3a760c1d0;  1 drivers
L_000002a3a75c4a50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75be300_0 .net/2u *"_ivl_182", 15 0, L_000002a3a75c4a50;  1 drivers
v000002a3a75bebc0_0 .net *"_ivl_184", 31 0, L_000002a3a7620310;  1 drivers
v000002a3a75bf200_0 .net *"_ivl_187", 0 0, L_000002a3a76201d0;  1 drivers
v000002a3a75be620_0 .net *"_ivl_188", 15 0, L_000002a3a761f7d0;  1 drivers
v000002a3a75be3a0_0 .net *"_ivl_19", 4 0, L_000002a3a75c2140;  1 drivers
v000002a3a75be760_0 .net *"_ivl_190", 31 0, L_000002a3a761feb0;  1 drivers
v000002a3a75bfde0_0 .net *"_ivl_194", 31 0, L_000002a3a761f230;  1 drivers
L_000002a3a75c4a98 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75bf980_0 .net *"_ivl_197", 25 0, L_000002a3a75c4a98;  1 drivers
L_000002a3a75c4ae0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75beb20_0 .net/2u *"_ivl_198", 31 0, L_000002a3a75c4ae0;  1 drivers
L_000002a3a75c4108 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75bfd40_0 .net/2u *"_ivl_2", 5 0, L_000002a3a75c4108;  1 drivers
v000002a3a75be9e0_0 .net *"_ivl_20", 4 0, L_000002a3a75c2820;  1 drivers
v000002a3a75be6c0_0 .net *"_ivl_200", 0 0, L_000002a3a7620270;  1 drivers
L_000002a3a75c4b28 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75bfe80_0 .net/2u *"_ivl_202", 5 0, L_000002a3a75c4b28;  1 drivers
v000002a3a75bfc00_0 .net *"_ivl_204", 0 0, L_000002a3a7620770;  1 drivers
L_000002a3a75c4b70 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002a3a75bfac0_0 .net/2u *"_ivl_206", 5 0, L_000002a3a75c4b70;  1 drivers
v000002a3a75beda0_0 .net *"_ivl_208", 0 0, L_000002a3a761f9b0;  1 drivers
v000002a3a75bec60_0 .net *"_ivl_211", 0 0, L_000002a3a760c780;  1 drivers
v000002a3a75be440_0 .net *"_ivl_213", 0 0, L_000002a3a760c9b0;  1 drivers
L_000002a3a75c4bb8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a3a75be800_0 .net/2u *"_ivl_214", 5 0, L_000002a3a75c4bb8;  1 drivers
v000002a3a75beee0_0 .net *"_ivl_216", 0 0, L_000002a3a761f2d0;  1 drivers
L_000002a3a75c4c00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a3a75bfb60_0 .net/2u *"_ivl_218", 31 0, L_000002a3a75c4c00;  1 drivers
v000002a3a75be4e0_0 .net *"_ivl_220", 31 0, L_000002a3a761f190;  1 drivers
v000002a3a75be940_0 .net *"_ivl_224", 31 0, L_000002a3a761f370;  1 drivers
L_000002a3a75c4c48 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75bed00_0 .net *"_ivl_227", 25 0, L_000002a3a75c4c48;  1 drivers
L_000002a3a75c4c90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75bee40_0 .net/2u *"_ivl_228", 31 0, L_000002a3a75c4c90;  1 drivers
v000002a3a75bf8e0_0 .net *"_ivl_230", 0 0, L_000002a3a7620e50;  1 drivers
L_000002a3a75c4cd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75bfa20_0 .net/2u *"_ivl_232", 5 0, L_000002a3a75c4cd8;  1 drivers
v000002a3a75bef80_0 .net *"_ivl_234", 0 0, L_000002a3a7620ef0;  1 drivers
L_000002a3a75c4d20 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002a3a75bf0c0_0 .net/2u *"_ivl_236", 5 0, L_000002a3a75c4d20;  1 drivers
v000002a3a75bf160_0 .net *"_ivl_238", 0 0, L_000002a3a761fcd0;  1 drivers
v000002a3a75bf2a0_0 .net *"_ivl_24", 0 0, L_000002a3a760c6a0;  1 drivers
v000002a3a75bf3e0_0 .net *"_ivl_241", 0 0, L_000002a3a760cb00;  1 drivers
v000002a3a75bf480_0 .net *"_ivl_243", 0 0, L_000002a3a760ca20;  1 drivers
L_000002a3a75c4d68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a3a75bf520_0 .net/2u *"_ivl_244", 5 0, L_000002a3a75c4d68;  1 drivers
v000002a3a75bfca0_0 .net *"_ivl_246", 0 0, L_000002a3a761f690;  1 drivers
v000002a3a75bf5c0_0 .net *"_ivl_248", 31 0, L_000002a3a761fa50;  1 drivers
L_000002a3a75c4228 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002a3a75bf660_0 .net/2u *"_ivl_26", 4 0, L_000002a3a75c4228;  1 drivers
v000002a3a75bf700_0 .net *"_ivl_29", 4 0, L_000002a3a75c3c20;  1 drivers
v000002a3a75bf7a0_0 .net *"_ivl_32", 0 0, L_000002a3a760c390;  1 drivers
L_000002a3a75c4270 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002a3a75c0590_0 .net/2u *"_ivl_34", 4 0, L_000002a3a75c4270;  1 drivers
v000002a3a75c1990_0 .net *"_ivl_37", 4 0, L_000002a3a75c2c80;  1 drivers
v000002a3a75c1f30_0 .net *"_ivl_40", 0 0, L_000002a3a760c710;  1 drivers
L_000002a3a75c42b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75c1a30_0 .net/2u *"_ivl_42", 15 0, L_000002a3a75c42b8;  1 drivers
v000002a3a75c0f90_0 .net *"_ivl_45", 15 0, L_000002a3a75c3720;  1 drivers
v000002a3a75c1fd0_0 .net *"_ivl_48", 0 0, L_000002a3a760c2b0;  1 drivers
v000002a3a75c1710_0 .net *"_ivl_5", 5 0, L_000002a3a75c35e0;  1 drivers
L_000002a3a75c4300 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75c1670_0 .net/2u *"_ivl_50", 36 0, L_000002a3a75c4300;  1 drivers
L_000002a3a75c4348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75c0810_0 .net/2u *"_ivl_52", 31 0, L_000002a3a75c4348;  1 drivers
v000002a3a75c0d10_0 .net *"_ivl_55", 4 0, L_000002a3a75c37c0;  1 drivers
v000002a3a75c0db0_0 .net *"_ivl_56", 36 0, L_000002a3a75c2a00;  1 drivers
v000002a3a75c0b30_0 .net *"_ivl_58", 36 0, L_000002a3a75c2d20;  1 drivers
v000002a3a75c17b0_0 .net *"_ivl_62", 0 0, L_000002a3a760c630;  1 drivers
L_000002a3a75c4390 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75c10d0_0 .net/2u *"_ivl_64", 5 0, L_000002a3a75c4390;  1 drivers
v000002a3a75c0130_0 .net *"_ivl_67", 5 0, L_000002a3a75c2280;  1 drivers
v000002a3a75c1850_0 .net *"_ivl_70", 0 0, L_000002a3a760cc50;  1 drivers
L_000002a3a75c43d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75c0950_0 .net/2u *"_ivl_72", 57 0, L_000002a3a75c43d8;  1 drivers
L_000002a3a75c4420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75c09f0_0 .net/2u *"_ivl_74", 31 0, L_000002a3a75c4420;  1 drivers
v000002a3a75c01d0_0 .net *"_ivl_77", 25 0, L_000002a3a75c2e60;  1 drivers
v000002a3a75c08b0_0 .net *"_ivl_78", 57 0, L_000002a3a75c32c0;  1 drivers
v000002a3a75c0e50_0 .net *"_ivl_8", 0 0, L_000002a3a760c400;  1 drivers
v000002a3a75c0a90_0 .net *"_ivl_80", 57 0, L_000002a3a75c2780;  1 drivers
L_000002a3a75c4468 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002a3a75c1210_0 .net/2u *"_ivl_84", 31 0, L_000002a3a75c4468;  1 drivers
L_000002a3a75c44b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002a3a75c0ef0_0 .net/2u *"_ivl_88", 5 0, L_000002a3a75c44b0;  1 drivers
v000002a3a75c12b0_0 .net *"_ivl_90", 0 0, L_000002a3a75c2dc0;  1 drivers
L_000002a3a75c44f8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002a3a75c1030_0 .net/2u *"_ivl_92", 5 0, L_000002a3a75c44f8;  1 drivers
v000002a3a75c1ad0_0 .net *"_ivl_94", 0 0, L_000002a3a75c3e00;  1 drivers
v000002a3a75c04f0_0 .net *"_ivl_97", 0 0, L_000002a3a760c940;  1 drivers
v000002a3a75c1b70_0 .net *"_ivl_98", 47 0, L_000002a3a75c2320;  1 drivers
v000002a3a75c0310_0 .net "adderResult", 31 0, L_000002a3a75c34a0;  1 drivers
v000002a3a75c1e90_0 .net "address", 31 0, L_000002a3a75c3d60;  1 drivers
v000002a3a75c1350_0 .net "clk", 0 0, L_000002a3a760c7f0;  alias, 1 drivers
v000002a3a75c18f0_0 .var "cycles_consumed", 31 0;
o000002a3a7581048 .functor BUFZ 1, C4<z>; HiZ drive
v000002a3a75c1c10_0 .net "excep_flag", 0 0, o000002a3a7581048;  0 drivers
v000002a3a75c0270_0 .net "extImm", 31 0, L_000002a3a7620bd0;  1 drivers
v000002a3a75c0c70_0 .net "funct", 5 0, L_000002a3a75c3860;  1 drivers
v000002a3a75c13f0_0 .net "hlt", 0 0, v000002a3a754a5c0_0;  1 drivers
v000002a3a75c03b0_0 .net "imm", 15 0, L_000002a3a75c3cc0;  1 drivers
v000002a3a75c06d0_0 .net "immediate", 31 0, L_000002a3a7620c70;  1 drivers
v000002a3a75c1cb0_0 .net "input_clk", 0 0, v000002a3a75c2fa0_0;  1 drivers
v000002a3a75c1d50_0 .net "instruction", 31 0, L_000002a3a761f730;  1 drivers
v000002a3a75c1df0_0 .net "memoryReadData", 31 0, v000002a3a75b89b0_0;  1 drivers
v000002a3a75c0450_0 .net "nextPC", 31 0, L_000002a3a7620630;  1 drivers
v000002a3a75c0630_0 .net "opcode", 5 0, L_000002a3a75c2960;  1 drivers
v000002a3a75c0770_0 .net "rd", 4 0, L_000002a3a75c3f40;  1 drivers
v000002a3a75c0bd0_0 .net "readData1", 31 0, L_000002a3a760c160;  1 drivers
v000002a3a75c1170_0 .net "readData1_w", 31 0, L_000002a3a761fff0;  1 drivers
v000002a3a75c1490_0 .net "readData2", 31 0, L_000002a3a760c860;  1 drivers
v000002a3a75c1530_0 .net "rs", 4 0, L_000002a3a75c25a0;  1 drivers
v000002a3a75c15d0_0 .net "rst", 0 0, v000002a3a75c39a0_0;  1 drivers
v000002a3a75c3ea0_0 .net "rt", 4 0, L_000002a3a75c3fe0;  1 drivers
v000002a3a75c3a40_0 .net "shamt", 31 0, L_000002a3a75c21e0;  1 drivers
v000002a3a75c28c0_0 .net "wire_instruction", 31 0, L_000002a3a760c5c0;  1 drivers
v000002a3a75c3ae0_0 .net "writeData", 31 0, L_000002a3a761faf0;  1 drivers
v000002a3a75c2500_0 .net "zero", 0 0, L_000002a3a76203b0;  1 drivers
L_000002a3a75c35e0 .part L_000002a3a761f730, 26, 6;
L_000002a3a75c2960 .functor MUXZ 6, L_000002a3a75c35e0, L_000002a3a75c4108, L_000002a3a7527e70, C4<>;
L_000002a3a75c2be0 .cmp/eq 6, L_000002a3a75c2960, L_000002a3a75c4198;
L_000002a3a75c2140 .part L_000002a3a761f730, 11, 5;
L_000002a3a75c2820 .functor MUXZ 5, L_000002a3a75c2140, L_000002a3a75c41e0, L_000002a3a75c2be0, C4<>;
L_000002a3a75c3f40 .functor MUXZ 5, L_000002a3a75c2820, L_000002a3a75c4150, L_000002a3a760c400, C4<>;
L_000002a3a75c3c20 .part L_000002a3a761f730, 21, 5;
L_000002a3a75c25a0 .functor MUXZ 5, L_000002a3a75c3c20, L_000002a3a75c4228, L_000002a3a760c6a0, C4<>;
L_000002a3a75c2c80 .part L_000002a3a761f730, 16, 5;
L_000002a3a75c3fe0 .functor MUXZ 5, L_000002a3a75c2c80, L_000002a3a75c4270, L_000002a3a760c390, C4<>;
L_000002a3a75c3720 .part L_000002a3a761f730, 0, 16;
L_000002a3a75c3cc0 .functor MUXZ 16, L_000002a3a75c3720, L_000002a3a75c42b8, L_000002a3a760c710, C4<>;
L_000002a3a75c37c0 .part L_000002a3a761f730, 6, 5;
L_000002a3a75c2a00 .concat [ 5 32 0 0], L_000002a3a75c37c0, L_000002a3a75c4348;
L_000002a3a75c2d20 .functor MUXZ 37, L_000002a3a75c2a00, L_000002a3a75c4300, L_000002a3a760c2b0, C4<>;
L_000002a3a75c21e0 .part L_000002a3a75c2d20, 0, 32;
L_000002a3a75c2280 .part L_000002a3a761f730, 0, 6;
L_000002a3a75c3860 .functor MUXZ 6, L_000002a3a75c2280, L_000002a3a75c4390, L_000002a3a760c630, C4<>;
L_000002a3a75c2e60 .part L_000002a3a761f730, 0, 26;
L_000002a3a75c32c0 .concat [ 26 32 0 0], L_000002a3a75c2e60, L_000002a3a75c4420;
L_000002a3a75c2780 .functor MUXZ 58, L_000002a3a75c32c0, L_000002a3a75c43d8, L_000002a3a760cc50, C4<>;
L_000002a3a75c3d60 .part L_000002a3a75c2780, 0, 32;
L_000002a3a75c2aa0 .arith/sum 32, v000002a3a75bcf70_0, L_000002a3a75c4468;
L_000002a3a75c2dc0 .cmp/eq 6, L_000002a3a75c2960, L_000002a3a75c44b0;
L_000002a3a75c3e00 .cmp/eq 6, L_000002a3a75c2960, L_000002a3a75c44f8;
L_000002a3a75c2320 .concat [ 32 16 0 0], L_000002a3a75c3d60, L_000002a3a75c4540;
L_000002a3a75c2b40 .concat [ 6 26 0 0], L_000002a3a75c2960, L_000002a3a75c4588;
L_000002a3a75c23c0 .cmp/eq 32, L_000002a3a75c2b40, L_000002a3a75c45d0;
L_000002a3a75c2f00 .cmp/eq 6, L_000002a3a75c3860, L_000002a3a75c4618;
L_000002a3a75c3040 .concat [ 32 16 0 0], L_000002a3a760c160, L_000002a3a75c4660;
L_000002a3a75c2460 .concat [ 32 16 0 0], v000002a3a75bcf70_0, L_000002a3a75c46a8;
L_000002a3a75c2640 .part L_000002a3a75c3cc0, 15, 1;
LS_000002a3a75c30e0_0_0 .concat [ 1 1 1 1], L_000002a3a75c2640, L_000002a3a75c2640, L_000002a3a75c2640, L_000002a3a75c2640;
LS_000002a3a75c30e0_0_4 .concat [ 1 1 1 1], L_000002a3a75c2640, L_000002a3a75c2640, L_000002a3a75c2640, L_000002a3a75c2640;
LS_000002a3a75c30e0_0_8 .concat [ 1 1 1 1], L_000002a3a75c2640, L_000002a3a75c2640, L_000002a3a75c2640, L_000002a3a75c2640;
LS_000002a3a75c30e0_0_12 .concat [ 1 1 1 1], L_000002a3a75c2640, L_000002a3a75c2640, L_000002a3a75c2640, L_000002a3a75c2640;
LS_000002a3a75c30e0_0_16 .concat [ 1 1 1 1], L_000002a3a75c2640, L_000002a3a75c2640, L_000002a3a75c2640, L_000002a3a75c2640;
LS_000002a3a75c30e0_0_20 .concat [ 1 1 1 1], L_000002a3a75c2640, L_000002a3a75c2640, L_000002a3a75c2640, L_000002a3a75c2640;
LS_000002a3a75c30e0_0_24 .concat [ 1 1 1 1], L_000002a3a75c2640, L_000002a3a75c2640, L_000002a3a75c2640, L_000002a3a75c2640;
LS_000002a3a75c30e0_0_28 .concat [ 1 1 1 1], L_000002a3a75c2640, L_000002a3a75c2640, L_000002a3a75c2640, L_000002a3a75c2640;
LS_000002a3a75c30e0_1_0 .concat [ 4 4 4 4], LS_000002a3a75c30e0_0_0, LS_000002a3a75c30e0_0_4, LS_000002a3a75c30e0_0_8, LS_000002a3a75c30e0_0_12;
LS_000002a3a75c30e0_1_4 .concat [ 4 4 4 4], LS_000002a3a75c30e0_0_16, LS_000002a3a75c30e0_0_20, LS_000002a3a75c30e0_0_24, LS_000002a3a75c30e0_0_28;
L_000002a3a75c30e0 .concat [ 16 16 0 0], LS_000002a3a75c30e0_1_0, LS_000002a3a75c30e0_1_4;
L_000002a3a75c3180 .concat [ 16 32 0 0], L_000002a3a75c3cc0, L_000002a3a75c30e0;
L_000002a3a75c3220 .arith/sum 48, L_000002a3a75c2460, L_000002a3a75c3180;
L_000002a3a75c3360 .functor MUXZ 48, L_000002a3a75c3220, L_000002a3a75c3040, L_000002a3a760d040, C4<>;
L_000002a3a75c3400 .functor MUXZ 48, L_000002a3a75c3360, L_000002a3a75c2320, L_000002a3a760c940, C4<>;
L_000002a3a75c34a0 .part L_000002a3a75c3400, 0, 32;
L_000002a3a75c3680 .cmp/eq 2, v000002a3a75b9270_0, L_000002a3a75c46f0;
L_000002a3a75c3900 .cmp/eq 2, v000002a3a75b9270_0, L_000002a3a75c4738;
L_000002a3a7620a90 .cmp/eq 2, v000002a3a75b9270_0, L_000002a3a75c4780;
L_000002a3a7620f90 .functor MUXZ 32, L_000002a3a75c4810, L_000002a3a75c47c8, L_000002a3a7620a90, C4<>;
L_000002a3a7620590 .functor MUXZ 32, L_000002a3a7620f90, L_000002a3a75c34a0, L_000002a3a75c3900, C4<>;
L_000002a3a7620630 .functor MUXZ 32, L_000002a3a7620590, L_000002a3a75c2aa0, L_000002a3a75c3680, C4<>;
L_000002a3a761f730 .functor MUXZ 32, L_000002a3a760c5c0, L_000002a3a75c48a0, L_000002a3a760cf60, C4<>;
L_000002a3a76208b0 .cmp/eq 6, L_000002a3a75c2960, L_000002a3a75c4978;
L_000002a3a7620b30 .cmp/eq 6, L_000002a3a75c2960, L_000002a3a75c49c0;
L_000002a3a761f910 .cmp/eq 6, L_000002a3a75c2960, L_000002a3a75c4a08;
L_000002a3a7620310 .concat [ 16 16 0 0], L_000002a3a75c3cc0, L_000002a3a75c4a50;
L_000002a3a76201d0 .part L_000002a3a75c3cc0, 15, 1;
LS_000002a3a761f7d0_0_0 .concat [ 1 1 1 1], L_000002a3a76201d0, L_000002a3a76201d0, L_000002a3a76201d0, L_000002a3a76201d0;
LS_000002a3a761f7d0_0_4 .concat [ 1 1 1 1], L_000002a3a76201d0, L_000002a3a76201d0, L_000002a3a76201d0, L_000002a3a76201d0;
LS_000002a3a761f7d0_0_8 .concat [ 1 1 1 1], L_000002a3a76201d0, L_000002a3a76201d0, L_000002a3a76201d0, L_000002a3a76201d0;
LS_000002a3a761f7d0_0_12 .concat [ 1 1 1 1], L_000002a3a76201d0, L_000002a3a76201d0, L_000002a3a76201d0, L_000002a3a76201d0;
L_000002a3a761f7d0 .concat [ 4 4 4 4], LS_000002a3a761f7d0_0_0, LS_000002a3a761f7d0_0_4, LS_000002a3a761f7d0_0_8, LS_000002a3a761f7d0_0_12;
L_000002a3a761feb0 .concat [ 16 16 0 0], L_000002a3a75c3cc0, L_000002a3a761f7d0;
L_000002a3a7620bd0 .functor MUXZ 32, L_000002a3a761feb0, L_000002a3a7620310, L_000002a3a760c1d0, C4<>;
L_000002a3a761f230 .concat [ 6 26 0 0], L_000002a3a75c2960, L_000002a3a75c4a98;
L_000002a3a7620270 .cmp/eq 32, L_000002a3a761f230, L_000002a3a75c4ae0;
L_000002a3a7620770 .cmp/eq 6, L_000002a3a75c3860, L_000002a3a75c4b28;
L_000002a3a761f9b0 .cmp/eq 6, L_000002a3a75c3860, L_000002a3a75c4b70;
L_000002a3a761f2d0 .cmp/eq 6, L_000002a3a75c2960, L_000002a3a75c4bb8;
L_000002a3a761f190 .functor MUXZ 32, L_000002a3a7620bd0, L_000002a3a75c4c00, L_000002a3a761f2d0, C4<>;
L_000002a3a7620c70 .functor MUXZ 32, L_000002a3a761f190, L_000002a3a75c21e0, L_000002a3a760c9b0, C4<>;
L_000002a3a761f370 .concat [ 6 26 0 0], L_000002a3a75c2960, L_000002a3a75c4c48;
L_000002a3a7620e50 .cmp/eq 32, L_000002a3a761f370, L_000002a3a75c4c90;
L_000002a3a7620ef0 .cmp/eq 6, L_000002a3a75c3860, L_000002a3a75c4cd8;
L_000002a3a761fcd0 .cmp/eq 6, L_000002a3a75c3860, L_000002a3a75c4d20;
L_000002a3a761f690 .cmp/eq 6, L_000002a3a75c2960, L_000002a3a75c4d68;
L_000002a3a761fa50 .functor MUXZ 32, L_000002a3a760c160, v000002a3a75bcf70_0, L_000002a3a761f690, C4<>;
L_000002a3a761fff0 .functor MUXZ 32, L_000002a3a761fa50, L_000002a3a760c860, L_000002a3a760ca20, C4<>;
S_000002a3a74e6740 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_000002a3a74e65b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002a3a7559820 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002a3a760cda0 .functor NOT 1, v000002a3a754a2a0_0, C4<0>, C4<0>, C4<0>;
v000002a3a754a8e0_0 .net *"_ivl_0", 0 0, L_000002a3a760cda0;  1 drivers
v000002a3a754aca0_0 .net "in1", 31 0, L_000002a3a760c860;  alias, 1 drivers
v000002a3a754b1a0_0 .net "in2", 31 0, L_000002a3a7620c70;  alias, 1 drivers
v000002a3a7549f80_0 .net "out", 31 0, L_000002a3a7621030;  alias, 1 drivers
v000002a3a7549bc0_0 .net "s", 0 0, v000002a3a754a2a0_0;  alias, 1 drivers
L_000002a3a7621030 .functor MUXZ 32, L_000002a3a7620c70, L_000002a3a760c860, L_000002a3a760cda0, C4<>;
S_000002a3a74929c0 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_000002a3a74e65b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002a3a757cbc0 .param/l "RType" 0 4 2, C4<000000>;
P_000002a3a757cbf8 .param/l "add" 0 4 5, C4<100000>;
P_000002a3a757cc30 .param/l "addi" 0 4 8, C4<001000>;
P_000002a3a757cc68 .param/l "addu" 0 4 5, C4<100001>;
P_000002a3a757cca0 .param/l "and_" 0 4 5, C4<100100>;
P_000002a3a757ccd8 .param/l "andi" 0 4 8, C4<001100>;
P_000002a3a757cd10 .param/l "beq" 0 4 10, C4<000100>;
P_000002a3a757cd48 .param/l "bne" 0 4 10, C4<000101>;
P_000002a3a757cd80 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002a3a757cdb8 .param/l "j" 0 4 12, C4<000010>;
P_000002a3a757cdf0 .param/l "jal" 0 4 12, C4<000011>;
P_000002a3a757ce28 .param/l "jr" 0 4 6, C4<001000>;
P_000002a3a757ce60 .param/l "lw" 0 4 8, C4<100011>;
P_000002a3a757ce98 .param/l "nor_" 0 4 5, C4<100111>;
P_000002a3a757ced0 .param/l "or_" 0 4 5, C4<100101>;
P_000002a3a757cf08 .param/l "ori" 0 4 8, C4<001101>;
P_000002a3a757cf40 .param/l "sgt" 0 4 6, C4<101011>;
P_000002a3a757cf78 .param/l "sll" 0 4 6, C4<000000>;
P_000002a3a757cfb0 .param/l "slt" 0 4 5, C4<101010>;
P_000002a3a757cfe8 .param/l "slti" 0 4 8, C4<101010>;
P_000002a3a757d020 .param/l "srl" 0 4 6, C4<000010>;
P_000002a3a757d058 .param/l "sub" 0 4 5, C4<100010>;
P_000002a3a757d090 .param/l "subu" 0 4 5, C4<100011>;
P_000002a3a757d0c8 .param/l "sw" 0 4 8, C4<101011>;
P_000002a3a757d100 .param/l "xor_" 0 4 5, C4<100110>;
P_000002a3a757d138 .param/l "xori" 0 4 8, C4<001110>;
v000002a3a754b420_0 .var "ALUOp", 3 0;
v000002a3a754a2a0_0 .var "ALUSrc", 0 0;
v000002a3a7549800_0 .var "MemReadEn", 0 0;
v000002a3a75498a0_0 .var "MemWriteEn", 0 0;
v000002a3a7549940_0 .var "MemtoReg", 0 0;
v000002a3a754a340_0 .var "RegDst", 0 0;
v000002a3a75499e0_0 .var "RegWriteEn", 0 0;
v000002a3a754a3e0_0 .net "funct", 5 0, L_000002a3a75c3860;  alias, 1 drivers
v000002a3a754a5c0_0 .var "hlt", 0 0;
v000002a3a754a660_0 .net "opcode", 5 0, L_000002a3a75c2960;  alias, 1 drivers
v000002a3a754a700_0 .net "rst", 0 0, v000002a3a75c39a0_0;  alias, 1 drivers
E_000002a3a75598e0 .event anyedge, v000002a3a754a700_0, v000002a3a754a660_0, v000002a3a754a3e0_0;
S_000002a3a7492b50 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_000002a3a74e65b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002a3a7559660 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002a3a760c5c0 .functor BUFZ 32, L_000002a3a761f410, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a3a754a7a0_0 .net "Data_Out", 31 0, L_000002a3a760c5c0;  alias, 1 drivers
v000002a3a754a840 .array "InstMem", 0 1023, 31 0;
v000002a3a754aa20_0 .net *"_ivl_0", 31 0, L_000002a3a761f410;  1 drivers
v000002a3a754aac0_0 .net *"_ivl_3", 9 0, L_000002a3a761fc30;  1 drivers
v000002a3a754ab60_0 .net *"_ivl_4", 11 0, L_000002a3a761fb90;  1 drivers
L_000002a3a75c4858 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a3a7524850_0 .net *"_ivl_7", 1 0, L_000002a3a75c4858;  1 drivers
v000002a3a75248f0_0 .net "addr", 31 0, v000002a3a75bcf70_0;  alias, 1 drivers
v000002a3a75b8190_0 .var/i "i", 31 0;
L_000002a3a761f410 .array/port v000002a3a754a840, L_000002a3a761fb90;
L_000002a3a761fc30 .part v000002a3a75bcf70_0, 0, 10;
L_000002a3a761fb90 .concat [ 10 2 0 0], L_000002a3a761fc30, L_000002a3a75c4858;
S_000002a3a74e5c70 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_000002a3a74e65b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002a3a760c160 .functor BUFZ 32, L_000002a3a7620130, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002a3a760c860 .functor BUFZ 32, L_000002a3a761f4b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002a3a75b8c30_0 .net *"_ivl_0", 31 0, L_000002a3a7620130;  1 drivers
v000002a3a75b9810_0 .net *"_ivl_10", 6 0, L_000002a3a761f870;  1 drivers
L_000002a3a75c4930 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a3a75b8690_0 .net *"_ivl_13", 1 0, L_000002a3a75c4930;  1 drivers
v000002a3a75b9590_0 .net *"_ivl_2", 6 0, L_000002a3a7620810;  1 drivers
L_000002a3a75c48e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a3a75b93b0_0 .net *"_ivl_5", 1 0, L_000002a3a75c48e8;  1 drivers
v000002a3a75b8730_0 .net *"_ivl_8", 31 0, L_000002a3a761f4b0;  1 drivers
v000002a3a75b8f50_0 .net "clk", 0 0, L_000002a3a760c7f0;  alias, 1 drivers
v000002a3a75b80f0_0 .var/i "i", 31 0;
v000002a3a75b9e50_0 .net "readData1", 31 0, L_000002a3a760c160;  alias, 1 drivers
v000002a3a75b8e10_0 .net "readData2", 31 0, L_000002a3a760c860;  alias, 1 drivers
v000002a3a75b9ef0_0 .net "readRegister1", 4 0, L_000002a3a75c25a0;  alias, 1 drivers
v000002a3a75b87d0_0 .net "readRegister2", 4 0, L_000002a3a75c3fe0;  alias, 1 drivers
v000002a3a75b9a90 .array "registers", 31 0, 31 0;
v000002a3a75b9130_0 .net "rst", 0 0, v000002a3a75c39a0_0;  alias, 1 drivers
v000002a3a75b8ff0_0 .net "we", 0 0, v000002a3a75499e0_0;  alias, 1 drivers
v000002a3a75b9db0_0 .net "writeData", 31 0, L_000002a3a761faf0;  alias, 1 drivers
v000002a3a75b8870_0 .net "writeRegister", 4 0, L_000002a3a761f5f0;  alias, 1 drivers
E_000002a3a75594e0/0 .event negedge, v000002a3a754a700_0;
E_000002a3a75594e0/1 .event posedge, v000002a3a75b8f50_0;
E_000002a3a75594e0 .event/or E_000002a3a75594e0/0, E_000002a3a75594e0/1;
L_000002a3a7620130 .array/port v000002a3a75b9a90, L_000002a3a7620810;
L_000002a3a7620810 .concat [ 5 2 0 0], L_000002a3a75c25a0, L_000002a3a75c48e8;
L_000002a3a761f4b0 .array/port v000002a3a75b9a90, L_000002a3a761f870;
L_000002a3a761f870 .concat [ 5 2 0 0], L_000002a3a75c3fe0, L_000002a3a75c4930;
S_000002a3a74e5e00 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002a3a74e5c70;
 .timescale 0 0;
v000002a3a75b8af0_0 .var/i "i", 31 0;
S_000002a3a74cf020 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_000002a3a74e65b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002a3a7558da0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002a3a760c550 .functor NOT 1, v000002a3a754a340_0, C4<0>, C4<0>, C4<0>;
v000002a3a75b9b30_0 .net *"_ivl_0", 0 0, L_000002a3a760c550;  1 drivers
v000002a3a75b9bd0_0 .net "in1", 4 0, L_000002a3a75c3fe0;  alias, 1 drivers
v000002a3a75b8550_0 .net "in2", 4 0, L_000002a3a75c3f40;  alias, 1 drivers
v000002a3a75b9c70_0 .net "out", 4 0, L_000002a3a761f5f0;  alias, 1 drivers
v000002a3a75b9d10_0 .net "s", 0 0, v000002a3a754a340_0;  alias, 1 drivers
L_000002a3a761f5f0 .functor MUXZ 5, L_000002a3a75c3f40, L_000002a3a75c3fe0, L_000002a3a760c550, C4<>;
S_000002a3a74cf1b0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_000002a3a74e65b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002a3a75596e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002a3a760ca90 .functor NOT 1, v000002a3a7549940_0, C4<0>, C4<0>, C4<0>;
v000002a3a75b99f0_0 .net *"_ivl_0", 0 0, L_000002a3a760ca90;  1 drivers
v000002a3a75b9f90_0 .net "in1", 31 0, v000002a3a75b8370_0;  alias, 1 drivers
v000002a3a75b94f0_0 .net "in2", 31 0, v000002a3a75b89b0_0;  alias, 1 drivers
v000002a3a75b91d0_0 .net "out", 31 0, L_000002a3a761faf0;  alias, 1 drivers
v000002a3a75b8230_0 .net "s", 0 0, v000002a3a7549940_0;  alias, 1 drivers
L_000002a3a761faf0 .functor MUXZ 32, v000002a3a75b89b0_0, v000002a3a75b8370_0, L_000002a3a760ca90, C4<>;
S_000002a3a7514aa0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_000002a3a74e65b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002a3a7514c30 .param/l "ADD" 0 9 12, C4<0000>;
P_000002a3a7514c68 .param/l "AND" 0 9 12, C4<0010>;
P_000002a3a7514ca0 .param/l "NOR" 0 9 12, C4<0101>;
P_000002a3a7514cd8 .param/l "OR" 0 9 12, C4<0011>;
P_000002a3a7514d10 .param/l "SGT" 0 9 12, C4<0111>;
P_000002a3a7514d48 .param/l "SLL" 0 9 12, C4<1000>;
P_000002a3a7514d80 .param/l "SLT" 0 9 12, C4<0110>;
P_000002a3a7514db8 .param/l "SRL" 0 9 12, C4<1001>;
P_000002a3a7514df0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002a3a7514e28 .param/l "XOR" 0 9 12, C4<0100>;
P_000002a3a7514e60 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002a3a7514e98 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002a3a75c4db0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002a3a75b9630_0 .net/2u *"_ivl_0", 31 0, L_000002a3a75c4db0;  1 drivers
v000002a3a75b8d70_0 .net "opSel", 3 0, v000002a3a754b420_0;  alias, 1 drivers
v000002a3a75b82d0_0 .net "operand1", 31 0, L_000002a3a761fff0;  alias, 1 drivers
v000002a3a75b8b90_0 .net "operand2", 31 0, L_000002a3a7621030;  alias, 1 drivers
v000002a3a75b8370_0 .var "result", 31 0;
v000002a3a75b9450_0 .net "zero", 0 0, L_000002a3a76203b0;  alias, 1 drivers
E_000002a3a75590e0 .event anyedge, v000002a3a754b420_0, v000002a3a75b82d0_0, v000002a3a7549f80_0;
L_000002a3a76203b0 .cmp/eq 32, v000002a3a75b8370_0, L_000002a3a75c4db0;
S_000002a3a74fd0b0 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_000002a3a74e65b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000002a3a757d180 .param/l "RType" 0 4 2, C4<000000>;
P_000002a3a757d1b8 .param/l "add" 0 4 5, C4<100000>;
P_000002a3a757d1f0 .param/l "addi" 0 4 8, C4<001000>;
P_000002a3a757d228 .param/l "addu" 0 4 5, C4<100001>;
P_000002a3a757d260 .param/l "and_" 0 4 5, C4<100100>;
P_000002a3a757d298 .param/l "andi" 0 4 8, C4<001100>;
P_000002a3a757d2d0 .param/l "beq" 0 4 10, C4<000100>;
P_000002a3a757d308 .param/l "bne" 0 4 10, C4<000101>;
P_000002a3a757d340 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002a3a757d378 .param/l "j" 0 4 12, C4<000010>;
P_000002a3a757d3b0 .param/l "jal" 0 4 12, C4<000011>;
P_000002a3a757d3e8 .param/l "jr" 0 4 6, C4<001000>;
P_000002a3a757d420 .param/l "lw" 0 4 8, C4<100011>;
P_000002a3a757d458 .param/l "nor_" 0 4 5, C4<100111>;
P_000002a3a757d490 .param/l "or_" 0 4 5, C4<100101>;
P_000002a3a757d4c8 .param/l "ori" 0 4 8, C4<001101>;
P_000002a3a757d500 .param/l "sgt" 0 4 6, C4<101011>;
P_000002a3a757d538 .param/l "sll" 0 4 6, C4<000000>;
P_000002a3a757d570 .param/l "slt" 0 4 5, C4<101010>;
P_000002a3a757d5a8 .param/l "slti" 0 4 8, C4<101010>;
P_000002a3a757d5e0 .param/l "srl" 0 4 6, C4<000010>;
P_000002a3a757d618 .param/l "sub" 0 4 5, C4<100010>;
P_000002a3a757d650 .param/l "subu" 0 4 5, C4<100011>;
P_000002a3a757d688 .param/l "sw" 0 4 8, C4<101011>;
P_000002a3a757d6c0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002a3a757d6f8 .param/l "xori" 0 4 8, C4<001110>;
v000002a3a75b9270_0 .var "PCsrc", 1 0;
v000002a3a75b9310_0 .net "excep_flag", 0 0, o000002a3a7581048;  alias, 0 drivers
v000002a3a75b9090_0 .net "funct", 5 0, L_000002a3a75c3860;  alias, 1 drivers
v000002a3a75b8cd0_0 .net "opcode", 5 0, L_000002a3a75c2960;  alias, 1 drivers
v000002a3a75b96d0_0 .net "operand1", 31 0, L_000002a3a760c160;  alias, 1 drivers
v000002a3a75b8a50_0 .net "operand2", 31 0, L_000002a3a7621030;  alias, 1 drivers
v000002a3a75b8410_0 .net "rst", 0 0, v000002a3a75c39a0_0;  alias, 1 drivers
E_000002a3a7559520/0 .event anyedge, v000002a3a754a700_0, v000002a3a75b9310_0, v000002a3a754a660_0, v000002a3a75b9e50_0;
E_000002a3a7559520/1 .event anyedge, v000002a3a7549f80_0, v000002a3a754a3e0_0;
E_000002a3a7559520 .event/or E_000002a3a7559520/0, E_000002a3a7559520/1;
S_000002a3a74fd240 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_000002a3a74e65b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002a3a75b98b0 .array "DataMem", 0 1023, 31 0;
v000002a3a75b84b0_0 .net "address", 31 0, v000002a3a75b8370_0;  alias, 1 drivers
v000002a3a75b85f0_0 .net "clock", 0 0, L_000002a3a760cfd0;  1 drivers
v000002a3a75b9950_0 .net "data", 31 0, L_000002a3a760c860;  alias, 1 drivers
v000002a3a75b8910_0 .var/i "i", 31 0;
v000002a3a75b89b0_0 .var "q", 31 0;
v000002a3a75b8eb0_0 .net "rden", 0 0, v000002a3a7549800_0;  alias, 1 drivers
v000002a3a75bd970_0 .net "wren", 0 0, v000002a3a75498a0_0;  alias, 1 drivers
E_000002a3a7559860 .event posedge, v000002a3a75b85f0_0;
S_000002a3a74fa310 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_000002a3a74e65b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002a3a7559760 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002a3a75bca70_0 .net "PCin", 31 0, L_000002a3a7620630;  alias, 1 drivers
v000002a3a75bcf70_0 .var "PCout", 31 0;
v000002a3a75bc110_0 .net "clk", 0 0, L_000002a3a760c7f0;  alias, 1 drivers
v000002a3a75bc7f0_0 .net "rst", 0 0, v000002a3a75c39a0_0;  alias, 1 drivers
    .scope S_000002a3a74fd0b0;
T_0 ;
    %wait E_000002a3a7559520;
    %load/vec4 v000002a3a75b8410_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a3a75b9270_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a3a75b9310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002a3a75b9270_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002a3a75b8cd0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000002a3a75b96d0_0;
    %load/vec4 v000002a3a75b8a50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000002a3a75b8cd0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000002a3a75b96d0_0;
    %load/vec4 v000002a3a75b8a50_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000002a3a75b8cd0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000002a3a75b8cd0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000002a3a75b8cd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000002a3a75b9090_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002a3a75b9270_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002a3a75b9270_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002a3a74fa310;
T_1 ;
    %wait E_000002a3a75594e0;
    %load/vec4 v000002a3a75bc7f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002a3a75bcf70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002a3a75bca70_0;
    %assign/vec4 v000002a3a75bcf70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a3a7492b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a3a75b8190_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002a3a75b8190_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a3a75b8190_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %load/vec4 v000002a3a75b8190_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a3a75b8190_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a754a840, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002a3a74929c0;
T_3 ;
    %wait E_000002a3a75598e0;
    %load/vec4 v000002a3a754a700_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002a3a754a5c0_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3a754a2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3a75499e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3a75498a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3a7549940_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002a3a7549800_0, 0;
    %assign/vec4 v000002a3a754a340_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002a3a754a5c0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002a3a754b420_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002a3a754a2a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a3a75499e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a3a75498a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a3a7549940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002a3a7549800_0, 0, 1;
    %store/vec4 v000002a3a754a340_0, 0, 1;
    %load/vec4 v000002a3a754a660_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a754a5c0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a754a340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a75499e0_0, 0;
    %load/vec4 v000002a3a754a3e0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a754a2a0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a754a2a0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a75499e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a754a340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a754a2a0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a75499e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a3a754a340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a754a2a0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a75499e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a754a2a0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a75499e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a754a2a0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a75499e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a754a2a0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a75499e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a754a2a0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a7549800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a75499e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a754a2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a7549940_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a75498a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a3a754a2a0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002a3a754b420_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002a3a74e5c70;
T_4 ;
    %wait E_000002a3a75594e0;
    %fork t_1, S_000002a3a74e5e00;
    %jmp t_0;
    .scope S_000002a3a74e5e00;
t_1 ;
    %load/vec4 v000002a3a75b9130_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a3a75b8af0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002a3a75b8af0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002a3a75b8af0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a75b9a90, 0, 4;
    %load/vec4 v000002a3a75b8af0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a3a75b8af0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002a3a75b8ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002a3a75b9db0_0;
    %load/vec4 v000002a3a75b8870_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a75b9a90, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a75b9a90, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002a3a74e5c70;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002a3a74e5c70;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a3a75b80f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002a3a75b80f0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002a3a75b80f0_0;
    %ix/getv/s 4, v000002a3a75b80f0_0;
    %load/vec4a v000002a3a75b9a90, 4;
    %ix/getv/s 4, v000002a3a75b80f0_0;
    %load/vec4a v000002a3a75b9a90, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002a3a75b80f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a3a75b80f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002a3a7514aa0;
T_6 ;
    %wait E_000002a3a75590e0;
    %load/vec4 v000002a3a75b8d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002a3a75b8370_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002a3a75b82d0_0;
    %load/vec4 v000002a3a75b8b90_0;
    %add;
    %assign/vec4 v000002a3a75b8370_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002a3a75b82d0_0;
    %load/vec4 v000002a3a75b8b90_0;
    %sub;
    %assign/vec4 v000002a3a75b8370_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002a3a75b82d0_0;
    %load/vec4 v000002a3a75b8b90_0;
    %and;
    %assign/vec4 v000002a3a75b8370_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002a3a75b82d0_0;
    %load/vec4 v000002a3a75b8b90_0;
    %or;
    %assign/vec4 v000002a3a75b8370_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002a3a75b82d0_0;
    %load/vec4 v000002a3a75b8b90_0;
    %xor;
    %assign/vec4 v000002a3a75b8370_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002a3a75b82d0_0;
    %load/vec4 v000002a3a75b8b90_0;
    %or;
    %inv;
    %assign/vec4 v000002a3a75b8370_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002a3a75b82d0_0;
    %load/vec4 v000002a3a75b8b90_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002a3a75b8370_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002a3a75b8b90_0;
    %load/vec4 v000002a3a75b82d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002a3a75b8370_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002a3a75b82d0_0;
    %ix/getv 4, v000002a3a75b8b90_0;
    %shiftl 4;
    %assign/vec4 v000002a3a75b8370_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002a3a75b82d0_0;
    %ix/getv 4, v000002a3a75b8b90_0;
    %shiftr 4;
    %assign/vec4 v000002a3a75b8370_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002a3a74fd240;
T_7 ;
    %wait E_000002a3a7559860;
    %load/vec4 v000002a3a75b8eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002a3a75b84b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000002a3a75b98b0, 4;
    %assign/vec4 v000002a3a75b89b0_0, 0;
T_7.0 ;
    %load/vec4 v000002a3a75bd970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002a3a75b9950_0;
    %ix/getv 3, v000002a3a75b84b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a3a75b98b0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002a3a74fd240;
T_8 ;
    %end;
    .thread T_8;
    .scope S_000002a3a74fd240;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002a3a75b8910_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002a3a75b8910_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002a3a75b8910_0;
    %load/vec4a v000002a3a75b98b0, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v000002a3a75b8910_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002a3a75b8910_0;
    %addi 1, 0, 32;
    %store/vec4 v000002a3a75b8910_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002a3a74e65b0;
T_10 ;
    %wait E_000002a3a75594e0;
    %load/vec4 v000002a3a75c15d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002a3a75c18f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002a3a75c18f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002a3a75c18f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002a3a7548e70;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a3a75c2fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a3a75c39a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002a3a7548e70;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002a3a75c2fa0_0;
    %inv;
    %assign/vec4 v000002a3a75c2fa0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002a3a7548e70;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a3a75c39a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a3a75c39a0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000002a3a75c3b80_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
