TimeQuest Timing Analyzer report for lights
Thu Feb 09 11:45:14 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 13. Slow Model Hold: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 14. Slow Model Recovery: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 15. Slow Model Removal: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 16. Slow Model Minimum Pulse Width: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'CLOCK_50Mhz'
 18. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Output Enable Times
 24. Minimum Output Enable Times
 25. Output Disable Times
 26. Minimum Output Disable Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 33. Fast Model Hold: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 34. Fast Model Recovery: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 35. Fast Model Removal: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 36. Fast Model Minimum Pulse Width: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'
 37. Fast Model Minimum Pulse Width: 'CLOCK_50Mhz'
 38. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Output Enable Times
 44. Minimum Output Enable Times
 45. Output Disable Times
 46. Minimum Output Disable Times
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Setup Transfers
 53. Hold Transfers
 54. Recovery Transfers
 55. Removal Transfers
 56. Report TCCS
 57. Report RSKM
 58. Unconstrained Paths
 59. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; lights                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------+
; SDC File List                                          ;
+--------------------+--------+--------------------------+
; SDC File Path      ; Status ; Read at                  ;
+--------------------+--------+--------------------------+
; NIOS_II_System.sdc ; OK     ; Thu Feb 09 11:45:07 2017 ;
+--------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-----------------------------------------------------------+-------------------------------------------------------------+
; Clock Name                                              ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                                    ; Targets                                                     ;
+---------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-----------------------------------------------------------+-------------------------------------------------------------+
; altera_reserved_tck                                     ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                           ; { altera_reserved_tck }                                     ;
; CLOCK_50Mhz                                             ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                           ; { CLOCK_50Mhz }                                             ;
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50Mhz ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] } ;
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50Mhz ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ; { NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] } ;
+---------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+-----------------------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                      ;
+-----------+-----------------+---------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                              ; Note ;
+-----------+-----------------+---------------------------------------------------------+------+
; 95.15 MHz ; 95.15 MHz       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;      ;
+-----------+-----------------+---------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                        ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 7.125 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                         ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.391 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                     ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 6.521 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                      ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 1.474 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50Mhz                                             ; 10.000 ; 0.000         ;
; altera_reserved_tck                                     ; 97.778 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 7.125 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 2.910      ;
; 7.130 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.902      ;
; 7.317 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.715      ;
; 7.343 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[11] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.691      ;
; 7.359 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.675      ;
; 7.365 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.675      ;
; 7.388 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.652      ;
; 7.399 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[30] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.633      ;
; 7.403 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.637      ;
; 7.404 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[30] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.628      ;
; 7.409 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.631      ;
; 7.421 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.608      ;
; 7.426 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.612      ;
; 7.432 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.606      ;
; 7.438 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.600      ;
; 7.445 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.587      ;
; 7.454 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.584      ;
; 7.457 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[18] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.575      ;
; 7.491 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.543      ;
; 7.494 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[10] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.540      ;
; 7.498 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.536      ;
; 7.514 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.520      ;
; 7.540 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[1]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.494      ;
; 7.553 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.481      ;
; 7.556 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.484      ;
; 7.559 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.473      ;
; 7.559 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.481      ;
; 7.585 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.455      ;
; 7.594 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.444      ;
; 7.600 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.438      ;
; 7.610 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.428      ;
; 7.652 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[18] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.380      ;
; 7.657 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.375      ;
; 7.666 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[25] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.366      ;
; 7.666 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.372      ;
; 7.669 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.369      ;
; 7.670 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.368      ;
; 7.677 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.361      ;
; 7.677 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.361      ;
; 7.682 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.350      ;
; 7.682 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.350      ;
; 7.688 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.344      ;
; 7.692 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.346      ;
; 7.693 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.345      ;
; 7.701 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.337      ;
; 7.716 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.318      ;
; 7.718 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.316      ;
; 7.721 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.311      ;
; 7.722 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[26] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.310      ;
; 7.724 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.310      ;
; 7.727 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.302      ;
; 7.730 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[26] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.302      ;
; 7.731 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 2.309      ;
; 7.737 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.295      ;
; 7.742 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[11] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.292      ;
; 7.747 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[29] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.285      ;
; 7.758 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.276      ;
; 7.766 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.268      ;
; 7.767 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.267      ;
; 7.771 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.263      ;
; 7.786 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.246      ;
; 7.809 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 2.225      ;
; 7.830 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 2.206      ;
; 7.854 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[25] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.178      ;
; 7.854 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.184      ;
; 7.855 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.177      ;
; 7.856 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.182      ;
; 7.857 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.175      ;
; 7.861 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.177      ;
; 7.863 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.175      ;
; 7.863 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.175      ;
; 7.863 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.175      ;
; 7.863 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.175      ;
; 7.863 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.175      ;
; 7.863 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.175      ;
; 7.863 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.175      ;
; 7.863 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.175      ;
; 7.863 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.175      ;
; 7.863 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.175      ;
; 7.863 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.175      ;
; 7.863 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.175      ;
; 7.863 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.175      ;
; 7.866 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.172      ;
; 7.867 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.171      ;
; 7.867 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.171      ;
; 7.867 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.171      ;
; 7.867 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.171      ;
; 7.867 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.171      ;
; 7.867 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.171      ;
; 7.867 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.171      ;
; 7.867 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.171      ;
; 7.867 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.171      ;
; 7.867 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.171      ;
; 7.867 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.171      ;
; 7.867 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[17] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.165      ;
; 7.871 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.167      ;
; 7.874 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[17] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.158      ;
; 7.875 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 2.157      ;
; 7.881 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.157      ;
; 7.888 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 2.150      ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                        ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_has_started                                                                                                                                         ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_has_started                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_wr_active                                                                                                                                                     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_wr_active                                                                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                                                                                                           ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_write~reg0                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_write~reg0                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[0]                                                                                                                                                   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[0]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[1]                                                                                                                                                   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[1]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_3_s1_translator|wait_latency_counter[0]                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_3_s1_translator|wait_latency_counter[0]                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_3_s1_translator|wait_latency_counter[1]                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_3_s1_translator|wait_latency_counter[1]                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[0]                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[0]                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[1]                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[1]                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[0]                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[0]                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                         ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                       ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|read                                                                                        ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|read                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                          ; nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty  ; nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full       ; nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                       ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                         ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                         ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                         ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                       ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                         ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1]                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1]                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                           ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                          ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg             ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg          ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_UPDATE_AUX_SR                                                                                                   ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_UPDATE_AUX_SR                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                           ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                            ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff               ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.013     ; 3.502      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 3.507      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 3.507      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 3.507      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 3.507      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 3.507      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 3.507      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 3.507      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.008     ; 3.507      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 6.521  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.010     ; 3.505      ;
; 14.002 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.197     ; 5.725      ;
; 14.002 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.197     ; 5.725      ;
; 14.002 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.197     ; 5.725      ;
; 14.002 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.197     ; 5.725      ;
; 14.003 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.187     ; 5.734      ;
; 14.003 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.187     ; 5.734      ;
; 14.003 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.187     ; 5.734      ;
; 14.022 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 5.749      ;
; 14.022 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 5.749      ;
; 14.022 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 5.749      ;
; 14.022 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 5.749      ;
; 14.023 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 5.744      ;
; 14.023 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 5.739      ;
; 14.023 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 5.739      ;
; 14.023 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 5.744      ;
; 14.023 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 5.744      ;
; 14.023 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.157     ; 5.744      ;
; 14.023 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 5.739      ;
; 14.023 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.162     ; 5.739      ;
; 14.023 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.186     ; 5.715      ;
; 14.023 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.186     ; 5.715      ;
; 14.023 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.186     ; 5.715      ;
; 14.023 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.186     ; 5.715      ;
; 14.023 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 5.752      ;
; 14.023 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 5.752      ;
; 14.023 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.147     ; 5.754      ;
; 14.023 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 5.752      ;
; 14.023 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 5.752      ;
; 14.024 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 5.732      ;
; 14.024 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.176     ; 5.724      ;
; 14.024 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.176     ; 5.724      ;
; 14.024 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 5.732      ;
; 14.024 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 5.732      ;
; 14.024 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.176     ; 5.724      ;
; 14.024 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.168     ; 5.732      ;
; 14.024 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.176     ; 5.724      ;
; 14.028 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 5.747      ;
; 14.028 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.169     ; 5.727      ;
; 14.029 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 5.742      ;
; 14.029 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 5.722      ;
; 14.029 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 5.737      ;
; 14.029 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.178     ; 5.717      ;
; 14.029 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 5.737      ;
; 14.029 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.178     ; 5.717      ;
; 14.029 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 5.742      ;
; 14.029 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 5.722      ;
; 14.029 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 5.742      ;
; 14.029 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 5.722      ;
; 14.029 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 5.742      ;
; 14.029 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 5.722      ;
; 14.029 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 5.737      ;
; 14.029 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.178     ; 5.717      ;
; 14.029 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 5.737      ;
; 14.029 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.178     ; 5.717      ;
; 14.030 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.164     ; 5.730      ;
; 14.030 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.184     ; 5.710      ;
; 14.030 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.172     ; 5.722      ;
; 14.030 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.192     ; 5.702      ;
; 14.030 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.172     ; 5.722      ;
; 14.030 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.192     ; 5.702      ;
; 14.030 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.164     ; 5.730      ;
; 14.030 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.184     ; 5.710      ;
; 14.030 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.164     ; 5.730      ;
; 14.030 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.184     ; 5.710      ;
; 14.030 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.172     ; 5.722      ;
; 14.030 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.192     ; 5.702      ;
; 14.030 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.164     ; 5.730      ;
; 14.030 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.184     ; 5.710      ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                      ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 1.474 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.739      ;
; 1.474 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.739      ;
; 1.474 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.001     ; 1.739      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 3.503      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 3.503      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 3.503      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[8]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 3.503      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[8]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 3.503      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[6]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 3.487      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[6]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 3.487      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_pc[6]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 3.497      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_pc[21]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 3.487      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[3]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 3.492      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[3]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 3.490      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[2]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.030     ; 3.485      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[1]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 3.492      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 3.503      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[11]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 3.503      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[8]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.043     ; 3.472      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[10]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 3.487      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[10]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 3.487      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_pc[17]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 3.496      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[9]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 3.503      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[9]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 3.503      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_ic_fill_starting_d1                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.044     ; 3.471      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[7]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 3.487      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[7]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 3.487      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[4]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.043     ; 3.472      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[5]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.043     ; 3.472      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_has_started                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 3.490      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[6]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 3.505      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mem_baddr[6]                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 3.505      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[3]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.043     ; 3.472      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[5]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 3.492      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[5]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 3.492      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[2]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.043     ; 3.472      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[4]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 3.492      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[4]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 3.491      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[1]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.043     ; 3.472      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[0]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.043     ; 3.472      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.048     ; 3.467      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[0]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.030     ; 3.485      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_initial_offset[0]                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.044     ; 3.471      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[0]                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.048     ; 3.467      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_pc[15]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 3.501      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ctrl_mul_lsw                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 3.508      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall_d1                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 3.504      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall_d2                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 3.504      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall_d3                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 3.504      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[1]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 3.492      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_line[0]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 3.487      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_A_dc_line_match_d1                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 3.497      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_wr_active                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.030     ; 3.485      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[2]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 3.500      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[0]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 3.496      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[0]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 3.500      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_ctrl_st_bypass                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 3.500      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 3.498      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 3.498      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_write~reg0                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 3.519      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[0]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.030     ; 3.485      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[1]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.030     ; 3.485      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_line[1]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 3.487      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1]                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 3.487      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[14]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 3.503      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[12]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 3.492      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[16]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 3.492      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[13]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 3.492      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[11]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 3.492      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[15]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 3.496      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_ctrl_rdctl_inst                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.507      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[23]                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 3.508      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_en_d1                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 3.504      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_pc[24]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 3.487      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_ctrl_jmp_indirect                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 3.487      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[3]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 3.500      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_ctrl_retaddr                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 3.487      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_logic_op[0]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 3.487      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ld_align_byte1_fill                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 3.507      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[12]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.029     ; 3.486      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_pc[12]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 3.487      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_actual_tag[13]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 3.499      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_tag[13]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 3.499      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_ctrl_logic                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.028     ; 3.487      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc_plus_one[6]                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 3.491      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_br_taken_waddr_partial[6]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 3.490      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_extra_pc[6]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 3.493      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_ctrl_cmp                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 3.493      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_ctrl_mem                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.007     ; 3.508      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_inst_result[8]                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 3.509      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_actual_tag[0]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.026     ; 3.489      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_tag[0]                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 3.499      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_actual_tag[1]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.026     ; 3.489      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_tag[1]                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.032     ; 3.483      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[4]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 3.500      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_ctrl_ld_st_non_bypass                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.015     ; 3.500      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_sel_data_master                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 3.502      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_want_fill                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 3.498      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 3.498      ;
; 3.249 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_ctrl_div                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.027     ; 3.488      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50Mhz'                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz                                               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; 1.162  ; 1.162  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; 1.158  ; 1.158  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; 1.173  ; 1.173  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; 1.173  ; 1.173  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; 1.183  ; 1.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; 1.183  ; 1.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; 1.149  ; 1.149  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; 14.186 ; 14.186 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; 6.229  ; 6.229  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; 6.549  ; 6.549  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; 6.364  ; 6.364  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; 6.429  ; 6.429  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; 6.436  ; 6.436  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; 6.095  ; 6.095  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; 6.098  ; 6.098  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; 6.257  ; 6.257  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; 6.475  ; 6.475  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; 6.303  ; 6.303  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; 6.322  ; 6.322  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; 6.218  ; 6.218  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; 6.549  ; 6.549  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; 6.008  ; 6.008  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; 6.219  ; 6.219  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; 6.016  ; 6.016  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; 6.102  ; 6.102  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; 6.167  ; 6.167  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; 6.223  ; 6.223  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; 6.008  ; 6.008  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; 6.067  ; 6.067  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; 6.155  ; 6.155  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; 6.223  ; 6.223  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; 6.168  ; 6.168  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; 6.070  ; 6.070  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; 6.011  ; 6.011  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; 6.025  ; 6.025  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; 6.449  ; 6.449  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; 6.391  ; 6.391  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; 6.449  ; 6.449  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; 6.357  ; 6.357  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; 9.664  ; 9.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; 5.951  ; 5.951  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; 6.702  ; 6.702  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; 7.275  ; 7.275  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; 6.615  ; 6.615  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; 6.379  ; 6.379  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; 6.303  ; 6.303  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; 6.859  ; 6.859  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; 6.072  ; 6.072  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; 6.582  ; 6.582  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; 6.078  ; 6.078  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; 6.330  ; 6.330  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; 6.814  ; 6.814  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; 7.275  ; 7.275  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; 6.538  ; 6.538  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; 6.168  ; 6.168  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; 6.228  ; 6.228  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; 6.386  ; 6.386  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; 6.431  ; 6.431  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; 6.122  ; 6.122  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; 6.356  ; 6.356  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; 6.643  ; 6.643  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; -0.985 ; -0.985 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; -0.998 ; -0.998 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; -1.028 ; -1.028 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; -1.028 ; -1.028 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; -1.000 ; -1.000 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; -1.000 ; -1.000 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; -1.000 ; -1.000 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; -1.000 ; -1.000 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; -1.024 ; -1.024 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; -0.994 ; -0.994 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; -1.024 ; -1.024 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; -1.024 ; -1.024 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; -1.009 ; -1.009 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; -1.009 ; -1.009 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; -1.019 ; -1.019 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; -1.019 ; -1.019 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; -0.985 ; -0.985 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; -7.516 ; -7.516 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; -5.999 ; -5.999 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; -5.778 ; -5.778 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; -6.134 ; -6.134 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; -6.199 ; -6.199 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; -6.206 ; -6.206 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; -5.865 ; -5.865 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; -5.868 ; -5.868 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; -6.027 ; -6.027 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; -6.245 ; -6.245 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; -6.073 ; -6.073 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; -6.092 ; -6.092 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; -5.988 ; -5.988 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; -6.319 ; -6.319 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; -5.778 ; -5.778 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; -5.989 ; -5.989 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; -5.786 ; -5.786 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; -5.872 ; -5.872 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; -5.937 ; -5.937 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; -5.778 ; -5.778 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; -5.778 ; -5.778 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; -5.837 ; -5.837 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; -5.925 ; -5.925 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; -5.993 ; -5.993 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; -5.938 ; -5.938 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; -5.840 ; -5.840 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; -5.781 ; -5.781 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; -5.795 ; -5.795 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; -6.127 ; -6.127 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; -6.161 ; -6.161 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; -6.219 ; -6.219 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; -6.127 ; -6.127 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; -5.747 ; -5.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; -5.721 ; -5.721 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; -6.427 ; -6.427 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; -5.842 ; -5.842 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; -6.385 ; -6.385 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; -6.149 ; -6.149 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; -6.073 ; -6.073 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; -6.629 ; -6.629 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; -5.842 ; -5.842 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; -6.352 ; -6.352 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; -5.848 ; -5.848 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; -6.100 ; -6.100 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; -6.584 ; -6.584 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; -7.045 ; -7.045 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; -6.308 ; -6.308 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; -5.938 ; -5.938 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; -5.998 ; -5.998 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; -6.156 ; -6.156 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; -6.201 ; -6.201 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; -5.892 ; -5.892 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; -6.126 ; -6.126 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; -6.413 ; -6.413 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 2.606  ; 2.606  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 2.616  ; 2.616  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 2.597  ; 2.597  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 2.631  ; 2.631  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 2.656  ; 2.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 2.656  ; 2.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 5.125  ; 5.125  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 4.817  ; 4.817  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 5.104  ; 5.104  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 4.884  ; 4.884  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 4.669  ; 4.669  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 5.104  ; 5.104  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 5.125  ; 5.125  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 5.029  ; 5.029  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 4.847  ; 4.847  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 5.281  ; 5.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 5.281  ; 5.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 4.360  ; 4.360  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 5.025  ; 5.025  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 4.390  ; 4.390  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 5.117  ; 5.117  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 5.045  ; 5.045  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 4.339  ; 4.339  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 5.052  ; 5.052  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 6.026  ; 6.026  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 4.778  ; 4.778  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 6.026  ; 6.026  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 4.587  ; 4.587  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 5.126  ; 5.126  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 5.285  ; 5.285  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 5.809  ; 5.809  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 5.615  ; 5.615  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 5.381  ; 5.381  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 5.796  ; 5.796  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 5.739  ; 5.739  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 4.355  ; 4.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 5.762  ; 5.762  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 5.074  ; 5.074  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 5.796  ; 5.796  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 4.650  ; 4.650  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 5.050  ; 5.050  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 5.777  ; 5.777  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 5.051  ; 5.051  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 4.869  ; 4.869  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 4.378  ; 4.378  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 4.372  ; 4.372  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 4.594  ; 4.594  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 4.599  ; 4.599  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 4.819  ; 4.819  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 4.824  ; 4.824  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 5.051  ; 5.051  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 5.659  ; 5.659  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 5.317  ; 5.317  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 4.896  ; 4.896  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 4.591  ; 4.591  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 4.585  ; 4.585  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 5.403  ; 5.403  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 4.896  ; 4.896  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 4.658  ; 4.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 4.309  ; 4.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 4.938  ; 4.938  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 5.166  ; 5.166  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 5.659  ; 5.659  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 5.121  ; 5.121  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 5.611  ; 5.611  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 5.338  ; 5.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 5.641  ; 5.641  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 5.465  ; 5.465  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 5.716  ; 5.716  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 5.716  ; 5.716  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 5.398  ; 5.398  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 4.607  ; 4.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 5.307  ; 5.307  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 4.341  ; 4.341  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 5.132  ; 5.132  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 4.856  ; 4.856  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 4.354  ; 4.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 4.982  ; 4.982  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 4.849  ; 4.849  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 4.961  ; 4.961  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 4.991  ; 4.991  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 4.626  ; 4.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 5.011  ; 5.011  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 4.864  ; 4.864  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 5.307  ; 5.307  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 4.865  ; 4.865  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 5.197  ; 5.197  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 4.839  ; 4.839  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 4.959  ; 4.959  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 4.094  ; 4.094  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 5.691  ; 5.691  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 5.234  ; 5.234  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 5.220  ; 5.220  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 5.435  ; 5.435  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 5.451  ; 5.451  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 5.691  ; 5.691  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 5.171  ; 5.171  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 5.462  ; 5.462  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 5.628  ; 5.628  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 4.426  ; 4.426  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 4.363  ; 4.363  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 4.629  ; 4.629  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 4.620  ; 4.620  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 5.922  ; 5.922  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 4.641  ; 4.641  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 5.922  ; 5.922  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 5.116  ; 5.116  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 4.760  ; 4.760  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 5.311  ; 5.311  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 5.081  ; 5.081  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 5.040  ; 5.040  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 5.113  ; 5.113  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 4.658  ; 4.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 4.345  ; 4.345  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 5.652  ; 5.652  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 4.878  ; 4.878  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 5.364  ; 5.364  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 5.141  ; 5.141  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 4.613  ; 4.613  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 4.823  ; 4.823  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 4.319  ; 4.319  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 4.813  ; 4.813  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 5.515  ; 5.515  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 4.871  ; 4.871  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 4.586  ; 4.586  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 4.312  ; 4.312  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.132 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.132 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 2.606  ; 2.606  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 2.616  ; 2.616  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 2.597  ; 2.597  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 2.604  ; 2.604  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 2.604  ; 2.604  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 2.634  ; 2.634  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 2.634  ; 2.634  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 2.658  ; 2.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 2.628  ; 2.628  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 2.658  ; 2.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 2.658  ; 2.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 2.653  ; 2.653  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 2.653  ; 2.653  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 2.663  ; 2.663  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 2.663  ; 2.663  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 4.669  ; 4.669  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 4.817  ; 4.817  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 5.104  ; 5.104  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 4.884  ; 4.884  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 4.669  ; 4.669  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 5.104  ; 5.104  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 5.125  ; 5.125  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 5.029  ; 5.029  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 4.847  ; 4.847  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 4.339  ; 4.339  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 5.281  ; 5.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 4.360  ; 4.360  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 5.025  ; 5.025  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 4.390  ; 4.390  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 5.117  ; 5.117  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 5.045  ; 5.045  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 4.339  ; 4.339  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 5.052  ; 5.052  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 4.587  ; 4.587  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 4.778  ; 4.778  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 6.026  ; 6.026  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 4.587  ; 4.587  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 5.126  ; 5.126  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 5.285  ; 5.285  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 5.809  ; 5.809  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 5.615  ; 5.615  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 5.381  ; 5.381  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 4.355  ; 4.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 5.739  ; 5.739  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 4.355  ; 4.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 5.762  ; 5.762  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 5.074  ; 5.074  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 5.796  ; 5.796  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 4.650  ; 4.650  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 5.050  ; 5.050  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 5.777  ; 5.777  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 4.372  ; 4.372  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 4.869  ; 4.869  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 4.378  ; 4.378  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 4.372  ; 4.372  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 4.594  ; 4.594  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 4.599  ; 4.599  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 4.819  ; 4.819  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 4.824  ; 4.824  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 5.051  ; 5.051  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 4.309  ; 4.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 5.317  ; 5.317  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 4.896  ; 4.896  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 4.591  ; 4.591  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 4.585  ; 4.585  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 5.403  ; 5.403  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 4.896  ; 4.896  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 4.658  ; 4.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 4.309  ; 4.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 4.938  ; 4.938  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 5.166  ; 5.166  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 5.659  ; 5.659  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 5.121  ; 5.121  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 5.611  ; 5.611  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 5.338  ; 5.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 5.641  ; 5.641  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 5.465  ; 5.465  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 5.398  ; 5.398  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 5.716  ; 5.716  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 5.398  ; 5.398  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 4.607  ; 4.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 4.341  ; 4.341  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 4.341  ; 4.341  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 5.132  ; 5.132  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 4.856  ; 4.856  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 4.354  ; 4.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 4.982  ; 4.982  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 4.849  ; 4.849  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 4.961  ; 4.961  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 4.991  ; 4.991  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 4.626  ; 4.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 5.011  ; 5.011  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 4.864  ; 4.864  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 5.307  ; 5.307  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 4.865  ; 4.865  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 5.197  ; 5.197  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 4.839  ; 4.839  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 4.959  ; 4.959  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 4.094  ; 4.094  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 5.171  ; 5.171  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 5.234  ; 5.234  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 5.220  ; 5.220  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 5.435  ; 5.435  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 5.451  ; 5.451  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 5.691  ; 5.691  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 5.171  ; 5.171  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 5.462  ; 5.462  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 5.628  ; 5.628  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 4.426  ; 4.426  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 4.363  ; 4.363  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 4.629  ; 4.629  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 4.620  ; 4.620  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 4.319  ; 4.319  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 4.641  ; 4.641  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 5.922  ; 5.922  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 5.116  ; 5.116  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 4.760  ; 4.760  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 5.311  ; 5.311  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 5.081  ; 5.081  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 5.040  ; 5.040  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 5.113  ; 5.113  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 4.658  ; 4.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 4.345  ; 4.345  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 5.652  ; 5.652  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 4.878  ; 4.878  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 5.364  ; 5.364  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 5.141  ; 5.141  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 4.613  ; 4.613  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 4.823  ; 4.823  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 4.319  ; 4.319  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 4.813  ; 4.813  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 5.233  ; 5.233  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 4.871  ; 4.871  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 4.586  ; 4.586  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 4.312  ; 4.312  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.132 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.132 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 5.963 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 5.963 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 5.963 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 5.984 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 5.984 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 5.964 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 5.974 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 5.984 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 5.990 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 5.273 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 5.465 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 5.115 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 5.115 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 5.115 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 5.136 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 5.136 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 5.116 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 5.126 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 5.136 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 5.142 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 5.126 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 4.981 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 5.963     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 5.963     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 5.963     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 5.984     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 5.984     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 5.964     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 5.974     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 5.984     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 5.990     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 5.273     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 5.465     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 5.115     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 5.115     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 5.115     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 5.136     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 5.136     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 5.116     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 5.126     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 5.136     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 5.142     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 5.126     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 4.981     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                        ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 8.664 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                         ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.215 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                     ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 8.013 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                      ;
+---------------------------------------------------------+-------+---------------+
; Clock                                                   ; Slack ; End Point TNS ;
+---------------------------------------------------------+-------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.800 ; 0.000         ;
+---------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                           ;
+---------------------------------------------------------+--------+---------------+
; Clock                                                   ; Slack  ; End Point TNS ;
+---------------------------------------------------------+--------+---------------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 7.873  ; 0.000         ;
; CLOCK_50Mhz                                             ; 10.000 ; 0.000         ;
; altera_reserved_tck                                     ; 97.778 ; 0.000         ;
+---------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                   ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 8.664 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.368      ;
; 8.671 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.357      ;
; 8.749 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 1.282      ;
; 8.750 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.278      ;
; 8.768 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.268      ;
; 8.769 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.267      ;
; 8.777 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.259      ;
; 8.778 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[30] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.251      ;
; 8.781 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.255      ;
; 8.782 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.252      ;
; 8.783 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.252      ;
; 8.784 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[11] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.246      ;
; 8.789 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[30] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.240      ;
; 8.791 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.243      ;
; 8.805 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.221      ;
; 8.809 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.225      ;
; 8.817 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.211      ;
; 8.820 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[18] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.209      ;
; 8.842 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 1.189      ;
; 8.843 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[10] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 1.188      ;
; 8.854 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.182      ;
; 8.855 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[5]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.175      ;
; 8.856 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.172      ;
; 8.857 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.179      ;
; 8.857 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[7]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.173      ;
; 8.861 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.175      ;
; 8.864 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.170      ;
; 8.867 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[1]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 1.164      ;
; 8.872 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.158      ;
; 8.875 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.160      ;
; 8.879 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.156      ;
; 8.889 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.139      ;
; 8.901 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.134      ;
; 8.903 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.131      ;
; 8.906 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.128      ;
; 8.906 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[25] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.123      ;
; 8.907 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.128      ;
; 8.908 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[18] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.121      ;
; 8.913 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.115      ;
; 8.914 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.114      ;
; 8.915 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[21] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.113      ;
; 8.916 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.119      ;
; 8.917 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.118      ;
; 8.924 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.111      ;
; 8.933 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.101      ;
; 8.935 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.004      ; 1.101      ;
; 8.935 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[27] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.093      ;
; 8.935 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 1.096      ;
; 8.935 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[14] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 1.096      ;
; 8.936 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[19] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 1.090      ;
; 8.943 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[23] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.085      ;
; 8.944 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[26] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.085      ;
; 8.949 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[26] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.080      ;
; 8.953 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[29] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.076      ;
; 8.953 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[6]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 1.078      ;
; 8.955 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[11] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.075      ;
; 8.962 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.072      ;
; 8.962 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.072      ;
; 8.962 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.072      ;
; 8.962 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.072      ;
; 8.962 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.072      ;
; 8.962 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.072      ;
; 8.962 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.072      ;
; 8.962 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.072      ;
; 8.962 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.072      ;
; 8.962 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.072      ;
; 8.962 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.072      ;
; 8.962 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.072      ;
; 8.964 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.066      ;
; 8.965 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.070      ;
; 8.965 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.070      ;
; 8.965 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.070      ;
; 8.965 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.070      ;
; 8.965 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.070      ;
; 8.965 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.070      ;
; 8.965 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.070      ;
; 8.965 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.070      ;
; 8.965 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.070      ;
; 8.965 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.070      ;
; 8.965 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[3]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.070      ;
; 8.965 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[2]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.001     ; 1.066      ;
; 8.967 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[0]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.063      ;
; 8.968 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[13] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.003     ; 1.061      ;
; 8.977 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[20] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.053      ;
; 8.978 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[17] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.050      ;
; 8.981 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.053      ;
; 8.983 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[28] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.047      ;
; 8.983 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.051      ;
; 8.988 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.046      ;
; 8.988 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[17] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.040      ;
; 8.988 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.046      ;
; 8.991 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.002      ; 1.043      ;
; 8.995 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[12] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.000      ; 1.037      ;
; 8.995 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[25] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.033      ;
; 8.996 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.039      ;
; 9.003 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_rn[2]     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; 0.003      ; 1.032      ;
; 9.003 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[9]  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.002     ; 1.027      ;
; 9.003 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[15] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.025      ;
; 9.004 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.024      ;
; 9.008 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_rot_step1[31] ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.004     ; 1.020      ;
+-------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                        ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_has_started                                                                                                                                         ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_has_started                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][77]                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; nios_system:NiosII|altera_avalon_sc_fifo:rs232_0_avalon_rs232_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][86]                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_wr_active                                                                                                                                                     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_wr_active                                                                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                                                                                                           ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_write~reg0                                                                                                                                                          ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_write~reg0                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[0]                                                                                                                                                   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[0]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[1]                                                                                                                                                   ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[1]                                                                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:to_external_bus_bridge_0_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][55]                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_3_s1_translator|wait_latency_counter[0]                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_3_s1_translator|wait_latency_counter[0]                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_3_s1_translator|wait_latency_counter[1]                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_3_s1_translator|wait_latency_counter[1]                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[0]                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[0]                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[1]                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_2_s1_translator|wait_latency_counter[1]                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_2_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[1]                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[0]                                                                                                                                  ; nios_system:NiosII|altera_merlin_slave_translator:pio_7_s1_translator|wait_latency_counter[0]                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                         ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Clock:clock_generator|counter[0]                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; nios_system:NiosII|altera_avalon_sc_fifo:pio_7_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                       ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|write                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|read                                                                                        ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|read                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd     ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_rd     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                          ; nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty  ; nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full       ; nios_system:NiosII|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[0]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[1]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.000                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                       ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.000                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                         ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[0]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                         ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[1]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                         ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_refs[2]                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.111                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_next.101                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                       ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|i_state.101                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                         ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|init_done                                                                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|wr_address                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|rd_address                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_state.000100000                                                                                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000010000                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                  ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_next.000001000                                                                                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1]                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[1]                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:new_sdram_controller_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                              ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                           ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|use_reg                                                                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                          ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|count[0]                                                                                                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]                        ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|nios_system_new_sdram_controller_0_input_efifo_module:the_nios_system_new_sdram_controller_0_input_efifo_module|entries[0]                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg             ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_cid_reg             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg          ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|returning_status_reg          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator|command_valid                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_UPDATE_AUX_SR                                                                                                   ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|current_cmd_state.s_UPDATE_AUX_SR                                                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                 ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Control_FSM:control_FSM|current_state.s_REACTIVATE_CLOCK                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_ocimem:the_nios_system_nios2_qsys_0_nios2_ocimem|jtag_ram_rd ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[0]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[1]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[2]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                  ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_rs232_counters:RS232_Out_Counters|bit_counter[3]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                           ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|transmitting_data                                                                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_out_serializer:RS232_Out_Serializer|altera_up_sync_fifo:RS232_Out_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                            ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|receiving_data                                                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[0]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[1]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[2]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters|bit_counter[3]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff               ; nios_system:NiosII|nios_system_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_sync_fifo:RS232_In_FIFO|scfifo:Sync_FIFO|scfifo_ou31:auto_generated|a_dpfifo_bm31:dpfifo|full_dff               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[0]                                                                                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                      ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|count[1]                                                                                                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|use_reg                                                                                                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_004|address_reg[0]                                                                                                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                         ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:character_lcd_0_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][46]                                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                            ; To Node                                                                                       ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[14]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.013      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[21]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.012      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[27]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.009     ; 2.010      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[2]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.013      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[18]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.013      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[6]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.013      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[22]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.013      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[1]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.012      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[5]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.013      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[31]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.012      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[15]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.012      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[4]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.014      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[30]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.013      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[0]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.014      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[16]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.014      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[19]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.012      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[3]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.012      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[29]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.012      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[13]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.012      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[28]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.014      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[12]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.014      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[11]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.012      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[20]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.014      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[17]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.013      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[23]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.012      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[7]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.012      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[9]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.013      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[25]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.007     ; 2.012      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[24]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.014      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[8]                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.005     ; 2.014      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[26]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.013      ;
; 8.013  ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|Mn_rot_step2[10]                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 10.000       ; -0.006     ; 2.013      ;
; 16.662 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.181     ; 3.122      ;
; 16.662 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.181     ; 3.122      ;
; 16.662 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[2]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.181     ; 3.122      ;
; 16.662 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[3]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.190     ; 3.113      ;
; 16.662 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.190     ; 3.113      ;
; 16.662 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.190     ; 3.113      ;
; 16.662 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[6]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.190     ; 3.113      ;
; 16.679 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.140      ;
; 16.679 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.140      ;
; 16.679 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.140      ;
; 16.679 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.146     ; 3.140      ;
; 16.680 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[11]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 3.132      ;
; 16.680 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[9]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 3.127      ;
; 16.680 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[15]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 3.136      ;
; 16.680 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[7]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 3.127      ;
; 16.680 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[14]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 3.132      ;
; 16.680 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[13]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 3.132      ;
; 16.680 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[12]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.153     ; 3.132      ;
; 16.680 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[8]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 3.127      ;
; 16.680 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[10]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.158     ; 3.127      ;
; 16.680 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.143     ; 3.142      ;
; 16.680 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 3.136      ;
; 16.680 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 3.136      ;
; 16.680 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.149     ; 3.136      ;
; 16.681 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[4]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.164     ; 3.120      ;
; 16.681 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[6]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.164     ; 3.120      ;
; 16.681 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[5]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.164     ; 3.120      ;
; 16.681 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[3]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.164     ; 3.120      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[2]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.171     ; 3.112      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[1]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.171     ; 3.112      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_data[0]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.171     ; 3.112      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 3.103      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[8]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 3.103      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[9]        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 3.103      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.180     ; 3.103      ;
; 16.682 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|m_addr[11]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.171     ; 3.112      ;
; 16.690 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_11 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 3.130      ;
; 16.690 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_9  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 3.125      ;
; 16.690 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_15 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.141     ; 3.134      ;
; 16.690 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_7  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 3.125      ;
; 16.690 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_14 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 3.130      ;
; 16.690 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_13 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 3.130      ;
; 16.690 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_12 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.145     ; 3.130      ;
; 16.690 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_8  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 3.125      ;
; 16.690 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_10 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.150     ; 3.125      ;
; 16.691 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_4  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 3.118      ;
; 16.691 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_6  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 3.118      ;
; 16.691 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_5  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 3.118      ;
; 16.691 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_3  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.156     ; 3.118      ;
; 16.692 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_2  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 3.110      ;
; 16.692 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe~_Duplicate_1  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 3.110      ;
; 16.692 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|oe               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.163     ; 3.110      ;
; 16.694 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[11]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 3.116      ;
; 16.694 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[9]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.160     ; 3.111      ;
; 16.694 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[15]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.151     ; 3.120      ;
; 16.694 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[7]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.160     ; 3.111      ;
; 16.694 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[14]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 3.116      ;
; 16.694 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[13]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 3.116      ;
; 16.694 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[12]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.155     ; 3.116      ;
; 16.694 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[8]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.160     ; 3.111      ;
; 16.694 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[10]      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.160     ; 3.111      ;
; 16.695 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[4]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 3.104      ;
; 16.695 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[6]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 3.104      ;
; 16.695 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[5]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 3.104      ;
; 16.695 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[3]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.166     ; 3.104      ;
; 16.696 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[2]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 3.096      ;
; 16.696 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[1]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 3.096      ;
; 16.696 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst ; nios_system:NiosII|nios_system_new_sdram_controller_0:new_sdram_controller_0|za_data[0]       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 20.000       ; -0.173     ; 3.096      ;
+--------+----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                      ; Launch Clock                                            ; Latch Clock                                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+
; 0.800 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.952      ;
; 0.800 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.952      ;
; 0.800 ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|nios_system_nios2_qsys_0_nios2_oci:the_nios_system_nios2_qsys_0_nios2_oci|nios_system_nios2_qsys_0_nios2_oci_debug:the_nios_system_nios2_qsys_0_nios2_oci_debug|resetrequest ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.000      ; 0.952      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[0]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.009      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[1]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.009      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_cnt[2]                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.009      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[8]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.009     ; 2.010      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[8]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.009     ; 2.010      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[6]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 1.994      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[6]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 1.994      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_pc[6]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.003      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_pc[21]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.996      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[3]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.000      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[3]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.998      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[2]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.026     ; 1.993      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[1]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.000      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.009     ; 2.010      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[11]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.009     ; 2.010      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[8]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.037     ; 1.982      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[10]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 1.997      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[10]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 1.997      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_pc[17]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.003      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[9]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.009     ; 2.010      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[9]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.009     ; 2.010      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_ic_fill_starting_d1                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.040     ; 1.979      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[7]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 1.994      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[7]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 1.994      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[4]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.037     ; 1.982      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[5]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.037     ; 1.982      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_xfer_rd_addr_has_started                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.000      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[6]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.013      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mem_baddr[6]                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 2.011      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[3]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.037     ; 1.982      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[5]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.001      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[5]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.001      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[2]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.037     ; 1.982      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|F_pc[4]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.019     ; 2.000      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[4]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 1.999      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[1]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.037     ; 1.982      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_line[0]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.037     ; 1.982      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[2]                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.041     ; 1.978      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[0]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.026     ; 1.993      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_initial_offset[0]                                                           ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.040     ; 1.979      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|ic_fill_dp_offset[0]                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.041     ; 1.978      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_pc[15]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 2.008      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ctrl_mul_lsw                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.016      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall_d1                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.009     ; 2.010      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall_d2                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.009     ; 2.010      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_mul_stall_d3                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.009     ; 2.010      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[1]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.001      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_line[0]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 1.997      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_A_dc_line_match_d1                                                                ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.003      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_wr_active                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 1.994      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[2]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.006      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[0]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.003      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[0]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.006      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_ctrl_st_bypass                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.006      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 2.005      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_st_bypass_delayed_started                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 2.005      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_write~reg0                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; 0.004      ; 2.023      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[0]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 1.994      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wr_data_cnt[1]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 1.994      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_line[1]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 1.997      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|d_address_line_field[1]                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 1.997      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[14]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.009     ; 2.010      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[12]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 1.999      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[16]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 1.999      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[13]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 1.999      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[11]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 1.999      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[15]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.016     ; 2.003      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_ctrl_rdctl_inst                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.013      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_alu_result[23]                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.016      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_en_d1                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.008     ; 2.011      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_pc[24]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.024     ; 1.995      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_ctrl_jmp_indirect                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.996      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_iw[3]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.006      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_ctrl_retaddr                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 1.997      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_logic_op[0]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.996      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_ld_align_byte1_fill                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.013      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc[12]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.025     ; 1.994      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_pc[12]                                                                            ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.996      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_actual_tag[13]                                                                 ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.011     ; 2.008      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_tag[13]                                                                     ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.007      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_ctrl_logic                                                                        ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.996      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_pc_plus_one[6]                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.020     ; 1.999      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|D_br_taken_waddr_partial[6]                                                         ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.021     ; 1.998      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_extra_pc[6]                                                                       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.018     ; 2.001      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_ctrl_cmp                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.017     ; 2.002      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_ctrl_mem                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.003     ; 2.016      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_inst_result[8]                                                                    ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.006     ; 2.013      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_actual_tag[0]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.996      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_tag[0]                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.012     ; 2.007      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_actual_tag[1]                                                                  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.023     ; 1.996      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_wb_tag[1]                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.026     ; 1.993      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_iw[4]                                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.006      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_ctrl_ld_st_non_bypass                                                             ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.013     ; 2.006      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|M_sel_data_master                                                                   ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.010     ; 2.009      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_want_fill                                                                      ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 2.005      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|A_dc_fill_has_started                                                               ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.014     ; 2.005      ;
; 1.867 ; nios_system:NiosII|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                  ; nios_system:NiosII|nios_system_nios2_qsys_0:nios2_qsys_0|E_ctrl_div                                                                          ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000        ; -0.022     ; 1.997      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+---------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                   ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_address_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_datain_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg1   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg10  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg11  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg12  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg13  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg14  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg15  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg2   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg3   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg4   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg5   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg6   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg7   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg8   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_memory_reg9   ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; Rise       ; nios_system:NiosII|Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0|Altera_UP_SD_Card_Interface:SD_Card_Port|Altera_UP_SD_Card_Buffer:data_line|Altera_UP_SD_Card_Memory_Block:packet_memory|altsyncram:altsyncram_component|altsyncram_7n92:auto_generated|ram_block1a0~portb_address_reg6  ;
+-------+--------------+----------------+------------------+---------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50Mhz'                                                                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz|combout                                       ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50Mhz ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0] ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; CLOCK_50Mhz ; Rise       ; CLOCK_50Mhz                                               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                            ;
+-------------------+-------------+-------+-------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+-------+-------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; 0.860 ; 0.860 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; 0.830 ; 0.830 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; 0.860 ; 0.860 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; 0.860 ; 0.860 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; 0.833 ; 0.833 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; 0.833 ; 0.833 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; 0.833 ; 0.833 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; 0.833 ; 0.833 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; 0.857 ; 0.857 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; 0.827 ; 0.827 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; 0.857 ; 0.857 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; 0.857 ; 0.857 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; 0.842 ; 0.842 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; 0.842 ; 0.842 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; 0.852 ; 0.852 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; 0.852 ; 0.852 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; 0.818 ; 0.818 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; 7.252 ; 7.252 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; 3.711 ; 3.711 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; 3.848 ; 3.848 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; 3.758 ; 3.758 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; 3.814 ; 3.814 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; 3.802 ; 3.802 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; 3.648 ; 3.648 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; 3.628 ; 3.628 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; 3.704 ; 3.704 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; 3.821 ; 3.821 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; 3.751 ; 3.751 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; 3.736 ; 3.736 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; 3.727 ; 3.727 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; 3.848 ; 3.848 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; 3.583 ; 3.583 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; 3.671 ; 3.671 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; 3.598 ; 3.598 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; 3.624 ; 3.624 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; 3.688 ; 3.688 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; 3.689 ; 3.689 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; 3.587 ; 3.587 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; 3.626 ; 3.626 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; 3.642 ; 3.642 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; 3.689 ; 3.689 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; 3.646 ; 3.646 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; 3.631 ; 3.631 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; 3.611 ; 3.611 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; 3.607 ; 3.607 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; 3.815 ; 3.815 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; 3.774 ; 3.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; 3.815 ; 3.815 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; 3.744 ; 3.744 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; 5.275 ; 5.275 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; 3.537 ; 3.537 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; 3.893 ; 3.893 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; 4.174 ; 4.174 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; 3.864 ; 3.864 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; 3.759 ; 3.759 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; 3.699 ; 3.699 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; 3.950 ; 3.950 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; 3.616 ; 3.616 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; 3.889 ; 3.889 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; 3.599 ; 3.599 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; 3.744 ; 3.744 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; 3.991 ; 3.991 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; 4.174 ; 4.174 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; 3.857 ; 3.857 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; 3.654 ; 3.654 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; 3.715 ; 3.715 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; 3.789 ; 3.789 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; 3.809 ; 3.809 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; 3.679 ; 3.679 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; 3.776 ; 3.776 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; 3.894 ; 3.894 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+-------+-------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; -0.732 ; -0.732 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; -0.744 ; -0.744 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; -0.774 ; -0.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; -0.774 ; -0.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; -0.741 ; -0.741 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; -0.756 ; -0.756 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; -0.756 ; -0.756 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; -0.766 ; -0.766 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; -0.766 ; -0.766 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; -0.732 ; -0.732 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; -4.336 ; -4.336 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; -3.591 ; -3.591 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; -3.463 ; -3.463 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; -3.638 ; -3.638 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; -3.694 ; -3.694 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; -3.682 ; -3.682 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; -3.528 ; -3.528 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; -3.508 ; -3.508 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; -3.584 ; -3.584 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; -3.701 ; -3.701 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; -3.631 ; -3.631 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; -3.616 ; -3.616 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; -3.607 ; -3.607 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; -3.728 ; -3.728 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; -3.463 ; -3.463 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; -3.551 ; -3.551 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; -3.478 ; -3.478 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; -3.504 ; -3.504 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; -3.568 ; -3.568 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; -3.467 ; -3.467 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; -3.467 ; -3.467 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; -3.506 ; -3.506 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; -3.522 ; -3.522 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; -3.569 ; -3.569 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; -3.526 ; -3.526 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; -3.511 ; -3.511 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; -3.491 ; -3.491 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; -3.487 ; -3.487 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; -3.624 ; -3.624 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; -3.654 ; -3.654 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; -3.695 ; -3.695 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; -3.624 ; -3.624 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; -3.439 ; -3.439 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; -3.417 ; -3.417 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; -3.762 ; -3.762 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; -3.479 ; -3.479 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; -3.744 ; -3.744 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; -3.639 ; -3.639 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; -3.579 ; -3.579 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; -3.830 ; -3.830 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; -3.496 ; -3.496 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; -3.769 ; -3.769 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; -3.479 ; -3.479 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; -3.624 ; -3.624 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; -3.871 ; -3.871 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; -4.054 ; -4.054 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; -3.737 ; -3.737 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; -3.534 ; -3.534 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; -3.595 ; -3.595 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; -3.669 ; -3.669 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; -3.689 ; -3.689 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; -3.559 ; -3.559 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; -3.656 ; -3.656 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; -3.774 ; -3.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 1.225  ; 1.225  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 1.286  ; 1.286  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 1.228  ; 1.228  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 1.258  ; 1.258  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 1.258  ; 1.258  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 1.281  ; 1.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 1.251  ; 1.251  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 1.281  ; 1.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 1.281  ; 1.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 1.276  ; 1.276  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 1.276  ; 1.276  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 1.286  ; 1.286  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 1.286  ; 1.286  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 1.260  ; 1.260  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 2.600  ; 2.600  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 2.429  ; 2.429  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 2.581  ; 2.581  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 2.493  ; 2.493  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 2.387  ; 2.387  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 2.586  ; 2.586  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 2.600  ; 2.600  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 2.552  ; 2.552  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 2.457  ; 2.457  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 2.650  ; 2.650  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 2.650  ; 2.650  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 2.227  ; 2.227  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 2.517  ; 2.517  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 2.236  ; 2.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 2.612  ; 2.612  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 2.529  ; 2.529  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 2.201  ; 2.201  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 2.542  ; 2.542  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 2.981  ; 2.981  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 2.465  ; 2.465  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 2.981  ; 2.981  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 2.309  ; 2.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 2.581  ; 2.581  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 2.677  ; 2.677  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 2.888  ; 2.888  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 2.833  ; 2.833  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 2.630  ; 2.630  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 2.890  ; 2.890  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 2.844  ; 2.844  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 2.217  ; 2.217  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 2.866  ; 2.866  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 2.553  ; 2.553  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 2.890  ; 2.890  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 2.352  ; 2.352  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 2.532  ; 2.532  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 2.861  ; 2.861  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 2.540  ; 2.540  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 2.478  ; 2.478  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 2.241  ; 2.241  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 2.239  ; 2.239  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 2.341  ; 2.341  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 2.344  ; 2.344  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 2.436  ; 2.436  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 2.439  ; 2.439  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 2.540  ; 2.540  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 2.835  ; 2.835  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 2.709  ; 2.709  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 2.419  ; 2.419  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 2.274  ; 2.274  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 2.268  ; 2.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 2.717  ; 2.717  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 2.434  ; 2.434  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 2.318  ; 2.318  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 2.162  ; 2.162  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 2.440  ; 2.440  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 2.835  ; 2.835  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 2.630  ; 2.630  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 2.799  ; 2.799  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 2.677  ; 2.677  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 2.816  ; 2.816  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 2.767  ; 2.767  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 2.889  ; 2.889  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 2.889  ; 2.889  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 2.751  ; 2.751  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 2.332  ; 2.332  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 2.639  ; 2.639  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 2.160  ; 2.160  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 2.562  ; 2.562  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 2.427  ; 2.427  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 2.168  ; 2.168  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 2.473  ; 2.473  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 2.430  ; 2.430  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 2.501  ; 2.501  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 2.472  ; 2.472  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 2.282  ; 2.282  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 2.492  ; 2.492  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 2.441  ; 2.441  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 2.639  ; 2.639  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 2.430  ; 2.430  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 2.601  ; 2.601  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 2.417  ; 2.417  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 2.455  ; 2.455  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 2.039  ; 2.039  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 2.905  ; 2.905  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 2.593  ; 2.593  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 2.580  ; 2.580  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 2.671  ; 2.671  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 2.677  ; 2.677  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 2.905  ; 2.905  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 2.565  ; 2.565  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 2.686  ; 2.686  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 2.795  ; 2.795  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 2.194  ; 2.194  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 2.149  ; 2.149  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 2.281  ; 2.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 2.280  ; 2.280  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 2.888  ; 2.888  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 2.351  ; 2.351  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 2.888  ; 2.888  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 2.567  ; 2.567  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 2.321  ; 2.321  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 2.657  ; 2.657  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 2.476  ; 2.476  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 2.538  ; 2.538  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 2.576  ; 2.576  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 2.354  ; 2.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 2.175  ; 2.175  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 2.829  ; 2.829  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 2.464  ; 2.464  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 2.692  ; 2.692  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 2.595  ; 2.595  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 2.295  ; 2.295  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 2.366  ; 2.366  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 2.152  ; 2.152  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 2.364  ; 2.364  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 2.739  ; 2.739  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 2.457  ; 2.457  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 2.331  ; 2.331  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 2.213  ; 2.213  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.846 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.846 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 1.225  ; 1.225  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 1.238  ; 1.238  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 1.263  ; 1.263  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 1.263  ; 1.263  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 2.387  ; 2.387  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 2.429  ; 2.429  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 2.581  ; 2.581  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 2.493  ; 2.493  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 2.387  ; 2.387  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 2.586  ; 2.586  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 2.600  ; 2.600  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 2.552  ; 2.552  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 2.457  ; 2.457  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 2.201  ; 2.201  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 2.650  ; 2.650  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 2.227  ; 2.227  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 2.517  ; 2.517  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 2.236  ; 2.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 2.612  ; 2.612  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 2.529  ; 2.529  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 2.201  ; 2.201  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 2.542  ; 2.542  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 2.309  ; 2.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 2.465  ; 2.465  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 2.981  ; 2.981  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 2.309  ; 2.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 2.581  ; 2.581  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 2.677  ; 2.677  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 2.888  ; 2.888  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 2.833  ; 2.833  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 2.630  ; 2.630  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 2.217  ; 2.217  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 2.844  ; 2.844  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 2.217  ; 2.217  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 2.866  ; 2.866  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 2.553  ; 2.553  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 2.890  ; 2.890  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 2.352  ; 2.352  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 2.532  ; 2.532  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 2.861  ; 2.861  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 2.239  ; 2.239  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 2.478  ; 2.478  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 2.241  ; 2.241  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 2.239  ; 2.239  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 2.341  ; 2.341  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 2.344  ; 2.344  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 2.436  ; 2.436  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 2.439  ; 2.439  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 2.540  ; 2.540  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 2.162  ; 2.162  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 2.709  ; 2.709  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 2.419  ; 2.419  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 2.274  ; 2.274  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 2.268  ; 2.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 2.717  ; 2.717  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 2.434  ; 2.434  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 2.318  ; 2.318  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 2.162  ; 2.162  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 2.440  ; 2.440  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 2.835  ; 2.835  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 2.630  ; 2.630  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 2.799  ; 2.799  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 2.677  ; 2.677  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 2.816  ; 2.816  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 2.767  ; 2.767  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 2.751  ; 2.751  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 2.889  ; 2.889  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 2.751  ; 2.751  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 2.332  ; 2.332  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 2.160  ; 2.160  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 2.160  ; 2.160  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 2.562  ; 2.562  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 2.427  ; 2.427  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 2.168  ; 2.168  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 2.473  ; 2.473  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 2.430  ; 2.430  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 2.501  ; 2.501  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 2.472  ; 2.472  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 2.282  ; 2.282  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 2.492  ; 2.492  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 2.441  ; 2.441  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 2.639  ; 2.639  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 2.430  ; 2.430  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 2.601  ; 2.601  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 2.417  ; 2.417  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 2.455  ; 2.455  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 2.039  ; 2.039  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 2.565  ; 2.565  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 2.593  ; 2.593  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 2.580  ; 2.580  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 2.671  ; 2.671  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 2.677  ; 2.677  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 2.905  ; 2.905  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 2.565  ; 2.565  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 2.686  ; 2.686  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 2.795  ; 2.795  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 2.194  ; 2.194  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 2.149  ; 2.149  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 2.281  ; 2.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 2.280  ; 2.280  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 2.152  ; 2.152  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 2.351  ; 2.351  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 2.888  ; 2.888  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 2.567  ; 2.567  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 2.321  ; 2.321  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 2.657  ; 2.657  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 2.476  ; 2.476  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 2.538  ; 2.538  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 2.576  ; 2.576  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 2.354  ; 2.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 2.175  ; 2.175  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 2.829  ; 2.829  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 2.464  ; 2.464  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 2.692  ; 2.692  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 2.595  ; 2.595  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 2.295  ; 2.295  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 2.366  ; 2.366  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 2.152  ; 2.152  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 2.364  ; 2.364  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 2.616  ; 2.616  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 2.457  ; 2.457  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 2.331  ; 2.331  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 2.213  ; 2.213  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.846 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.846 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                              ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 2.844 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 2.844 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 2.844 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 2.864 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 2.864 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 2.844 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 2.854 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 2.864 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 2.869 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 2.594 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 2.686 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                      ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 2.455 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 2.455 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 2.455 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 2.475 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 2.475 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 2.455 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 2.465 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 2.475 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 2.480 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 2.546 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 2.481 ;      ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-------+------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 2.844     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 2.844     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 2.844     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 2.864     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 2.864     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 2.844     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 2.854     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 2.864     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 2.869     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 2.594     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 2.686     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                         ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+
; LCD_DATA[*]  ; CLOCK_50Mhz ; 2.455     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50Mhz ; 2.455     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50Mhz ; 2.455     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50Mhz ; 2.475     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50Mhz ; 2.475     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50Mhz ; 2.455     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50Mhz ; 2.465     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50Mhz ; 2.475     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50Mhz ; 2.480     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd   ; CLOCK_50Mhz ; 2.546     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat   ; CLOCK_50Mhz ; 2.481     ;           ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+--------------+-------------+-----------+-----------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                    ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                         ; 7.125 ; 0.215 ; 6.521    ; 0.800   ; 7.873               ;
;  CLOCK_50Mhz                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 7.125 ; 0.215 ; 6.521    ; 0.800   ; 7.873               ;
;  altera_reserved_tck                                     ; N/A   ; N/A   ; N/A      ; N/A     ; 97.778              ;
; Design-wide TNS                                          ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50Mhz                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  altera_reserved_tck                                     ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; 1.162  ; 1.162  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; 1.192  ; 1.192  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; 1.164  ; 1.164  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; 1.158  ; 1.158  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; 1.188  ; 1.188  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; 1.173  ; 1.173  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; 1.173  ; 1.173  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; 1.183  ; 1.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; 1.183  ; 1.183  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; 1.149  ; 1.149  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; 14.186 ; 14.186 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; 6.229  ; 6.229  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; 6.549  ; 6.549  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; 6.364  ; 6.364  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; 6.429  ; 6.429  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; 6.436  ; 6.436  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; 6.095  ; 6.095  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; 6.098  ; 6.098  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; 6.257  ; 6.257  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; 6.475  ; 6.475  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; 6.303  ; 6.303  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; 6.322  ; 6.322  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; 6.218  ; 6.218  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; 6.549  ; 6.549  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; 6.008  ; 6.008  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; 6.219  ; 6.219  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; 6.016  ; 6.016  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; 6.102  ; 6.102  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; 6.167  ; 6.167  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; 6.223  ; 6.223  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; 6.008  ; 6.008  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; 6.067  ; 6.067  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; 6.155  ; 6.155  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; 6.223  ; 6.223  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; 6.168  ; 6.168  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; 6.070  ; 6.070  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; 6.011  ; 6.011  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; 6.025  ; 6.025  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; 6.449  ; 6.449  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; 6.391  ; 6.391  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; 6.449  ; 6.449  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; 6.357  ; 6.357  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; 9.664  ; 9.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; 5.951  ; 5.951  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; 6.702  ; 6.702  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; 7.275  ; 7.275  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; 6.615  ; 6.615  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; 6.379  ; 6.379  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; 6.303  ; 6.303  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; 6.859  ; 6.859  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; 6.072  ; 6.072  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; 6.582  ; 6.582  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; 6.078  ; 6.078  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; 6.330  ; 6.330  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; 6.814  ; 6.814  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; 7.275  ; 7.275  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; 6.538  ; 6.538  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; 6.168  ; 6.168  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; 6.228  ; 6.228  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; 6.386  ; 6.386  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; 6.431  ; 6.431  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; 6.122  ; 6.122  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; 6.356  ; 6.356  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; 6.643  ; 6.643  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                               ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port         ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_DQ[*]        ; CLOCK_50Mhz ; -0.732 ; -0.732 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]       ; CLOCK_50Mhz ; -0.744 ; -0.744 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]       ; CLOCK_50Mhz ; -0.774 ; -0.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]       ; CLOCK_50Mhz ; -0.774 ; -0.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]       ; CLOCK_50Mhz ; -0.747 ; -0.747 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]       ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]       ; CLOCK_50Mhz ; -0.741 ; -0.741 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]       ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]      ; CLOCK_50Mhz ; -0.771 ; -0.771 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]      ; CLOCK_50Mhz ; -0.756 ; -0.756 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]      ; CLOCK_50Mhz ; -0.756 ; -0.756 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]      ; CLOCK_50Mhz ; -0.766 ; -0.766 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]      ; CLOCK_50Mhz ; -0.766 ; -0.766 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]      ; CLOCK_50Mhz ; -0.732 ; -0.732 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_acknowledge    ; CLOCK_50Mhz ; -4.336 ; -4.336 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_irq            ; CLOCK_50Mhz ; -3.591 ; -3.591 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_read_data[*]   ; CLOCK_50Mhz ; -3.463 ; -3.463 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[0]  ; CLOCK_50Mhz ; -3.638 ; -3.638 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[1]  ; CLOCK_50Mhz ; -3.694 ; -3.694 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[2]  ; CLOCK_50Mhz ; -3.682 ; -3.682 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[3]  ; CLOCK_50Mhz ; -3.528 ; -3.528 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[4]  ; CLOCK_50Mhz ; -3.508 ; -3.508 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[5]  ; CLOCK_50Mhz ; -3.584 ; -3.584 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[6]  ; CLOCK_50Mhz ; -3.701 ; -3.701 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[7]  ; CLOCK_50Mhz ; -3.631 ; -3.631 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[8]  ; CLOCK_50Mhz ; -3.616 ; -3.616 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[9]  ; CLOCK_50Mhz ; -3.607 ; -3.607 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[10] ; CLOCK_50Mhz ; -3.728 ; -3.728 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[11] ; CLOCK_50Mhz ; -3.463 ; -3.463 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[12] ; CLOCK_50Mhz ; -3.551 ; -3.551 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[13] ; CLOCK_50Mhz ; -3.478 ; -3.478 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[14] ; CLOCK_50Mhz ; -3.504 ; -3.504 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_read_data[15] ; CLOCK_50Mhz ; -3.568 ; -3.568 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]       ; CLOCK_50Mhz ; -3.467 ; -3.467 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]      ; CLOCK_50Mhz ; -3.467 ; -3.467 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]      ; CLOCK_50Mhz ; -3.506 ; -3.506 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]      ; CLOCK_50Mhz ; -3.522 ; -3.522 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]      ; CLOCK_50Mhz ; -3.569 ; -3.569 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]      ; CLOCK_50Mhz ; -3.526 ; -3.526 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]      ; CLOCK_50Mhz ; -3.511 ; -3.511 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]      ; CLOCK_50Mhz ; -3.491 ; -3.491 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]      ; CLOCK_50Mhz ; -3.487 ; -3.487 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Push_Buttons[*]   ; CLOCK_50Mhz ; -3.624 ; -3.624 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[0]  ; CLOCK_50Mhz ; -3.654 ; -3.654 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[1]  ; CLOCK_50Mhz ; -3.695 ; -3.695 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Push_Buttons[2]  ; CLOCK_50Mhz ; -3.624 ; -3.624 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd        ; CLOCK_50Mhz ; -3.439 ; -3.439 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat        ; CLOCK_50Mhz ; -3.417 ; -3.417 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDIN             ; CLOCK_50Mhz ; -3.762 ; -3.762 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Switches[*]       ; CLOCK_50Mhz ; -3.479 ; -3.479 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[0]      ; CLOCK_50Mhz ; -3.744 ; -3.744 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[1]      ; CLOCK_50Mhz ; -3.639 ; -3.639 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[2]      ; CLOCK_50Mhz ; -3.579 ; -3.579 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[3]      ; CLOCK_50Mhz ; -3.830 ; -3.830 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[4]      ; CLOCK_50Mhz ; -3.496 ; -3.496 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[5]      ; CLOCK_50Mhz ; -3.769 ; -3.769 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[6]      ; CLOCK_50Mhz ; -3.479 ; -3.479 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[7]      ; CLOCK_50Mhz ; -3.624 ; -3.624 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[8]      ; CLOCK_50Mhz ; -3.871 ; -3.871 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[9]      ; CLOCK_50Mhz ; -4.054 ; -4.054 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[10]     ; CLOCK_50Mhz ; -3.737 ; -3.737 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[11]     ; CLOCK_50Mhz ; -3.534 ; -3.534 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[12]     ; CLOCK_50Mhz ; -3.595 ; -3.595 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[13]     ; CLOCK_50Mhz ; -3.669 ; -3.669 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[14]     ; CLOCK_50Mhz ; -3.689 ; -3.689 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[15]     ; CLOCK_50Mhz ; -3.559 ; -3.559 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[16]     ; CLOCK_50Mhz ; -3.656 ; -3.656 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Switches[17]     ; CLOCK_50Mhz ; -3.774 ; -3.774 ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
+-------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 2.606  ; 2.606  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 2.616  ; 2.616  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 2.626  ; 2.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 2.596  ; 2.596  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 2.597  ; 2.597  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 2.617  ; 2.617  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 2.627  ; 2.627  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 2.684  ; 2.684  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 2.607  ; 2.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 2.637  ; 2.637  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 2.625  ; 2.625  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 2.631  ; 2.631  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 2.661  ; 2.661  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 2.656  ; 2.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 2.656  ; 2.656  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 2.666  ; 2.666  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 2.664  ; 2.664  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 2.640  ; 2.640  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 2.680  ; 2.680  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 5.125  ; 5.125  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 4.817  ; 4.817  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 5.104  ; 5.104  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 4.884  ; 4.884  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 4.669  ; 4.669  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 5.104  ; 5.104  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 5.125  ; 5.125  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 5.029  ; 5.029  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 4.847  ; 4.847  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 5.281  ; 5.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 5.281  ; 5.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 4.360  ; 4.360  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 5.025  ; 5.025  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 4.390  ; 4.390  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 5.117  ; 5.117  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 5.045  ; 5.045  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 4.339  ; 4.339  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 5.052  ; 5.052  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 6.026  ; 6.026  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 4.778  ; 4.778  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 6.026  ; 6.026  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 4.587  ; 4.587  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 5.126  ; 5.126  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 5.285  ; 5.285  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 5.809  ; 5.809  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 5.615  ; 5.615  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 5.381  ; 5.381  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 5.796  ; 5.796  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 5.739  ; 5.739  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 4.355  ; 4.355  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 5.762  ; 5.762  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 5.074  ; 5.074  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 5.796  ; 5.796  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 4.650  ; 4.650  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 5.050  ; 5.050  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 5.777  ; 5.777  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 5.051  ; 5.051  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 4.869  ; 4.869  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 4.378  ; 4.378  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 4.372  ; 4.372  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 4.594  ; 4.594  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 4.599  ; 4.599  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 4.819  ; 4.819  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 4.824  ; 4.824  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 5.051  ; 5.051  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 5.659  ; 5.659  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 5.317  ; 5.317  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 4.896  ; 4.896  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 4.591  ; 4.591  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 4.585  ; 4.585  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 5.403  ; 5.403  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 4.896  ; 4.896  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 4.658  ; 4.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 4.309  ; 4.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 4.938  ; 4.938  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 5.166  ; 5.166  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 5.659  ; 5.659  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 5.121  ; 5.121  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 5.611  ; 5.611  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 5.338  ; 5.338  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 5.641  ; 5.641  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 5.465  ; 5.465  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 5.716  ; 5.716  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 5.716  ; 5.716  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 5.398  ; 5.398  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 4.607  ; 4.607  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 5.307  ; 5.307  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 4.341  ; 4.341  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 5.132  ; 5.132  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 4.856  ; 4.856  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 4.354  ; 4.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 4.982  ; 4.982  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 4.849  ; 4.849  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 4.961  ; 4.961  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 4.991  ; 4.991  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 4.626  ; 4.626  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 5.011  ; 5.011  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 4.864  ; 4.864  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 5.307  ; 5.307  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 4.865  ; 4.865  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 5.197  ; 5.197  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 4.839  ; 4.839  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 4.959  ; 4.959  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 4.094  ; 4.094  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 5.691  ; 5.691  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 5.234  ; 5.234  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 5.220  ; 5.220  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 5.435  ; 5.435  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 5.451  ; 5.451  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 5.691  ; 5.691  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 5.171  ; 5.171  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 5.462  ; 5.462  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 5.628  ; 5.628  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 4.426  ; 4.426  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 4.363  ; 4.363  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 4.629  ; 4.629  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 4.620  ; 4.620  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 5.922  ; 5.922  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 4.641  ; 4.641  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 5.922  ; 5.922  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 5.116  ; 5.116  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 4.760  ; 4.760  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 5.311  ; 5.311  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 5.081  ; 5.081  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 5.040  ; 5.040  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 5.113  ; 5.113  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 4.658  ; 4.658  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 4.345  ; 4.345  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 5.652  ; 5.652  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 4.878  ; 4.878  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 5.364  ; 5.364  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 5.141  ; 5.141  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 4.613  ; 4.613  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 4.823  ; 4.823  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 4.319  ; 4.319  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 4.813  ; 4.813  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 5.515  ; 5.515  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 4.871  ; 4.871  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 4.586  ; 4.586  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 4.312  ; 4.312  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.132 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.132 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; Data Port          ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                         ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+
; DRAM_ADDR[*]       ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[0]      ; CLOCK_50Mhz ; 1.205  ; 1.205  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[1]      ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[2]      ; CLOCK_50Mhz ; 1.225  ; 1.225  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[3]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[4]      ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[5]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[6]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[7]      ; CLOCK_50Mhz ; 1.206  ; 1.206  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[8]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[9]      ; CLOCK_50Mhz ; 1.226  ; 1.226  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[10]     ; CLOCK_50Mhz ; 1.236  ; 1.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_ADDR[11]     ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_0          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_BA_1          ; CLOCK_50Mhz ; 1.290  ; 1.290  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CS_N          ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_DQ[*]         ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[0]        ; CLOCK_50Mhz ; 1.215  ; 1.215  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[1]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[2]        ; CLOCK_50Mhz ; 1.245  ; 1.245  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[3]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[4]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[5]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[6]        ; CLOCK_50Mhz ; 1.232  ; 1.232  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[7]        ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[8]        ; CLOCK_50Mhz ; 1.238  ; 1.238  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[9]        ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[10]       ; CLOCK_50Mhz ; 1.268  ; 1.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[11]       ; CLOCK_50Mhz ; 1.263  ; 1.263  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[12]       ; CLOCK_50Mhz ; 1.263  ; 1.263  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[13]       ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[14]       ; CLOCK_50Mhz ; 1.273  ; 1.273  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  DRAM_DQ[15]       ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_LDQM          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_RAS_N         ; CLOCK_50Mhz ; 1.270  ; 1.270  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_UDQM          ; CLOCK_50Mhz ; 1.247  ; 1.247  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_WE_N          ; CLOCK_50Mhz ; 1.287  ; 1.287  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Green_Leds[*]      ; CLOCK_50Mhz ; 2.387  ; 2.387  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[0]     ; CLOCK_50Mhz ; 2.429  ; 2.429  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[1]     ; CLOCK_50Mhz ; 2.581  ; 2.581  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[2]     ; CLOCK_50Mhz ; 2.493  ; 2.493  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[3]     ; CLOCK_50Mhz ; 2.387  ; 2.387  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[4]     ; CLOCK_50Mhz ; 2.586  ; 2.586  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[5]     ; CLOCK_50Mhz ; 2.600  ; 2.600  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[6]     ; CLOCK_50Mhz ; 2.552  ; 2.552  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Green_Leds[7]     ; CLOCK_50Mhz ; 2.457  ; 2.457  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex0_1[*]          ; CLOCK_50Mhz ; 2.201  ; 2.201  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[0]         ; CLOCK_50Mhz ; 2.650  ; 2.650  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[1]         ; CLOCK_50Mhz ; 2.227  ; 2.227  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[2]         ; CLOCK_50Mhz ; 2.517  ; 2.517  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[3]         ; CLOCK_50Mhz ; 2.236  ; 2.236  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[4]         ; CLOCK_50Mhz ; 2.612  ; 2.612  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[5]         ; CLOCK_50Mhz ; 2.529  ; 2.529  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[6]         ; CLOCK_50Mhz ; 2.201  ; 2.201  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex0_1[7]         ; CLOCK_50Mhz ; 2.542  ; 2.542  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex2_3[*]          ; CLOCK_50Mhz ; 2.309  ; 2.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[0]         ; CLOCK_50Mhz ; 2.465  ; 2.465  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[1]         ; CLOCK_50Mhz ; 2.981  ; 2.981  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[2]         ; CLOCK_50Mhz ; 2.309  ; 2.309  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[3]         ; CLOCK_50Mhz ; 2.581  ; 2.581  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[4]         ; CLOCK_50Mhz ; 2.677  ; 2.677  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[5]         ; CLOCK_50Mhz ; 2.888  ; 2.888  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[6]         ; CLOCK_50Mhz ; 2.833  ; 2.833  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex2_3[7]         ; CLOCK_50Mhz ; 2.630  ; 2.630  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex4_5[*]          ; CLOCK_50Mhz ; 2.217  ; 2.217  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[0]         ; CLOCK_50Mhz ; 2.844  ; 2.844  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[1]         ; CLOCK_50Mhz ; 2.217  ; 2.217  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[2]         ; CLOCK_50Mhz ; 2.866  ; 2.866  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[3]         ; CLOCK_50Mhz ; 2.553  ; 2.553  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[4]         ; CLOCK_50Mhz ; 2.890  ; 2.890  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[5]         ; CLOCK_50Mhz ; 2.352  ; 2.352  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[6]         ; CLOCK_50Mhz ; 2.532  ; 2.532  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex4_5[7]         ; CLOCK_50Mhz ; 2.861  ; 2.861  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Hex6_7[*]          ; CLOCK_50Mhz ; 2.239  ; 2.239  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[0]         ; CLOCK_50Mhz ; 2.478  ; 2.478  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[1]         ; CLOCK_50Mhz ; 2.241  ; 2.241  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[2]         ; CLOCK_50Mhz ; 2.239  ; 2.239  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[3]         ; CLOCK_50Mhz ; 2.341  ; 2.341  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[4]         ; CLOCK_50Mhz ; 2.344  ; 2.344  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[5]         ; CLOCK_50Mhz ; 2.436  ; 2.436  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[6]         ; CLOCK_50Mhz ; 2.439  ; 2.439  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Hex6_7[7]         ; CLOCK_50Mhz ; 2.540  ; 2.540  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_address[*]      ; CLOCK_50Mhz ; 2.162  ; 2.162  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[1]     ; CLOCK_50Mhz ; 2.709  ; 2.709  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[2]     ; CLOCK_50Mhz ; 2.419  ; 2.419  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[3]     ; CLOCK_50Mhz ; 2.274  ; 2.274  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[4]     ; CLOCK_50Mhz ; 2.268  ; 2.268  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[5]     ; CLOCK_50Mhz ; 2.717  ; 2.717  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[6]     ; CLOCK_50Mhz ; 2.434  ; 2.434  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[7]     ; CLOCK_50Mhz ; 2.318  ; 2.318  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[8]     ; CLOCK_50Mhz ; 2.162  ; 2.162  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[9]     ; CLOCK_50Mhz ; 2.440  ; 2.440  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[10]    ; CLOCK_50Mhz ; 2.622  ; 2.622  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[11]    ; CLOCK_50Mhz ; 2.835  ; 2.835  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[12]    ; CLOCK_50Mhz ; 2.630  ; 2.630  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[13]    ; CLOCK_50Mhz ; 2.799  ; 2.799  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[14]    ; CLOCK_50Mhz ; 2.677  ; 2.677  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_address[15]    ; CLOCK_50Mhz ; 2.816  ; 2.816  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_bus_enable      ; CLOCK_50Mhz ; 2.767  ; 2.767  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_byte_enable[*]  ; CLOCK_50Mhz ; 2.751  ; 2.751  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[0] ; CLOCK_50Mhz ; 2.889  ; 2.889  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_byte_enable[1] ; CLOCK_50Mhz ; 2.751  ; 2.751  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_rw              ; CLOCK_50Mhz ; 2.332  ; 2.332  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; IO_write_data[*]   ; CLOCK_50Mhz ; 2.160  ; 2.160  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[0]  ; CLOCK_50Mhz ; 2.160  ; 2.160  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[1]  ; CLOCK_50Mhz ; 2.562  ; 2.562  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[2]  ; CLOCK_50Mhz ; 2.427  ; 2.427  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[3]  ; CLOCK_50Mhz ; 2.168  ; 2.168  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[4]  ; CLOCK_50Mhz ; 2.473  ; 2.473  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[5]  ; CLOCK_50Mhz ; 2.430  ; 2.430  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[6]  ; CLOCK_50Mhz ; 2.501  ; 2.501  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[7]  ; CLOCK_50Mhz ; 2.472  ; 2.472  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[8]  ; CLOCK_50Mhz ; 2.282  ; 2.282  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[9]  ; CLOCK_50Mhz ; 2.492  ; 2.492  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[10] ; CLOCK_50Mhz ; 2.441  ; 2.441  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[11] ; CLOCK_50Mhz ; 2.639  ; 2.639  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[12] ; CLOCK_50Mhz ; 2.430  ; 2.430  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[13] ; CLOCK_50Mhz ; 2.601  ; 2.601  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[14] ; CLOCK_50Mhz ; 2.417  ; 2.417  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  IO_write_data[15] ; CLOCK_50Mhz ; 2.455  ; 2.455  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_BLON           ; CLOCK_50Mhz ; 2.039  ; 2.039  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_DATA[*]        ; CLOCK_50Mhz ; 2.565  ; 2.565  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[0]       ; CLOCK_50Mhz ; 2.593  ; 2.593  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[1]       ; CLOCK_50Mhz ; 2.580  ; 2.580  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[2]       ; CLOCK_50Mhz ; 2.671  ; 2.671  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[3]       ; CLOCK_50Mhz ; 2.677  ; 2.677  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[4]       ; CLOCK_50Mhz ; 2.905  ; 2.905  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[5]       ; CLOCK_50Mhz ; 2.565  ; 2.565  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[6]       ; CLOCK_50Mhz ; 2.686  ; 2.686  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  LCD_DATA[7]       ; CLOCK_50Mhz ; 2.795  ; 2.795  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_EN             ; CLOCK_50Mhz ; 2.194  ; 2.194  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_ON             ; CLOCK_50Mhz ; 2.149  ; 2.149  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RS             ; CLOCK_50Mhz ; 2.281  ; 2.281  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; LCD_RW             ; CLOCK_50Mhz ; 2.280  ; 2.280  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; Red_Leds[*]        ; CLOCK_50Mhz ; 2.152  ; 2.152  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[0]       ; CLOCK_50Mhz ; 2.351  ; 2.351  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[1]       ; CLOCK_50Mhz ; 2.888  ; 2.888  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[2]       ; CLOCK_50Mhz ; 2.567  ; 2.567  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[3]       ; CLOCK_50Mhz ; 2.321  ; 2.321  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[4]       ; CLOCK_50Mhz ; 2.657  ; 2.657  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[5]       ; CLOCK_50Mhz ; 2.476  ; 2.476  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[6]       ; CLOCK_50Mhz ; 2.538  ; 2.538  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[7]       ; CLOCK_50Mhz ; 2.576  ; 2.576  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[8]       ; CLOCK_50Mhz ; 2.354  ; 2.354  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[9]       ; CLOCK_50Mhz ; 2.175  ; 2.175  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[10]      ; CLOCK_50Mhz ; 2.829  ; 2.829  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[11]      ; CLOCK_50Mhz ; 2.464  ; 2.464  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[12]      ; CLOCK_50Mhz ; 2.692  ; 2.692  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[13]      ; CLOCK_50Mhz ; 2.595  ; 2.595  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[14]      ; CLOCK_50Mhz ; 2.295  ; 2.295  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[15]      ; CLOCK_50Mhz ; 2.366  ; 2.366  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[16]      ; CLOCK_50Mhz ; 2.152  ; 2.152  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
;  Red_Leds[17]      ; CLOCK_50Mhz ; 2.364  ; 2.364  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_clock       ; CLOCK_50Mhz ; 2.616  ; 2.616  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_cmd         ; CLOCK_50Mhz ; 2.457  ; 2.457  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; SDCard_dat         ; CLOCK_50Mhz ; 2.331  ; 2.331  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; STDOUT             ; CLOCK_50Mhz ; 2.213  ; 2.213  ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ;
; DRAM_CLK           ; CLOCK_50Mhz ; -2.846 ;        ; Rise       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
; DRAM_CLK           ; CLOCK_50Mhz ;        ; -2.846 ; Fall       ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1] ;
+--------------------+-------------+--------+--------+------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                               ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 696566   ; 64       ; 224      ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 696566   ; 64       ; 224      ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                            ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 3833     ; 0        ; 32       ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                             ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                              ; To Clock                                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] ; 3833     ; 0        ; 32       ; 0        ;
+---------------------------------------------------------+---------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 67    ; 67   ;
; Unconstrained Input Port Paths  ; 359   ; 359  ;
; Unconstrained Output Ports      ; 147   ; 147  ;
; Unconstrained Output Port Paths ; 195   ; 195  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 09 11:45:03 2017
Info: Command: quartus_sta NIOS_II_System -c lights
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "SystemTopLevel" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity SystemTopLevel -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity SystemTopLevel -section_id Top was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'NIOS_II_System.sdc'
Warning (332174): Ignored filter at NIOS_II_System.sdc(26): CLOCK_50 could not be matched with a port
Warning (332049): Ignored create_clock at NIOS_II_System.sdc(26): Argument <targets> is an empty collection
    Info (332050): create_clock -name "clock50Mhz" -period 20.000ns [get_ports {CLOCK_50}] -waveform {0.000 10.000}
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50Mhz CLOCK_50Mhz
    Info (332110): create_generated_clock -source {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -duty_cycle 50.00 -name {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]} {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0]}
    Info (332110): create_generated_clock -source {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|inclk[0]} -phase -54.00 -duty_cycle 50.00 -name {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]} {NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[1]}
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRAM_ADDR[*] could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_CE_N could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_DQ[*] could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_LB_N could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_OE_N could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_UB_N could not be matched with a port
Warning (332174): Ignored filter at NIOS_II_System.sdc(47): SRam_WE_N could not be matched with a port
Warning (332049): Ignored set_max_skew at NIOS_II_System.sdc(47): Argument -to with value [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] contains zero elements
    Info (332050): set_max_skew  -to [get_ports {SRam_LB_N SRam_OE_N SRam_UB_N SRam_WE_N SRam_CE_N SRam_DQ[*] SRAM_ADDR[*]}] 0.5
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 7.125
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.125         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 6.521
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.521         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case removal slack is 1.474
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.474         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50Mhz 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 8.664
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.664         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case recovery slack is 8.013
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.013         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.800
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.800         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 NiosII|up_clocks_0|DE_Clock_Generator_System|pll|clk[0] 
    Info (332119):    10.000         0.000 CLOCK_50Mhz 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 35 warnings
    Info: Peak virtual memory: 555 megabytes
    Info: Processing ended: Thu Feb 09 11:45:14 2017
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:08


