09:36
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 09:36:36 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:36:36 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:36:36 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:36:36 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Jan 12 09:36:37 2024

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:36:37 2024

multi_srs_gen completed
# Fri Jan 12 09:36:37 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:36:37 2024

premap completed with warnings
# Fri Jan 12 09:36:38 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:36:38 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:36:38 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Jan 12 09:36:38 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 09:36:36 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v changed - recompiling
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v changed - recompiling
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v changed - recompiling
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v changed - recompiling
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":1:7:1:14|Synthesizing module spi_core in library work.

@W: CG1273 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":23:11:23:17|An input port (port tx_flag) is the target of an assignment - please check if this is intentional
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":14:13:14:15|Input spi_ss on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":14:13:14:15|Input rst on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":19:19:19:19|Port-width mismatch for port tx_enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:17:18:17|Port-width mismatch for port tx_flag. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Port-width mismatch for port spi_to_fpga. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Removing wire BNC1, as there is no assignment to it.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|*Input LED[6] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|*Input LED[8] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|*Output BNC1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|Input clk is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:10:8:13|Input BNC2 is unused.
@W: CL138 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing register 'tx_flag_reg' because it is only assigned 0 or its original value.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Pruning unused register stevec_out[3:0]. Make sure that there are no unused intermediate registers.
@W: CL305 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":5:10:5:15|Input spi_ss is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":8:10:8:12|Input rst is unused.
@W: CL158 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":10:16:10:26|Inout fpga_to_spi is unused
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":12:10:12:16|Input tx_flag is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 09:36:36 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 09:36:36 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 09:36:36 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 09:36:37 2024

###########################################################]
Pre-mapping Report

# Fri Jan 12 09:36:37 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX469 :|Net un2[7] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[6] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[5] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[4] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[3] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[2] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[1] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[0] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[6] (in view: work.spi_core(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[7] (in view: work.spi_core(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 09:36:38 2024

###########################################################]
Map & Optimize Report

# Fri Jan 12 09:36:38 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri0_inst (in view: work.TOP(verilog)) on net un2[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri1_inst (in view: work.TOP(verilog)) on net un2[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri2_inst (in view: work.TOP(verilog)) on net un2[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri3_inst (in view: work.TOP(verilog)) on net un2[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri4_inst (in view: work.TOP(verilog)) on net un2[3] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|User-specified initial value defined for instance spi.stevec_in[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[6] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[6] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[7] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[7] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[3] is reduced to a combinational gate by constant propagation.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[0] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[0] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[1] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[1] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[2] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[2] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[3] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[3] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[4] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[4] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[5] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[5] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[0] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[1] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[2] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[3] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[4] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[5] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[6] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[7] (in view: work.spi_core(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 12 09:36:38 2024
#


Top view:               TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 09:36:38 2024

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal BNC1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

W2715: Warning for set_io Constraint: Ignoring pin assignment for BNC2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for clk, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 343 
I1212: Iteration  1 :    35 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           136464K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio 
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

Bit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 09:56:54 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:56:54 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:56:54 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:56:54 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Jan 12 09:56:56 2024

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:56:56 2024

multi_srs_gen completed
# Fri Jan 12 09:56:56 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:56:56 2024

premap completed with warnings
# Fri Jan 12 09:56:56 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:56:56 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:56:56 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Jan 12 09:56:57 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 09:56:54 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":1:7:1:14|Synthesizing module spi_core in library work.

@W: CG1273 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":23:11:23:17|An input port (port tx_flag) is the target of an assignment - please check if this is intentional
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":14:13:14:15|Input spi_ss on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":14:13:14:15|Input rst on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":19:19:19:19|Port-width mismatch for port tx_enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:17:18:17|Port-width mismatch for port tx_flag. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Port-width mismatch for port spi_to_fpga. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Removing wire BNC1, as there is no assignment to it.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|*Input LED[6] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|*Input LED[8] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|*Output BNC1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|Input clk is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:10:8:13|Input BNC2 is unused.
@W: CL138 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing register 'tx_flag_reg' because it is only assigned 0 or its original value.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Pruning unused register stevec_out[3:0]. Make sure that there are no unused intermediate registers.
@W: CL305 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":5:10:5:15|Input spi_ss is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":8:10:8:12|Input rst is unused.
@W: CL158 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":10:16:10:26|Inout fpga_to_spi is unused
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":12:10:12:16|Input tx_flag is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 09:56:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 09:56:55 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 09:56:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 09:56:56 2024

###########################################################]
Pre-mapping Report

# Fri Jan 12 09:56:56 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX469 :|Net un2[7] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[6] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[5] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[4] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[3] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[2] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[1] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[0] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[6] (in view: work.spi_core(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[7] (in view: work.spi_core(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 09:56:56 2024

###########################################################]
Map & Optimize Report

# Fri Jan 12 09:56:56 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri0_inst (in view: work.TOP(verilog)) on net un2[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri1_inst (in view: work.TOP(verilog)) on net un2[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri2_inst (in view: work.TOP(verilog)) on net un2[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri3_inst (in view: work.TOP(verilog)) on net un2[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri4_inst (in view: work.TOP(verilog)) on net un2[3] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|User-specified initial value defined for instance spi.stevec_in[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[6] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[6] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[7] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[7] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[3] is reduced to a combinational gate by constant propagation.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[0] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[0] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[1] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[1] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[2] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[2] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[3] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[3] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[4] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[4] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[5] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[5] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[0] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[1] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[2] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[3] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[4] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[5] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[6] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[7] (in view: work.spi_core(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 12 09:56:57 2024
#


Top view:               TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 09:56:57 2024

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 09:57:03 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:57:03 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:57:03 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:57:03 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Jan 12 09:57:04 2024

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:57:04 2024

multi_srs_gen completed
# Fri Jan 12 09:57:04 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:57:04 2024

premap completed with warnings
# Fri Jan 12 09:57:04 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:57:04 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:57:04 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Jan 12 09:57:05 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 09:57:03 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":1:7:1:14|Synthesizing module spi_core in library work.

@W: CG1273 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":23:11:23:17|An input port (port tx_flag) is the target of an assignment - please check if this is intentional
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":14:13:14:15|Input spi_ss on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":14:13:14:15|Input rst on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":19:19:19:19|Port-width mismatch for port tx_enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:17:18:17|Port-width mismatch for port tx_flag. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Port-width mismatch for port spi_to_fpga. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Removing wire BNC1, as there is no assignment to it.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|*Input LED[6] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|*Input LED[8] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|*Output BNC1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|Input clk is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:10:8:13|Input BNC2 is unused.
@W: CL138 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing register 'tx_flag_reg' because it is only assigned 0 or its original value.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Pruning unused register stevec_out[3:0]. Make sure that there are no unused intermediate registers.
@W: CL305 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":5:10:5:15|Input spi_ss is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":8:10:8:12|Input rst is unused.
@W: CL158 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":10:16:10:26|Inout fpga_to_spi is unused
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":12:10:12:16|Input tx_flag is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 09:57:03 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 09:57:03 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 09:57:03 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 09:57:04 2024

###########################################################]
Pre-mapping Report

# Fri Jan 12 09:57:04 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX469 :|Net un2[7] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[6] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[5] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[4] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[3] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[2] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[1] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[0] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[6] (in view: work.spi_core(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[7] (in view: work.spi_core(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 09:57:04 2024

###########################################################]
Map & Optimize Report

# Fri Jan 12 09:57:04 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri0_inst (in view: work.TOP(verilog)) on net un2[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri1_inst (in view: work.TOP(verilog)) on net un2[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri2_inst (in view: work.TOP(verilog)) on net un2[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri3_inst (in view: work.TOP(verilog)) on net un2[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri4_inst (in view: work.TOP(verilog)) on net un2[3] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|User-specified initial value defined for instance spi.stevec_in[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[6] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[6] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[7] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[7] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[3] is reduced to a combinational gate by constant propagation.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[0] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[0] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[1] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[1] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[2] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[2] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[3] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[3] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[4] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[4] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[5] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[5] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[0] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[1] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[2] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[3] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[4] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[5] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[6] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[7] (in view: work.spi_core(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 12 09:57:05 2024
#


Top view:               TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 09:57:05 2024

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 09:58:56 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:58:56 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:58:56 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:58:56 2024
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Jan 12 09:58:56 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 09:58:56 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module cagen
@E: CG389 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":18:58:18:59|Reference to undefined module shift_reg
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 09:58:56 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 09:58:56 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 09:59:13 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:59:13 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:59:13 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:59:13 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Jan 12 09:59:14 2024

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:59:14 2024

multi_srs_gen completed
# Fri Jan 12 09:59:14 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:59:14 2024

premap completed
# Fri Jan 12 09:59:14 2024

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:59:14 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 09:59:14 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed
# Fri Jan 12 09:59:15 2024

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 09:59:13 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
Verilog syntax check successful!
Selecting top level module xor_mixer
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":25:7:25:15|Synthesizing module xor_mixer in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 09:59:13 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":25:7:25:15|Selected library: work cell: xor_mixer view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":25:7:25:15|Selected library: work cell: xor_mixer view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 09:59:13 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 09:59:13 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":25:7:25:15|Selected library: work cell: xor_mixer view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":25:7:25:15|Selected library: work cell: xor_mixer view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 09:59:14 2024

###########################################################]
Pre-mapping Report

# Fri Jan 12 09:59:14 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist xor_mixer

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 09:59:14 2024

###########################################################]
Map & Optimize Report

# Fri Jan 12 09:59:14 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		100000.00ns		   1 /         0

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 12 09:59:15 2024
#


Top view:               xor_mixer
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for xor_mixer 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         1 use

I/O ports: 3
I/O primitives: 3
SB_IO          3 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 09:59:15 2024

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
Warning: pin BNC1 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin BNC2 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin BUTTON1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin BUTTON2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin BUTTON3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[0] doesn't exist in the design netlist.ignoring the set_io command on line 14 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[1] doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[2] doesn't exist in the design netlist.ignoring the set_io command on line 16 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[3] doesn't exist in the design netlist.ignoring the set_io command on line 17 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[4] doesn't exist in the design netlist.ignoring the set_io command on line 18 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[5] doesn't exist in the design netlist.ignoring the set_io command on line 19 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[6] doesn't exist in the design netlist.ignoring the set_io command on line 20 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[7] doesn't exist in the design netlist.ignoring the set_io command on line 21 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[8] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[9] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin clk doesn't exist in the design netlist.ignoring the set_io command on line 24 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
parse file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf error. But they are ignored
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-xor_mixer...

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: xor_mixer

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-xor_mixer" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/xor_mixer_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-xor_mixer --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/xor_mixer_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-xor_mixer
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-xor_mixer/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/384
    PLBs                        :	1/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	3/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	1/384
    PLBs                        :	1/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	3/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-xor_mixer" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/xor_mixer_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/xor_mixer_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 8
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-xor_mixer" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/xor_mixer_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/xor_mixer_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 8
used logic cells: 1
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/xor_mixer_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/xor_mixer_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-xor_mixer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/xor_mixer_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/xor_mixer_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-xor_mixer /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/xor_mixer_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/xor_mixer_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design xor_mixer
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 3 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design xor_mixer
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           132540K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/xor_mixer_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/xor_mixer_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-xor_mixer" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/xor_mixer_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/xor_mixer_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

Generating Verilog & VHDL netlist files ...
running netlistWriting /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/xor_mixer_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/xor_mixer_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-xor_mixer" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/xor_mixer_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/xor_mixer_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/xor_mixer_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-xor_mixer --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/xor_mixer_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/xor_mixer_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/xor_mixer_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-xor_mixer" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 10:00:33 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:00:33 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:00:33 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:00:33 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Jan 12 10:00:34 2024

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:00:34 2024

multi_srs_gen completed
# Fri Jan 12 10:00:34 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:00:34 2024

premap completed with warnings
# Fri Jan 12 10:00:35 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:00:35 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:00:35 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Jan 12 10:00:35 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 10:00:33 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":1:7:1:14|Synthesizing module spi_core in library work.

@W: CG1273 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":23:11:23:17|An input port (port tx_flag) is the target of an assignment - please check if this is intentional
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":14:13:14:15|Input spi_ss on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":14:13:14:15|Input rst on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":19:19:19:19|Port-width mismatch for port tx_enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:17:18:17|Port-width mismatch for port tx_flag. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Port-width mismatch for port spi_to_fpga. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Removing wire BNC1, as there is no assignment to it.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|*Input LED[6] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|*Input LED[8] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|*Output BNC1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|Input clk is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":5:10:5:16|Input BUTTON3 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:10:8:13|Input BNC2 is unused.
@W: CL138 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing register 'tx_flag_reg' because it is only assigned 0 or its original value.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Pruning unused register stevec_out[3:0]. Make sure that there are no unused intermediate registers.
@W: CL305 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":5:10:5:15|Input spi_ss is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":8:10:8:12|Input rst is unused.
@W: CL158 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":10:16:10:26|Inout fpga_to_spi is unused
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":12:10:12:16|Input tx_flag is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 10:00:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 10:00:33 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 10:00:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 10:00:34 2024

###########################################################]
Pre-mapping Report

# Fri Jan 12 10:00:34 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX469 :|Net un2[7] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[6] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[5] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[4] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[3] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[2] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[1] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un2[0] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[6] (in view: work.spi_core(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[7] (in view: work.spi_core(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 10:00:35 2024

###########################################################]
Map & Optimize Report

# Fri Jan 12 10:00:35 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri0_inst (in view: work.TOP(verilog)) on net un2[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri1_inst (in view: work.TOP(verilog)) on net un2[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri2_inst (in view: work.TOP(verilog)) on net un2[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri3_inst (in view: work.TOP(verilog)) on net un2[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri4_inst (in view: work.TOP(verilog)) on net un2[3] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|User-specified initial value defined for instance spi.stevec_in[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[6] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[6] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[7] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[7] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[3] is reduced to a combinational gate by constant propagation.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[0] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[0] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[1] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[1] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[2] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[2] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[3] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[3] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[4] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[4] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[5] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[5] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[0] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[1] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[2] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[3] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[4] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[5] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[6] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[7] (in view: work.spi_core(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 12 10:00:35 2024
#


Top view:               TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 10:00:35 2024

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal BNC1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for BNC2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for clk, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132728K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 10:01:05 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:01:05 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:01:05 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:01:05 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Jan 12 10:01:07 2024

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:01:07 2024

multi_srs_gen completed
# Fri Jan 12 10:01:07 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:01:07 2024

premap completed with warnings
# Fri Jan 12 10:01:07 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:01:07 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:01:07 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Jan 12 10:01:08 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 10:01:05 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module spi_core
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":1:7:1:14|Synthesizing module spi_core in library work.

@W: CG1273 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":23:11:23:17|An input port (port tx_flag) is the target of an assignment - please check if this is intentional
@W: CL138 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing register 'tx_flag_reg' because it is only assigned 0 or its original value.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Pruning unused register stevec_out[3:0]. Make sure that there are no unused intermediate registers.
@W: CL305 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":5:10:5:15|Input spi_ss is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":8:10:8:12|Input rst is unused.
@W: CL158 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":10:16:10:26|Inout fpga_to_spi is unused
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":12:10:12:16|Input tx_flag is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 10:01:05 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":1:7:1:14|Selected library: work cell: spi_core view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":1:7:1:14|Selected library: work cell: spi_core view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 10:01:05 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 10:01:05 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":1:7:1:14|Selected library: work cell: spi_core view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":1:7:1:14|Selected library: work cell: spi_core view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 10:01:07 2024

###########################################################]
Pre-mapping Report

# Fri Jan 12 10:01:07 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist spi_core

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                Requested     Requested     Clock        Clock                     Clock
Clock                Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------
spi_core|spi_clk     312.8 MHz     3.197         inferred     Autoconstr_clkgroup_0     20   
=============================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Found inferred clock spi_core|spi_clk which controls 20 sequential elements including spi_to_fpga_reg[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 10:01:07 2024

###########################################################]
Map & Optimize Report

# Fri Jan 12 10:01:07 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|User-specified initial value defined for instance stevec_in[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  16 /        20
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Replicating instance stevec_in[1] (in view: work.spi_core(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Replicating instance stevec_in[0] (in view: work.spi_core(verilog)) with 12 loads 1 time to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication


@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":2:10:2:16|SB_GB_IO inserted on the port spi_clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 22 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance   
---------------------------------------------------------------------------------------------
@K:CKID0001       spi_clk_ibuf_gb_io     SB_GB_IO               22         spi_to_fpga_reg[0]
=============================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock spi_core|spi_clk with period 5.55ns. Please declare a user-defined clock on object "p:spi_clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 12 10:01:07 2024
#


Top view:               spi_core
Requested Frequency:    180.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.979

                     Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock       Frequency     Frequency     Period        Period        Slack      Type         Group                
--------------------------------------------------------------------------------------------------------------------------
spi_core|spi_clk     180.3 MHz     153.3 MHz     5.545         6.524         -0.979     inferred     Autoconstr_clkgroup_0
==========================================================================================================================





Clock Relationships
*******************

Clocks                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------
Starting          Ending            |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------
spi_core|spi_clk  spi_core|spi_clk  |  5.545       -0.979  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: spi_core|spi_clk
====================================



Starting Points with Worst Slack
********************************

                      Starting                                                       Arrival           
Instance              Reference            Type        Pin     Net                   Time        Slack 
                      Clock                                                                            
-------------------------------------------------------------------------------------------------------
stevec_in[0]          spi_core|spi_clk     SB_DFF      Q       stevec_in[0]          0.796       -0.979
stevec_in[1]          spi_core|spi_clk     SB_DFF      Q       stevec_in[1]          0.796       -0.979
stevec_in_e[3]        spi_core|spi_clk     SB_DFFE     Q       stevec_in[3]          0.796       -0.979
stevec_in[2]          spi_core|spi_clk     SB_DFF      Q       stevec_in[2]          0.796       -0.948
stevec_in_fast[0]     spi_core|spi_clk     SB_DFF      Q       stevec_in_fast[0]     0.796       -0.906
stevec_in_fast[1]     spi_core|spi_clk     SB_DFF      Q       stevec_in_fast[1]     0.796       -0.875
reg_in[0]             spi_core|spi_clk     SB_DFFE     Q       reg_in[0]             0.796       2.026 
reg_in[1]             spi_core|spi_clk     SB_DFFE     Q       reg_in[1]             0.796       2.026 
reg_in[2]             spi_core|spi_clk     SB_DFFE     Q       reg_in[2]             0.796       2.026 
reg_in[3]             spi_core|spi_clk     SB_DFFE     Q       reg_in[3]             0.796       2.026 
=======================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                              Required           
Instance               Reference            Type        Pin     Net                          Time         Slack 
                       Clock                                                                                    
----------------------------------------------------------------------------------------------------------------
reg_in[0]              spi_core|spi_clk     SB_DFFE     E       reg_in_RNO[0]                5.545        -0.979
reg_in[1]              spi_core|spi_clk     SB_DFFE     E       reg_in_RNO[1]                5.545        -0.979
reg_in[2]              spi_core|spi_clk     SB_DFFE     E       reg_in_RNO[2]                5.545        -0.979
reg_in[3]              spi_core|spi_clk     SB_DFFE     E       reg_in_RNO[3]                5.545        -0.979
reg_in[4]              spi_core|spi_clk     SB_DFFE     E       reg_in_RNO[4]                5.545        -0.979
reg_in[5]              spi_core|spi_clk     SB_DFFE     E       reg_in_RNO[5]                5.545        -0.948
reg_in[6]              spi_core|spi_clk     SB_DFFE     E       reg_in_RNO[6]                5.545        -0.948
reg_in[7]              spi_core|spi_clk     SB_DFFE     E       spi_to_fpga_reg_0_sqmuxa     5.545        -0.948
spi_to_fpga_reg[0]     spi_core|spi_clk     SB_DFFE     E       spi_to_fpga_reg_0_sqmuxa     5.545        -0.948
spi_to_fpga_reg[1]     spi_core|spi_clk     SB_DFFE     E       spi_to_fpga_reg_0_sqmuxa     5.545        -0.948
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.545
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.545

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.979

    Number of logic level(s):                2
    Starting point:                          stevec_in[0] / Q
    Ending point:                            reg_in[4] / E
    The start point is clocked by            spi_core|spi_clk [rising] on pin C
    The end   point is clocked by            spi_core|spi_clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
stevec_in[0]        SB_DFF      Q        Out     0.796     0.796       -         
stevec_in[0]        Net         -        -       1.599     -           9         
reg_in_RNO_0[4]     SB_LUT4     I0       In      -         2.395       -         
reg_in_RNO_0[4]     SB_LUT4     O        Out     0.661     3.056       -         
reg_in_RNO_0[4]     Net         -        -       1.371     -           1         
reg_in_RNO[4]       SB_LUT4     I1       In      -         4.427       -         
reg_in_RNO[4]       SB_LUT4     O        Out     0.589     5.017       -         
reg_in_RNO[4]       Net         -        -       1.507     -           1         
reg_in[4]           SB_DFFE     E        In      -         6.524       -         
=================================================================================
Total path delay (propagation time + setup) of 6.524 is 2.047(31.4%) logic and 4.477(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.545
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.545

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.979

    Number of logic level(s):                2
    Starting point:                          stevec_in[1] / Q
    Ending point:                            reg_in[2] / E
    The start point is clocked by            spi_core|spi_clk [rising] on pin C
    The end   point is clocked by            spi_core|spi_clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
stevec_in[1]        SB_DFF      Q        Out     0.796     0.796       -         
stevec_in[1]        Net         -        -       1.599     -           5         
reg_in_RNO_0[2]     SB_LUT4     I0       In      -         2.395       -         
reg_in_RNO_0[2]     SB_LUT4     O        Out     0.661     3.056       -         
reg_in_RNO_0[2]     Net         -        -       1.371     -           1         
reg_in_RNO[2]       SB_LUT4     I1       In      -         4.427       -         
reg_in_RNO[2]       SB_LUT4     O        Out     0.589     5.017       -         
reg_in_RNO[2]       Net         -        -       1.507     -           1         
reg_in[2]           SB_DFFE     E        In      -         6.524       -         
=================================================================================
Total path delay (propagation time + setup) of 6.524 is 2.047(31.4%) logic and 4.477(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.545
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.545

    - Propagation time:                      6.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.979

    Number of logic level(s):                2
    Starting point:                          stevec_in_e[3] / Q
    Ending point:                            reg_in[3] / E
    The start point is clocked by            spi_core|spi_clk [rising] on pin C
    The end   point is clocked by            spi_core|spi_clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
stevec_in_e[3]      SB_DFFE     Q        Out     0.796     0.796       -         
stevec_in[3]        Net         -        -       1.599     -           9         
reg_in_RNO_0[3]     SB_LUT4     I0       In      -         2.395       -         
reg_in_RNO_0[3]     SB_LUT4     O        Out     0.661     3.056       -         
reg_in_RNO_0[3]     Net         -        -       1.371     -           1         
reg_in_RNO[3]       SB_LUT4     I1       In      -         4.427       -         
reg_in_RNO[3]       SB_LUT4     O        Out     0.589     5.017       -         
reg_in_RNO[3]       Net         -        -       1.507     -           1         
reg_in[3]           SB_DFFE     E        In      -         6.524       -         
=================================================================================
Total path delay (propagation time + setup) of 6.524 is 2.047(31.4%) logic and 4.477(68.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.545
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.545

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.948

    Number of logic level(s):                2
    Starting point:                          stevec_in[2] / Q
    Ending point:                            reg_in[5] / E
    The start point is clocked by            spi_core|spi_clk [rising] on pin C
    The end   point is clocked by            spi_core|spi_clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
stevec_in[2]        SB_DFF      Q        Out     0.796     0.796       -         
stevec_in[2]        Net         -        -       1.599     -           10        
reg_in_RNO_0[5]     SB_LUT4     I0       In      -         2.395       -         
reg_in_RNO_0[5]     SB_LUT4     O        Out     0.661     3.056       -         
reg_in_RNO_0[5]     Net         -        -       1.371     -           1         
reg_in_RNO[5]       SB_LUT4     I2       In      -         4.427       -         
reg_in_RNO[5]       SB_LUT4     O        Out     0.558     4.986       -         
reg_in_RNO[5]       Net         -        -       1.507     -           1         
reg_in[5]           SB_DFFE     E        In      -         6.493       -         
=================================================================================
Total path delay (propagation time + setup) of 6.493 is 2.016(31.0%) logic and 4.477(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.545
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.545

    - Propagation time:                      6.493
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.948

    Number of logic level(s):                2
    Starting point:                          stevec_in[0] / Q
    Ending point:                            reg_in[6] / E
    The start point is clocked by            spi_core|spi_clk [rising] on pin C
    The end   point is clocked by            spi_core|spi_clk [rising] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name                Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
stevec_in[0]        SB_DFF      Q        Out     0.796     0.796       -         
stevec_in[0]        Net         -        -       1.599     -           9         
reg_in_RNO_0[6]     SB_LUT4     I0       In      -         2.395       -         
reg_in_RNO_0[6]     SB_LUT4     O        Out     0.661     3.056       -         
reg_in_RNO_0[6]     Net         -        -       1.371     -           1         
reg_in_RNO[6]       SB_LUT4     I2       In      -         4.427       -         
reg_in_RNO[6]       SB_LUT4     O        Out     0.558     4.986       -         
reg_in_RNO[6]       Net         -        -       1.507     -           1         
reg_in[6]           SB_DFFE     E        In      -         6.493       -         
=================================================================================
Total path delay (propagation time + setup) of 6.493 is 2.016(31.0%) logic and 4.477(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for spi_core 

Mapping to part: ice40lp384qn32
Cell usage:
SB_DFF          5 uses
SB_DFFE         17 uses
SB_LUT4         22 uses

I/O ports: 23
I/O primitives: 12
SB_GB_IO       1 use
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   22 (5%)
Total load per clock:
   spi_core|spi_clk: 1

@S |Mapping Summary:
Total  LUTs: 22 (5%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 10:01:07 2024

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
Warning: pin BNC1 doesn't exist in the design netlist.ignoring the set_io command on line 9 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin BNC2 doesn't exist in the design netlist.ignoring the set_io command on line 10 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin BUTTON1 doesn't exist in the design netlist.ignoring the set_io command on line 11 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin BUTTON2 doesn't exist in the design netlist.ignoring the set_io command on line 12 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin BUTTON3 doesn't exist in the design netlist.ignoring the set_io command on line 13 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[0] doesn't exist in the design netlist.ignoring the set_io command on line 14 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[1] doesn't exist in the design netlist.ignoring the set_io command on line 15 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[2] doesn't exist in the design netlist.ignoring the set_io command on line 16 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[3] doesn't exist in the design netlist.ignoring the set_io command on line 17 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[4] doesn't exist in the design netlist.ignoring the set_io command on line 18 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[5] doesn't exist in the design netlist.ignoring the set_io command on line 19 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[6] doesn't exist in the design netlist.ignoring the set_io command on line 20 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[7] doesn't exist in the design netlist.ignoring the set_io command on line 21 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[8] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin LED[9] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
Warning: pin clk doesn't exist in the design netlist.ignoring the set_io command on line 24 of file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf
parse file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf error. But they are ignored
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-spi_core...

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: spi_core

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-spi_core" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/spi_core_pl.sdc"
starting placerrunning placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-spi_core --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/spi_core_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-spi_core
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-spi_core/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	16
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	16
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	38
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	16
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	38/384
    PLBs                        :	12/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	12/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.7 (sec)

Final Design Statistics
    Number of LUTs      	:	38
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	38/384
    PLBs                        :	16/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	12/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: spi_core|spi_clk | Frequency: 219.84 MHz | Target: 180.51 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-spi_core" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/spi_core_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/spi_core_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 86
used logic cells: 38
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-spi_core" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/spi_core_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/spi_core_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 86
used logic cells: 38
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/spi_core_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/spi_core_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-spi_core" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/spi_core_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/spi_core_sbt.sdf" --pin_permutation
starting routerSJRouter....
running routerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-spi_core /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/spi_core_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/spi_core_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design spi_core
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 41 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design spi_core
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           133208K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/spi_core_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/spi_core_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-spi_core" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/spi_core_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/spi_core_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/spi_core_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/spi_core_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-spi_core" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/spi_core_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/spi_core_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/spi_core_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-spi_core --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/spi_core_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/spi_core_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/spi_core_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-spi_core" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 10:01:59 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:01:59 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:01:59 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:01:59 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Jan 12 10:02:00 2024

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:02:00 2024

multi_srs_gen completed
# Fri Jan 12 10:02:01 2024

Return Code: 0
Run Time:00h:00m:01s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:02:01 2024

premap completed with warnings
# Fri Jan 12 10:02:01 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:02:01 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 10:02:01 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed with warnings
# Fri Jan 12 10:02:01 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 10:01:59 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@W: CG1249 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:9:49:20|Redeclaration of implicit signal mixed_signal
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":1:7:1:14|Synthesizing module spi_core in library work.

@W: CG1273 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":23:11:23:17|An input port (port tx_flag) is the target of an assignment - please check if this is intentional
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":25:7:25:15|Synthesizing module xor_mixer in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":6:7:6:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000100000000
	init_val=256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = shift_reg_256s_Z1

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":14:13:14:15|Input spi_ss on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":14:13:14:15|Input rst on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":19:19:19:19|Port-width mismatch for port tx_enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":18:17:18:17|Port-width mismatch for port tx_flag. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Port-width mismatch for port spi_to_fpga. The port definition is 8 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":55:11:55:23|Port-width mismatch for port q. The port definition is 256 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":42:9:42:17|Removing wire f_lokalni, as there is no assignment to it.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|*Input LED[6] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|*Input LED[8] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":42:9:42:17|*Input f_lokalni to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.
@W: CL138 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing register 'tx_flag_reg' because it is only assigned 0 or its original value.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Pruning unused register stevec_out[3:0]. Make sure that there are no unused intermediate registers.
@W: CL305 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":5:10:5:15|Input spi_ss is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":8:10:8:12|Input rst is unused.
@W: CL158 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":10:16:10:26|Inout fpga_to_spi is unused
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":12:10:12:16|Input tx_flag is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 10:01:59 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 10:01:59 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 10:01:59 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 10:02:00 2024

###########################################################]
Pre-mapping Report

# Fri Jan 12 10:02:01 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@W: FX469 :|Net un1[7] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[6] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[5] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[4] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[3] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[2] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[1] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@W: FX469 :|Net un1[0] is undriven; adding disabled tristate to drive this net. To avoid the addition of a tristate, add a driver to the net.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested      Requested     Clock        Clock                     Clock
Clock       Frequency      Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
TOP|clk     1520.7 MHz     0.658         inferred     Autoconstr_clkgroup_0     256  
=====================================================================================

@W: MT529 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":13:4:13:9|Found inferred clock TOP|clk which controls 256 sequential elements including FIFO1.q[255:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri0_inst (in view: work.TOP(verilog)) on net un1[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri1_inst (in view: work.TOP(verilog)) on net un1[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[6] (in view: work.spi_core(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[7] (in view: work.spi_core(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 10:02:01 2024

###########################################################]
Map & Optimize Report

# Fri Jan 12 10:02:01 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":17:22:17:30|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri0_inst (in view: work.TOP(verilog)) on net un1[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri1_inst (in view: work.TOP(verilog)) on net un1[6] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri2_inst (in view: work.TOP(verilog)) on net un1[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri3_inst (in view: work.TOP(verilog)) on net un1[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri4_inst (in view: work.TOP(verilog)) on net un1[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver tri5_inst (in view: work.TOP(verilog)) on net un1[2] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|User-specified initial value defined for instance spi.stevec_in[3:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[6] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[6] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[7] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[7] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[1] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[2] is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Sequential instance spi.stevec_in[3] is reduced to a combinational gate by constant propagation.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[0] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[0] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[1] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[1] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[2] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[2] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[3] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[3] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[4] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[4] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance spi_to_fpga_reg[5] (in view: work.spi_core(verilog)) because it does not drive other instances.
@A: BN291 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Boundary register spi_to_fpga_reg[5] (in view: work.spi_core(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[0] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[1] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[2] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[3] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[4] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[5] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[6] (in view: work.spi_core(verilog)) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":25:4:25:9|Removing sequential instance reg_in[7] (in view: work.spi_core(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.32ns		   1 /       256


@N: FX1016 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net BUTTON3_c_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 256 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               256        FIFO1.q[6]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock TOP|clk with period 2.99ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 12 10:02:01 2024
#


Top view:               TOP
Requested Frequency:    334.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.528

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
TOP|clk            334.3 MHz     284.2 MHz     2.991         3.519         -0.528     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
TOP|clk   TOP|clk  |  2.991       -0.528  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: TOP|clk
====================================



Starting Points with Worst Slack
********************************

                Starting                                    Arrival           
Instance        Reference     Type        Pin     Net       Time        Slack 
                Clock                                                         
------------------------------------------------------------------------------
FIFO1.q[1]      TOP|clk       SB_DFFR     Q       q[1]      0.796       -0.528
FIFO1.q[2]      TOP|clk       SB_DFFR     Q       q[2]      0.796       -0.528
FIFO1.q[3]      TOP|clk       SB_DFFR     Q       q[3]      0.796       -0.528
FIFO1.q[4]      TOP|clk       SB_DFFR     Q       q[4]      0.796       -0.528
FIFO1.q[5]      TOP|clk       SB_DFFR     Q       q[5]      0.796       -0.528
FIFO1.q[6]      TOP|clk       SB_DFFR     Q       q[6]      0.796       -0.528
FIFO1.q[7]      TOP|clk       SB_DFFR     Q       q[7]      0.796       -0.528
FIFO1.q[8]      TOP|clk       SB_DFFR     Q       q[8]      0.796       -0.528
FIFO1.q[9]      TOP|clk       SB_DFFR     Q       q[9]      0.796       -0.528
FIFO1.q[10]     TOP|clk       SB_DFFR     Q       q[10]     0.796       -0.528
==============================================================================


Ending Points with Worst Slack
******************************

               Starting                                    Required           
Instance       Reference     Type        Pin     Net       Time         Slack 
               Clock                                                          
------------------------------------------------------------------------------
FIFO1.q[0]     TOP|clk       SB_DFFR     D       q[1]      2.836        -0.528
FIFO1.q[1]     TOP|clk       SB_DFFR     D       q[2]      2.836        -0.528
FIFO1.q[2]     TOP|clk       SB_DFFR     D       q[3]      2.836        -0.528
FIFO1.q[3]     TOP|clk       SB_DFFR     D       q[4]      2.836        -0.528
FIFO1.q[4]     TOP|clk       SB_DFFR     D       q[5]      2.836        -0.528
FIFO1.q[5]     TOP|clk       SB_DFFR     D       q[6]      2.836        -0.528
FIFO1.q[6]     TOP|clk       SB_DFFR     D       q[7]      2.836        -0.528
FIFO1.q[7]     TOP|clk       SB_DFFR     D       q[8]      2.836        -0.528
FIFO1.q[8]     TOP|clk       SB_DFFR     D       q[9]      2.836        -0.528
FIFO1.q[9]     TOP|clk       SB_DFFR     D       q[10]     2.836        -0.528
==============================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          FIFO1.q[1] / Q
    Ending point:                            FIFO1.q[0] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
FIFO1.q[1]         SB_DFFR     Q        Out     0.796     0.796       -         
q[1]               Net         -        -       2.568     -           1         
FIFO1.q[0]         SB_DFFR     D        In      -         3.364       -         
================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          FIFO1.q[2] / Q
    Ending point:                            FIFO1.q[1] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
FIFO1.q[2]         SB_DFFR     Q        Out     0.796     0.796       -         
q[2]               Net         -        -       2.568     -           1         
FIFO1.q[1]         SB_DFFR     D        In      -         3.364       -         
================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          FIFO1.q[3] / Q
    Ending point:                            FIFO1.q[2] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
FIFO1.q[3]         SB_DFFR     Q        Out     0.796     0.796       -         
q[3]               Net         -        -       2.568     -           1         
FIFO1.q[2]         SB_DFFR     D        In      -         3.364       -         
================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          FIFO1.q[4] / Q
    Ending point:                            FIFO1.q[3] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
FIFO1.q[4]         SB_DFFR     Q        Out     0.796     0.796       -         
q[4]               Net         -        -       2.568     -           1         
FIFO1.q[3]         SB_DFFR     D        In      -         3.364       -         
================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.991
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.836

    - Propagation time:                      3.364
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.528

    Number of logic level(s):                0
    Starting point:                          FIFO1.q[5] / Q
    Ending point:                            FIFO1.q[4] / D
    The start point is clocked by            TOP|clk [rising] on pin C
    The end   point is clocked by            TOP|clk [rising] on pin C

Instance / Net                 Pin      Pin               Arrival     No. of    
Name               Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------
FIFO1.q[5]         SB_DFFR     Q        Out     0.796     0.796       -         
q[5]               Net         -        -       2.568     -           1         
FIFO1.q[4]         SB_DFFR     D        In      -         3.364       -         
================================================================================
Total path delay (propagation time + setup) of 3.519 is 0.951(27.0%) logic and 2.568(73.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
GND             1 use
SB_DFFR         256 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         1 use

I/O ports: 16
I/O primitives: 14
SB_GB_IO       1 use
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   256 (66%)
Total load per clock:
   TOP|clk: 1

@S |Mapping Summary:
Total  LUTs: 1 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 1 = 1 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 10:02:01 2024

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerI2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	256
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	256
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	256
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	257
    Number of DFFs      	:	256
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	256
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	257/384
    PLBs                        :	33/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.9 (sec)

Final Design Statistics
    Number of LUTs      	:	257
    Number of DFFs      	:	256
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	257/384
    PLBs                        :	33/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 491.86 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 51
used logic cells: 257
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           132548K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio 
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[6]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerI2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	256
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	256
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	256
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	257
    Number of DFFs      	:	256
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	256
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	257/384
    PLBs                        :	33/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.9 (sec)

Final Design Statistics
    Number of LUTs      	:	257
    Number of DFFs      	:	256
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	257/384
    PLBs                        :	33/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	14/21



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: TOP|clk | Frequency: 491.86 MHz | Target: 334.45 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 51
used logic cells: 257
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
running packerinitializing finish
Total HPWL cost is 51
used logic cells: 257
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 0
I1209: Started routing
I1223: Total Nets : 261 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           136092K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

running timerTimer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 14:43:54 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:43:54 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:43:54 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:43:54 2024
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Jan 12 14:43:54 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 14:43:54 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":49:12:49:20|Assignment target sum_ready must be of type reg or genvar
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":55:12:55:20|Assignment target sum_ready must be of type reg or genvar
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":59:12:59:20|Assignment target sum_ready must be of type reg or genvar
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
@E: CG829 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":59:4:59:4|Unexpected ) after comma -- missing port in ANSI port list
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v" (library work)
@E: CG829 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":47:4:47:4|Unexpected ) after comma -- missing port in ANSI port list
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CG358 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":26:8:26:23|Expecting '.' or '.*'
@E: CS179 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":41:11:41:25|Assignment target fa_out_combined must be a net type
@E: CG358 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":51:4:51:4|Expecting '.' or '.*'
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":51:5:51:5|Expecting (
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":75:0:75:8|Expecting endmodule
10 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:43:54 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:43:54 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 14:44:25 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:44:25 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:44:25 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:44:25 2024
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Jan 12 14:44:26 2024

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 14:44:25 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
@E: CG829 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":59:4:59:4|Unexpected ) after comma -- missing port in ANSI port list
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v" (library work)
@E: CG829 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":47:4:47:4|Unexpected ) after comma -- missing port in ANSI port list
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CG358 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":26:8:26:23|Expecting '.' or '.*'
@E: CS179 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":41:11:41:25|Assignment target fa_out_combined must be a net type
@E: CG358 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":51:4:51:4|Expecting '.' or '.*'
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":51:5:51:5|Expecting (
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":75:0:75:8|Expecting endmodule
7 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:44:26 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:44:26 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 14:44:56 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:44:56 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:44:56 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:44:56 2024
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Jan 12 14:44:56 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 14:44:56 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v" (library work)
@E: CG829 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":47:4:47:4|Unexpected ) after comma -- missing port in ANSI port list
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CG358 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":26:8:26:23|Expecting '.' or '.*'
@E: CS179 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":41:11:41:25|Assignment target fa_out_combined must be a net type
@E: CG358 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":51:4:51:4|Expecting '.' or '.*'
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":51:5:51:5|Expecting (
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":75:0:75:8|Expecting endmodule
6 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:44:56 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:44:56 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 14:45:33 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:45:33 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:45:33 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:45:33 2024
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Jan 12 14:45:33 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 14:45:33 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v" (library work)
@E: CG357 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":93:13:93:19|Illegal reference to array sum_sin
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":108:4:108:12|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CS179 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":41:11:41:25|Assignment target fa_out_combined must be a net type
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:45:33 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:45:33 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 14:46:21 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:46:21 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:46:21 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:46:21 2024
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Jan 12 14:46:22 2024

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 14:46:21 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v" (library work)
@E: CG357 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":93:13:93:19|Illegal reference to array sum_sin
@E: CS187 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":108:4:108:12|Expecting endmodule
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CS179 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":41:11:41:25|Assignment target fa_out_combined must be a net type
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:46:22 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:46:22 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 14:47:47 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:47:47 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:47:47 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:47:47 2024
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Jan 12 14:47:47 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 14:47:47 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v" (library work)
@E: CS179 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":105:11:105:20|Assignment target fa_out_sin must be a net type
@E: CS179 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":106:11:106:20|Assignment target fa_out_cos must be a net type
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CS179 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":41:11:41:25|Assignment target fa_out_combined must be a net type
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:47:47 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:47:47 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 14:48:24 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:48:24 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:48:24 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:48:24 2024
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Jan 12 14:48:24 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 14:48:24 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v" (library work)
@E: CS179 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":105:11:105:20|Assignment target fa_out_sin must be a net type
@E: CS179 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":106:11:106:20|Assignment target fa_out_cos must be a net type
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CS179 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":41:11:41:25|Assignment target fa_out_combined must be a net type
3 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:48:24 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:48:24 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 14:52:12 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:52:12 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:52:12 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:52:12 2024
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Jan 12 14:52:12 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 14:52:12 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
@E: CS179 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":41:11:41:25|Assignment target fa_out_combined must be a net type
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:52:12 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:52:12 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 14:52:58 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:52:58 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:52:58 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:52:58 2024
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Jan 12 14:52:58 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 14:52:58 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":25:7:25:15|Synthesizing module xor_mixer in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":1:7:1:18|Synthesizing module demod_buffer in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":7:9:7:20|Removing wire mixed_signal, as there is no assignment to it.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":8:9:8:21|Removing wire output_signal, as there is no assignment to it.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":6:7:6:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000001010
	init_val=10'b1111111111
   Generated name = shift_reg_10s_1023

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":2:7:2:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":6:7:6:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":50:7:50:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:7:3:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":40:8:40:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":36:7:36:20|Synthesizing module sample_counter in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":26:7:26:11|Synthesizing module demod in library work.

@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":51:12:51:12|Port-width mismatch for port en. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":65:20:65:20|Port-width mismatch for port div_enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":59:9:59:13|Removing wire phase, as there is no assignment to it.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":1:7:1:14|Synthesizing module spi_core in library work.

@W: CG1273 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":22:11:22:17|An input port (port tx_flag) is the target of an assignment - please check if this is intentional
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":46:7:46:21|Synthesizing module spi_transceiver in library work.

@E: CG906 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":83:12:83:18|Reference to unknown variable tx_flag.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:52:58 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:52:58 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 14:53:55 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:53:55 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:53:55 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:53:55 2024
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Jan 12 14:53:56 2024

Return Code: 2
Run Time:00h:00m:01s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 14:53:55 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":25:7:25:15|Synthesizing module xor_mixer in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":1:7:1:18|Synthesizing module demod_buffer in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":7:9:7:20|Removing wire mixed_signal, as there is no assignment to it.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":8:9:8:21|Removing wire output_signal, as there is no assignment to it.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":6:7:6:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000001010
	init_val=10'b1111111111
   Generated name = shift_reg_10s_1023

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":2:7:2:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":6:7:6:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":50:7:50:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:7:3:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":40:8:40:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":36:7:36:20|Synthesizing module sample_counter in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":26:7:26:11|Synthesizing module demod in library work.

@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":51:12:51:12|Port-width mismatch for port en. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":65:20:65:20|Port-width mismatch for port div_enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":59:9:59:13|Removing wire phase, as there is no assignment to it.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":1:7:1:14|Synthesizing module spi_core in library work.

@W: CG1273 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":22:11:22:17|An input port (port tx_flag) is the target of an assignment - please check if this is intentional
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":46:7:46:21|Synthesizing module spi_transceiver in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":65:13:65:15|Input rst on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":65:13:65:15|Input tx_enable on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@E: CS164 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":68:14:68:17|Expecting wire for output connection, found miso
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:53:56 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:53:56 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 14:54:24 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:54:24 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:54:24 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:54:24 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Jan 12 14:54:25 2024

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:54:25 2024

multi_srs_gen completed
# Fri Jan 12 14:54:25 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:54:25 2024

premap completed with warnings
# Fri Jan 12 14:54:26 2024

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:54:26 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:54:26 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed
# Fri Jan 12 14:54:26 2024

Return Code: 0
Run Time:00h:00m:00s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 14:54:24 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":25:7:25:15|Synthesizing module xor_mixer in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":1:7:1:18|Synthesizing module demod_buffer in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":7:9:7:20|Removing wire mixed_signal, as there is no assignment to it.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":8:9:8:21|Removing wire output_signal, as there is no assignment to it.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":6:7:6:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000001010
	init_val=10'b1111111111
   Generated name = shift_reg_10s_1023

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":2:7:2:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":6:7:6:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":50:7:50:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:7:3:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":40:8:40:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":36:7:36:20|Synthesizing module sample_counter in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":26:7:26:11|Synthesizing module demod in library work.

@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":51:12:51:12|Port-width mismatch for port en. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":65:20:65:20|Port-width mismatch for port div_enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":59:9:59:13|Removing wire phase, as there is no assignment to it.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":1:7:1:14|Synthesizing module spi_core in library work.

@W: CG1273 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":22:11:22:17|An input port (port tx_flag) is the target of an assignment - please check if this is intentional
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":46:7:46:21|Synthesizing module spi_transceiver in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":65:13:65:15|Input rst on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":65:13:65:15|Input tx_enable on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG133 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":62:15:62:26|Object inbound_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":63:9:63:15|Removing wire tx_flag, as there is no assignment to it.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:10:33:14|Input sync on instance demod is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:10:33:14|Input t0 on instance demod is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:10:33:14|Input t1 on instance demod is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:10:33:14|Input clk_external on instance demod is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Removing wire BNC1, as there is no assignment to it.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":10:9:10:17|Removing wire clk_10mhz, as there is no assignment to it.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|*Input BNC1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":10:9:10:17|*Input clk_10mhz to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":10:9:10:17|*Input clk_10mhz to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":10:9:10:17|*Input clk_10mhz to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|*Input LED[8] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|*Input LED[7] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|*Input LED[5] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|*Output BNC1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|Input clk is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:10:8:13|Input BNC2 is unused.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":63:9:63:15|*Input tx_flag to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":63:9:63:15|*Input tx_flag to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":63:9:63:15|*Input tx_flag to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL138 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":24:4:24:9|Removing register 'tx_flag_reg' because it is only assigned 0 or its original value.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":24:4:24:9|Pruning unused register stevec_out[3:0]. Make sure that there are no unused intermediate registers.
@W: CL305 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":24:4:24:9|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":5:10:5:15|Input spi_ss is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":7:10:7:12|Input rst is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":8:16:8:26|Input fpga_to_spi is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":11:10:11:16|Input tx_flag is unused.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":59:9:59:13|*Input phase to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":92:13:92:21|*Input clk_10mhz to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":92:13:92:21|*Input clk_10mhz to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Register bit counter[23] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Pruning register bit 23 of counter[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Register bit counter[21] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Pruning register bit 21 of counter[21:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":52:10:52:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":3:10:3:13|Input sync is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 14:54:24 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 14:54:24 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 14:54:24 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 14:54:25 2024

###########################################################]
Pre-mapping Report

# Fri Jan 12 14:54:25 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":46:4:46:9|Sequential instance demod.sample_counter_cos.sum_ready is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":46:4:46:9|Sequential instance demod.sample_counter_sin.sum_ready is reduced to a combinational gate by constant propagation.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":10:14:10:17|Removing instance XOR1 (in view: work.demod_buffer(verilog)) of type view:work.xor_mixer_0(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":65:13:65:15|Removing instance spi (in view: work.spi_transceiver(verilog)) of type view:work.spi_core(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":43:20:43:24|Removing instance spitr (in view: work.TOP(verilog)) of type view:work.spi_transceiver(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":22:17:22:28|Removing instance demod_buffer (in view: work.TOP(verilog)) of type view:work.demod_buffer(verilog) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":79:4:79:9|Removing sequential instance data_chunk[7:0] (in view: work.spi_transceiver(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":24:4:24:9|Removing sequential instance spi_to_fpga_reg[7:0] (in view: work.spi_core(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:10:33:14|Removing instance demod (in view: work.TOP(verilog)) of type view:work.demod(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":89:19:89:36|Removing instance sample_counter_sin (in view: work.demod(verilog)) of type view:work.sample_counter_1(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":97:19:97:36|Removing instance sample_counter_cos (in view: work.demod(verilog)) of type view:work.sample_counter_0(verilog) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":79:4:79:9|Removing sequential instance outbound_data[31:0] (in view: work.spi_transceiver(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":46:4:46:9|Removing sequential instance sum[13:0] (in view: work.sample_counter_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":74:14:74:20|Removing instance XOR_sin (in view: work.demod(verilog)) of type view:work.xor_mixer_2(verilog) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":46:4:46:9|Removing sequential instance sum[13:0] (in view: work.sample_counter_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":79:14:79:20|Removing instance XOR_cos (in view: work.demod(verilog)) of type view:work.xor_mixer_1(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":63:8:63:10|Removing instance NCO (in view: work.demod(verilog)) of type view:work.nco(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":49:10:49:14|Removing instance CAGEN (in view: work.demod(verilog)) of type view:work.cagen(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":40:8:40:11|Removing instance VCO1 (in view: work.nco(verilog)) of type view:work.vco(verilog) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":75:4:75:9|Removing sequential instance sin_data (in view: work.vco(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":75:4:75:9|Removing sequential instance cos_data (in view: work.vco(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Removing sequential instance NCO_clk (in view: work.nco(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:54:26 2024

###########################################################]
Map & Optimize Report

# Fri Jan 12 14:54:26 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 12 14:54:26 2024
#


Top view:               TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:54:26 2024

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 14:54:42 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:54:42 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:54:42 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:54:42 2024
compiler exited with errors
Job failed on: iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synlog/iCE40LP384_CA_code_generator_compiler.srr"
# Fri Jan 12 14:54:42 2024

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 14:54:42 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
@E: CG426 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":28:16:28:19|Assignment target miso must be of type reg or genvar
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:54:42 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:54:42 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 14:54:51 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:54:51 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:54:51 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:54:51 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Jan 12 14:54:53 2024

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:54:53 2024

multi_srs_gen completed
# Fri Jan 12 14:54:53 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:54:53 2024

premap completed with warnings
# Fri Jan 12 14:54:53 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:54:53 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:54:53 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed
# Fri Jan 12 14:54:54 2024

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 14:54:51 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":25:7:25:15|Synthesizing module xor_mixer in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":1:7:1:18|Synthesizing module demod_buffer in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":7:9:7:20|Removing wire mixed_signal, as there is no assignment to it.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":8:9:8:21|Removing wire output_signal, as there is no assignment to it.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":6:7:6:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000001010
	init_val=10'b1111111111
   Generated name = shift_reg_10s_1023

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":2:7:2:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":6:7:6:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":50:7:50:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:7:3:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":40:8:40:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":36:7:36:20|Synthesizing module sample_counter in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":26:7:26:11|Synthesizing module demod in library work.

@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":51:12:51:12|Port-width mismatch for port en. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":65:20:65:20|Port-width mismatch for port div_enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":59:9:59:13|Removing wire phase, as there is no assignment to it.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":1:7:1:14|Synthesizing module spi_core in library work.

@W: CG1273 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":22:11:22:17|An input port (port tx_flag) is the target of an assignment - please check if this is intentional
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":46:7:46:21|Synthesizing module spi_transceiver in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":65:13:65:15|Input rst on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":65:13:65:15|Input tx_enable on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG133 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":62:15:62:26|Object inbound_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":63:9:63:15|Removing wire tx_flag, as there is no assignment to it.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:10:33:14|Input sync on instance demod is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:10:33:14|Input t0 on instance demod is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:10:33:14|Input t1 on instance demod is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:10:33:14|Input clk_external on instance demod is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Removing wire BNC1, as there is no assignment to it.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":10:9:10:17|Removing wire clk_10mhz, as there is no assignment to it.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|*Input BNC1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":10:9:10:17|*Input clk_10mhz to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":10:9:10:17|*Input clk_10mhz to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":10:9:10:17|*Input clk_10mhz to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|*Input LED[8] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|*Input LED[7] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|*Input LED[5] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|*Output BNC1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":2:10:2:12|Input clk is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:10:8:13|Input BNC2 is unused.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":63:9:63:15|*Input tx_flag to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":63:9:63:15|*Input tx_flag to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":63:9:63:15|*Input tx_flag to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL138 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":24:4:24:9|Removing register 'tx_flag_reg' because it is only assigned 0 or its original value.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":24:4:24:9|Pruning unused register stevec_out[3:0]. Make sure that there are no unused intermediate registers.
@W: CL305 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":24:4:24:9|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":5:10:5:15|Input spi_ss is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":7:10:7:12|Input rst is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":8:16:8:26|Input fpga_to_spi is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":11:10:11:16|Input tx_flag is unused.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":59:9:59:13|*Input phase to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":92:13:92:21|*Input clk_10mhz to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":92:13:92:21|*Input clk_10mhz to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Register bit counter[23] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Pruning register bit 23 of counter[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Register bit counter[21] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Pruning register bit 21 of counter[21:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":52:10:52:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":3:10:3:13|Input sync is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 14:54:52 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 14:54:52 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 14:54:52 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 14:54:53 2024

###########################################################]
Pre-mapping Report

# Fri Jan 12 14:54:53 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":46:4:46:9|Sequential instance demod.sample_counter_cos.sum_ready is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":46:4:46:9|Sequential instance demod.sample_counter_sin.sum_ready is reduced to a combinational gate by constant propagation.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":10:14:10:17|Removing instance XOR1 (in view: work.demod_buffer(verilog)) of type view:work.xor_mixer_0(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":65:13:65:15|Removing instance spi (in view: work.spi_transceiver(verilog)) of type view:work.spi_core(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":43:20:43:24|Removing instance spitr (in view: work.TOP(verilog)) of type view:work.spi_transceiver(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":22:17:22:28|Removing instance demod_buffer (in view: work.TOP(verilog)) of type view:work.demod_buffer(verilog) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":79:4:79:9|Removing sequential instance data_chunk[7:0] (in view: work.spi_transceiver(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":24:4:24:9|Removing sequential instance spi_to_fpga_reg[7:0] (in view: work.spi_core(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":33:10:33:14|Removing instance demod (in view: work.TOP(verilog)) of type view:work.demod(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":89:19:89:36|Removing instance sample_counter_sin (in view: work.demod(verilog)) of type view:work.sample_counter_1(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":97:19:97:36|Removing instance sample_counter_cos (in view: work.demod(verilog)) of type view:work.sample_counter_0(verilog) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":79:4:79:9|Removing sequential instance outbound_data[31:0] (in view: work.spi_transceiver(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":46:4:46:9|Removing sequential instance sum[13:0] (in view: work.sample_counter_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":74:14:74:20|Removing instance XOR_sin (in view: work.demod(verilog)) of type view:work.xor_mixer_2(verilog) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":46:4:46:9|Removing sequential instance sum[13:0] (in view: work.sample_counter_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":79:14:79:20|Removing instance XOR_cos (in view: work.demod(verilog)) of type view:work.xor_mixer_1(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":63:8:63:10|Removing instance NCO (in view: work.demod(verilog)) of type view:work.nco(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":49:10:49:14|Removing instance CAGEN (in view: work.demod(verilog)) of type view:work.cagen(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":40:8:40:11|Removing instance VCO1 (in view: work.nco(verilog)) of type view:work.vco(verilog) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":75:4:75:9|Removing sequential instance sin_data (in view: work.vco(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":75:4:75:9|Removing sequential instance cos_data (in view: work.vco(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Removing sequential instance NCO_clk (in view: work.nco(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:54:53 2024

###########################################################]
Map & Optimize Report

# Fri Jan 12 14:54:53 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":49:14:49:20|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 12 14:54:54 2024
#


Top view:               TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:54:54 2024

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

Parsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
running edif parsersdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal BNC1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerW2715: Warning for set_io Constraint: Ignoring pin assignment for BNC2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for clk, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
running routerRead design time: 0
I1202: Reading Architecture of device iCE40LP384
Read device time: 1
I1209: Started routing
I1223: Total Nets : 261 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 1 seconds
 total           135884K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio 
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name TOP
Ignore unconnected port:clk, when loading IO constraint.
Ignore unconnected port:BUTTON3, when loading IO constraint.
Ignore unconnected port:BUTTON2, when loading IO constraint.
Ignore unconnected port:BUTTON1, when loading IO constraint.
Ignore unconnected port:BNC2, when loading IO constraint.
QPainter::setCompositionMode: Blend modes not supported on device
"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "iCE40LP384_CA_code_generator_syn.prj" -log "iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/kristof/lscc/iCEcube2.2020.12/synpbase/linux_a_64/mbin/synbatch
Install:     /home/kristof/lscc/iCEcube2.2020.12/synpbase
Hostname:    kristof-IdeaPad
Date:        Fri Jan 12 14:56:43 2024
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch iCE40LP384_CA_code_generator_syn.prj
ProductType: synplify_pro





log file: "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr"
Running: iCE40LP384_CA_code_generator_Implmnt in foreground

Running iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: compile (Compile) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:56:43 2024

Running: compile_flow (Compile Process) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:56:43 2024

Running: compiler (Compile Input) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:56:43 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs

compiler completed
# Fri Jan 12 14:56:45 2024

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:56:45 2024

multi_srs_gen completed
# Fri Jan 12 14:56:45 2024

Return Code: 0
Run Time:00h:00m:00s
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_mult.srs to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srs
Complete: Compile Process on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: premap (Pre-mapping) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:56:45 2024

premap completed with warnings
# Fri Jan 12 14:56:45 2024

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

Running: map (Map) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:56:45 2024
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
# Fri Jan 12 14:56:45 2024
Copied /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srm

fpga_mapper completed
# Fri Jan 12 14:56:46 2024

Return Code: 0
Run Time:00h:00m:01s
Complete: Map on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt
Complete: Logic Synthesis on iCE40LP384_CA_code_generator_syn|iCE40LP384_CA_code_generator_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/kristof/lscc/iCEcube2.2020.12/synpbase
#OS: Linux 
#Hostname: kristof-IdeaPad

# Fri Jan 12 14:56:43 2024

#Implementation: iCE40LP384_CA_code_generator_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :kristof-IdeaPad
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/kristof/lscc/iCEcube2.2020.12/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v" (library work)
@I::"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v" (library work)
Verilog syntax check successful!
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v changed - recompiling
Selecting top level module TOP
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":25:7:25:15|Synthesizing module xor_mixer in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":1:7:1:18|Synthesizing module demod_buffer in library work.

@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":7:9:7:20|Removing wire mixed_signal, as there is no assignment to it.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":8:9:8:21|Removing wire output_signal, as there is no assignment to it.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":6:7:6:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000001010
	init_val=10'b1111111111
   Generated name = shift_reg_10s_1023

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/cagen.v":2:7:2:11|Synthesizing module cagen in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":6:7:6:15|Synthesizing module shift_reg in library work.

	bit_count=32'b00000000000000000000000000000100
	init_val=4'b0011
   Generated name = shift_reg_4s_3

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":50:7:50:9|Synthesizing module vco in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":3:7:3:9|Synthesizing module nco in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":40:8:40:11|Input div on instance VCO1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":36:7:36:20|Synthesizing module sample_counter in library work.

@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":26:7:26:11|Synthesizing module demod in library work.

@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":51:12:51:12|Port-width mismatch for port en. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":65:20:65:20|Port-width mismatch for port div_enable. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":59:9:59:13|Removing wire phase, as there is no assignment to it.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":1:7:1:14|Synthesizing module spi_core in library work.

@W: CG1273 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":22:11:22:17|An input port (port tx_flag) is the target of an assignment - please check if this is intentional
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":46:7:46:21|Synthesizing module spi_transceiver in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":65:13:65:15|Input rst on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":65:13:65:15|Input tx_enable on instance spi is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG133 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":62:15:62:26|Object inbound_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":63:9:63:15|Removing wire tx_flag, as there is no assignment to it.
@N: CG364 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Synthesizing module TOP in library work.

@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":34:10:34:14|Input sync on instance demod is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":34:10:34:14|Input t0 on instance demod is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":34:10:34:14|Input t1 on instance demod is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":34:10:34:14|Input clk_external on instance demod is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Removing wire BNC1, as there is no assignment to it.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|*Input BNC1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|*Input LED[8] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|*Input LED[7] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|*Input LED[5] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":6:17:6:19|*Output LED has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|*Output BNC1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":3:10:3:16|Input BUTTON1 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":4:10:4:16|Input BUTTON2 is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":8:10:8:13|Input BNC2 is unused.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":63:9:63:15|*Input tx_flag to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":63:9:63:15|*Input tx_flag to expression [not] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":63:9:63:15|*Input tx_flag to expression [or] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL138 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":24:4:24:9|Removing register 'tx_flag_reg' because it is only assigned 0 or its original value.
@W: CL169 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":24:4:24:9|Pruning unused register stevec_out[3:0]. Make sure that there are no unused intermediate registers.
@W: CL305 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":24:4:24:9|Optimizing flip-flop that can only be initialized externally (flip-flop that drives itself)
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":5:10:5:15|Input spi_ss is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":7:10:7:12|Input rst is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":8:16:8:26|Input fpga_to_spi is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":11:10:11:16|Input tx_flag is unused.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":59:9:59:13|*Input phase to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":92:13:92:21|*Input clk_10mhz to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":92:13:92:21|*Input clk_10mhz to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL279 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Pruning register bits 7 to 2 of f_correct[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Register bit f_correct[1] is always 0.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Register bit counter[23] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Pruning register bit 23 of counter[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Pruning register bit 1 of f_correct[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Register bit counter[22] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Pruning register bit 22 of counter[22:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Register bit counter[21] is always 0.
@W: CL260 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Pruning register bit 21 of counter[21:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":52:10:52:12|Input div is unused.
@N: CL159 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":3:10:3:13|Input sync is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 14:56:44 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 14:56:44 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 14:56:44 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_comp.srs changed - recompiling
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level
@N: NF107 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":1:7:1:9|Selected library: work cell: TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jan 12 14:56:45 2024

###########################################################]
Pre-mapping Report

# Fri Jan 12 14:56:45 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt 
Printing clock  summary report in "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":46:4:46:9|Sequential instance demod.sample_counter_cos.sum_ready is reduced to a combinational gate by constant propagation.
@W: MO129 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":46:4:46:9|Sequential instance demod.sample_counter_sin.sum_ready is reduced to a combinational gate by constant propagation.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":65:13:65:15|Removing instance spi (in view: work.spi_transceiver(verilog)) of type view:work.spi_core(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":44:20:44:24|Removing instance spitr (in view: work.TOP(verilog)) of type view:work.spi_transceiver(verilog) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":79:4:79:9|Removing sequential instance data_chunk[7:0] (in view: work.spi_transceiver(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":24:4:24:9|Removing sequential instance spi_to_fpga_reg[7:0] (in view: work.spi_core(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":34:10:34:14|Removing instance demod (in view: work.TOP(verilog)) of type view:work.demod(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":89:19:89:36|Removing instance sample_counter_sin (in view: work.demod(verilog)) of type view:work.sample_counter_1(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":97:19:97:36|Removing instance sample_counter_cos (in view: work.demod(verilog)) of type view:work.sample_counter_0(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":23:17:23:28|Removing instance demod_buffer (in view: work.TOP(verilog)) of type view:work.demod_buffer(verilog) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/spi_core.v":79:4:79:9|Removing sequential instance outbound_data[31:0] (in view: work.spi_transceiver(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":46:4:46:9|Removing sequential instance sum[13:0] (in view: work.sample_counter_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":74:14:74:20|Removing instance XOR_sin (in view: work.demod(verilog)) of type view:work.xor_mixer_2(verilog) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/misc.v":46:4:46:9|Removing sequential instance sum[13:0] (in view: work.sample_counter_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":79:14:79:20|Removing instance XOR_cos (in view: work.demod(verilog)) of type view:work.xor_mixer_1(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":10:14:10:17|Removing instance XOR1 (in view: work.demod_buffer(verilog)) of type view:work.xor_mixer_0(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":63:8:63:10|Removing instance NCO (in view: work.demod(verilog)) of type view:work.nco(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":40:8:40:11|Removing instance VCO1 (in view: work.nco(verilog)) of type view:work.vco(verilog) because it does not drive other instances.
@N: BN115 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/demod.v":49:10:49:14|Removing instance CAGEN (in view: work.demod(verilog)) of type view:work.cagen(verilog) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":75:4:75:9|Removing sequential instance sin_data (in view: work.vco(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":75:4:75:9|Removing sequential instance cos_data (in view: work.vco(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/nco.v":19:4:19:9|Removing sequential instance NCO_clk (in view: work.nco(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=0  set on top level netlist TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:56:45 2024

###########################################################]
Map & Optimize Report

# Fri Jan 12 14:56:45 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":7:11:7:14|Tristate driver BNC1 (in view: work.TOP(verilog)) on net BNC1 (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_1 (in view: work.TOP(verilog)) on net LED[9] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_2 (in view: work.TOP(verilog)) on net LED[8] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_3 (in view: work.TOP(verilog)) on net LED[7] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_4 (in view: work.TOP(verilog)) on net LED[5] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_5 (in view: work.TOP(verilog)) on net LED[4] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_6 (in view: work.TOP(verilog)) on net LED[3] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_7 (in view: work.TOP(verilog)) on net LED[2] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_8 (in view: work.TOP(verilog)) on net LED[1] (in view: work.TOP(verilog)) has its enable tied to GND.
@N: MO111 :"/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/top.v":50:14:50:20|Tristate driver LED_9 (in view: work.TOP(verilog)) on net LED[0] (in view: work.TOP(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/synwork/iCE40LP384_CA_code_generator_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jan 12 14:56:46 2024
#


Top view:               TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for TOP 

Mapping to part: ice40lp384qn32
Cell usage:
SB_LUT4         0 uses

I/O ports: 16
I/O primitives: 11
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jan 12 14:56:46 2024

###########################################################]


Synthesis exit by 0.
Current Implementation iCE40LP384_CA_code_generator_Implmnt its sbt path: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/edifparser" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf " "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist" "-pQN32" "-y/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf " -c --devicename iCE40LP384
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:23:29

running edif parserParsing edif file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.edf...
Parsing constraint file: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/constraint/TOP_pcf_sbt.pcf...
start to read sdc/scf file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
sdc_reader OK /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/iCE40LP384_CA_code_generator.scf
Stored edif netlist at /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP...
Warning: The terminal LED_obuft[9]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[8]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[7]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[5]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[4]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[3]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[2]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[1]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal LED_obuft[0]:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal BNC1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --package QN32 --deviceMarketName iCE40LP384 --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --effort_level std --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc"
starting placerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --package QN32 --deviceMarketName iCE40LP384 --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --effort_level std --out-sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:43:13

running placerW2715: Warning for set_io Constraint: Ignoring pin assignment for BNC2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for BUTTON3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for clk, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
Package              - QN32
Design database      - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP
SDC file             - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer
Timing library       - /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP/BFPGA_DESIGN_ep
I2065: Reading device file : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.

Design Statistics after Packing
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	0
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2088: Phase 3, elapsed time : 0.1 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	11
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0

Device Utilization Summary
    LogicCells                  :	0/384
    PLBs                        :	0/48
    BRAMs                       :	0/0
    IOs and GBIOs               :	11/21


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/packer" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer" --translator "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc" --dst_sdc_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --devicename iCE40LP384
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:24:46

Begin Packing...
initializing finish
Total HPWL cost is 0
used logic cells: 0
Translating sdc file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/placer/TOP_pl.sdc...
Translated sdc file is /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router" --sdf_file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbrouter /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc --outdir /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/router --sdf_file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:31:26

I1203: Reading Design TOP
Read design time: 0
I1202: Reading Architecture of device iCE40LP384
running routerRead device time: 0
I1209: Started routing
I1223: Total Nets : 0 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 0 seconds
 total           132728K
router succeed.

"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/netlister" --verilog "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v" --vhdl "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd" --lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --view rt --device "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --splitio  --in-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/packer/TOP_pk.sdc" --out-sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:46:40

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.v
Writing /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --lib-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib" --sdc-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc" --sdf-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf" --report-file "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt" --device-file "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --timing-summary
starting timerrunning timerExecuting : /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP --lib-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ice40LP384.lib --sdc-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/netlister/TOP_sbt.sdc --sdf-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/simulation_netlist/TOP_sbt.sdf --report-file /home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/timer/TOP_timing.rpt --device-file /home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:29:54

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/bin/linux/opt/bitmap" "/home/kristof/lscc/iCEcube2.2020.12/sbt_backend/devices/ICE40P03.dev" --design "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/netlist/oadb-TOP" --device_name iCE40LP384 --package QN32 --outdir "/home/kristof/FAKS/2L/Satelitske komunikacije/GPS-reciever/development tools/FPGA/FPGA demo board/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator/iCE40LP384_CA_code_generator_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec 10 2020 17:45:52

running bitmapBit Stream File Size: 58632 (57K 264 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name TOP
Ignore unconnected port:clk, when loading IO constraint.
Ignore unconnected port:BUTTON3, when loading IO constraint.
Ignore unconnected port:BUTTON2, when loading IO constraint.
Ignore unconnected port:BUTTON1, when loading IO constraint.
Ignore unconnected port:BNC2, when loading IO constraint.
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
