Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/vivado/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 9087ad4fc11c48c2a3d8a4ac70ad9957 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ddrctl_behav xil_defaultlib.ddrctl xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/fpga/24_ddr3_vivado/prj/ddr3.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ddrctl
Compiling module xil_defaultlib.glbl
Built simulation snapshot ddrctl_behav
