Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e56be646e54a49e8a7b0ae3e3602e27a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot HDL_HW4_TB_func_impl xil_defaultlib.HDL_HW4_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.SRLC32E_default
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.Edge
Compiling module xil_defaultlib.HDL_HW4_TB
WARNING: [XSIM 43-3373] "C:/Users/airlab/Documents/HDL/HW_4/VivadoUsed/HW4_TB_fixed.v" Line 158. System function $fread is used as system task. This system function should have a LHS e.g. x=$fread().
Compiling module xil_defaultlib.glbl
Built simulation snapshot HDL_HW4_TB_func_impl
