<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>VESONT: VGA_Driver/Drivers/CMSIS/Core/Include/core_cm23.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">VESONT<span id="projectnumber">&#160;1.0</span>
   </div>
   <div id="projectbrief">desining and building an API</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_9b768d0e950171b13bc0719abe82d43d.html">VGA_Driver</a></li><li class="navelem"><a class="el" href="dir_fe45b668cd14c40102b28325e3244a12.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_1f946478cc5f2cff846ad20703da6991.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_48d5ed1419def13fc49f68e58847626c.html">Core</a></li><li class="navelem"><a class="el" href="dir_e6ff7d5636ef39043c7c99dd015bb24a.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">core_cm23.h</div></div>
</div><!--header-->
<div class="contents">
<a href="_core_2_include_2core__cm23_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/**************************************************************************/</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/*</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment"> * Copyright (c) 2009-2020 Arm Limited. All rights reserved.</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment"> *</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"> *</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"> * Licensed under the Apache License, Version 2.0 (the License); you may</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment"> * not use this file except in compliance with the License.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment"> * You may obtain a copy of the License at</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment"> *</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> * www.apache.org/licenses/LICENSE-2.0</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment"> *</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * distributed under the License is distributed on an AS IS BASIS, WITHOUT</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> * See the License for the specific language governing permissions and</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * limitations under the License.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#if   defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">  #pragma system_include                        </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#elif defined (__clang__)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">  #pragma clang system_header                   </span><span class="comment">/* treat file as system include file */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">  #pragma GCC diagnostic ignored &quot;-Wpedantic&quot;   </span><span class="comment">/* disable pedantic warning due to unnamed structs/unions */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#ifndef __CORE_CM23_H_GENERIC</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#define __CORE_CM23_H_GENERIC</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span> </div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> *                 CMSIS definitions</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">#include &quot;<a class="code" href="_core_2_include_2cmsis__version_8h.html">cmsis_version.h</a>&quot;</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span> </div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/*  CMSIS definitions */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="_core_2_include_2core__cm23_8h.html#a9daf6e3b1459d15dc2b3aa52a69ea955">   68</a></span><span class="preprocessor">#define __CM23_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   </span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="_core_2_include_2core__cm23_8h.html#af346576e2b4e975e9ac00dfb48e13cbe">   69</a></span><span class="preprocessor">#define __CM23_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    </span></div>
<div class="foldopen" id="foldopen00070" data-start="" data-end="">
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="_core_2_include_2core__cm23_8h.html#a63739e209e214e81e30a4071f429565e">   70</a></span><span class="preprocessor">#define __CM23_CMSIS_VERSION       ((__CM23_CMSIS_VERSION_MAIN &lt;&lt; 16U) | \</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">                                     __CM23_CMSIS_VERSION_SUB           )      </span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="_core_2_include_2core__cm23_8h.html#a63ea62503c88acab19fcf3d5743009e3">   73</a></span><span class="preprocessor">#define __CORTEX_M                 (23U)                                       </span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="_core_2_include_2core__cm23_8h.html#aa167d0f532a7c2b2e3a6395db2fa0776">   78</a></span><span class="preprocessor">#define __FPU_USED       0U</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#if defined ( __CC_ARM )</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">  #if defined __TARGET_FPU_VFP</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#elif defined (__ARMCC_VERSION) &amp;&amp; (__ARMCC_VERSION &gt;= 6010050)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">  #if defined __ARM_FP</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#elif defined ( __GNUC__ )</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#elif defined ( __ICCARM__ )</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="preprocessor">  #if defined __ARMVFP__</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#elif defined ( __TI_ARM__ )</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">  #if defined __TI_VFP_SUPPORT__</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#elif defined ( __TASKING__ )</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">  #if defined __FPU_VFP__</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#elif defined ( __CSMC__ )</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">  #if ( __CSMC__ &amp; 0x400U)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">    #error &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#include &quot;<a class="code" href="_core_2_include_2cmsis__compiler_8h.html">cmsis_compiler.h</a>&quot;</span>               <span class="comment">/* CMSIS compiler specific defines */</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span> </div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>}</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM23_H_GENERIC */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#ifndef __CORE_CM23_H_DEPENDANT</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define __CORE_CM23_H_DEPENDANT</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span> </div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span> </div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">/* check device defines and use defaults */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="preprocessor">  #ifndef __CM23_REV</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">    #define __CM23_REV                0x0000U</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">    #warning &quot;__CM23_REV not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">  #ifndef __FPU_PRESENT</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">    #define __FPU_PRESENT             0U</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">    #warning &quot;__FPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span> </div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">  #ifndef __MPU_PRESENT</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">    #define __MPU_PRESENT             0U</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="preprocessor">  #ifndef __SAUREGION_PRESENT</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">    #define __SAUREGION_PRESENT       0U</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">    #warning &quot;__SAUREGION_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">  #ifndef __VTOR_PRESENT</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">    #define __VTOR_PRESENT            0U</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">    #warning &quot;__VTOR_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">    #define __NVIC_PRIO_BITS          2U</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">    #define __Vendor_SysTickConfig    0U</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">  #ifndef __ETM_PRESENT</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">    #define __ETM_PRESENT             0U</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="preprocessor">    #warning &quot;__ETM_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">  #ifndef __MTB_PRESENT</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="preprocessor">    #define __MTB_PRESENT             0U</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">    #warning &quot;__MTB_PRESENT not defined in device header file; using default!&quot;</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">  #define   __I     volatile             </span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="_core_2_include_2core__cm23_8h.html#af63697ed9952cc71e1225efe205f6cd3">  195</a></span><span class="preprocessor">  #define   __I     volatile const       </span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="_core_2_include_2core__cm23_8h.html#a7e25d9380f9ef903923964322e71f2f6">  197</a></span><span class="preprocessor">#define     __O     volatile             </span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="_core_2_include_2core__cm23_8h.html#aec43007d9998a0a0e01faede4133d6be">  198</a></span><span class="preprocessor">#define     __IO    volatile             </span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">/* following defines should be used for structure members */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define     __IM     volatile const      </span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="preprocessor">#define     __OM     volatile            </span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define     __IOM    volatile            </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> *                 Register Abstraction</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">  Core Register contain:</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">  - Core Register</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">  - Core NVIC Register</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">  - Core SCB Register</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">  - Core SysTick Register</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">  - Core Debug Register</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">  - Core MPU Register</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">  - Core SAU Register</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>{</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  {</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">  239</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:28;              </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">  240</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1;                        </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">  241</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1;                        </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">  242</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1;                        </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">  243</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1;                        </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaf0fc10994a03d2ec1b5cc5ad2fd6d1dd">  244</a></span>  } b;                                   </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  uint32_t w;                            </div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>} <a class="code hl_union" href="union_a_p_s_r___type.html">APSR_Type</a>;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">/* APSR Register Definitions */</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac469528d210043c7bd3f12f0e6824766">  249</a></span><span class="preprocessor">#define APSR_N_Pos                         31U                                            </span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadbc2cf55a026f661b53fadfcf822cef1">  250</a></span><span class="preprocessor">#define APSR_N_Msk                         (1UL &lt;&lt; APSR_N_Pos)                            </span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3661286d108b1aca308d7445685eae3a">  252</a></span><span class="preprocessor">#define APSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1deb4d1aa72bb83d1f79329406f15711">  253</a></span><span class="preprocessor">#define APSR_Z_Msk                         (1UL &lt;&lt; APSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6cf72aa6f09a168f9e5beda1a4a887b9">  255</a></span><span class="preprocessor">#define APSR_C_Pos                         29U                                            </span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6d47803fbad455bc10bd1ce59f2f335d">  256</a></span><span class="preprocessor">#define APSR_C_Msk                         (1UL &lt;&lt; APSR_C_Pos)                            </span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac62830f67679ccd11658c4172c3e6ea7">  258</a></span><span class="preprocessor">#define APSR_V_Pos                         28U                                            </span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga33305d6701356bff6890b315fe8b5489">  259</a></span><span class="preprocessor">#define APSR_V_Msk                         (1UL &lt;&lt; APSR_V_Pos)                            </span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>{</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>  {</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">  269</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9;                      </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">  270</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:23;              </div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac2841ce696381df6f887af760133a86b">  271</a></span>  } b;                                   </div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span>  uint32_t w;                            </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>} <a class="code hl_union" href="union_i_p_s_r___type.html">IPSR_Type</a>;</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/* IPSR Register Definitions */</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0e34027584d02c43811ae908a5ca9adf">  276</a></span><span class="preprocessor">#define IPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf013a4579a64d1f21f56ea9f1b33ab56">  277</a></span><span class="preprocessor">#define IPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; IPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>{</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  {</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">  287</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">ISR</a>:9;                      </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">  288</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">_reserved0</a>:15;              </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga6e1cf12e53a20224f6f62c001d9be972">  289</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga6e1cf12e53a20224f6f62c001d9be972">T</a>:1;                        </div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">  290</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:3;               </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">  291</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">V</a>:1;                        </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">  292</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">C</a>:1;                        </div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">  293</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">Z</a>:1;                        </div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">  294</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">N</a>:1;                        </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga0bd5ce509e238f569764686f70f91927">  295</a></span>  } b;                                   </div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  uint32_t w;                            </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>} <a class="code hl_union" href="unionx_p_s_r___type.html">xPSR_Type</a>;</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">/* xPSR Register Definitions */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga031eb1b8ebcdb3d602d0b9f2ec82a7ae">  300</a></span><span class="preprocessor">#define xPSR_N_Pos                         31U                                            </span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf600f4ff41b62cf2f3b0a59b6d2e93d6">  301</a></span><span class="preprocessor">#define xPSR_N_Msk                         (1UL &lt;&lt; xPSR_N_Pos)                            </span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5869dd608eea73c80f0567d781d2230b">  303</a></span><span class="preprocessor">#define xPSR_Z_Pos                         30U                                            </span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga907599209fba99f579778e662021c4f2">  304</a></span><span class="preprocessor">#define xPSR_Z_Msk                         (1UL &lt;&lt; xPSR_Z_Pos)                            </span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga14adb79b91f6634b351a1b57394e2db6">  306</a></span><span class="preprocessor">#define xPSR_C_Pos                         29U                                            </span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21e2497255d380f956ca0f48d11d0775">  307</a></span><span class="preprocessor">#define xPSR_C_Msk                         (1UL &lt;&lt; xPSR_C_Pos)                            </span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0cfbb394490db402623d97e6a979e00">  309</a></span><span class="preprocessor">#define xPSR_V_Pos                         28U                                            </span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab07f94ed3b6ee695f5af719dc27995c2">  310</a></span><span class="preprocessor">#define xPSR_V_Msk                         (1UL &lt;&lt; xPSR_V_Pos)                            </span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98d801da9a49cda944f52aeae104dd38">  312</a></span><span class="preprocessor">#define xPSR_T_Pos                         24U                                            </span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga30ae2111816e82d47636a8d4577eb6ee">  313</a></span><span class="preprocessor">#define xPSR_T_Msk                         (1UL &lt;&lt; xPSR_T_Pos)                            </span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga21bff245fb1aef9683f693d9d7bb2233">  315</a></span><span class="preprocessor">#define xPSR_ISR_Pos                        0U                                            </span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadf8eed87e0081dfe1ef1c78a0ea91afd">  316</a></span><span class="preprocessor">#define xPSR_ISR_Msk                       (0x1FFUL </span><span class="comment">/*&lt;&lt; xPSR_ISR_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="keyword">typedef</span> <span class="keyword">union</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>{</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <span class="keyword">struct</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  {</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2a6e513e8a6bf4e58db169e312172332">  326</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2a6e513e8a6bf4e58db169e312172332">nPRIV</a>:1;                    </div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae185aac93686ffc78e998a9daf41415b">  327</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae185aac93686ffc78e998a9daf41415b">SPSEL</a>:1;                    </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">  328</a></span>    uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">_reserved1</a>:30;              </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gad9d971d9d0ea13b665fe8516bef6a5d4">  329</a></span>  } b;                                   </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  uint32_t w;                            </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>} <a class="code hl_union" href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">/* CONTROL Register Definitions */</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga07eafc53e609895342c6a530e9d01310">  334</a></span><span class="preprocessor">#define CONTROL_SPSEL_Pos                   1U                                            </span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga70b29840969b06909da21369b0b05b53">  335</a></span><span class="preprocessor">#define CONTROL_SPSEL_Msk                  (1UL &lt;&lt; CONTROL_SPSEL_Pos)                     </span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga51b95bc03ec0d815b459bde0b14a5908">  337</a></span><span class="preprocessor">#define CONTROL_nPRIV_Pos                   0U                                            </span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaef3b20d77acb213338f89ce5e7bc36b0">  338</a></span><span class="preprocessor">#define CONTROL_nPRIV_Msk                  (1UL </span><span class="comment">/*&lt;&lt; CONTROL_nPRIV_Pos*/</span><span class="preprocessor">)                 </span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>{</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>  __IOM uint32_t ISER[16U];              </div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span>        uint32_t RESERVED0[16U];</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span>  __IOM uint32_t ICER[16U];              </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>        uint32_t RSERVED1[16U];</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>  __IOM uint32_t ISPR[16U];              </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>        uint32_t RESERVED2[16U];</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span>  __IOM uint32_t ICPR[16U];              </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span>        uint32_t RESERVED3[16U];</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>  __IOM uint32_t IABR[16U];              </div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>        uint32_t RESERVED4[16U];</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>  __IOM uint32_t ITNS[16U];              </div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>        uint32_t RESERVED5[16U];</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  __IOM uint32_t IPR[124U];              </div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>}  <a class="code hl_struct" href="struct_n_v_i_c___type.html">NVIC_Type</a>;</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>{</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  __IM  uint32_t CPUID;                  </div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  __IOM uint32_t ICSR;                   </div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="preprocessor">#if defined (__VTOR_PRESENT) &amp;&amp; (__VTOR_PRESENT == 1U)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>  __IOM uint32_t VTOR;                   </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>        uint32_t RESERVED0;</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  __IOM uint32_t AIRCR;                  </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  __IOM uint32_t SCR;                    </div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  __IOM uint32_t CCR;                    </div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>        uint32_t RESERVED1;</div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  __IOM uint32_t SHPR[2U];               </div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  __IOM uint32_t SHCSR;                  </div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>} <a class="code hl_struct" href="struct_s_c_b___type.html">SCB_Type</a>;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">/* SCB CPUID Register Definitions */</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga58686b88f94f789d4e6f429fe1ff58cf">  401</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            </span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0932b31faafd47656a03ced75a31d99b">  402</a></span><span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga104462bd0815391b4044a70bd15d3a71">  404</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20U                                            </span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad358dfbd04300afc1824329d128b99e8">  405</a></span><span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf8b3236b08fb8e840efb682645fb0e98">  407</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            </span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafae4a1f27a927338ae9dc51a0e146213">  408</a></span><span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga705f68eaa9afb042ca2407dc4e4629ac">  410</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4U                                            </span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98e581423ca016680c238c469aba546d">  411</a></span><span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3c3d9071e574de11fb27ba57034838b1">  413</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0U                                            </span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  414</a></span><span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; SCB_CPUID_REVISION_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac180386fac3a5701e6060084dacd003a">  417</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMISET_Pos            31U                                            </span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadb4dbf66078026dedc24e8cb9a21b2b1">  418</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMISET_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMISET_Pos)               </span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga750d4b52624a46d71356db4ea769573b">  420</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        </span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  421</a></span><span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        </span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad4c1ddde49ff0d3ed1b843d14d38ebf1">  423</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Pos            30U                                            </span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gace870429ae27601613da7c6f6e53a18f">  424</a></span><span class="preprocessor">#define SCB_ICSR_PENDNMICLR_Msk            (1UL &lt;&lt; SCB_ICSR_PENDNMICLR_Pos)               </span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  426</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28U                                            </span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1e40d93efb402763c8c00ddcc56724ff">  427</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae218d9022288f89faf57187c4d542ecd">  429</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27U                                            </span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  430</a></span><span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9dbb3358c6167c9c3f85661b90fb2794">  432</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26U                                            </span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7325b61ea0ec323ef2d5c893b112e546">  433</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadbe25e4b333ece1341beb1a740168fdc">  435</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25U                                            </span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab241827d2a793269d8cd99b9b28c2157">  436</a></span><span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga021591700b2d6a6e332d932efaece42b">  438</a></span><span class="preprocessor">#define SCB_ICSR_STTNS_Pos                 24U                                            </span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga70404175bcf7f329758829a9888e48c4">  439</a></span><span class="preprocessor">#define SCB_ICSR_STTNS_Msk                 (1UL &lt;&lt; SCB_ICSR_STTNS_Pos)                    </span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga11cb5b1f9ce167b81f31787a77e575df">  441</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            </span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa966600396290808d596fe96e92ca2b5">  442</a></span><span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga10749d92b9b744094b845c2eb46d4319">  444</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22U                                            </span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga056d74fd538e5d36d3be1f28d399c877">  445</a></span><span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gada60c92bf88d6fd21a8f49efa4a127b8">  447</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12U                                            </span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacb6992e7c7ddc27a370f62878a21ef72">  448</a></span><span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga403d154200242629e6d2764bfc12a7ec">  450</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11U                                            </span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  451</a></span><span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae4f602c7c5c895d5fb687b71b0979fc3">  453</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0U                                            </span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5533791a4ecf1b9301c883047b3e8396">  454</a></span><span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL </span><span class="comment">/*&lt;&lt; SCB_ICSR_VECTACTIVE_Pos*/</span><span class="preprocessor">)       </span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="preprocessor">#if defined (__VTOR_PRESENT) &amp;&amp; (__VTOR_PRESENT == 1U)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">/* SCB Vector Table Offset Register Definitions */</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7U                                            </span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaaa27c0ba600bf82c3da08c748845b640">  463</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16U                                            </span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  464</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaec404750ff5ca07f499a3c06b62051ef">  466</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            </span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabacedaefeefc73d666bbe59ece904493">  467</a></span><span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad31dec98fbc0d33ace63cb1f1a927923">  469</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15U                                            </span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2f571f93d3d4a6eac9a3040756d3d951">  470</a></span><span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2590e227eedb35a41044d8fb7feb9037">  472</a></span><span class="preprocessor">#define SCB_AIRCR_PRIS_Pos                 14U                                            </span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0032bb51f38e103fc34c2a57e59ada6f">  473</a></span><span class="preprocessor">#define SCB_AIRCR_PRIS_Msk                 (1UL &lt;&lt; SCB_AIRCR_PRIS_Pos)                    </span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga94e2fc10be4f6065dcb5a7276b40d933">  475</a></span><span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            </span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabc24019f3b54b8d2acd23016b2e0c7b9">  476</a></span><span class="preprocessor">#define SCB_AIRCR_BFHFNMINS_Msk            (1UL &lt;&lt; SCB_AIRCR_BFHFNMINS_Pos)               </span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7e6b3da07caee0726c5aab97ecebc2a5">  478</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            </span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf4b7fe06aaa2e87cdaf25a720dd282a1">  479</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQS_Pos)            </span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaffb2737eca1eac0fc1c282a76a40953c">  481</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            </span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaae1181119559a5bd36e62afa373fa720">  482</a></span><span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa30a12e892bb696e61626d71359a9029">  484</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            </span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga212c5ab1c1c82c807d30d2307aa8d218">  485</a></span><span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">/* SCB System Control Register Definitions */</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3bddcec40aeaf3d3a998446100fa0e44">  488</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4U                                            </span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafb98656644a14342e467505f69a997c9">  489</a></span><span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga28a2c6524329e68f073b64d4fbfaba39">  491</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            </span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7bcfa50d03c2b059ea8661f31d46fa06">  492</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEPS_Msk             (1UL &lt;&lt; SCB_SCR_SLEEPDEEPS_Pos)                </span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab304f6258ec03bd9a6e7a360515c3cfe">  494</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2U                                            </span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  495</a></span><span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3680a15114d7fdc1e25043b881308fe9">  497</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            </span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga50a243e317b9a70781b02758d45b05ee">  498</a></span><span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">/* SCB Configuration Control Register Definitions */</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2a729c850e865d602bbf25852c7d44fe">  501</a></span><span class="preprocessor">#define SCB_CCR_BP_Pos                     18U                                            </span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7fac248cabee94546aa9530d27217772">  502</a></span><span class="preprocessor">#define SCB_CCR_BP_Msk                     (1UL &lt;&lt; SCB_CCR_BP_Pos)                        </span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga33f0f2a0818b2570f3e00b7e79501448">  504</a></span><span class="preprocessor">#define SCB_CCR_IC_Pos                     17U                                            </span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf2ff8f5957edac919e28b536aa6c0a59">  505</a></span><span class="preprocessor">#define SCB_CCR_IC_Msk                     (1UL &lt;&lt; SCB_CCR_IC_Pos)                        </span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa1896a99252649cfb96139b56ba87d9b">  507</a></span><span class="preprocessor">#define SCB_CCR_DC_Pos                     16U                                            </span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga57b3909dff40a9c28ec50991e4202678">  508</a></span><span class="preprocessor">#define SCB_CCR_DC_Msk                     (1UL &lt;&lt; SCB_CCR_DC_Pos)                        </span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga98372e0d55ce8573350ce36c500e0555">  510</a></span><span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            </span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf7004d71376738038e912def01c31fe8">  511</a></span><span class="preprocessor">#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL &lt;&lt; SCB_CCR_STKOFHFNMIGN_Pos)              </span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  513</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8U                                            </span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  514</a></span><span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac8d512998bb8cd9333fb7627ddf59bba">  516</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4U                                            </span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabb9aeac71b3abd8586d0297070f61dcb">  517</a></span><span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac4e4928b864ea10fc24dbbc57d976229">  519</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            </span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga68c96ad594af70c007923979085c99e0">  520</a></span><span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga789e41f45f59a8cd455fd59fa7652e5e">  522</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1U                                            </span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4cf59b6343ca962c80e1885710da90aa">  523</a></span><span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2e86fa5b7279235de3a62839e3f147cb">  526</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            </span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad72747c81f58f73f0610760529697297">  527</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL &lt;&lt; SCB_SHCSR_HARDFAULTPENDED_Pos)         </span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  529</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            </span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6095a7acfbad66f52822b1392be88652">  530</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaec9ca3b1213c49e2442373445e1697de">  532</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            </span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafef530088dc6d6bfc9f1893d52853684">  533</a></span><span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  535</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10U                                            </span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0e837241a515d4cbadaaae1faa8e039">  536</a></span><span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga977f5176be2bc8b123873861b38bc02f">  538</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7U                                            </span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga634c0f69a233475289023ae5cb158fdf">  539</a></span><span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabab1177d5e9a6ef204b9fd88551b7e53">  541</a></span><span class="preprocessor">#define SCB_SHCSR_NMIACT_Pos                5U                                            </span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae5bb28ebc1feed160c9fff1e163d0ee0">  542</a></span><span class="preprocessor">#define SCB_SHCSR_NMIACT_Msk               (1UL &lt;&lt; SCB_SHCSR_NMIACT_Pos)                  </span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga499ec47414b2f668c32ebb28b5889e2c">  544</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            </span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5ae1ba2f88b11967bc8ca980fe411b44">  545</a></span><span class="preprocessor">#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL &lt;&lt; SCB_SHCSR_HARDFAULTACT_Pos)            </span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>{</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  __IOM uint32_t LOAD;                   </div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>  __IOM uint32_t VAL;                    </div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>  __IM  uint32_t CALIB;                  </div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>} <a class="code hl_struct" href="struct_sys_tick___type.html">SysTick_Type</a>;</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span> </div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">/* SysTick Control / Status Register Definitions */</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadbb65d4a815759649db41df216ed4d60">  569</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            </span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1bf3033ecccf200f59baefe15dbb367c">  570</a></span><span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga24fbc69a5f0b78d67fda2300257baff1">  572</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            </span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa41d06039797423a46596bd313d57373">  573</a></span><span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  575</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1U                                            </span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga95bb984266ca764024836a870238a027">  576</a></span><span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0b48cc1e36d92a92e4bf632890314810">  578</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0U                                            </span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga16c9fee0ed0235524bdeb38af328fd1f">  579</a></span><span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL </span><span class="comment">/*&lt;&lt; SysTick_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">/* SysTick Reload Register Definitions */</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf44d10df359dc5bf5752b0894ae3bad2">  582</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0U                                            </span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga265912a7962f0e1abd170336e579b1b1">  583</a></span><span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_LOAD_RELOAD_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">/* SysTick Current Register Definitions */</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3208104c3b019b5de35ae8c21d5c34dd">  586</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0U                                            </span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafc77b56d568930b49a2474debc75ab45">  587</a></span><span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_VAL_CURRENT_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">/* SysTick Calibration Register Definitions */</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  590</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31U                                            </span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3af0d891fdd99bcc8d8912d37830edb6">  591</a></span><span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadd0c9cd6641b9f6a0c618e7982954860">  593</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30U                                            </span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8a6a85a87334776f33d77fd147587431">  594</a></span><span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacae558f6e75a0bed5d826f606d8e695e">  596</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0U                                            </span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf1e68865c5aece2ad58971225bd3e95e">  597</a></span><span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL </span><span class="comment">/*&lt;&lt; SysTick_CALIB_TENMS_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>{</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>        uint32_t RESERVED0[6U];</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>  __IM  uint32_t PCSR;                   </div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>  __IOM uint32_t COMP0;                  </div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>        uint32_t RESERVED1[1U];</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>  __IOM uint32_t FUNCTION0;              </div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>        uint32_t RESERVED2[1U];</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>  __IOM uint32_t COMP1;                  </div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>        uint32_t RESERVED3[1U];</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>  __IOM uint32_t FUNCTION1;              </div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>        uint32_t RESERVED4[1U];</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>  __IOM uint32_t COMP2;                  </div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>        uint32_t RESERVED5[1U];</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  __IOM uint32_t FUNCTION2;              </div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>        uint32_t RESERVED6[1U];</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>  __IOM uint32_t COMP3;                  </div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>        uint32_t RESERVED7[1U];</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  __IOM uint32_t FUNCTION3;              </div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>        uint32_t RESERVED8[1U];</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  __IOM uint32_t COMP4;                  </div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>        uint32_t RESERVED9[1U];</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>  __IOM uint32_t FUNCTION4;              </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>        uint32_t RESERVED10[1U];</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  __IOM uint32_t COMP5;                  </div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>        uint32_t RESERVED11[1U];</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  __IOM uint32_t FUNCTION5;              </div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>        uint32_t RESERVED12[1U];</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>  __IOM uint32_t COMP6;                  </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>        uint32_t RESERVED13[1U];</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  __IOM uint32_t FUNCTION6;              </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>        uint32_t RESERVED14[1U];</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>  __IOM uint32_t COMP7;                  </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span>        uint32_t RESERVED15[1U];</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>  __IOM uint32_t FUNCTION7;              </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>        uint32_t RESERVED16[1U];</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  __IOM uint32_t COMP8;                  </div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>        uint32_t RESERVED17[1U];</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>  __IOM uint32_t FUNCTION8;              </div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>        uint32_t RESERVED18[1U];</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>  __IOM uint32_t COMP9;                  </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>        uint32_t RESERVED19[1U];</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>  __IOM uint32_t FUNCTION9;              </div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>        uint32_t RESERVED20[1U];</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>  __IOM uint32_t COMP10;                 </div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>        uint32_t RESERVED21[1U];</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  __IOM uint32_t FUNCTION10;             </div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>        uint32_t RESERVED22[1U];</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span>  __IOM uint32_t COMP11;                 </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span>        uint32_t RESERVED23[1U];</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>  __IOM uint32_t FUNCTION11;             </div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>        uint32_t RESERVED24[1U];</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  __IOM uint32_t COMP12;                 </div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>        uint32_t RESERVED25[1U];</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>  __IOM uint32_t FUNCTION12;             </div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>        uint32_t RESERVED26[1U];</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  __IOM uint32_t COMP13;                 </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span>        uint32_t RESERVED27[1U];</div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  __IOM uint32_t FUNCTION13;             </div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>        uint32_t RESERVED28[1U];</div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>  __IOM uint32_t COMP14;                 </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>        uint32_t RESERVED29[1U];</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>  __IOM uint32_t FUNCTION14;             </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>        uint32_t RESERVED30[1U];</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>  __IOM uint32_t COMP15;                 </div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>        uint32_t RESERVED31[1U];</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>  __IOM uint32_t FUNCTION15;             </div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>} <a class="code hl_struct" href="struct_d_w_t___type.html">DWT_Type</a>;</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span> </div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">/* DWT Control Register Definitions */</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaac44b9b7d5391a7ffef129b7f6c84cd7">  683</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Pos               28U                                         </span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa3d37d68c2ba73f2026265584c2815e7">  684</a></span><span class="preprocessor">#define DWT_CTRL_NUMCOMP_Msk               (0xFUL &lt;&lt; DWT_CTRL_NUMCOMP_Pos)             </span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa82840323a2628e7f4a2b09b74fa73fd">  686</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Pos              27U                                         </span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga04d8bb0a065ca38e2e5f13a97e1f7073">  687</a></span><span class="preprocessor">#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOTRCPKT_Pos)            </span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad997b9026715d5609b5a3b144eca42d0">  689</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         </span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacc7d15edf7a27147c422099ab475953e">  690</a></span><span class="preprocessor">#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL &lt;&lt; DWT_CTRL_NOEXTTRIG_Pos)           </span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga337f6167d960f57f12aa382ffecce522">  692</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Pos              25U                                         </span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf40c8d7a4fd978034c137e90f714c143">  693</a></span><span class="preprocessor">#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOCYCCNT_Pos)            </span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad52a0e5be84363ab166cc17beca0d048">  695</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Pos              24U                                         </span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafd8448d7db4bc51f27f202e6e1f27823">  696</a></span><span class="preprocessor">#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL &lt;&lt; DWT_CTRL_NOPRFCNT_Pos)            </span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">/* DWT Comparator Function Register Definitions */</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae5dfe4049c2291e413f8713d7bd2bb1b">  699</a></span><span class="preprocessor">#define DWT_FUNCTION_ID_Pos                27U                                         </span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6bc2e15fcc300f511f64dad561c97582">  700</a></span><span class="preprocessor">#define DWT_FUNCTION_ID_Msk                (0x1FUL &lt;&lt; DWT_FUNCTION_ID_Pos)             </span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga22c5787493f74a6bacf6ffb103a190ba">  702</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Pos           24U                                         </span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac8b1a655947490280709037808eec8ac">  703</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCHED_Msk           (0x1UL &lt;&lt; DWT_FUNCTION_MATCHED_Pos)         </span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0517a186d4d448aa6416440f40fe7a4d">  705</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         </span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaab42cbc1e6084c44d5de70971613ea76">  706</a></span><span class="preprocessor">#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL &lt;&lt; DWT_FUNCTION_DATAVSIZE_Pos)       </span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga00893dd43b824ca5be80e0235a237485">  708</a></span><span class="preprocessor">#define DWT_FUNCTION_ACTION_Pos             4U                                         </span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4d104412bbadbbfbde1c6da0f9b0fc3e">  709</a></span><span class="preprocessor">#define DWT_FUNCTION_ACTION_Msk            (0x3UL &lt;&lt; DWT_FUNCTION_ACTION_Pos)          </span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4108994a9eb6b2cd8d8289b1b7824fe5">  711</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCH_Pos              0U                                         </span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac2fb3e387e405a4b33fc5ba0bea5b21c">  712</a></span><span class="preprocessor">#define DWT_FUNCTION_MATCH_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; DWT_FUNCTION_MATCH_Pos*/</span><span class="preprocessor">)        </span><span class="comment">/* end of group CMSIS_DWT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span> </div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>{</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>  __IM  uint32_t SSPSR;                  </div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  __IOM uint32_t CSPSR;                  </div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>        uint32_t RESERVED0[2U];</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>  __IOM uint32_t ACPR;                   </div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>        uint32_t RESERVED1[55U];</div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>  __IOM uint32_t SPPR;                   </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>        uint32_t RESERVED2[131U];</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>  __IM  uint32_t FFSR;                   </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>  __IOM uint32_t FFCR;                   </div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>  __IOM uint32_t PSCR;                   </div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>        uint32_t RESERVED3[759U];</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5590387d8f44b477fd69951a737b0d7e">  740</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5590387d8f44b477fd69951a737b0d7e">TRIGGER</a>;                </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga986b12d0c4f33d326504fe705228bd7b">  741</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga986b12d0c4f33d326504fe705228bd7b">ITFTTD0</a>;                </div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga49859dd8fc90723f440ee4e750a3d752">  742</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga49859dd8fc90723f440ee4e750a3d752">ITATBCTR2</a>;              </div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>        uint32_t RESERVED4[1U];</div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga9954c088735caa505adc113f6c64d812">  744</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga9954c088735caa505adc113f6c64d812">ITATBCTR0</a>;              </div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga4ab517b49e30734dced6bed9befb1f4a">  745</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga4ab517b49e30734dced6bed9befb1f4a">ITFTTD1</a>;                </div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae6b7f224b1c19c636148f991cc8db611">  746</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gae6b7f224b1c19c636148f991cc8db611">ITCTRL</a>;                 </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>        uint32_t RESERVED5[39U];</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga974d17c9a0b0b1b894e9707d158b0fbe">  748</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga974d17c9a0b0b1b894e9707d158b0fbe">CLAIMSET</a>;               </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga1f74caab7b0a7afa848c63ce8ebc6a6f">  749</a></span>  __IOM uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#ga1f74caab7b0a7afa848c63ce8ebc6a6f">CLAIMCLR</a>;               </div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>        uint32_t RESERVED7[8U];</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaaed316dacef669454fa035e04ee90eca">  751</a></span>  __IM  uint32_t <a class="code hl_variable" href="group___c_m_s_i_s___core___sys_tick_functions.html#gaaed316dacef669454fa035e04ee90eca">DEVID</a>;                  </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  __IM  uint32_t DEVTYPE;                </div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>} <a class="code hl_struct" href="struct_t_p_i___type.html">TPI_Type</a>;</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span> </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">/* TPI Asynchronous Clock Prescaler Register Definitions */</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5a82d274eb2df8b0c92dd4ed63535928">  756</a></span><span class="preprocessor">#define TPI_ACPR_PRESCALER_Pos              0U                                         </span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4fcacd27208419929921aec8457a8c13">  757</a></span><span class="preprocessor">#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL </span><span class="comment">/*&lt;&lt; TPI_ACPR_PRESCALER_Pos*/</span><span class="preprocessor">)    </span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">/* TPI Selected Pin Protocol Register Definitions */</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0f302797b94bb2da24052082ab630858">  760</a></span><span class="preprocessor">#define TPI_SPPR_TXMODE_Pos                 0U                                         </span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaca085c8a954393d70dbd7240bb02cc1f">  761</a></span><span class="preprocessor">#define TPI_SPPR_TXMODE_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_SPPR_TXMODE_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">/* TPI Formatter and Flush Status Register Definitions */</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9537b8a660cc8803f57cbbee320b2fc8">  764</a></span><span class="preprocessor">#define TPI_FFSR_FtNonStop_Pos              3U                                         </span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaaa313f980974a8cfc7dac68c4d805ab1">  765</a></span><span class="preprocessor">#define TPI_FFSR_FtNonStop_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtNonStop_Pos)           </span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad30fde0c058da2ffb2b0a213be7a1b5c">  767</a></span><span class="preprocessor">#define TPI_FFSR_TCPresent_Pos              2U                                         </span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0d6bfd263ff2fdec72d6ec9415fb1135">  768</a></span><span class="preprocessor">#define TPI_FFSR_TCPresent_Msk             (0x1UL &lt;&lt; TPI_FFSR_TCPresent_Pos)           </span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaedf31fd453a878021b542b644e2869d2">  770</a></span><span class="preprocessor">#define TPI_FFSR_FtStopped_Pos              1U                                         </span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1ab6c3abe1cf6311ee07e7c479ce5f78">  771</a></span><span class="preprocessor">#define TPI_FFSR_FtStopped_Msk             (0x1UL &lt;&lt; TPI_FFSR_FtStopped_Pos)           </span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga542ca74a081588273e6d5275ba5da6bf">  773</a></span><span class="preprocessor">#define TPI_FFSR_FlInProg_Pos               0U                                         </span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga63dfb09259893958962914fc3a9e3824">  774</a></span><span class="preprocessor">#define TPI_FFSR_FlInProg_Msk              (0x1UL </span><span class="comment">/*&lt;&lt; TPI_FFSR_FlInProg_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment">/* TPI Formatter and Flush Control Register Definitions */</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa7ea11ba6ea75b541cd82e185c725b5b">  777</a></span><span class="preprocessor">#define TPI_FFCR_TrigIn_Pos                 8U                                         </span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga360b413bc5da61f751546a7133c3e4dd">  778</a></span><span class="preprocessor">#define TPI_FFCR_TrigIn_Msk                (0x1UL &lt;&lt; TPI_FFCR_TrigIn_Pos)              </span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac57b0b588a37a870573560bc6316cbcc">  780</a></span><span class="preprocessor">#define TPI_FFCR_FOnMan_Pos                 6U                                         </span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7aeb30af62d04e852a55c3bd64c1bd2c">  781</a></span><span class="preprocessor">#define TPI_FFCR_FOnMan_Msk                (0x1UL &lt;&lt; TPI_FFCR_FOnMan_Pos)              </span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga99e58a0960b275a773b245e2b69b9a64">  783</a></span><span class="preprocessor">#define TPI_FFCR_EnFCont_Pos                1U                                         </span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga27d1ecf2e0ff496df03457a2a97cb2c9">  784</a></span><span class="preprocessor">#define TPI_FFCR_EnFCont_Msk               (0x1UL &lt;&lt; TPI_FFCR_EnFCont_Pos)             </span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">/* TPI TRIGGER Register Definitions */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5517fa2ced64efbbd413720329c50b99">  787</a></span><span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Pos             0U                                         </span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga814227af2b2665a0687bb49345e21110">  788</a></span><span class="preprocessor">#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; TPI_TRIGGER_TRIGGER_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">/* TPI Integration Test FIFO Test Data 0 Register Definitions */</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab268401221645f4e0e1a82d1d6c2caee">  791</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         </span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac6fc2d04903210afe2599482a72e0a25">  792</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL &lt;&lt; TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  </span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadaa8bfec760711c2d190d5fd124706fe">  794</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         </span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8b342379b5d45d46459807859a8a6687">  795</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL &lt;&lt; TPI_ITFTTD0_ATB_IF2_bytecount_Pos) </span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0b95f6b474fe2e4b7ba9963b00d18258">  797</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         </span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8650e68e2efc65b0d94de91772dc5940">  798</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL &lt;&lt; TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  </span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae82d334486fb5d11e57e8e07fd21be7b">  800</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         </span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga71301ef5984fef602d83305f34ea5c97">  801</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL &lt;&lt; TPI_ITFTTD0_ATB_IF1_bytecount_Pos) </span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga79e526cc6f0857f45187e897f4009f55">  803</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         </span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga942cc46e6e858b215e81ef6b57c3f63f">  804</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL &lt;&lt; TPI_ITFTTD0_ATB_IF1_data1_Pos)   </span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7715fac6bd637e7ec153518da1fd4f0b">  806</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         </span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gada0033c411d5b57161b6e5c244518836">  807</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL &lt;&lt; TPI_ITFTTD0_ATB_IF1_data1_Pos)   </span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae6ff8b9a79602a3546d951261d787cc7">  809</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          </span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafb950b90ccb002e81ae6c44482cd46fd">  810</a></span><span class="preprocessor">#define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_ITFTTD0_ATB_IF1_data0_Pos*/</span><span class="preprocessor">) </span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment">/* TPI Integration Test ATB Control Register 2 Register Definitions */</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7b77f85ad8cad3c00b490ca18ba52263">  813</a></span><span class="preprocessor">#define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         </span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga840a62dd0a903c7c0d90214e57f89f6f">  814</a></span><span class="preprocessor">#define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL &lt;&lt; TPI_ITATBCTR2_AFVALID2S_Pos)      </span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga15b83625dedbaa8acaab637185cf4fab">  816</a></span><span class="preprocessor">#define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         </span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf25272d068154278decc987e101bfac7">  817</a></span><span class="preprocessor">#define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL &lt;&lt; TPI_ITATBCTR2_AFVALID1S_Pos)      </span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa94a190da6db605987bb65d4bd76415a">  819</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         </span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7530ebf5f4ae263bf9621d901f9840ee">  820</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY2S_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga52812ab751c370d2d34e55275d896128">  822</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         </span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabcc13f970f966e62158aea015b910f6b">  823</a></span><span class="preprocessor">#define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR2_ATREADY1S_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">/* TPI Integration Test FIFO Test Data 1 Register Definitions */</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae08894135bf256813f4298ba0ea3964c">  826</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         </span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab90afcecec23b0a84f60858a4becf101">  827</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL &lt;&lt; TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  </span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1faf942e53403e99b720cd9bd337834b">  829</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         </span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaffb4994b50708823e386c789893a70a7">  830</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL &lt;&lt; TPI_ITFTTD1_ATB_IF2_bytecount_Pos) </span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga044de2a0de2700dbf131484f4ed6e7a0">  832</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         </span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3ab94563c20fa37ed1335cfba7b8cc77">  833</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL &lt;&lt; TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  </span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6c7aeeb290b4fcc9ef6dc0915987434e">  835</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         </span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae732ca50dcfc0d2d951480ac77300fa9">  836</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL &lt;&lt; TPI_ITFTTD1_ATB_IF1_bytecount_Pos) </span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga795919f12700ccafc14122cf023f8ff3">  838</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         </span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga284ac1fccc1eed973d38ddba209ee04a">  839</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL &lt;&lt; TPI_ITFTTD1_ATB_IF2_data1_Pos)   </span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1a6cd0ad1a353a2f59ad86f7a3506d67">  841</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         </span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad02cfa7d9eb9927a4fd6beece42cf159">  842</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL &lt;&lt; TPI_ITFTTD1_ATB_IF2_data1_Pos)   </span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaaa0d7dc480efe4e717e2ab84643ae6e0">  844</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          </span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf688adf6b3790de906b3f50bc89eaaed">  845</a></span><span class="preprocessor">#define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL </span><span class="comment">/*&lt;&lt; TPI_ITFTTD1_ATB_IF2_data0_Pos*/</span><span class="preprocessor">) </span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">/* TPI Integration Test ATB Control Register 0 Definitions */</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1ca17a69fe70e2cb87f04a2160bca51a">  848</a></span><span class="preprocessor">#define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         </span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8d47192a54ef5a7e9086d4c949f33b24">  849</a></span><span class="preprocessor">#define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL &lt;&lt; TPI_ITATBCTR0_AFVALID2S_Pos)      </span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac2018f988c8306301a11a8f08af67d2c">  851</a></span><span class="preprocessor">#define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         </span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8ea98aa5bb5a223e409213ef9a754cbd">  852</a></span><span class="preprocessor">#define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL &lt;&lt; TPI_ITATBCTR0_AFVALID1S_Pos)      </span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0ca42c4782e0a5421c34b14a0183c220">  854</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         </span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga07713088c6abb2ab14efa3a0e0b9e454">  855</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY2S_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga616d6fbe0522ce0c5ad1711d33509907">  857</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         </span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6211d550c37ce45f9593ddf98d71f6eb">  858</a></span><span class="preprocessor">#define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; TPI_ITATBCTR0_ATREADY1S_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment">/* TPI Integration Mode Control Register Definitions */</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa847adb71a1bc811d2e3190528f495f0">  861</a></span><span class="preprocessor">#define TPI_ITCTRL_Mode_Pos                 0U                                         </span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad6f87550b468ad0920d5f405bfd3f017">  862</a></span><span class="preprocessor">#define TPI_ITCTRL_Mode_Msk                (0x3UL </span><span class="comment">/*&lt;&lt; TPI_ITCTRL_Mode_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment">/* TPI DEVID Register Definitions */</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9f46cf1a1708575f56d6b827766277f4">  865</a></span><span class="preprocessor">#define TPI_DEVID_NRZVALID_Pos             11U                                         </span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacecc8710a8f6a23a7d1d4f5674daf02a">  866</a></span><span class="preprocessor">#define TPI_DEVID_NRZVALID_Msk             (0x1UL &lt;&lt; TPI_DEVID_NRZVALID_Pos)           </span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga675534579d9e25477bb38970e3ef973c">  868</a></span><span class="preprocessor">#define TPI_DEVID_MANCVALID_Pos            10U                                         </span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4c3ee4b1a34ad1960a6b2d6e7e0ff942">  869</a></span><span class="preprocessor">#define TPI_DEVID_MANCVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_MANCVALID_Pos)          </span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga974cccf4c958b4a45cb71c7b5de39b7b">  871</a></span><span class="preprocessor">#define TPI_DEVID_PTINVALID_Pos             9U                                         </span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1ca84d62243e475836bba02516ba6b97">  872</a></span><span class="preprocessor">#define TPI_DEVID_PTINVALID_Msk            (0x1UL &lt;&lt; TPI_DEVID_PTINVALID_Pos)          </span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3c7bb073c7ef96c2c3491c523fcb5bbe">  874</a></span><span class="preprocessor">#define TPI_DEVID_FIFOSZ_Pos                6U                                         </span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac7e718d8f239920d5b65e3eaa1c490df">  875</a></span><span class="preprocessor">#define TPI_DEVID_FIFOSZ_Msk               (0x7UL &lt;&lt; TPI_DEVID_FIFOSZ_Pos)             </span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga80ecae7fec479e80e583f545996868ed">  877</a></span><span class="preprocessor">#define TPI_DEVID_NrTraceInput_Pos          0U                                         </span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabed454418d2140043cd65ec899abd97f">  878</a></span><span class="preprocessor">#define TPI_DEVID_NrTraceInput_Msk         (0x3FUL </span><span class="comment">/*&lt;&lt; TPI_DEVID_NrTraceInput_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment">/* TPI DEVTYPE Register Definitions */</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0c799ff892af5eb3162d152abc00af7a">  881</a></span><span class="preprocessor">#define TPI_DEVTYPE_SubType_Pos             4U                                         </span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5b2fd7dddaf5f64855d9c0696acd65c1">  882</a></span><span class="preprocessor">#define TPI_DEVTYPE_SubType_Msk            (0xFUL </span><span class="comment">/*&lt;&lt; TPI_DEVTYPE_SubType_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga69c4892d332755a9f64c1680497cebdd">  884</a></span><span class="preprocessor">#define TPI_DEVTYPE_MajorType_Pos           0U                                         </span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaecbceed6d08ec586403b37ad47b38c88">  885</a></span><span class="preprocessor">#define TPI_DEVTYPE_MajorType_Msk          (0xFUL &lt;&lt; TPI_DEVTYPE_MajorType_Pos)         </span><span class="comment">/* end of group CMSIS_TPI */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span> </div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span> </div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>{</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>  __IM  uint32_t TYPE;                   </div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>  __IOM uint32_t RNR;                    </div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>  __IOM uint32_t RBAR;                   </div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  __IOM uint32_t RLAR;                   </div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>        uint32_t RESERVED0[7U];</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>  <span class="keyword">union </span>{</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span>  __IOM uint32_t MAIR[2];</div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span>  __IOM uint32_t MAIR0;                  </div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span>  __IOM uint32_t MAIR1;                  </div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span>  };</div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span>  };</div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span>} MPU_Type;</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span> </div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="preprocessor">#define MPU_TYPE_RALIASES                  1U</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span> </div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">/* MPU Type Register Definitions */</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16U                                            </span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8U                                            </span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0U                                            </span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL </span><span class="comment">/*&lt;&lt; MPU_TYPE_SEPARATE_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment">/* MPU Control Register Definitions */</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            </span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1U                                            </span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; MPU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment">/* MPU Region Number Register Definitions */</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="preprocessor">#define MPU_RNR_REGION_Pos                  0U                                            </span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment">/* MPU Region Base Address Register Definitions */</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="preprocessor">#define MPU_RBAR_BASE_Pos                   5U                                            </span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="preprocessor">#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_BASE_Pos)             </span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="preprocessor">#define MPU_RBAR_SH_Pos                     3U                                            </span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="preprocessor">#define MPU_RBAR_SH_Msk                    (0x3UL &lt;&lt; MPU_RBAR_SH_Pos)                     </span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="preprocessor">#define MPU_RBAR_AP_Pos                     1U                                            </span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="preprocessor">#define MPU_RBAR_AP_Msk                    (0x3UL &lt;&lt; MPU_RBAR_AP_Pos)                     </span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="preprocessor">#define MPU_RBAR_XN_Pos                     0U                                            </span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="preprocessor">#define MPU_RBAR_XN_Msk                    (01UL </span><span class="comment">/*&lt;&lt; MPU_RBAR_XN_Pos*/</span><span class="preprocessor">)                  </span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">/* MPU Region Limit Address Register Definitions */</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="preprocessor">#define MPU_RLAR_LIMIT_Pos                  5U                                            </span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="preprocessor">#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL &lt;&lt; MPU_RLAR_LIMIT_Pos)            </span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="preprocessor">#define MPU_RLAR_AttrIndx_Pos               1U                                            </span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="preprocessor">#define MPU_RLAR_AttrIndx_Msk              (0x7UL &lt;&lt; MPU_RLAR_AttrIndx_Pos)               </span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="preprocessor">#define MPU_RLAR_EN_Pos                     0U                                            </span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="preprocessor">#define MPU_RLAR_EN_Msk                    (1UL </span><span class="comment">/*&lt;&lt; MPU_RLAR_EN_Pos*/</span><span class="preprocessor">)                   </span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment">/* MPU Memory Attribute Indirection Register 0 Definitions */</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="preprocessor">#define MPU_MAIR0_Attr3_Pos                24U                                            </span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="preprocessor">#define MPU_MAIR0_Attr3_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr3_Pos)                </span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="preprocessor">#define MPU_MAIR0_Attr2_Pos                16U                                            </span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="preprocessor">#define MPU_MAIR0_Attr2_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr2_Pos)                </span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="preprocessor">#define MPU_MAIR0_Attr1_Pos                 8U                                            </span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span><span class="preprocessor">#define MPU_MAIR0_Attr1_Msk                (0xFFUL &lt;&lt; MPU_MAIR0_Attr1_Pos)                </span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="preprocessor">#define MPU_MAIR0_Attr0_Pos                 0U                                            </span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="preprocessor">#define MPU_MAIR0_Attr0_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR0_Attr0_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">/* MPU Memory Attribute Indirection Register 1 Definitions */</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="preprocessor">#define MPU_MAIR1_Attr7_Pos                24U                                            </span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="preprocessor">#define MPU_MAIR1_Attr7_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr7_Pos)                </span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="preprocessor">#define MPU_MAIR1_Attr6_Pos                16U                                            </span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="preprocessor">#define MPU_MAIR1_Attr6_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr6_Pos)                </span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="preprocessor">#define MPU_MAIR1_Attr5_Pos                 8U                                            </span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="preprocessor">#define MPU_MAIR1_Attr5_Msk                (0xFFUL &lt;&lt; MPU_MAIR1_Attr5_Pos)                </span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="preprocessor">#define MPU_MAIR1_Attr4_Pos                 0U                                            </span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="preprocessor">#define MPU_MAIR1_Attr4_Msk                (0xFFUL </span><span class="comment">/*&lt;&lt; MPU_MAIR1_Attr4_Pos*/</span><span class="preprocessor">)            </span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span> </div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span> </div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>{</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>  __IOM uint32_t CTRL;                   </div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>  __IM  uint32_t TYPE;                   </div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>  __IOM uint32_t RNR;                    </div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>  __IOM uint32_t RBAR;                   </div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>  __IOM uint32_t RLAR;                   </div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span>} SAU_Type;</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span> </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment">/* SAU Control Register Definitions */</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="preprocessor">#define SAU_CTRL_ALLNS_Pos                  1U                                            </span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="preprocessor">#define SAU_CTRL_ALLNS_Msk                 (1UL &lt;&lt; SAU_CTRL_ALLNS_Pos)                    </span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="preprocessor">#define SAU_CTRL_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="preprocessor">#define SAU_CTRL_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_CTRL_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment">/* SAU Type Register Definitions */</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="preprocessor">#define SAU_TYPE_SREGION_Pos                0U                                            </span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="preprocessor">#define SAU_TYPE_SREGION_Msk               (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_TYPE_SREGION_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="preprocessor">#if defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment">/* SAU Region Number Register Definitions */</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="preprocessor">#define SAU_RNR_REGION_Pos                  0U                                            </span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="preprocessor">#define SAU_RNR_REGION_Msk                 (0xFFUL </span><span class="comment">/*&lt;&lt; SAU_RNR_REGION_Pos*/</span><span class="preprocessor">)             </span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment">/* SAU Region Base Address Register Definitions */</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span><span class="preprocessor">#define SAU_RBAR_BADDR_Pos                  5U                                            </span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="preprocessor">#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RBAR_BADDR_Pos)            </span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment">/* SAU Region Limit Address Register Definitions */</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="preprocessor">#define SAU_RLAR_LADDR_Pos                  5U                                            </span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="preprocessor">#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL &lt;&lt; SAU_RLAR_LADDR_Pos)            </span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="preprocessor">#define SAU_RLAR_NSC_Pos                    1U                                            </span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="preprocessor">#define SAU_RLAR_NSC_Msk                   (1UL &lt;&lt; SAU_RLAR_NSC_Pos)                      </span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="preprocessor">#define SAU_RLAR_ENABLE_Pos                 0U                                            </span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="preprocessor">#define SAU_RLAR_ENABLE_Msk                (1UL </span><span class="comment">/*&lt;&lt; SAU_RLAR_ENABLE_Pos*/</span><span class="preprocessor">)               </span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__SAUREGION_PRESENT) &amp;&amp; (__SAUREGION_PRESENT == 1U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span> </div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span> </div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span> </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment">/* CoreDebug is deprecated. replaced by DCB (Debug Control Block) */</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>{</div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>  __IOM uint32_t DHCSR;                  </div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span>  __OM  uint32_t DCRSR;                  </div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span>  __IOM uint32_t DCRDR;                  </div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span>  __IOM uint32_t DEMCR;                  </div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>  __IOM uint32_t DAUTHCTRL;              </div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>  __IOM uint32_t DSCSR;                  </div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>} <a class="code hl_struct" href="struct_core_debug___type.html">CoreDebug_Type</a>;</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span> </div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment">/* Debug Halting Control and Status Register Definitions */</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac91280edd0ce932665cf75a23d11d842"> 1078</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            </span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1ce997cee15edaafe4aed77751816ffc"> 1079</a></span><span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf6498d32dbe23b8d95a12d2fbc0a65f8"> 1081</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            </span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gabe3254d40aaa482987ff31584d2a3240"> 1082</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL &lt;&lt; CoreDebug_DHCSR_S_RESTART_ST_Pos)      </span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga6f934c5427ea057394268e541fa97753"> 1084</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            </span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac474394bcceb31a8e09566c90b3f8922"> 1085</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2328118f8b3574c871a53605eb17e730"> 1087</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            </span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga89dceb5325f6bcb36a0473d65fbfcfa6"> 1088</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2900dd56a988a4ed27ad664d5642807e"> 1090</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            </span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga7b67e4506d7f464ef5dafd6219739756"> 1091</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga349ccea33accc705595624c2d334fbcb"> 1093</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            </span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga98d51538e645c2c1a422279cd85a0a25"> 1094</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga760a9a0d7f39951dc3f07d01f1f64772"> 1096</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            </span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9f881ade3151a73bc5b02b73fe6473ca"> 1097</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga20a71871ca8768019c51168c70c3f41d"> 1099</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            </span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gac4cd6f3178de48f473d8903e8c847c07"> 1100</a></span><span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga0d2907400eb948a4ea3886ca083ec8e3"> 1102</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            </span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga77fe1ef3c4a729c1c82fb62a94a51c31"> 1103</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae1fc39e80de54c0339cbb1b298a9f0f9"> 1105</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            </span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gae6bda72fbd32cc5734ff3542170dc00d"> 1106</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaddf1d43f8857e4efc3dc4e6b15509692"> 1108</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            </span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f"> 1109</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab557abb5b172b74d2cf44efb9d824e4e"> 1111</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            </span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab815c741a4fc2a61988cd2fb7594210b"> 1112</a></span><span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment">/* Debug Core Register Selector Register Definitions */</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga51e75942fc0614bc9bb2c0e96fcdda9a"> 1115</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            </span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga1eef4992d8f84bc6c0dffed1c87f90a5"> 1116</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga52182c8a9f63a52470244c0bc2064f7b"> 1118</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            </span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga17cafbd72b55030219ce5609baa7c01d"> 1119</a></span><span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL </span><span class="comment">/*&lt;&lt; CoreDebug_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment">/* Debug Exception and Monitor Control Register */</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga0cde79c4e741e1eed0513c1f985baeb9"> 1122</a></span><span class="preprocessor">#define CoreDebug_DEMCR_DWTENA_Pos         24U                                            </span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga2fcc0b8f174e85379d38e1cb74b8c627"> 1123</a></span><span class="preprocessor">#define CoreDebug_DEMCR_DWTENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_DWTENA_Pos)            </span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gaed9f42053031a9a30cd8054623304c0a"> 1125</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            </span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga803fc98c5bb85f10f0347b23794847d1"> 1126</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga9fcf09666f7063a7303117aa32a85d5a"> 1128</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            </span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga906476e53c1e1487c30f3a1181df9e30"> 1129</a></span><span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)  </span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment">/* Debug Authentication Control Register Definitions */</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaf733a36e6b4717a604f7d77c05dfceb4"> 1132</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            </span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gadad0bf68d32cba49c1ea7534122c2752"> 1133</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL &lt;&lt; CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    </span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga866734a8e4bec2d6cf091e265c6c0f3d"> 1135</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            </span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaabb5d6c750c9ec50254134ece2111dcd"> 1136</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL &lt;&lt; CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    </span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3caef9790e4e2ccbfea77d55315ad59f"> 1138</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            </span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga1570f149a0f89f70fc2644a5842cbcb4"> 1139</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL &lt;&lt; CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     </span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga587610b7ac18292de47bf9d675b0b88c"> 1141</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            </span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaa043fd13768d57be320c682ca1c9b234"> 1142</a></span><span class="preprocessor">#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/</span><span class="preprocessor">) </span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment">/* Debug Security Control and Status Register Definitions */</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga4be5d0f8af5d7d8ec04bde78ce18e10e"> 1145</a></span><span class="preprocessor">#define CoreDebug_DSCSR_CDS_Pos            16U                                            </span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga083417245e1aa40e84a2b12433a15a6b"> 1146</a></span><span class="preprocessor">#define CoreDebug_DSCSR_CDS_Msk            (1UL &lt;&lt; CoreDebug_DSCSR_CDS_Pos)               </span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga7450603163415ab4d4e4a7a767879eae"> 1148</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            </span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#gaaffe28a24f05446e55ba3d75bb6f4cd0"> 1149</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL &lt;&lt; CoreDebug_DSCSR_SBRSEL_Pos)            </span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga3eb88e444b678057db1b59272eebb1ad"> 1151</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            </span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___s_c_b.html#ga5e5ed94cac1139165af161c008881805"> 1152</a></span><span class="preprocessor">#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL </span><span class="comment">/*&lt;&lt; CoreDebug_DSCSR_SBRSELEN_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>{</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>  __IOM uint32_t DHCSR;                  </div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>  __OM  uint32_t DCRSR;                  </div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>  __IOM uint32_t DCRDR;                  </div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>  __IOM uint32_t DEMCR;                  </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>        uint32_t RESERVED0[1U];</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span>  __IOM uint32_t DAUTHCTRL;              </div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span>  __IOM uint32_t DSCSR;                  </div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span>} <a class="code hl_struct" href="struct_d_c_b___type.html">DCB_Type</a>;</div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span> </div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">/* DHCSR, Debug Halting Control and Status Register Definitions */</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga12b3737946b54102c34dcea6c78405f2"> 1179</a></span><span class="preprocessor">#define DCB_DHCSR_DBGKEY_Pos               16U                                            </span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf09798457faaaf37a65df1435a66b166"> 1180</a></span><span class="preprocessor">#define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL &lt;&lt; DCB_DHCSR_DBGKEY_Pos)             </span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad25c1624991baf865cb10afae7db57c1"> 1182</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            </span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9e2b9c3bb98114ae95991d4e244a7401"> 1183</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL &lt;&lt; DCB_DHCSR_S_RESTART_ST_Pos)          </span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad1e54f0a3444ef957469404953ac6557"> 1185</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESET_ST_Pos           25U                                            </span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8731dddf478a4f3b42d00b0b871c2e70"> 1186</a></span><span class="preprocessor">#define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL &lt;&lt; DCB_DHCSR_S_RESET_ST_Pos)            </span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga76553119c9c6a14246701ad053ee2eca"> 1188</a></span><span class="preprocessor">#define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            </span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga88912cf67a8ecfc8555ada187d828ba6"> 1189</a></span><span class="preprocessor">#define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL &lt;&lt; DCB_DHCSR_S_RETIRE_ST_Pos)           </span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6da4456644744f1395cc6a53a27b39db"> 1191</a></span><span class="preprocessor">#define DCB_DHCSR_S_SDE_Pos                20U                                            </span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga79b58ace49a1e4b14ea93d09c34ad33e"> 1192</a></span><span class="preprocessor">#define DCB_DHCSR_S_SDE_Msk                (0x1UL &lt;&lt; DCB_DHCSR_S_SDE_Pos)                 </span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9ad849410b8f8532d42a0c98c7a8a8a5"> 1194</a></span><span class="preprocessor">#define DCB_DHCSR_S_LOCKUP_Pos             19U                                            </span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga34ee618d96d0528f765f557045bc7858"> 1195</a></span><span class="preprocessor">#define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL &lt;&lt; DCB_DHCSR_S_LOCKUP_Pos)              </span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga08d9aff46b98a76bcc8af40b54e44acc"> 1197</a></span><span class="preprocessor">#define DCB_DHCSR_S_SLEEP_Pos              18U                                            </span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafbfe8bbcf7240126780a631da3e8d4f1"> 1198</a></span><span class="preprocessor">#define DCB_DHCSR_S_SLEEP_Msk              (0x1UL &lt;&lt; DCB_DHCSR_S_SLEEP_Pos)               </span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae3213e4a2e71ce4250d5dd6282ce76da"> 1200</a></span><span class="preprocessor">#define DCB_DHCSR_S_HALT_Pos               17U                                            </span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafde3d82fba9bf12538370f862c5cd01e"> 1201</a></span><span class="preprocessor">#define DCB_DHCSR_S_HALT_Msk               (0x1UL &lt;&lt; DCB_DHCSR_S_HALT_Pos)                </span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad962e2f5f279ad8b066587b0647a2bb7"> 1203</a></span><span class="preprocessor">#define DCB_DHCSR_S_REGRDY_Pos             16U                                            </span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9fb6f604c62b90564a0bc065feab9bba"> 1204</a></span><span class="preprocessor">#define DCB_DHCSR_S_REGRDY_Msk             (0x1UL &lt;&lt; DCB_DHCSR_S_REGRDY_Pos)              </span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga79eee7530dee856083bed16fb5196b79"> 1206</a></span><span class="preprocessor">#define DCB_DHCSR_C_MASKINTS_Pos            3U                                            </span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab16f27417e246d0e1ebf11b405a5e521"> 1207</a></span><span class="preprocessor">#define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL &lt;&lt; DCB_DHCSR_C_MASKINTS_Pos)            </span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga624e7715c52c7c1a61142ae8671119bb"> 1209</a></span><span class="preprocessor">#define DCB_DHCSR_C_STEP_Pos                2U                                            </span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga310c8c0a49e650999eaf012b7d88a72d"> 1210</a></span><span class="preprocessor">#define DCB_DHCSR_C_STEP_Msk               (0x1UL &lt;&lt; DCB_DHCSR_C_STEP_Pos)                </span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8715aba59d08a28d58763c1845007e37"> 1212</a></span><span class="preprocessor">#define DCB_DHCSR_C_HALT_Pos                1U                                            </span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1e33bd97d480af3a24b3c34d6bd77f13"> 1213</a></span><span class="preprocessor">#define DCB_DHCSR_C_HALT_Msk               (0x1UL &lt;&lt; DCB_DHCSR_C_HALT_Pos)                </span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf778dc2d4bef1c5ebc20c514fe3bd7fd"> 1215</a></span><span class="preprocessor">#define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            </span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3b3d1d7747fca2bda398861ea9fbcedc"> 1216</a></span><span class="preprocessor">#define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL </span><span class="comment">/*&lt;&lt; DCB_DHCSR_C_DEBUGEN_Pos*/</span><span class="preprocessor">)         </span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment">/* DCRSR, Debug Core Register Select Register Definitions */</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacc6c1d3f65e2c1e518f1428ff944066a"> 1219</a></span><span class="preprocessor">#define DCB_DCRSR_REGWnR_Pos               16U                                            </span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga43fd9c69a9788b4d46ad62d5ef4e618b"> 1220</a></span><span class="preprocessor">#define DCB_DCRSR_REGWnR_Msk               (0x1UL &lt;&lt; DCB_DCRSR_REGWnR_Pos)                </span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa5cdb57f15bee9fcd6c177efa7b57e66"> 1222</a></span><span class="preprocessor">#define DCB_DCRSR_REGSEL_Pos                0U                                            </span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0026c4a1ee72085f05aff5a5c273d1c5"> 1223</a></span><span class="preprocessor">#define DCB_DCRSR_REGSEL_Msk               (0x7FUL </span><span class="comment">/*&lt;&lt; DCB_DCRSR_REGSEL_Pos*/</span><span class="preprocessor">)           </span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span><span class="comment">/* DCRDR, Debug Core Register Data Register Definitions */</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9b2c2d386aec0558206d57e4a1aa1362"> 1226</a></span><span class="preprocessor">#define DCB_DCRDR_DBGTMP_Pos                0U                                            </span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga38285659cca4b33aff4fca807ef3d66b"> 1227</a></span><span class="preprocessor">#define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL </span><span class="comment">/*&lt;&lt; DCB_DCRDR_DBGTMP_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment">/* DEMCR, Debug Exception and Monitor Control Register Definitions */</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1e6c3a676479dd1d891617d01dbcd0a1"> 1230</a></span><span class="preprocessor">#define DCB_DEMCR_TRCENA_Pos               24U                                            </span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadff361a49d1839b75c80edf3660763f5"> 1231</a></span><span class="preprocessor">#define DCB_DEMCR_TRCENA_Msk               (0x1UL &lt;&lt; DCB_DEMCR_TRCENA_Pos)                </span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga0d4f8067ee40546c4e64494d04e4bee8"> 1233</a></span><span class="preprocessor">#define DCB_DEMCR_VC_HARDERR_Pos           10U                                            </span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga71c8b7b28e49b8203d26a37721988a81"> 1234</a></span><span class="preprocessor">#define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL &lt;&lt; DCB_DEMCR_VC_HARDERR_Pos)            </span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga90828dda3a83cfb419981f46983518af"> 1236</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CORERESET_Pos          0U                                            </span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga63ada18b4471e9e257e2bcd11615d3c6"> 1237</a></span><span class="preprocessor">#define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL </span><span class="comment">/*&lt;&lt; DCB_DEMCR_VC_CORERESET_Pos*/</span><span class="preprocessor">)      </span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment">/* DAUTHCTRL, Debug Authentication Control Register Definitions */</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga51c03c86c57344062f1f8106b0e8e1e8"> 1240</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            </span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7ab862a4067f2c631f474b50a698e074"> 1241</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL &lt;&lt; DCB_DAUTHCTRL_INTSPNIDEN_Pos)        </span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga35d6f7e0f9df825bec9f1e0e2a49d577"> 1243</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            </span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab577308afca3e40b996b56fa35806e8b"> 1244</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL &lt;&lt; DCB_DAUTHCTRL_SPNIDENSEL_Pos)        </span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga386ba63b679bc5e972accb0267eb86de"> 1246</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            </span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2609a87c2b4b682e0684816dec6c0357"> 1247</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL &lt;&lt; DCB_DAUTHCTRL_INTSPIDEN_Pos)         </span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9b05bcad4ffa8191ca83e88d7b47a44a"> 1249</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            </span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabfcbe4bf2324d93d6efab0b5cba75b90"> 1250</a></span><span class="preprocessor">#define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL </span><span class="comment">/*&lt;&lt; DCB_DAUTHCTRL_SPIDENSEL_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment">/* DSCSR, Debug Security Control and Status Register Definitions */</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac83880a712da05a4ab21b3a37f0e7a57"> 1253</a></span><span class="preprocessor">#define DCB_DSCSR_CDSKEY_Pos               17U                                            </span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaae99c1a6965e103bc3970de7b8e636ec"> 1254</a></span><span class="preprocessor">#define DCB_DSCSR_CDSKEY_Msk               (0x1UL &lt;&lt; DCB_DSCSR_CDSKEY_Pos)                </span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1bfa3500fe3d3b9a00475ea1b03b4208"> 1256</a></span><span class="preprocessor">#define DCB_DSCSR_CDS_Pos                  16U                                            </span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga636488a90fb3aad5b8019c779f2971d0"> 1257</a></span><span class="preprocessor">#define DCB_DSCSR_CDS_Msk                  (0x1UL &lt;&lt; DCB_DSCSR_CDS_Pos)                   </span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa41e2fe7079ed5c7d1fb5f21e2d9da07"> 1259</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSEL_Pos                1U                                            </span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga658bf1a8c8f23b6e8fc66d7083ee7e73"> 1260</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSEL_Msk               (0x1UL &lt;&lt; DCB_DSCSR_SBRSEL_Pos)                </span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacd4b8bef5d9a60eaf9c85f552c1d8ee8"> 1262</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSELEN_Pos              0U                                            </span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga7189a0400b7ab4cf295efaa6c52a0426"> 1263</a></span><span class="preprocessor">#define DCB_DSCSR_SBRSELEN_Msk             (0x1UL </span><span class="comment">/*&lt;&lt; DCB_DSCSR_SBRSELEN_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="keyword">typedef</span> <span class="keyword">struct</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span>{</div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span>  __OM  uint32_t DLAR;                   </div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span>  __IM  uint32_t DLSR;                   </div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>  __IM  uint32_t DAUTHSTATUS;            </div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>  __IM  uint32_t DDEVARCH;               </div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span>  __IM  uint32_t DDEVTYPE;               </div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span>} <a class="code hl_struct" href="struct_d_i_b___type.html">DIB_Type</a>;</div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span> </div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="comment">/* DLAR, SCS Software Lock Access Register Definitions */</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga127afaadba5b459c931afff57ac907c1"> 1289</a></span><span class="preprocessor">#define DIB_DLAR_KEY_Pos                    0U                                            </span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae5342ea35b7425ab234af3581effaed6"> 1290</a></span><span class="preprocessor">#define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL </span><span class="comment">/*&lt;&lt; DIB_DLAR_KEY_Pos */</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment">/* DLSR, SCS Software Lock Status Register Definitions */</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga54f28afe083f0687ffe90b018dd9e4f9"> 1293</a></span><span class="preprocessor">#define DIB_DLSR_nTT_Pos                    2U                                            </span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4f4faf7f40b381c9ae0e3c9573519cd5"> 1294</a></span><span class="preprocessor">#define DIB_DLSR_nTT_Msk                   (0x1UL &lt;&lt; DIB_DLSR_nTT_Pos )                   </span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga82827e80a616135324a2559da6c679ed"> 1296</a></span><span class="preprocessor">#define DIB_DLSR_SLK_Pos                    1U                                            </span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6c97eb2514d21bc12690510893c7ecde"> 1297</a></span><span class="preprocessor">#define DIB_DLSR_SLK_Msk                   (0x1UL &lt;&lt; DIB_DLSR_SLK_Pos )                   </span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac3617f13ba9a7d79562cb22ec4c118eb"> 1299</a></span><span class="preprocessor">#define DIB_DLSR_SLI_Pos                    0U                                            </span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga49a06f3f445bab2950439328b45b4bf3"> 1300</a></span><span class="preprocessor">#define DIB_DLSR_SLI_Msk                   (0x1UL </span><span class="comment">/*&lt;&lt; DIB_DLSR_SLI_Pos*/</span><span class="preprocessor">)                </span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment">/* DAUTHSTATUS, Debug Authentication Status Register Definitions */</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga880f44c94c670cf40d6b3bfe8df1a1f6"> 1303</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SNID_Pos            6U                                            </span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac908fb14ab6d8e26c9c31749f6686c64"> 1304</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL &lt;&lt; DIB_DAUTHSTATUS_SNID_Pos )           </span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga46ded3f3d6c5cfa27a13aa1c1d8e4a63"> 1306</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SID_Pos             4U                                            </span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8fe5fa917c14ef84db4e7027e0571890"> 1307</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_SID_Msk            (0x3UL &lt;&lt; DIB_DAUTHSTATUS_SID_Pos )            </span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae0e98beadde2cccb305af7f0dcc155ac"> 1309</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            </span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga1a15194c34fbf1175fb1e9aed9af7247"> 1310</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL &lt;&lt; DIB_DAUTHSTATUS_NSNID_Pos )          </span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad496c716a7bbe92edb0f7cae5bf7212d"> 1312</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSID_Pos            0U                                            </span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga584d700c868ebc39868caca789101053"> 1313</a></span><span class="preprocessor">#define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL </span><span class="comment">/*&lt;&lt; DIB_DAUTHSTATUS_NSID_Pos*/</span><span class="preprocessor">)        </span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span><span class="comment">/* DDEVARCH, SCS Device Architecture Register Definitions */</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gab448ca03dc0f7a619ea434f6626ecdf9"> 1316</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            </span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaf0d7d875fc1d66cd93a1cf746ff320ae"> 1317</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL &lt;&lt; DIB_DDEVARCH_ARCHITECT_Pos )       </span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga9661bb5a91435714e7d64eb0ec0dd6e1"> 1319</a></span><span class="preprocessor">#define DIB_DDEVARCH_PRESENT_Pos           20U                                            </span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gae7535f92c04589baca2478a590dadb9c"> 1320</a></span><span class="preprocessor">#define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL &lt;&lt; DIB_DDEVARCH_PRESENT_Pos )          </span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gace94e17d744b66442d694538037f68f6"> 1322</a></span><span class="preprocessor">#define DIB_DDEVARCH_REVISION_Pos          16U                                            </span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafcbc875b0a66b416156bfcbf740e45dd"> 1323</a></span><span class="preprocessor">#define DIB_DDEVARCH_REVISION_Msk          (0xFUL &lt;&lt; DIB_DDEVARCH_REVISION_Pos )          </span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6d68156ccbab1a82645f9daab08b2d1d"> 1325</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHVER_Pos           12U                                            </span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabc52d7f88de4470f5c86a6df2236bbf0"> 1326</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL &lt;&lt; DIB_DDEVARCH_ARCHVER_Pos )           </span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaace3b54b816dcf28ad07c129320daf51"> 1328</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHPART_Pos           0U                                            </span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga5c78c6e408203da144f9615941b74dea"> 1329</a></span><span class="preprocessor">#define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL </span><span class="comment">/*&lt;&lt; DIB_DDEVARCH_ARCHPART_Pos*/</span><span class="preprocessor">)     </span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="comment">/* DDEVTYPE, SCS Device Type Register Definitions */</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga826e455b366742bb77a918400eb8fe52"> 1332</a></span><span class="preprocessor">#define DIB_DDEVTYPE_SUB_Pos                4U                                            </span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gadf1ec26a4463fec04670e54b6e3f1699"> 1333</a></span><span class="preprocessor">#define DIB_DDEVTYPE_SUB_Msk               (0xFUL &lt;&lt; DIB_DDEVTYPE_SUB_Pos )               </span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga6f06deefd7677809c7397a2f6fc3cb01"> 1335</a></span><span class="preprocessor">#define DIB_DDEVTYPE_MAJOR_Pos              0U                                            </span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga93c123bd61630bb972f4cbd83bcfcc88"> 1336</a></span><span class="preprocessor">#define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL </span><span class="comment">/*&lt;&lt; DIB_DDEVTYPE_MAJOR_Pos*/</span><span class="preprocessor">)          </span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga286e3b913dbd236c7f48ea70c8821f4e"> 1355</a></span><span class="preprocessor">#define _VAL2FLD(field, value)    (((uint32_t)(value) &lt;&lt; field ## _Pos) &amp; field ## _Msk)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span> </div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga139b6e261c981f014f386927ca4a8444"> 1363</a></span><span class="preprocessor">#define _FLD2VAL(field, value)    (((uint32_t)(value) &amp; field ## _Msk) &gt;&gt; field ## _Pos)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span> </div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="comment">/* Memory mapping of Core Hardware */</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga3c14ed93192c8d9143322bbf77ebf770"> 1376</a></span><span class="preprocessor">  #define SCS_BASE            (0xE000E000UL)                             </span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gafdab534f961bf8935eb456cb7700dcd2"> 1377</a></span><span class="preprocessor">  #define DWT_BASE            (0xE0001000UL)                             </span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga2b1eeff850a7e418844ca847145a1a68"> 1378</a></span><span class="preprocessor">  #define TPI_BASE            (0xE0040000UL)                             </span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#ga680604dbcda9e9b31a1639fcffe5230b"> 1379</a></span><span class="preprocessor">  #define CoreDebug_BASE      (0xE000EDF0UL)                             </span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga979239bc18ab4729b5b4dbd0835adcde"> 1380</a></span><span class="preprocessor">  #define DCB_BASE            (0xE000EDF0UL)                             </span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga4858489bf7e778df2b32664813ed7f2b"> 1381</a></span><span class="preprocessor">  #define DIB_BASE            (0xE000EFB0UL)                             </span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga58effaac0b93006b756d33209e814646"> 1382</a></span><span class="preprocessor">  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     </span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaa0288691785a5f868238e0468b39523d"> 1383</a></span><span class="preprocessor">  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     </span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd"> 1384</a></span><span class="preprocessor">  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     </span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01"> 1387</a></span><span class="preprocessor">  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) </span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gacd96c53beeaff8f603fcda425eb295de"> 1388</a></span><span class="preprocessor">  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) </span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17"> 1389</a></span><span class="preprocessor">  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) </span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gabbe5a060185e1d5afa3f85b14e10a6ce"> 1390</a></span><span class="preprocessor">  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) </span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga8b4dd00016aed25a0ea54e9a9acd1239"> 1391</a></span><span class="preprocessor">  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) </span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___core_debug.html#gab6e30a2b802d9021619dbb0be7f5d63d"> 1392</a></span><span class="preprocessor">  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) </span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#ga17ff3ff0a32abe8ce8ae632c6e31d772"> 1393</a></span><span class="preprocessor">  #define DCB                 ((DCB_Type       *)     DCB_BASE         ) </span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="group___c_m_s_i_s___c_o_r_e.html#gaab10845ca61f0a991c300da5c5b56792"> 1394</a></span><span class="preprocessor">  #define DIB                 ((DIB_Type       *)     DIB_BASE         ) </span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="preprocessor">    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     </span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="preprocessor">    #define MPU               ((MPU_Type       *)     MPU_BASE         ) </span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span> </div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="preprocessor">  #if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="preprocessor">    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     </span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="preprocessor">    #define SAU               ((SAU_Type       *)     SAU_BASE         ) </span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span> </div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="preprocessor">  #define SCS_BASE_NS         (0xE002E000UL)                             </span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             </span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span><span class="preprocessor">  #define DCB_BASE_NS         (0xE002EDF0UL)                             </span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span><span class="preprocessor">  #define DIB_BASE_NS         (0xE002EFB0UL)                             </span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span><span class="preprocessor">  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  </span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="preprocessor">  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  </span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="preprocessor">  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  </span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="preprocessor">  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) </span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="preprocessor">  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) </span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="preprocessor">  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) </span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="preprocessor">  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) </span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="preprocessor">  #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) </span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="preprocessor">  #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) </span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="preprocessor">  #if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="preprocessor">    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  </span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="preprocessor">    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) </span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span> </div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="comment">/*******************************************************************************</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment"> *                Hardware Abstraction Layer</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment">  Core Function Interface contains:</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment">  - Core NVIC Functions</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment">  - Core SysTick Functions</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment">  - Core Debug Functions</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment">  - Core Register Access Functions</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment"> ******************************************************************************/</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="comment">/* ##########################   NVIC functions  #################################### */</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="preprocessor">#ifdef CMSIS_NVIC_VIRTUAL</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="preprocessor">  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="preprocessor">    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE &quot;cmsis_nvic_virtual.h&quot;</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="preprocessor">  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment">/*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for Cortex-M23 */</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment">/*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for Cortex-M23 */</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="preprocessor">  #define NVIC_EnableIRQ              __NVIC_EnableIRQ</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="preprocessor">  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="preprocessor">  #define NVIC_DisableIRQ             __NVIC_DisableIRQ</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="preprocessor">  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="preprocessor">  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="preprocessor">  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="preprocessor">  #define NVIC_GetActive              __NVIC_GetActive</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="preprocessor">  #define NVIC_SetPriority            __NVIC_SetPriority</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="preprocessor">  #define NVIC_GetPriority            __NVIC_GetPriority</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="preprocessor">  #define NVIC_SystemReset            __NVIC_SystemReset</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="preprocessor">#endif </span><span class="comment">/* CMSIS_NVIC_VIRTUAL */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span> </div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="preprocessor">#ifdef CMSIS_VECTAB_VIRTUAL</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="preprocessor">  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="preprocessor">    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE &quot;cmsis_vectab_virtual.h&quot;</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="preprocessor">  #endif</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="preprocessor">  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="preprocessor">  #define NVIC_SetVector              __NVIC_SetVector</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="preprocessor">  #define NVIC_GetVector              __NVIC_GetVector</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="preprocessor">#endif  </span><span class="comment">/* (CMSIS_VECTAB_VIRTUAL) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span> </div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="preprocessor">#define NVIC_USER_IRQ_OFFSET          16</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span> </div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span> </div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment">/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span> </div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="comment">/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */</span> </div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="preprocessor">#define FNC_RETURN                 (0xFEFFFFFFUL)     </span><span class="comment">/* bit [0] ignored when processing a branch                             */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span> </div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="comment">/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="preprocessor">#define EXC_RETURN_PREFIX          (0xFF000000UL)     </span><span class="comment">/* bits [31:24] set to indicate an EXC_RETURN value                     */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="preprocessor">#define EXC_RETURN_S               (0x00000040UL)     </span><span class="comment">/* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="preprocessor">#define EXC_RETURN_DCRS            (0x00000020UL)     </span><span class="comment">/* bit [5] stacking rules for called registers: 0=skipped 1=saved       */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="preprocessor">#define EXC_RETURN_FTYPE           (0x00000010UL)     </span><span class="comment">/* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="preprocessor">#define EXC_RETURN_MODE            (0x00000008UL)     </span><span class="comment">/* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="preprocessor">#define EXC_RETURN_SPSEL           (0x00000004UL)     </span><span class="comment">/* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="preprocessor">#define EXC_RETURN_ES              (0x00000001UL)     </span><span class="comment">/* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span> </div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment">/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="preprocessor">#if defined (__FPU_PRESENT) &amp;&amp; (__FPU_PRESENT == 1U)  </span><span class="comment">/* Value for processors with floating-point extension:                  */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="preprocessor">#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     </span><span class="comment">/* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="preprocessor">#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     </span><span class="comment">/* Value for processors without floating-point extension                */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span> </div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span> </div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment">/* Interrupt Priorities are WORD accessible only under Armv6-M                  */</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment">/* The following MACROS handle generation of the register offset and byte masks */</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="preprocessor">#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &amp;  0x03UL) * 8UL)</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="preprocessor">#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) &amp; 0x0FUL)-8UL) &gt;&gt;    2UL)      )</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="preprocessor">#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                &gt;&gt;    2UL)      )</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span> </div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="preprocessor">#define __NVIC_SetPriorityGrouping(X) (void)(X)</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="preprocessor">#define __NVIC_GetPriorityGrouping()  (0U)</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span> </div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span>{</div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span>  {</div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span>    __COMPILER_BARRIER();</div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span>    __COMPILER_BARRIER();</div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span>  }</div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span>}</div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span> </div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span> </div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span>{</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>  {</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span>  }</div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span>  {</div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span>  }</div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span>}</div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span> </div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span> </div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>{</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>  {</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span>  }</div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span>}</div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span> </div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span> </div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span>{</div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span>  {</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>  }</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span>  {</div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span>  }</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span>}</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span> </div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span> </div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span>{</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>  {</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span>  }</div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span>}</div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span> </div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span> </div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span>{</div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span>  {</div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span>  }</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span>}</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span> </div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span> </div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span>{</div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span>  {</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>  }</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span>  {</div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span>  }</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>}</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span> </div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span> </div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span>__STATIC_INLINE uint32_t NVIC_GetTargetState(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span>{</div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>  {</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>  }</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span>  {</div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>  }</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>}</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span> </div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span> </div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>__STATIC_INLINE uint32_t NVIC_SetTargetState(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>{</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span>  {</div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] |=  ((uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL)));</div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span>  }</div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span>  {</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>  }</div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>}</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span> </div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span> </div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>__STATIC_INLINE uint32_t NVIC_ClearTargetState(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>{</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span>  {</div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp;= ~((uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL)));</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ITNS[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span>  }</div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>  {</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>  }</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span>}</div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span> </div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span> </div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>{</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span>  {</div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[_IP_IDX(IRQn)]  = ((uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[_IP_IDX(IRQn)]  &amp; ~(0xFFUL &lt;&lt; _BIT_SHIFT(IRQn))) |</div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span>       (((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; _BIT_SHIFT(IRQn)));</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span>  }</div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span>  {</div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[_SHP_IDX(IRQn)] &amp; ~(0xFFUL &lt;&lt; _BIT_SHIFT(IRQn))) |</div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span>       (((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; _BIT_SHIFT(IRQn)));</div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span>  }</div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span>}</div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span> </div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span> </div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"> 1746</span>{</div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span> </div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span>  {</div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IPR[ _IP_IDX(IRQn)] &gt;&gt; _BIT_SHIFT(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span>  }</div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span>  {</div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span>    <span class="keywordflow">return</span>((uint32_t)(((<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHPR[_SHP_IDX(IRQn)] &gt;&gt; _BIT_SHIFT(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"> 1755</span>  }</div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"> 1756</span>}</div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"> 1757</span> </div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span> </div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a> (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span>{</div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"> 1773</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"> 1774</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"> 1775</span> </div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span> </div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span>  <span class="keywordflow">return</span> (</div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span>           ((PreemptPriority &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL)) &lt;&lt; SubPriorityBits) |</div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span>           ((SubPriority     &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL)))</div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span>         );</div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span>}</div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"> 1784</span> </div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span> </div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a> (uint32_t Priority, uint32_t PriorityGroup, uint32_t* <span class="keyword">const</span> pPreemptPriority, uint32_t* <span class="keyword">const</span> pSubPriority)</div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span>{</div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span>  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07UL);   <span class="comment">/* only values 0..7 are used          */</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span>  uint32_t PreemptPriorityBits;</div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span>  uint32_t SubPriorityBits;</div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span> </div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span>  PreemptPriorityBits = ((7UL - PriorityGroupTmp) &gt; (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) ? (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) : (uint32_t)(7UL - PriorityGroupTmp);</div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span>  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &lt; (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(<a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>));</div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span> </div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span>  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; (uint32_t)((1UL &lt;&lt; (PreemptPriorityBits)) - 1UL);</div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span>  *pSubPriority     = (Priority                   ) &amp; (uint32_t)((1UL &lt;&lt; (SubPriorityBits    )) - 1UL);</div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span>}</div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span> </div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"> 1810</span> </div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t vector)</div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span>{</div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="preprocessor">#if defined (__VTOR_PRESENT) &amp;&amp; (__VTOR_PRESENT == 1U)</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span>  uint32_t *vectors = (uint32_t *)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span>  uint32_t *vectors = (uint32_t *)0x0U;</div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span>  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;</div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span>}</div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span> </div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span> </div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a>(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span>{</div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span><span class="preprocessor">#if defined (__VTOR_PRESENT) &amp;&amp; (__VTOR_PRESENT == 1U)</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span>  uint32_t *vectors = (uint32_t *)<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR;</div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span><span class="preprocessor">#else</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span>  uint32_t *vectors = (uint32_t *)0x0U;</div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"> 1848</span>  <span class="keywordflow">return</span> vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];</div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"> 1849</span>}</div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"> 1850</span> </div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"> 1851</span> </div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span>__NO_RETURN __STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span>{</div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();                                                          <span class="comment">/* Ensure all outstanding memory accesses included</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span><span class="comment">                                                                       buffered write are completed before reset */</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span>  <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FAUL &lt;&lt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span>                 <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);</div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span>  <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();                                                          <span class="comment">/* Ensure completion of memory access */</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span> </div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span>  <span class="keywordflow">for</span>(;;)                                                           <span class="comment">/* wait until reset */</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span>  {</div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a>();</div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span>  }</div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span>}</div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span> </div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"> 1877</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_EnableIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"> 1878</span>{</div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"> 1879</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"> 1880</span>  {</div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span>    NVIC_NS-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span>  }</div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span>}</div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span> </div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span> </div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"> 1894</span>__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"> 1895</span>{</div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span>  {</div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span>    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISER[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span>  }</div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span>  {</div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span>  }</div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span>}</div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"> 1905</span> </div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"> 1906</span> </div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"> 1913</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_DisableIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"> 1914</span>{</div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"> 1915</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"> 1916</span>  {</div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"> 1917</span>    NVIC_NS-&gt;ICER[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"> 1918</span>  }</div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"> 1919</span>}</div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"> 1920</span> </div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span> </div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"> 1930</span>__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"> 1931</span>{</div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"> 1932</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"> 1933</span>  {</div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"> 1934</span>    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"> 1935</span>  }</div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span>  {</div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span>  }</div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span>}</div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span> </div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span> </div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPendingIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span>{</div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span>  {</div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"> 1953</span>    NVIC_NS-&gt;ISPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"> 1954</span>  }</div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"> 1955</span>}</div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"> 1956</span> </div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"> 1957</span> </div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_ClearPendingIRQ_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span>{</div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span>  {</div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"> 1968</span>    NVIC_NS-&gt;ICPR[(((uint32_t)IRQn) &gt;&gt; 5UL)] = (uint32_t)(1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL));</div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"> 1969</span>  }</div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"> 1970</span>}</div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"> 1971</span> </div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"> 1972</span> </div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span>__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span>{</div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"> 1984</span>  {</div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"> 1985</span>    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;IABR[(((uint32_t)IRQn) &gt;&gt; 5UL)] &amp; (1UL &lt;&lt; (((uint32_t)IRQn) &amp; 0x1FUL))) != 0UL) ? 1UL : 0UL));</div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"> 1986</span>  }</div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span>  {</div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span>    <span class="keywordflow">return</span>(0U);</div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span>  }</div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span>}</div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span> </div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"> 1993</span> </div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_NVIC_SetPriority_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn, uint32_t priority)</div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span>{</div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span>  {</div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span>    NVIC_NS-&gt;IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC_NS-&gt;IPR[_IP_IDX(IRQn)]  &amp; ~(0xFFUL &lt;&lt; _BIT_SHIFT(IRQn))) |</div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"> 2008</span>       (((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; _BIT_SHIFT(IRQn)));</div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"> 2009</span>  }</div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"> 2010</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"> 2011</span>  {</div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"> 2012</span>    SCB_NS-&gt;SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS-&gt;SHPR[_SHP_IDX(IRQn)] &amp; ~(0xFFUL &lt;&lt; _BIT_SHIFT(IRQn))) |</div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"> 2013</span>       (((priority &lt;&lt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; (uint32_t)0xFFUL) &lt;&lt; _BIT_SHIFT(IRQn)));</div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"> 2014</span>  }</div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"> 2015</span>}</div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span> </div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span> </div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"> 2026</span>__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(<a class="code hl_enumeration" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> IRQn)</div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span>{</div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span> </div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span>  <span class="keywordflow">if</span> ((int32_t)(IRQn) &gt;= 0)</div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span>  {</div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span>    <span class="keywordflow">return</span>((uint32_t)(((NVIC_NS-&gt;IPR[ _IP_IDX(IRQn)] &gt;&gt; _BIT_SHIFT(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span>  }</div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span>  {</div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span>    <span class="keywordflow">return</span>((uint32_t)(((SCB_NS-&gt;SHPR[_SHP_IDX(IRQn)] &gt;&gt; _BIT_SHIFT(IRQn) ) &amp; (uint32_t)0xFFUL) &gt;&gt; (8U - <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));</div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span>  }</div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span>}</div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"> 2038</span><span class="preprocessor">#endif </span><span class="comment">/*  defined (__ARM_FEATURE_CMSE) &amp;&amp;(__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"> 2039</span> </div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="comment">/* ##########################  MPU functions  #################################### */</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span> </div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="preprocessor">#if defined (__MPU_PRESENT) &amp;&amp; (__MPU_PRESENT == 1U)</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span> </div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><span class="preprocessor">#include &quot;mpu_armv8.h&quot;</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span> </div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"> 2048</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"> 2049</span> </div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"> 2050</span><span class="comment">/* ##########################  FPU functions  #################################### */</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span>{</div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span>    <span class="keywordflow">return</span> 0U;           <span class="comment">/* No FPU */</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span>}</div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span> </div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span> </div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"> 2076</span><span class="comment">/* ##########################   SAU functions  #################################### */</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span> </div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"> 2090</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_SAU_Enable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"> 2091</span>{</div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"> 2092</span>    SAU-&gt;CTRL |=  (SAU_CTRL_ENABLE_Msk);</div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"> 2093</span>}</div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"> 2094</span> </div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"> 2095</span> </div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span> </div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_SAU_Disable(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span>{</div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span>    SAU-&gt;CTRL &amp;= ~(SAU_CTRL_ENABLE_Msk);</div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"> 2104</span>}</div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"> 2105</span> </div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"> 2106</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span> </div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"> 2113</span><span class="comment">/* ##################################    Debug Control function  ############################################ */</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span>__STATIC_INLINE <span class="keywordtype">void</span> <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga8684eef21a32a624112814027635796b">DCB_SetAuthCtrl</a>(uint32_t value)</div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"> 2128</span>{</div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"> 2129</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"> 2130</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span>    <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</a>-&gt;DAUTHCTRL = value;</div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span>}</div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span> </div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span> </div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaf5c941317584778c1830125de083c23e">DCB_GetAuthCtrl</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span>{</div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"> 2144</span>    <span class="keywordflow">return</span> (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</a>-&gt;DAUTHCTRL);</div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"> 2145</span>}</div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"> 2146</span> </div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span> </div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"> 2154</span>__STATIC_INLINE <span class="keywordtype">void</span> TZ_DCB_SetAuthCtrl_NS(uint32_t value)</div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"> 2155</span>{</div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"> 2156</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"> 2157</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"> 2158</span>    DCB_NS-&gt;DAUTHCTRL = value;</div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"> 2159</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a>();</div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"> 2160</span>    <a class="code hl_define" href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a>();</div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span>}</div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span> </div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span> </div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span>__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"> 2170</span>{</div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"> 2171</span>    <span class="keywordflow">return</span> (DCB_NS-&gt;DAUTHCTRL);</div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"> 2172</span>}</div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"> 2173</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"> 2174</span> </div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span><span class="comment">/* ##################################    Debug Identification function  ############################################ */</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"> 2194</span>__STATIC_INLINE uint32_t <a class="code hl_function" href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga170e6e52a7681cb223727c524975b5c6">DIB_GetAuthStatus</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"> 2195</span>{</div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"> 2196</span>    <span class="keywordflow">return</span> (<a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaab10845ca61f0a991c300da5c5b56792">DIB</a>-&gt;DAUTHSTATUS);</div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span>}</div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span> </div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span> </div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span>__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span>{</div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"> 2208</span>    <span class="keywordflow">return</span> (DIB_NS-&gt;DAUTHSTATUS);</div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"> 2209</span>}</div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"> 2210</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"> 2211</span> </div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="comment">/* ##################################    SysTick function  ############################################ */</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"> 2225</span><span class="preprocessor">#if defined (__Vendor_SysTickConfig) &amp;&amp; (__Vendor_SysTickConfig == 0U)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"> 2226</span> </div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"> 2238</span>__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)</div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"> 2239</span>{</div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"> 2240</span>  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span>  {</div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span>    <span class="keywordflow">return</span> (1UL);                                                   <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span>  }</div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span> </div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span>  <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (uint32_t)(ticks - 1UL);                         <span class="comment">/* set reload register */</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span>  NVIC_SetPriority (<a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span>  <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0UL;                                             <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"> 2248</span>  <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span>                   <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span>                   <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                         <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span>  <span class="keywordflow">return</span> (0UL);                                                     <span class="comment">/* Function successful */</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span>}</div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span> </div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="preprocessor">#if defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U)</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span>__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)</div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span>{</div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span>  <span class="keywordflow">if</span> ((ticks - 1UL) &gt; <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)</div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span>  {</div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span>    <span class="keywordflow">return</span> (1UL);                                                         <span class="comment">/* Reload value impossible */</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span>  }</div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"> 2273</span> </div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"> 2274</span>  SysTick_NS-&gt;LOAD  = (uint32_t)(ticks - 1UL);                            <span class="comment">/* set reload register */</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"> 2275</span>  TZ_NVIC_SetPriority_NS (<a class="code hl_enumvalue" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1UL &lt;&lt; <a class="code hl_define" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1UL); <span class="comment">/* set Priority for Systick Interrupt */</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"> 2276</span>  SysTick_NS-&gt;VAL   = 0UL;                                                <span class="comment">/* Load the SysTick Counter Value */</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"> 2277</span>  SysTick_NS-&gt;CTRL  = <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"> 2278</span>                      <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"> 2279</span>                      <a class="code hl_define" href="group___c_m_s_i_s___c_o_r_e.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                            <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"> 2280</span>  <span class="keywordflow">return</span> (0UL);                                                           <span class="comment">/* Function successful */</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span>}</div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span><span class="preprocessor">#endif </span><span class="comment">/* defined (__ARM_FEATURE_CMSE) &amp;&amp; (__ARM_FEATURE_CMSE == 3U) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span> </div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span> </div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"> 2291</span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"> 2292</span>}</div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"> 2293</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"> 2294</span> </div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"> 2295</span><span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM23_H_DEPENDANT */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span> </div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div>
</div>
<div class="ttc" id="a_core_2_include_2cmsis__compiler_8h_html"><div class="ttname"><a href="_core_2_include_2cmsis__compiler_8h.html">cmsis_compiler.h</a></div><div class="ttdoc">CMSIS compiler generic header file.</div></div>
<div class="ttc" id="a_core_2_include_2cmsis__version_8h_html"><div class="ttname"><a href="_core_2_include_2cmsis__version_8h.html">cmsis_version.h</a></div><div class="ttdoc">CMSIS Core(M) Version definitions.</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition</b> core_cm23.h:579</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga17ff3ff0a32abe8ce8ae632c6e31d772"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</a></div><div class="ttdeci">#define DCB</div><div class="ttdef"><b>Definition</b> core_cm23.h:1393</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition</b> core_cm23.h:583</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition</b> core_cm23.h:576</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition</b> core_cm23.h:573</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition</b> core_cm23.h:463</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition</b> core_cm23.h:1387</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaab10845ca61f0a991c300da5c5b56792"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaab10845ca61f0a991c300da5c5b56792">DIB</a></div><div class="ttdeci">#define DIB</div><div class="ttdef"><b>Definition</b> core_cm23.h:1394</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition</b> core_cm23.h:482</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition</b> core_cm23.h:1389</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___c_o_r_e_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s___c_o_r_e.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition</b> core_cm23.h:1388</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_ga02ee76ebe1fc72082d4ea683d35b5c89"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga02ee76ebe1fc72082d4ea683d35b5c89">__ISB</a></div><div class="ttdeci">#define __ISB()</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition</b> cmsis_armcc.h:175</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_ga1224abad38b623ea154bf6dcf6993ebc"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga1224abad38b623ea154bf6dcf6993ebc">__DSB</a></div><div class="ttdeci">#define __DSB()</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition</b> cmsis_armcc.h:182</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gabd585ddc865fb9b7f2493af1eee1a572"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gabd585ddc865fb9b7f2493af1eee1a572">__NOP</a></div><div class="ttdeci">#define __NOP</div><div class="ttdoc">No Operation.</div><div class="ttdef"><b>Definition</b> cmsis_armcc.h:144</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga0d9aa2d30fa54b41eb780c16e35b676c"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0d9aa2d30fa54b41eb780c16e35b676c">__NVIC_SystemReset</a></div><div class="ttdeci">__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)</div><div class="ttdoc">System Reset.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3611</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga0df355460bc1783d58f9d72ee4884208"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga0df355460bc1783d58f9d72ee4884208">__NVIC_SetVector</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)</div><div class="ttdoc">Set Interrupt Vector.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3584</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga170e6e52a7681cb223727c524975b5c6"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga170e6e52a7681cb223727c524975b5c6">DIB_GetAuthStatus</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DIB_GetAuthStatus(void)</div><div class="ttdoc">Get Debug Authentication Status Register.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:4047</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga3387607fd8a1a32cccd77d2ac672dd96"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3561</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga44b665d2afb708121d9b10c76ff00ee5"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga44b665d2afb708121d9b10c76ff00ee5">__NVIC_GetVector</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Vector.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3600</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga505338e23563a9c074910fb14e7d45fd"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga505338e23563a9c074910fb14e7d45fd">__NVIC_SetPriority</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="ttdoc">Set Interrupt Priority.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3487</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga562a86dbdf14827d0fee8fdafb04d191"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga562a86dbdf14827d0fee8fdafb04d191">__NVIC_ClearPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Clear Pending Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3381</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga5a92ca5fa801ad7adb92be7257ab9694"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga5a92ca5fa801ad7adb92be7257ab9694">__NVIC_GetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Pending Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3347</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga6bcad99ce80a0e7e4ddc6f2379081756"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga6bcad99ce80a0e7e4ddc6f2379081756">SCB_GetFPUType</a></div><div class="ttdeci">__STATIC_INLINE uint32_t SCB_GetFPUType(void)</div><div class="ttdoc">get FPU type</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3862</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga71227e1376cde11eda03fcb62f1b33ea"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga71227e1376cde11eda03fcb62f1b33ea">__NVIC_EnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Enable Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3290</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga8684eef21a32a624112814027635796b"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga8684eef21a32a624112814027635796b">DCB_SetAuthCtrl</a></div><div class="ttdeci">__STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)</div><div class="ttdoc">Set Debug Authentication Control Register.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3980</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaa2837003c28c45abf193fe5e8d27f593"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaa2837003c28c45abf193fe5e8d27f593">__NVIC_GetActive</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)</div><div class="ttdoc">Get Active Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3398</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaabefdd4b790b9a7308929938c0c1e1ad"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaabefdd4b790b9a7308929938c0c1e1ad">__NVIC_SetPendingIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Set Pending Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3366</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaaeb5e7cc0eaad4e2817272e7bf742083"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaaeb5e7cc0eaad4e2817272e7bf742083">__NVIC_GetEnableIRQ</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Enable status.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3309</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3534</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gae016e4c1986312044ee768806537d52f"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gae016e4c1986312044ee768806537d52f">__NVIC_DisableIRQ</a></div><div class="ttdeci">__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="ttdoc">Disable Interrupt.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3328</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaeb9dc99c8e7700668813144261b0bc73"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaeb9dc99c8e7700668813144261b0bc73">__NVIC_GetPriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)</div><div class="ttdoc">Get Interrupt Priority.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3509</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gaf5c941317584778c1830125de083c23e"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gaf5c941317584778c1830125de083c23e">DCB_GetAuthCtrl</a></div><div class="ttdeci">__STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)</div><div class="ttdoc">Get Debug Authentication Control Register.</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:3995</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga1f74caab7b0a7afa848c63ce8ebc6a6f"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga1f74caab7b0a7afa848c63ce8ebc6a6f">TPI_Type::CLAIMCLR</a></div><div class="ttdeci">__IOM uint32_t CLAIMCLR</div><div class="ttdef"><b>Definition</b> core_cm23.h:749</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga2a6e513e8a6bf4e58db169e312172332"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga2a6e513e8a6bf4e58db169e312172332">CONTROL_Type::@29::nPRIV</a></div><div class="ttdeci">uint32_t nPRIV</div><div class="ttdef"><b>Definition</b> core_cm23.h:326</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga49859dd8fc90723f440ee4e750a3d752"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga49859dd8fc90723f440ee4e750a3d752">TPI_Type::ITATBCTR2</a></div><div class="ttdeci">__IOM uint32_t ITATBCTR2</div><div class="ttdef"><b>Definition</b> core_cm23.h:742</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga4ab517b49e30734dced6bed9befb1f4a"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga4ab517b49e30734dced6bed9befb1f4a">TPI_Type::ITFTTD1</a></div><div class="ttdeci">__IM uint32_t ITFTTD1</div><div class="ttdef"><b>Definition</b> core_cm23.h:745</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga5590387d8f44b477fd69951a737b0d7e"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5590387d8f44b477fd69951a737b0d7e">TPI_Type::TRIGGER</a></div><div class="ttdeci">__IM uint32_t TRIGGER</div><div class="ttdef"><b>Definition</b> core_cm23.h:740</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga5ae954cbd9986cd64625d7fa00943c8e"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga5ae954cbd9986cd64625d7fa00943c8e">APSR_Type::@26::Z</a></div><div class="ttdeci">uint32_t Z</div><div class="ttdef"><b>Definition</b> core_cm23.h:242</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga6e1cf12e53a20224f6f62c001d9be972"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga6e1cf12e53a20224f6f62c001d9be972">xPSR_Type::@28::T</a></div><div class="ttdeci">uint32_t T</div><div class="ttdef"><b>Definition</b> core_cm23.h:289</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga7a1caf92f32fe9ebd8d1fe89b06c7776"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga7a1caf92f32fe9ebd8d1fe89b06c7776">APSR_Type::@26::C</a></div><div class="ttdeci">uint32_t C</div><div class="ttdef"><b>Definition</b> core_cm23.h:241</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga959a73d8faee56599b7e792a7c5a2d16"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga959a73d8faee56599b7e792a7c5a2d16">xPSR_Type::@28::_reserved1</a></div><div class="ttdeci">uint32_t _reserved1</div><div class="ttdef"><b>Definition</b> core_cm23.h:290</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga974d17c9a0b0b1b894e9707d158b0fbe"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga974d17c9a0b0b1b894e9707d158b0fbe">TPI_Type::CLAIMSET</a></div><div class="ttdeci">__IOM uint32_t CLAIMSET</div><div class="ttdef"><b>Definition</b> core_cm23.h:748</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga986b12d0c4f33d326504fe705228bd7b"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga986b12d0c4f33d326504fe705228bd7b">TPI_Type::ITFTTD0</a></div><div class="ttdeci">__IM uint32_t ITFTTD0</div><div class="ttdef"><b>Definition</b> core_cm23.h:741</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_ga9954c088735caa505adc113f6c64d812"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#ga9954c088735caa505adc113f6c64d812">TPI_Type::ITATBCTR0</a></div><div class="ttdeci">__IM uint32_t ITATBCTR0</div><div class="ttdef"><b>Definition</b> core_cm23.h:744</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_gaaed316dacef669454fa035e04ee90eca"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#gaaed316dacef669454fa035e04ee90eca">TPI_Type::DEVID</a></div><div class="ttdeci">__IM uint32_t DEVID</div><div class="ttdef"><b>Definition</b> core_cm23.h:751</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_gabae0610bc2a97bbf7f689e953e0b451f"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#gabae0610bc2a97bbf7f689e953e0b451f">APSR_Type::@26::N</a></div><div class="ttdeci">uint32_t N</div><div class="ttdef"><b>Definition</b> core_cm23.h:243</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_gac8a6a13838a897c8d0b8bc991bbaf7c1"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#gac8a6a13838a897c8d0b8bc991bbaf7c1">APSR_Type::@26::_reserved0</a></div><div class="ttdeci">uint32_t _reserved0</div><div class="ttdef"><b>Definition</b> core_cm23.h:239</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_gacd4a2b64faee91e4a9eef300667fa222"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#gacd4a2b64faee91e4a9eef300667fa222">APSR_Type::@26::V</a></div><div class="ttdeci">uint32_t V</div><div class="ttdef"><b>Definition</b> core_cm23.h:240</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_gad502ba7dbb2aab5f87c782b28f02622d"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#gad502ba7dbb2aab5f87c782b28f02622d">IPSR_Type::@27::ISR</a></div><div class="ttdeci">uint32_t ISR</div><div class="ttdef"><b>Definition</b> core_cm23.h:269</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_gae185aac93686ffc78e998a9daf41415b"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#gae185aac93686ffc78e998a9daf41415b">CONTROL_Type::@29::SPSEL</a></div><div class="ttdeci">uint32_t SPSEL</div><div class="ttdef"><b>Definition</b> core_cm23.h:327</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___sys_tick_functions_html_gae6b7f224b1c19c636148f991cc8db611"><div class="ttname"><a href="group___c_m_s_i_s___core___sys_tick_functions.html#gae6b7f224b1c19c636148f991cc8db611">TPI_Type::ITCTRL</a></div><div class="ttdeci">__IOM uint32_t ITCTRL</div><div class="ttdef"><b>Definition</b> core_cm23.h:746</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:49</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F4XX Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:66</div></div>
<div class="ttc" id="agroup___peripheral__interrupt__number__definition_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition</b> stm32f401xc.h:75</div></div>
<div class="ttc" id="astruct_core_debug___type_html"><div class="ttname"><a href="struct_core_debug___type.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:2624</div></div>
<div class="ttc" id="astruct_d_c_b___type_html"><div class="ttname"><a href="struct_d_c_b___type.html">DCB_Type</a></div><div class="ttdoc">Structure type to access the Debug Control Block Registers (DCB).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:2795</div></div>
<div class="ttc" id="astruct_d_i_b___type_html"><div class="ttname"><a href="struct_d_i_b___type.html">DIB_Type</a></div><div class="ttdoc">Structure type to access the Debug Identification Block Registers (DIB).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:2986</div></div>
<div class="ttc" id="astruct_d_w_t___type_html"><div class="ttname"><a href="struct_d_w_t___type.html">DWT_Type</a></div><div class="ttdoc">Structure type to access the Data Watchpoint and Trace Register (DWT).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1180</div></div>
<div class="ttc" id="astruct_n_v_i_c___type_html"><div class="ttname"><a href="struct_n_v_i_c___type.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:476</div></div>
<div class="ttc" id="astruct_s_c_b___type_html"><div class="ttname"><a href="struct_s_c_b___type.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:512</div></div>
<div class="ttc" id="astruct_sys_tick___type_html"><div class="ttname"><a href="struct_sys_tick___type.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1027</div></div>
<div class="ttc" id="astruct_t_p_i___type_html"><div class="ttname"><a href="struct_t_p_i___type.html">TPI_Type</a></div><div class="ttdoc">Structure type to access the Trace Port Interface Register (TPI).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:1366</div></div>
<div class="ttc" id="aunion_a_p_s_r___type_html"><div class="ttname"><a href="union_a_p_s_r___type.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:329</div></div>
<div class="ttc" id="aunion_c_o_n_t_r_o_l___type_html"><div class="ttname"><a href="union_c_o_n_t_r_o_l___type.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:437</div></div>
<div class="ttc" id="aunion_i_p_s_r___type_html"><div class="ttname"><a href="union_i_p_s_r___type.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:368</div></div>
<div class="ttc" id="aunionx_p_s_r___type_html"><div class="ttname"><a href="unionx_p_s_r___type.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR).</div><div class="ttdef"><b>Definition</b> core_armv81mml.h:386</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
