

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3'
================================================================
* Date:           Fri May 10 12:35:04 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_11 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.439 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_3  |        7|        7|         7|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     371|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|      50|     295|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     195|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|     245|     784|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+----+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------+----------------------+---------+----+----+----+-----+
    |mul_32ns_32ns_63_1_1_U18  |mul_32ns_32ns_63_1_1  |        0|   4|   0|  20|    0|
    |mul_32ns_32ns_63_1_1_U19  |mul_32ns_32ns_63_1_1  |        0|   4|   0|  20|    0|
    |mul_32ns_32ns_63_1_1_U20  |mul_32ns_32ns_63_1_1  |        0|   4|   0|  20|    0|
    |mul_3ns_5ns_7_1_1_U22     |mul_3ns_5ns_7_1_1     |        0|   0|   0|  17|    0|
    |mul_3ns_5ns_7_1_1_U23     |mul_3ns_5ns_7_1_1     |        0|   0|   0|  17|    0|
    |mul_3ns_5ns_7_1_1_U24     |mul_3ns_5ns_7_1_1     |        0|   0|   0|  17|    0|
    |mux_3_2_32_1_1_U28        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_32_1_1_U32        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_3_2_32_1_1_U33        |mux_3_2_32_1_1        |        0|   0|   0|  14|    0|
    |mux_4_2_32_1_1_U25        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_32_1_1_U26        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_32_1_1_U27        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_32_1_1_U29        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_32_1_1_U30        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |mux_4_2_32_1_1_U31        |mux_4_2_32_1_1        |        0|   0|   0|  20|    0|
    |urem_3ns_3ns_2_7_1_U21    |urem_3ns_3ns_2_7_1    |        0|   0|  50|  22|    0|
    +--------------------------+----------------------+---------+----+----+----+-----+
    |Total                     |                      |        0|  12|  50| 295|    0|
    +--------------------------+----------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln34_1_fu_259_p2  |         +|   0|  0|   9|           2|           1|
    |add_ln34_fu_253_p2    |         +|   0|  0|  12|           4|           2|
    |add_ln40_1_fu_300_p2  |         +|   0|  0|  10|           3|           2|
    |add_ln40_2_fu_325_p2  |         +|   0|  0|  10|           3|           3|
    |arr_1_d0              |         +|   0|  0|  71|          64|          64|
    |arr_2_d0              |         +|   0|  0|  71|          64|          64|
    |arr_d0                |         +|   0|  0|  71|          64|          64|
    |grp_fu_247_p0         |         -|   0|  0|  10|           2|           3|
    |icmp_ln34_fu_228_p2   |      icmp|   0|  0|   9|           2|           2|
    |tmp_3_fu_484_p1       |    select|   0|  0|  32|           1|          32|
    |tmp_3_fu_484_p2       |    select|   0|  0|  32|           1|          32|
    |tmp_3_fu_484_p3       |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 371|         212|         303|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1_load         |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvars_iv_load  |   9|          2|    2|          4|
    |i_1_fu_80                         |   9|          2|    4|          8|
    |indvars_iv_fu_84                  |   9|          2|    2|          4|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  54|         12|   14|         28|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |arr_1_addr_reg_641                |   2|   0|    2|          0|
    |arr_2_addr_reg_654                |   2|   0|    2|          0|
    |arr_addr_reg_628                  |   2|   0|    2|          0|
    |i_1_fu_80                         |   4|   0|    4|          0|
    |indvars_iv_fu_84                  |   2|   0|    2|          0|
    |indvars_iv_load_reg_604           |   2|   0|    2|          0|
    |sub_ln37_reg_613                  |   3|   0|    3|          0|
    |tmp_1_reg_647                     |   1|   0|    1|          0|
    |trunc_ln3_reg_621                 |   2|   0|    2|          0|
    |trunc_ln40_2_reg_634              |   2|   0|    2|          0|
    |zext_ln40_cast_reg_597            |  32|   0|   63|         31|
    |indvars_iv_load_reg_604           |  64|  32|    2|          0|
    |sub_ln37_reg_613                  |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 195|  64|  103|         31|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3|  return value|
|arg1_r_137_0256_reload  |   in|   32|     ap_none|                            arg1_r_137_0256_reload|        scalar|
|arg1_r_238_0257_reload  |   in|   32|     ap_none|                            arg1_r_238_0257_reload|        scalar|
|arg1_r_0_0255_reload    |   in|   32|     ap_none|                              arg1_r_0_0255_reload|        scalar|
|arg1_r_1_0_0259_reload  |   in|   32|     ap_none|                            arg1_r_1_0_0259_reload|        scalar|
|arg1_r_1_1_0260_reload  |   in|   32|     ap_none|                            arg1_r_1_1_0260_reload|        scalar|
|arg1_r_1_2_0261_reload  |   in|   32|     ap_none|                            arg1_r_1_2_0261_reload|        scalar|
|arg1_r_2_0_0263_reload  |   in|   32|     ap_none|                            arg1_r_2_0_0263_reload|        scalar|
|arg1_r_2_1_0264_reload  |   in|   32|     ap_none|                            arg1_r_2_1_0264_reload|        scalar|
|arg1_r_2_2_0265_reload  |   in|   32|     ap_none|                            arg1_r_2_2_0265_reload|        scalar|
|zext_ln40               |   in|   32|     ap_none|                                         zext_ln40|        scalar|
|arr_address0            |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce0                 |  out|    1|   ap_memory|                                               arr|         array|
|arr_we0                 |  out|    1|   ap_memory|                                               arr|         array|
|arr_d0                  |  out|   64|   ap_memory|                                               arr|         array|
|arr_address1            |  out|    2|   ap_memory|                                               arr|         array|
|arr_ce1                 |  out|    1|   ap_memory|                                               arr|         array|
|arr_q1                  |   in|   64|   ap_memory|                                               arr|         array|
|arr_1_address0          |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce0               |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_we0               |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_d0                |  out|   64|   ap_memory|                                             arr_1|         array|
|arr_1_address1          |  out|    2|   ap_memory|                                             arr_1|         array|
|arr_1_ce1               |  out|    1|   ap_memory|                                             arr_1|         array|
|arr_1_q1                |   in|   64|   ap_memory|                                             arr_1|         array|
|arr_2_address0          |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce0               |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_we0               |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_d0                |  out|   64|   ap_memory|                                             arr_2|         array|
|arr_2_address1          |  out|    2|   ap_memory|                                             arr_2|         array|
|arr_2_ce1               |  out|    1|   ap_memory|                                             arr_2|         array|
|arr_2_q1                |   in|   64|   ap_memory|                                             arr_2|         array|
+------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 10 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvars_iv = alloca i32 1"   --->   Operation 11 'alloca' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln40_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %zext_ln40"   --->   Operation 12 'read' 'zext_ln40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_2_2_0265_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_2_0265_reload"   --->   Operation 13 'read' 'arg1_r_2_2_0265_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_2_1_0264_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_1_0264_reload"   --->   Operation 14 'read' 'arg1_r_2_1_0264_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_2_0_0263_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_2_0_0263_reload"   --->   Operation 15 'read' 'arg1_r_2_0_0263_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%arg1_r_1_2_0261_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_2_0261_reload"   --->   Operation 16 'read' 'arg1_r_1_2_0261_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arg1_r_1_1_0260_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_1_0260_reload"   --->   Operation 17 'read' 'arg1_r_1_1_0260_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arg1_r_1_0_0259_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_1_0_0259_reload"   --->   Operation 18 'read' 'arg1_r_1_0_0259_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arg1_r_0_0255_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_0_0255_reload"   --->   Operation 19 'read' 'arg1_r_0_0255_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arg1_r_238_0257_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_238_0257_reload"   --->   Operation 20 'read' 'arg1_r_238_0257_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arg1_r_137_0256_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %arg1_r_137_0256_reload"   --->   Operation 21 'read' 'arg1_r_137_0256_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln40_cast = zext i32 %zext_ln40_read"   --->   Operation 22 'zext' 'zext_ln40_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 1, i2 %indvars_iv"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 3, i4 %i_1"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 25 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvars_iv_load = load i2 %indvars_iv" [d3.cpp:34]   --->   Operation 26 'load' 'indvars_iv_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.54ns)   --->   "%icmp_ln34 = icmp_eq  i2 %indvars_iv_load, i2 3" [d3.cpp:34]   --->   Operation 27 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc53.split, void %VITIS_LOOP_44_5.exitStub" [d3.cpp:34]   --->   Operation 28 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_1_load = load i4 %i_1" [d3.cpp:34]   --->   Operation 29 'load' 'i_1_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i4 %i_1_load" [d3.cpp:34]   --->   Operation 30 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%sub_ln37 = sub i3 2, i3 %trunc_ln34" [d3.cpp:37]   --->   Operation 31 'sub' 'sub_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [7/7] (0.78ns)   --->   "%urem_ln37 = urem i3 %sub_ln37, i3 3" [d3.cpp:37]   --->   Operation 32 'urem' 'urem_ln37' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%add_ln34 = add i4 %i_1_load, i4 3" [d3.cpp:34]   --->   Operation 33 'add' 'add_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.54ns)   --->   "%add_ln34_1 = add i2 %indvars_iv_load, i2 1" [d3.cpp:34]   --->   Operation 34 'add' 'add_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln34 = store i2 %add_ln34_1, i2 %indvars_iv" [d3.cpp:34]   --->   Operation 35 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln34 = store i4 %add_ln34, i4 %i_1" [d3.cpp:34]   --->   Operation 36 'store' 'store_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.78>
ST_2 : Operation 37 [6/7] (0.78ns)   --->   "%urem_ln37 = urem i3 %sub_ln37, i3 3" [d3.cpp:37]   --->   Operation 37 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 0.78>
ST_3 : Operation 38 [5/7] (0.78ns)   --->   "%urem_ln37 = urem i3 %sub_ln37, i3 3" [d3.cpp:37]   --->   Operation 38 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 0.78>
ST_4 : Operation 39 [4/7] (0.78ns)   --->   "%urem_ln37 = urem i3 %sub_ln37, i3 3" [d3.cpp:37]   --->   Operation 39 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.78>
ST_5 : Operation 40 [3/7] (0.78ns)   --->   "%urem_ln37 = urem i3 %sub_ln37, i3 3" [d3.cpp:37]   --->   Operation 40 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.89>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i2 %indvars_iv_load" [d3.cpp:22]   --->   Operation 41 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i3 %sub_ln37" [d3.cpp:37]   --->   Operation 42 'zext' 'zext_ln37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (1.22ns)   --->   "%mul_ln37 = mul i7 %zext_ln37, i7 11" [d3.cpp:37]   --->   Operation 43 'mul' 'mul_ln37' <Predicate = true> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [2/7] (0.78ns)   --->   "%urem_ln37 = urem i3 %sub_ln37, i3 3" [d3.cpp:37]   --->   Operation 44 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln37, i32 5, i32 6" [d3.cpp:40]   --->   Operation 45 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 46 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [2/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:40]   --->   Operation 47 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_6 : Operation 48 [1/1] (0.67ns)   --->   "%add_ln40_1 = add i3 %sub_ln37, i3 7" [d3.cpp:40]   --->   Operation 48 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i3 %add_ln40_1" [d3.cpp:40]   --->   Operation 49 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (1.22ns)   --->   "%mul_ln40_3 = mul i7 %zext_ln40_2, i7 11" [d3.cpp:40]   --->   Operation 50 'mul' 'mul_ln40_3' <Predicate = true> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln40_2 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %mul_ln40_3, i32 5, i32 6" [d3.cpp:40]   --->   Operation 51 'partselect' 'trunc_ln40_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 52 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.67ns)   --->   "%add_ln40_2 = add i3 %sub_ln37, i3 6" [d3.cpp:40]   --->   Operation 53 'add' 'add_ln40_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i3 %add_ln40_2" [d3.cpp:40]   --->   Operation 54 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (1.22ns)   --->   "%mul_ln40_4 = mul i7 %zext_ln40_4, i7 11" [d3.cpp:40]   --->   Operation 55 'mul' 'mul_ln40_4' <Predicate = true> <Delay = 1.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %mul_ln40_4, i32 5" [d3.cpp:40]   --->   Operation 56 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%arr_2_addr = getelementptr i64 %arr_2, i64 0, i64 %zext_ln22" [d3.cpp:40]   --->   Operation 57 'getelementptr' 'arr_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [2/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 58 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_6 : Operation 59 [2/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 59 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 96 'ret' 'ret_ln0' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:36]   --->   Operation 60 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [d3.cpp:22]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [d3.cpp:34]   --->   Operation 62 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [1/7] (0.78ns)   --->   "%urem_ln37 = urem i3 %sub_ln37, i3 3" [d3.cpp:37]   --->   Operation 63 'urem' 'urem_ln37' <Predicate = true> <Delay = 0.78> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 6> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i2 %urem_ln37" [d3.cpp:40]   --->   Operation 64 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.52ns)   --->   "%phi_ln = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_0255_reload_read, i32 %arg1_r_137_0256_reload_read, i32 %arg1_r_238_0257_reload_read, i32 0, i2 %trunc_ln3" [d3.cpp:40]   --->   Operation 65 'mux' 'phi_ln' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.52ns)   --->   "%phi_ln40_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_1_0_0259_reload_read, i32 %arg1_r_1_1_0260_reload_read, i32 %arg1_r_1_2_0261_reload_read, i32 0, i2 %trunc_ln3" [d3.cpp:40]   --->   Operation 66 'mux' 'phi_ln40_1' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 67 [1/1] (0.52ns)   --->   "%phi_ln40_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_2_0_0263_reload_read, i32 %arg1_r_2_1_0264_reload_read, i32 %arg1_r_2_2_0265_reload_read, i32 0, i2 %trunc_ln3" [d3.cpp:40]   --->   Operation 67 'mux' 'phi_ln40_2' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (0.47ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %phi_ln, i32 %phi_ln40_1, i32 %phi_ln40_2, i2 %trunc_ln40" [d3.cpp:40]   --->   Operation 68 'mux' 'tmp' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i32 %tmp" [d3.cpp:40]   --->   Operation 69 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_7 : [1/1] (0.72ns)   --->   Input mux for Operation 70 '%mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1'
ST_7 : Operation 70 [1/1] (2.69ns)   --->   "%mul_ln40_1 = mul i63 %zext_ln40_cast, i63 %zext_ln40_1" [d3.cpp:40]   --->   Operation 70 'mul' 'mul_ln40_1' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_1, i1 0" [d3.cpp:40]   --->   Operation 71 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/2] (0.67ns)   --->   "%arr_load = load i2 %arr_addr" [d3.cpp:40]   --->   Operation 72 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_7 : Operation 73 [1/1] (1.08ns)   --->   "%add_ln40 = add i64 %arr_load, i64 %shl_ln1" [d3.cpp:40]   --->   Operation 73 'add' 'add_ln40' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.52ns)   --->   "%phi_ln40_3 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_0_0255_reload_read, i32 %arg1_r_137_0256_reload_read, i32 %arg1_r_238_0257_reload_read, i32 0, i2 %trunc_ln40_2" [d3.cpp:40]   --->   Operation 74 'mux' 'phi_ln40_3' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.52ns)   --->   "%phi_ln40_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_1_0_0259_reload_read, i32 %arg1_r_1_1_0260_reload_read, i32 %arg1_r_1_2_0261_reload_read, i32 0, i2 %trunc_ln40_2" [d3.cpp:40]   --->   Operation 75 'mux' 'phi_ln40_4' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (0.52ns)   --->   "%phi_ln40_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %arg1_r_2_0_0263_reload_read, i32 %arg1_r_2_1_0264_reload_read, i32 %arg1_r_2_2_0265_reload_read, i32 0, i2 %trunc_ln40_2" [d3.cpp:40]   --->   Operation 76 'mux' 'phi_ln40_5' <Predicate = true> <Delay = 0.52> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.47ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %phi_ln40_5, i32 %phi_ln40_3, i32 %phi_ln40_4, i2 %trunc_ln40" [d3.cpp:40]   --->   Operation 77 'mux' 'tmp_2' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i32 %tmp_2" [d3.cpp:40]   --->   Operation 78 'zext' 'zext_ln40_3' <Predicate = true> <Delay = 0.00>
ST_7 : [1/1] (0.72ns)   --->   Input mux for Operation 79 '%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_3'
ST_7 : Operation 79 [1/1] (2.69ns)   --->   "%mul_ln40 = mul i63 %zext_ln40_cast, i63 %zext_ln40_3" [d3.cpp:40]   --->   Operation 79 'mul' 'mul_ln40' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln40_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40, i1 0" [d3.cpp:40]   --->   Operation 80 'bitconcatenate' 'shl_ln40_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.44ns)   --->   "%select_ln40 = select i1 %tmp_1, i32 %arg1_r_137_0256_reload_read, i32 %arg1_r_0_0255_reload_read" [d3.cpp:40]   --->   Operation 81 'select' 'select_ln40' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.44ns)   --->   "%select_ln40_1 = select i1 %tmp_1, i32 %arg1_r_1_1_0260_reload_read, i32 %arg1_r_1_0_0259_reload_read" [d3.cpp:40]   --->   Operation 82 'select' 'select_ln40_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.44ns)   --->   "%select_ln40_2 = select i1 %tmp_1, i32 %arg1_r_2_1_0264_reload_read, i32 %arg1_r_2_0_0263_reload_read" [d3.cpp:40]   --->   Operation 83 'select' 'select_ln40_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.47ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.3i32.i2, i32 %select_ln40_1, i32 %select_ln40_2, i32 %select_ln40, i2 %trunc_ln40" [d3.cpp:40]   --->   Operation 84 'mux' 'tmp_3' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i32 %tmp_3" [d3.cpp:40]   --->   Operation 85 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_7 : [1/1] (0.72ns)   --->   Input mux for Operation 86 '%mul_ln40_2 = mul i63 %zext_ln40_cast, i63 %zext_ln40_5'
ST_7 : Operation 86 [1/1] (2.69ns)   --->   "%mul_ln40_2 = mul i63 %zext_ln40_cast, i63 %zext_ln40_5" [d3.cpp:40]   --->   Operation 86 'mul' 'mul_ln40_2' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln40_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln40_2, i1 0" [d3.cpp:40]   --->   Operation 87 'bitconcatenate' 'shl_ln40_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/2] (0.67ns)   --->   "%arr_1_load = load i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 88 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_7 : Operation 89 [1/1] (1.08ns)   --->   "%add_ln40_3 = add i64 %arr_1_load, i64 %shl_ln40_1" [d3.cpp:40]   --->   Operation 89 'add' 'add_ln40_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/2] (0.67ns)   --->   "%arr_2_load = load i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 90 'load' 'arr_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_7 : Operation 91 [1/1] (1.08ns)   --->   "%add_ln40_4 = add i64 %arr_2_load, i64 %shl_ln40_2" [d3.cpp:40]   --->   Operation 91 'add' 'add_ln40_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40, i2 %arr_addr" [d3.cpp:40]   --->   Operation 92 'store' 'store_ln40' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_7 : Operation 93 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_3, i2 %arr_1_addr" [d3.cpp:40]   --->   Operation 93 'store' 'store_ln40' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_7 : Operation 94 [1/1] (0.67ns)   --->   "%store_ln40 = store i64 %add_ln40_4, i2 %arr_2_addr" [d3.cpp:40]   --->   Operation 94 'store' 'store_ln40' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc53" [d3.cpp:34]   --->   Operation 95 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arg1_r_137_0256_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_238_0257_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_0_0255_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_0_0259_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_1_0260_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_1_2_0261_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_0_0263_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_1_0264_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arg1_r_2_2_0265_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln40]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ arr_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1                         (alloca           ) [ 01000000]
indvars_iv                  (alloca           ) [ 01000000]
zext_ln40_read              (read             ) [ 00000000]
arg1_r_2_2_0265_reload_read (read             ) [ 01111111]
arg1_r_2_1_0264_reload_read (read             ) [ 01111111]
arg1_r_2_0_0263_reload_read (read             ) [ 01111111]
arg1_r_1_2_0261_reload_read (read             ) [ 01111111]
arg1_r_1_1_0260_reload_read (read             ) [ 01111111]
arg1_r_1_0_0259_reload_read (read             ) [ 01111111]
arg1_r_0_0255_reload_read   (read             ) [ 01111111]
arg1_r_238_0257_reload_read (read             ) [ 01111111]
arg1_r_137_0256_reload_read (read             ) [ 01111111]
zext_ln40_cast              (zext             ) [ 01111111]
store_ln0                   (store            ) [ 00000000]
store_ln0                   (store            ) [ 00000000]
br_ln0                      (br               ) [ 00000000]
indvars_iv_load             (load             ) [ 01111110]
icmp_ln34                   (icmp             ) [ 01111110]
br_ln34                     (br               ) [ 00000000]
i_1_load                    (load             ) [ 00000000]
trunc_ln34                  (trunc            ) [ 00000000]
sub_ln37                    (sub              ) [ 01111111]
add_ln34                    (add              ) [ 00000000]
add_ln34_1                  (add              ) [ 00000000]
store_ln34                  (store            ) [ 00000000]
store_ln34                  (store            ) [ 00000000]
zext_ln22                   (zext             ) [ 00000000]
zext_ln37                   (zext             ) [ 00000000]
mul_ln37                    (mul              ) [ 00000000]
trunc_ln3                   (partselect       ) [ 01000001]
arr_addr                    (getelementptr    ) [ 01000001]
add_ln40_1                  (add              ) [ 00000000]
zext_ln40_2                 (zext             ) [ 00000000]
mul_ln40_3                  (mul              ) [ 00000000]
trunc_ln40_2                (partselect       ) [ 01000001]
arr_1_addr                  (getelementptr    ) [ 01000001]
add_ln40_2                  (add              ) [ 00000000]
zext_ln40_4                 (zext             ) [ 00000000]
mul_ln40_4                  (mul              ) [ 00000000]
tmp_1                       (bitselect        ) [ 01000001]
arr_2_addr                  (getelementptr    ) [ 01000001]
specpipeline_ln36           (specpipeline     ) [ 00000000]
speclooptripcount_ln22      (speclooptripcount) [ 00000000]
specloopname_ln34           (specloopname     ) [ 00000000]
urem_ln37                   (urem             ) [ 00000000]
trunc_ln40                  (trunc            ) [ 00000000]
phi_ln                      (mux              ) [ 00000000]
phi_ln40_1                  (mux              ) [ 00000000]
phi_ln40_2                  (mux              ) [ 00000000]
tmp                         (mux              ) [ 00000000]
zext_ln40_1                 (zext             ) [ 00000000]
mul_ln40_1                  (mul              ) [ 00000000]
shl_ln1                     (bitconcatenate   ) [ 00000000]
arr_load                    (load             ) [ 00000000]
add_ln40                    (add              ) [ 00000000]
phi_ln40_3                  (mux              ) [ 00000000]
phi_ln40_4                  (mux              ) [ 00000000]
phi_ln40_5                  (mux              ) [ 00000000]
tmp_2                       (mux              ) [ 00000000]
zext_ln40_3                 (zext             ) [ 00000000]
mul_ln40                    (mul              ) [ 00000000]
shl_ln40_1                  (bitconcatenate   ) [ 00000000]
select_ln40                 (select           ) [ 00000000]
select_ln40_1               (select           ) [ 00000000]
select_ln40_2               (select           ) [ 00000000]
tmp_3                       (mux              ) [ 00000000]
zext_ln40_5                 (zext             ) [ 00000000]
mul_ln40_2                  (mul              ) [ 00000000]
shl_ln40_2                  (bitconcatenate   ) [ 00000000]
arr_1_load                  (load             ) [ 00000000]
add_ln40_3                  (add              ) [ 00000000]
arr_2_load                  (load             ) [ 00000000]
add_ln40_4                  (add              ) [ 00000000]
store_ln40                  (store            ) [ 00000000]
store_ln40                  (store            ) [ 00000000]
store_ln40                  (store            ) [ 00000000]
br_ln34                     (br               ) [ 00000000]
ret_ln0                     (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arg1_r_137_0256_reload">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_137_0256_reload"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arg1_r_238_0257_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_238_0257_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arg1_r_0_0255_reload">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_0_0255_reload"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arg1_r_1_0_0259_reload">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_0_0259_reload"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arg1_r_1_1_0260_reload">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_1_0260_reload"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="arg1_r_1_2_0261_reload">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_1_2_0261_reload"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="arg1_r_2_0_0263_reload">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_0_0263_reload"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="arg1_r_2_1_0264_reload">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_1_0264_reload"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="arg1_r_2_2_0265_reload">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arg1_r_2_2_0265_reload"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="zext_ln40">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="arr">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="arr_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="arr_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3i32.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i63.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="i_1_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="indvars_iv_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln40_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln40_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="arg1_r_2_2_0265_reload_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_2_0265_reload_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="arg1_r_2_1_0264_reload_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_1_0264_reload_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="arg1_r_2_0_0263_reload_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_2_0_0263_reload_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="arg1_r_1_2_0261_reload_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_2_0261_reload_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="arg1_r_1_1_0260_reload_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_1_0260_reload_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="arg1_r_1_0_0259_reload_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_1_0_0259_reload_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="arg1_r_0_0255_reload_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_0_0255_reload_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="arg1_r_238_0257_reload_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_238_0257_reload_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="arg1_r_137_0256_reload_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arg1_r_137_0256_reload_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="arr_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="2" slack="0"/>
<pin id="152" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_addr/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="1"/>
<pin id="157" dir="0" index="1" bw="64" slack="0"/>
<pin id="158" dir="0" index="2" bw="0" slack="0"/>
<pin id="160" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="161" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="162" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="163" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_load/6 store_ln40/7 "/>
</bind>
</comp>

<comp id="165" class="1004" name="arr_1_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="2" slack="0"/>
<pin id="169" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_1_addr/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="arr_2_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="2" slack="0"/>
<pin id="176" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_2_addr/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="1"/>
<pin id="181" dir="0" index="1" bw="64" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="0"/>
<pin id="184" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="185" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="186" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="187" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_1_load/6 store_ln40/7 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="2" slack="1"/>
<pin id="191" dir="0" index="1" bw="64" slack="0"/>
<pin id="192" dir="0" index="2" bw="0" slack="0"/>
<pin id="194" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="195" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="196" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="197" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="arr_2_load/6 store_ln40/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="mul_ln40_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="6"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_1/7 "/>
</bind>
</comp>

<comp id="203" class="1004" name="mul_ln40_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="6"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="mul_ln40_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="6"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_2/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="zext_ln40_cast_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="63" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_cast/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="2" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln0_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvars_iv_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="0"/>
<pin id="227" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv_load/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="icmp_ln34_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="2" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="i_1_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1_load/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln34_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="sub_ln37_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="0" index="1" bw="3" slack="0"/>
<pin id="244" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln37/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="0" index="1" bw="3" slack="0"/>
<pin id="250" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln37/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln34_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="0"/>
<pin id="255" dir="0" index="1" bw="3" slack="0"/>
<pin id="256" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="add_ln34_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="2" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="store_ln34_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="2" slack="0"/>
<pin id="267" dir="0" index="1" bw="2" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="store_ln34_store_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="4" slack="0"/>
<pin id="273" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln22_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="5"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/6 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln37_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="3" slack="5"/>
<pin id="283" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mul_ln37_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln37/6 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="2" slack="0"/>
<pin id="292" dir="0" index="1" bw="7" slack="0"/>
<pin id="293" dir="0" index="2" bw="4" slack="0"/>
<pin id="294" dir="0" index="3" bw="4" slack="0"/>
<pin id="295" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln40_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="3" slack="5"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln40_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="3" slack="0"/>
<pin id="307" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="mul_ln40_3_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="0"/>
<pin id="311" dir="0" index="1" bw="5" slack="0"/>
<pin id="312" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_3/6 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln40_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="2" slack="0"/>
<pin id="317" dir="0" index="1" bw="7" slack="0"/>
<pin id="318" dir="0" index="2" bw="4" slack="0"/>
<pin id="319" dir="0" index="3" bw="4" slack="0"/>
<pin id="320" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln40_2/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="add_ln40_2_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="3" slack="5"/>
<pin id="327" dir="0" index="1" bw="2" slack="0"/>
<pin id="328" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="zext_ln40_4_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="mul_ln40_4_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="0" index="1" bw="5" slack="0"/>
<pin id="337" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln40_4/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="0" index="1" bw="7" slack="0"/>
<pin id="343" dir="0" index="2" bw="4" slack="0"/>
<pin id="344" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="trunc_ln40_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="2" slack="0"/>
<pin id="350" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="phi_ln_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="6"/>
<pin id="355" dir="0" index="2" bw="32" slack="6"/>
<pin id="356" dir="0" index="3" bw="32" slack="6"/>
<pin id="357" dir="0" index="4" bw="1" slack="0"/>
<pin id="358" dir="0" index="5" bw="2" slack="1"/>
<pin id="359" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="phi_ln40_1_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="6"/>
<pin id="365" dir="0" index="2" bw="32" slack="6"/>
<pin id="366" dir="0" index="3" bw="32" slack="6"/>
<pin id="367" dir="0" index="4" bw="1" slack="0"/>
<pin id="368" dir="0" index="5" bw="2" slack="1"/>
<pin id="369" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln40_1/7 "/>
</bind>
</comp>

<comp id="372" class="1004" name="phi_ln40_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="6"/>
<pin id="375" dir="0" index="2" bw="32" slack="6"/>
<pin id="376" dir="0" index="3" bw="32" slack="6"/>
<pin id="377" dir="0" index="4" bw="1" slack="0"/>
<pin id="378" dir="0" index="5" bw="2" slack="1"/>
<pin id="379" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln40_2/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="32" slack="0"/>
<pin id="386" dir="0" index="3" bw="32" slack="0"/>
<pin id="387" dir="0" index="4" bw="2" slack="0"/>
<pin id="388" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="zext_ln40_1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="0"/>
<pin id="396" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/7 "/>
</bind>
</comp>

<comp id="399" class="1004" name="shl_ln1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="0"/>
<pin id="401" dir="0" index="1" bw="63" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln40_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="64" slack="0"/>
<pin id="409" dir="0" index="1" bw="64" slack="0"/>
<pin id="410" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="phi_ln40_3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="6"/>
<pin id="417" dir="0" index="2" bw="32" slack="6"/>
<pin id="418" dir="0" index="3" bw="32" slack="6"/>
<pin id="419" dir="0" index="4" bw="1" slack="0"/>
<pin id="420" dir="0" index="5" bw="2" slack="1"/>
<pin id="421" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln40_3/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="phi_ln40_4_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="6"/>
<pin id="427" dir="0" index="2" bw="32" slack="6"/>
<pin id="428" dir="0" index="3" bw="32" slack="6"/>
<pin id="429" dir="0" index="4" bw="1" slack="0"/>
<pin id="430" dir="0" index="5" bw="2" slack="1"/>
<pin id="431" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln40_4/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="phi_ln40_5_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="6"/>
<pin id="437" dir="0" index="2" bw="32" slack="6"/>
<pin id="438" dir="0" index="3" bw="32" slack="6"/>
<pin id="439" dir="0" index="4" bw="1" slack="0"/>
<pin id="440" dir="0" index="5" bw="2" slack="1"/>
<pin id="441" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="phi_ln40_5/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="0" index="2" bw="32" slack="0"/>
<pin id="448" dir="0" index="3" bw="32" slack="0"/>
<pin id="449" dir="0" index="4" bw="2" slack="0"/>
<pin id="450" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="zext_ln40_3_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="0"/>
<pin id="458" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="shl_ln40_1_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="0"/>
<pin id="463" dir="0" index="1" bw="63" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_1/7 "/>
</bind>
</comp>

<comp id="469" class="1004" name="select_ln40_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="1"/>
<pin id="471" dir="0" index="1" bw="32" slack="6"/>
<pin id="472" dir="0" index="2" bw="32" slack="6"/>
<pin id="473" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/7 "/>
</bind>
</comp>

<comp id="474" class="1004" name="select_ln40_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="1"/>
<pin id="476" dir="0" index="1" bw="32" slack="6"/>
<pin id="477" dir="0" index="2" bw="32" slack="6"/>
<pin id="478" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/7 "/>
</bind>
</comp>

<comp id="479" class="1004" name="select_ln40_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="1"/>
<pin id="481" dir="0" index="1" bw="32" slack="6"/>
<pin id="482" dir="0" index="2" bw="32" slack="6"/>
<pin id="483" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_2/7 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_3_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="0" index="2" bw="32" slack="0"/>
<pin id="488" dir="0" index="3" bw="32" slack="0"/>
<pin id="489" dir="0" index="4" bw="2" slack="0"/>
<pin id="490" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln40_5_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_5/7 "/>
</bind>
</comp>

<comp id="501" class="1004" name="shl_ln40_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="64" slack="0"/>
<pin id="503" dir="0" index="1" bw="63" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln40_2/7 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln40_3_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="64" slack="0"/>
<pin id="511" dir="0" index="1" bw="64" slack="0"/>
<pin id="512" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln40_4_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="64" slack="0"/>
<pin id="518" dir="0" index="1" bw="64" slack="0"/>
<pin id="519" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_4/7 "/>
</bind>
</comp>

<comp id="523" class="1005" name="i_1_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="4" slack="0"/>
<pin id="525" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="530" class="1005" name="indvars_iv_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="2" slack="0"/>
<pin id="532" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv "/>
</bind>
</comp>

<comp id="537" class="1005" name="arg1_r_2_2_0265_reload_read_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="6"/>
<pin id="539" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_2_2_0265_reload_read "/>
</bind>
</comp>

<comp id="543" class="1005" name="arg1_r_2_1_0264_reload_read_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="6"/>
<pin id="545" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_2_1_0264_reload_read "/>
</bind>
</comp>

<comp id="550" class="1005" name="arg1_r_2_0_0263_reload_read_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="6"/>
<pin id="552" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_2_0_0263_reload_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="arg1_r_1_2_0261_reload_read_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="6"/>
<pin id="559" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_1_2_0261_reload_read "/>
</bind>
</comp>

<comp id="563" class="1005" name="arg1_r_1_1_0260_reload_read_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="6"/>
<pin id="565" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_1_1_0260_reload_read "/>
</bind>
</comp>

<comp id="570" class="1005" name="arg1_r_1_0_0259_reload_read_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="6"/>
<pin id="572" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_1_0_0259_reload_read "/>
</bind>
</comp>

<comp id="577" class="1005" name="arg1_r_0_0255_reload_read_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="6"/>
<pin id="579" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_0_0255_reload_read "/>
</bind>
</comp>

<comp id="584" class="1005" name="arg1_r_238_0257_reload_read_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="6"/>
<pin id="586" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_238_0257_reload_read "/>
</bind>
</comp>

<comp id="590" class="1005" name="arg1_r_137_0256_reload_read_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="6"/>
<pin id="592" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="arg1_r_137_0256_reload_read "/>
</bind>
</comp>

<comp id="597" class="1005" name="zext_ln40_cast_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="63" slack="6"/>
<pin id="599" dir="1" index="1" bw="63" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln40_cast "/>
</bind>
</comp>

<comp id="604" class="1005" name="indvars_iv_load_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="2" slack="5"/>
<pin id="606" dir="1" index="1" bw="2" slack="5"/>
</pin_list>
<bind>
<opset="indvars_iv_load "/>
</bind>
</comp>

<comp id="609" class="1005" name="icmp_ln34_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="5"/>
<pin id="611" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln34 "/>
</bind>
</comp>

<comp id="613" class="1005" name="sub_ln37_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="3" slack="1"/>
<pin id="615" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln37 "/>
</bind>
</comp>

<comp id="621" class="1005" name="trunc_ln3_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="2" slack="1"/>
<pin id="623" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="628" class="1005" name="arr_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="1"/>
<pin id="630" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_addr "/>
</bind>
</comp>

<comp id="634" class="1005" name="trunc_ln40_2_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="2" slack="1"/>
<pin id="636" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40_2 "/>
</bind>
</comp>

<comp id="641" class="1005" name="arr_1_addr_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="2" slack="1"/>
<pin id="643" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_1_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="tmp_1_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="1"/>
<pin id="649" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="arr_2_addr_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="2" slack="1"/>
<pin id="656" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="arr_2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="48" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="164"><net_src comp="148" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="170"><net_src comp="22" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="24" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="48" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="188"><net_src comp="165" pin="3"/><net_sink comp="179" pin=2"/></net>

<net id="198"><net_src comp="172" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="214"><net_src comp="88" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="234" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="234" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="32" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="225" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="30" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="253" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="280"><net_src comp="275" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="40" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="42" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="284" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="44" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="304"><net_src comp="50" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="300" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="40" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="309" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="46" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="325" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="40" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="54" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="351"><net_src comp="247" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="360"><net_src comp="70" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="72" pin="0"/><net_sink comp="352" pin=4"/></net>

<net id="370"><net_src comp="70" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="371"><net_src comp="72" pin="0"/><net_sink comp="362" pin=4"/></net>

<net id="380"><net_src comp="70" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="72" pin="0"/><net_sink comp="372" pin=4"/></net>

<net id="389"><net_src comp="74" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="352" pin="6"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="362" pin="6"/><net_sink comp="382" pin=2"/></net>

<net id="392"><net_src comp="372" pin="6"/><net_sink comp="382" pin=3"/></net>

<net id="393"><net_src comp="348" pin="1"/><net_sink comp="382" pin=4"/></net>

<net id="397"><net_src comp="382" pin="5"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="404"><net_src comp="76" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="199" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="78" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="155" pin="7"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="399" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="413"><net_src comp="407" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="422"><net_src comp="70" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="72" pin="0"/><net_sink comp="414" pin=4"/></net>

<net id="432"><net_src comp="70" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="433"><net_src comp="72" pin="0"/><net_sink comp="424" pin=4"/></net>

<net id="442"><net_src comp="70" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="72" pin="0"/><net_sink comp="434" pin=4"/></net>

<net id="451"><net_src comp="74" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="434" pin="6"/><net_sink comp="444" pin=1"/></net>

<net id="453"><net_src comp="414" pin="6"/><net_sink comp="444" pin=2"/></net>

<net id="454"><net_src comp="424" pin="6"/><net_sink comp="444" pin=3"/></net>

<net id="455"><net_src comp="348" pin="1"/><net_sink comp="444" pin=4"/></net>

<net id="459"><net_src comp="444" pin="5"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="466"><net_src comp="76" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="203" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="78" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="491"><net_src comp="74" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="492"><net_src comp="474" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="479" pin="3"/><net_sink comp="484" pin=2"/></net>

<net id="494"><net_src comp="469" pin="3"/><net_sink comp="484" pin=3"/></net>

<net id="495"><net_src comp="348" pin="1"/><net_sink comp="484" pin=4"/></net>

<net id="499"><net_src comp="484" pin="5"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="506"><net_src comp="76" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="207" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="78" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="179" pin="7"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="461" pin="3"/><net_sink comp="509" pin=1"/></net>

<net id="515"><net_src comp="509" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="520"><net_src comp="189" pin="7"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="501" pin="3"/><net_sink comp="516" pin=1"/></net>

<net id="522"><net_src comp="516" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="526"><net_src comp="80" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="529"><net_src comp="523" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="533"><net_src comp="84" pin="1"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="535"><net_src comp="530" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="536"><net_src comp="530" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="540"><net_src comp="94" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="372" pin=3"/></net>

<net id="542"><net_src comp="537" pin="1"/><net_sink comp="434" pin=3"/></net>

<net id="546"><net_src comp="100" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="549"><net_src comp="543" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="553"><net_src comp="106" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="479" pin=2"/></net>

<net id="560"><net_src comp="112" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="362" pin=3"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="424" pin=3"/></net>

<net id="566"><net_src comp="118" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="569"><net_src comp="563" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="573"><net_src comp="124" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="576"><net_src comp="570" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="580"><net_src comp="130" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="469" pin=2"/></net>

<net id="587"><net_src comp="136" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="352" pin=3"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="414" pin=3"/></net>

<net id="593"><net_src comp="142" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="596"><net_src comp="590" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="600"><net_src comp="211" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="602"><net_src comp="597" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="603"><net_src comp="597" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="607"><net_src comp="225" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="612"><net_src comp="228" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="241" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="620"><net_src comp="613" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="624"><net_src comp="290" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="352" pin=5"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="362" pin=5"/></net>

<net id="627"><net_src comp="621" pin="1"/><net_sink comp="372" pin=5"/></net>

<net id="631"><net_src comp="148" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="637"><net_src comp="315" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="414" pin=5"/></net>

<net id="639"><net_src comp="634" pin="1"/><net_sink comp="424" pin=5"/></net>

<net id="640"><net_src comp="634" pin="1"/><net_sink comp="434" pin=5"/></net>

<net id="644"><net_src comp="165" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="650"><net_src comp="340" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="653"><net_src comp="647" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="657"><net_src comp="172" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="659"><net_src comp="654" pin="1"/><net_sink comp="189" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: arr | {7 }
	Port: arr_1 | {7 }
	Port: arr_2 | {7 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_137_0256_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_238_0257_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_0_0255_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_1_0_0259_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_1_1_0260_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_1_2_0261_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_2_0_0263_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_2_1_0264_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arg1_r_2_2_0265_reload | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : zext_ln40 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr | {6 7 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_1 | {6 7 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3 : arr_2 | {6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		indvars_iv_load : 1
		icmp_ln34 : 2
		br_ln34 : 3
		i_1_load : 1
		trunc_ln34 : 2
		sub_ln37 : 3
		urem_ln37 : 4
		add_ln34 : 2
		add_ln34_1 : 2
		store_ln34 : 3
		store_ln34 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
		mul_ln37 : 1
		trunc_ln3 : 2
		arr_addr : 1
		arr_load : 2
		zext_ln40_2 : 1
		mul_ln40_3 : 2
		trunc_ln40_2 : 3
		arr_1_addr : 1
		zext_ln40_4 : 1
		mul_ln40_4 : 2
		tmp_1 : 3
		arr_2_addr : 1
		arr_1_load : 2
		arr_2_load : 2
	State 7
		trunc_ln40 : 1
		tmp : 2
		zext_ln40_1 : 3
		mul_ln40_1 : 4
		shl_ln1 : 5
		add_ln40 : 6
		tmp_2 : 2
		zext_ln40_3 : 3
		mul_ln40 : 4
		shl_ln40_1 : 5
		tmp_3 : 2
		zext_ln40_5 : 3
		mul_ln40_2 : 4
		shl_ln40_2 : 5
		add_ln40_3 : 6
		add_ln40_4 : 6
		store_ln40 : 7
		store_ln40 : 7
		store_ln40 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|
|          |             add_ln34_fu_253             |    0    |    0    |    12   |
|          |            add_ln34_1_fu_259            |    0    |    0    |    9    |
|          |            add_ln40_1_fu_300            |    0    |    0    |    10   |
|    add   |            add_ln40_2_fu_325            |    0    |    0    |    10   |
|          |             add_ln40_fu_407             |    0    |    0    |    71   |
|          |            add_ln40_3_fu_509            |    0    |    0    |    71   |
|          |            add_ln40_4_fu_516            |    0    |    0    |    71   |
|----------|-----------------------------------------|---------|---------|---------|
|          |              phi_ln_fu_352              |    0    |    0    |    20   |
|          |            phi_ln40_1_fu_362            |    0    |    0    |    20   |
|          |            phi_ln40_2_fu_372            |    0    |    0    |    20   |
|          |                tmp_fu_382               |    0    |    0    |    14   |
|    mux   |            phi_ln40_3_fu_414            |    0    |    0    |    20   |
|          |            phi_ln40_4_fu_424            |    0    |    0    |    20   |
|          |            phi_ln40_5_fu_434            |    0    |    0    |    20   |
|          |               tmp_2_fu_444              |    0    |    0    |    14   |
|          |               tmp_3_fu_484              |    0    |    0    |    14   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            mul_ln40_1_fu_199            |    4    |    0    |    20   |
|          |             mul_ln40_fu_203             |    4    |    0    |    20   |
|    mul   |            mul_ln40_2_fu_207            |    4    |    0    |    20   |
|          |             mul_ln37_fu_284             |    0    |    0    |    17   |
|          |            mul_ln40_3_fu_309            |    0    |    0    |    17   |
|          |            mul_ln40_4_fu_334            |    0    |    0    |    17   |
|----------|-----------------------------------------|---------|---------|---------|
|          |            select_ln40_fu_469           |    0    |    0    |    32   |
|  select  |           select_ln40_1_fu_474          |    0    |    0    |    32   |
|          |           select_ln40_2_fu_479          |    0    |    0    |    32   |
|----------|-----------------------------------------|---------|---------|---------|
|   urem   |                grp_fu_247               |    0    |    50   |    22   |
|----------|-----------------------------------------|---------|---------|---------|
|    sub   |             sub_ln37_fu_241             |    0    |    0    |    10   |
|----------|-----------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln34_fu_228            |    0    |    0    |    9    |
|----------|-----------------------------------------|---------|---------|---------|
|          |        zext_ln40_read_read_fu_88        |    0    |    0    |    0    |
|          |  arg1_r_2_2_0265_reload_read_read_fu_94 |    0    |    0    |    0    |
|          | arg1_r_2_1_0264_reload_read_read_fu_100 |    0    |    0    |    0    |
|          | arg1_r_2_0_0263_reload_read_read_fu_106 |    0    |    0    |    0    |
|   read   | arg1_r_1_2_0261_reload_read_read_fu_112 |    0    |    0    |    0    |
|          | arg1_r_1_1_0260_reload_read_read_fu_118 |    0    |    0    |    0    |
|          | arg1_r_1_0_0259_reload_read_read_fu_124 |    0    |    0    |    0    |
|          |  arg1_r_0_0255_reload_read_read_fu_130  |    0    |    0    |    0    |
|          | arg1_r_238_0257_reload_read_read_fu_136 |    0    |    0    |    0    |
|          | arg1_r_137_0256_reload_read_read_fu_142 |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |          zext_ln40_cast_fu_211          |    0    |    0    |    0    |
|          |             zext_ln22_fu_275            |    0    |    0    |    0    |
|          |             zext_ln37_fu_281            |    0    |    0    |    0    |
|   zext   |            zext_ln40_2_fu_305           |    0    |    0    |    0    |
|          |            zext_ln40_4_fu_330           |    0    |    0    |    0    |
|          |            zext_ln40_1_fu_394           |    0    |    0    |    0    |
|          |            zext_ln40_3_fu_456           |    0    |    0    |    0    |
|          |            zext_ln40_5_fu_496           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln34_fu_237            |    0    |    0    |    0    |
|          |            trunc_ln40_fu_348            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|partselect|             trunc_ln3_fu_290            |    0    |    0    |    0    |
|          |           trunc_ln40_2_fu_315           |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
| bitselect|               tmp_1_fu_340              |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|          |              shl_ln1_fu_399             |    0    |    0    |    0    |
|bitconcatenate|            shl_ln40_1_fu_461            |    0    |    0    |    0    |
|          |            shl_ln40_2_fu_501            |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|
|   Total  |                                         |    12   |    50   |   664   |
|----------|-----------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
| arg1_r_0_0255_reload_read_reg_577 |   32   |
|arg1_r_137_0256_reload_read_reg_590|   32   |
|arg1_r_1_0_0259_reload_read_reg_570|   32   |
|arg1_r_1_1_0260_reload_read_reg_563|   32   |
|arg1_r_1_2_0261_reload_read_reg_557|   32   |
|arg1_r_238_0257_reload_read_reg_584|   32   |
|arg1_r_2_0_0263_reload_read_reg_550|   32   |
|arg1_r_2_1_0264_reload_read_reg_543|   32   |
|arg1_r_2_2_0265_reload_read_reg_537|   32   |
|         arr_1_addr_reg_641        |    2   |
|         arr_2_addr_reg_654        |    2   |
|          arr_addr_reg_628         |    2   |
|            i_1_reg_523            |    4   |
|         icmp_ln34_reg_609         |    1   |
|      indvars_iv_load_reg_604      |    2   |
|         indvars_iv_reg_530        |    2   |
|          sub_ln37_reg_613         |    3   |
|           tmp_1_reg_647           |    1   |
|         trunc_ln3_reg_621         |    2   |
|        trunc_ln40_2_reg_634       |    2   |
|       zext_ln40_cast_reg_597      |   63   |
+-----------------------------------+--------+
|               Total               |   374  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_155 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_179 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_189 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_247    |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    6   ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |   50   |   664  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   374  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |    1   |   424  |   700  |
+-----------+--------+--------+--------+--------+
