# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_c_shift_ram_0_1/sim/i_stream2filter_c_shift_ram_0_1.vhd" \
"../../../../median_filter.ip_user_files/bd/i_stream2filter/ip/i_stream2filter_c_shift_ram_0_3/sim/i_stream2filter_c_shift_ram_0_3.vhd" \

# Do not sort compile order
nosort
