// Seed: 2339898677
module module_0;
  wire id_2;
endmodule
module module_1 #(
    parameter id_36 = 32'd18,
    parameter id_37 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28
);
  inout wire id_28;
  inout wire id_27;
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_10 = id_19;
  assign id_8  = id_27;
  wire id_29;
  wire id_30;
  id_31 :
  assert property (@(posedge id_4) id_21[1==1])
  else $display((1), 1'd0, 1'b0, 1, id_25, 1);
  wire id_32;
  assign id_32 = 1'h0;
  id_33(
      .id_0(1),
      .id_1(id_2 < 1),
      .id_2(id_19),
      .id_3(~(id_8 - 1'd0)),
      .id_4(1),
      .id_5(1),
      .id_6(1),
      .id_7(id_22),
      .id_8(1),
      .id_9(1),
      .sum(),
      .id_10(1)
  );
  module_0 modCall_1 ();
  wire id_34;
  wire id_35 = id_29;
  defparam id_36.id_37 = 1'h0;
endmodule
