<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='670' u='r' c='_ZNK4llvm18TargetLoweringBase14getRegClassForENS_3MVTEb'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='713' u='r' c='_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='714' u='r' c='_ZNK4llvm18TargetLoweringBase11isTypeLegalENS_3EVTE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1982' u='a' c='_ZN4llvm18TargetLoweringBase16addRegisterClassENS_3MVTEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1983' u='w' c='_ZN4llvm18TargetLoweringBase16addRegisterClassENS_3MVTEPKNS_19TargetRegisterClassE'/>
<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2728' type='const llvm::TargetRegisterClass *[123]'/>
<offset>960</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2726'>/// This indicates the default register class to use for each ValueType the
  /// target supports natively.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='580' u='a' c='_ZN4llvm18TargetLoweringBase11initActionsEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='580' u='a' c='_ZN4llvm18TargetLoweringBase11initActionsEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1101' u='r' c='_ZNK4llvm18TargetLoweringBase23findRepresentativeClassEPKNS_18TargetRegisterInfoENS_3MVTE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1141' u='r' c='_ZN4llvm18TargetLoweringBase25computeRegisterPropertiesEPKNS_18TargetRegisterInfoE'/>
