// Seed: 3958283521
`resetall
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    input id_3,
    output logic id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input id_8
);
  logic id_9, id_10;
  always id_2 <= (id_1);
endmodule
