[2025-09-17 17:24:35] START suite=cs trace=streaming_phase0_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2600011 heartbeat IPC: 3.846 cumulative IPC: 3.846 (Simulation time: 00 hr 00 min 31 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5122425 cumulative IPC: 3.904 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5122425 cumulative IPC: 3.904 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5122426 heartbeat IPC: 3.964 cumulative IPC: 5 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 14222484 heartbeat IPC: 1.099 cumulative IPC: 1.099 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 26016180 heartbeat IPC: 0.8479 cumulative IPC: 0.9572 (Simulation time: 00 hr 03 min 29 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 38152731 heartbeat IPC: 0.824 cumulative IPC: 0.9083 (Simulation time: 00 hr 04 min 47 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 51994545 heartbeat IPC: 0.7224 cumulative IPC: 0.8534 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 65410239 heartbeat IPC: 0.7454 cumulative IPC: 0.8294 (Simulation time: 00 hr 07 min 28 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 78518089 heartbeat IPC: 0.7629 cumulative IPC: 0.8175 (Simulation time: 00 hr 08 min 41 sec)
Heartbeat CPU 0 instructions: 90000013 cycles: 91501298 heartbeat IPC: 0.7702 cumulative IPC: 0.8104 (Simulation time: 00 hr 09 min 55 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 104932259 heartbeat IPC: 0.7445 cumulative IPC: 0.8015 (Simulation time: 00 hr 11 min 15 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 117731680 heartbeat IPC: 0.7813 cumulative IPC: 0.7992 (Simulation time: 00 hr 12 min 18 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 125465123 cumulative IPC: 0.797 (Simulation time: 00 hr 13 min 31 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 125465123 cumulative IPC: 0.797 (Simulation time: 00 hr 13 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase0_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.797 instructions: 100000000 cycles: 125465123
CPU 0 Branch Prediction Accuracy: 97.31% MPKI: 0.1494 Average ROB Occupancy at Mispredict: 8800
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01117
BRANCH_INDIRECT: 0.1331
BRANCH_CONDITIONAL: 0.0051
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1065850
LQ_STALL: 95523
SQ_STALL: 130247


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 275.54434
REPLAY_LOAD: 179.23706
NON_REPLAY_LOAD: 43.168392

== Total ==
ADDR_TRANS: 292077
REPLAY_LOAD: 353097
NON_REPLAY_LOAD: 420676

== Counts ==
ADDR_TRANS: 1060
REPLAY_LOAD: 1970
NON_REPLAY_LOAD: 9745

cpu0->cpu0_STLB TOTAL        ACCESS:     631828 HIT:     606131 MISS:      25697 MSHR_MERGE:          4
cpu0->cpu0_STLB LOAD         ACCESS:     631828 HIT:     606131 MISS:      25697 MSHR_MERGE:          4
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 410.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    3912169 HIT:    3017423 MISS:     894746 MSHR_MERGE:      88555
cpu0->cpu0_L2C LOAD         ACCESS:    2072609 HIT:    1866336 MISS:     206273 MSHR_MERGE:       9445
cpu0->cpu0_L2C RFO          ACCESS:      97737 HIT:      52389 MISS:      45348 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:    1468786 HIT:     872670 MISS:     596116 MSHR_MERGE:      79107
cpu0->cpu0_L2C WRITE        ACCESS:     224371 HIT:     223502 MISS:        869 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      48666 HIT:       2526 MISS:      46140 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1379656 ISSUED:    1379656 USEFUL:     456349 USELESS:      11706
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 96.31 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5625980 HIT:    3927435 MISS:    1698545 MSHR_MERGE:     426804
cpu0->cpu0_L1I LOAD         ACCESS:    5625980 HIT:    3927435 MISS:    1698545 MSHR_MERGE:     426804
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.16 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   17390302 HIT:   15198247 MISS:    2192055 MSHR_MERGE:    1155586
cpu0->cpu0_L1D LOAD         ACCESS:   13150030 HIT:   11588024 MISS:    1562006 MSHR_MERGE:     761136
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     650195 HIT:     487218 MISS:     162977 MSHR_MERGE:      73794
cpu0->cpu0_L1D WRITE        ACCESS:    3531455 HIT:    3113491 MISS:     417964 MSHR_MERGE:     320214
cpu0->cpu0_L1D TRANSLATION  ACCESS:      58622 HIT:       9514 MISS:      49108 MSHR_MERGE:        442
cpu0->cpu0_L1D PREFETCH REQUESTED:     706133 ISSUED:     650195 USEFUL:      57357 USELESS:      14333
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 38.11 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    4486964 HIT:    4148656 MISS:     338308 MSHR_MERGE:     165072
cpu0->cpu0_ITLB LOAD         ACCESS:    4486964 HIT:    4148656 MISS:     338308 MSHR_MERGE:     165072
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 8.568 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   16317680 HIT:   15583828 MISS:     733852 MSHR_MERGE:     275260
cpu0->cpu0_DTLB LOAD         ACCESS:   16317680 HIT:   15583828 MISS:     733852 MSHR_MERGE:     275260
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 26.49 cycles
cpu0->LLC TOTAL        ACCESS:     910974 HIT:     198642 MISS:     712332 MSHR_MERGE:       2700
cpu0->LLC LOAD         ACCESS:     196828 HIT:      64739 MISS:     132089 MSHR_MERGE:         53
cpu0->LLC RFO          ACCESS:      45345 HIT:      12803 MISS:      32542 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     517009 HIT:      11272 MISS:     505737 MSHR_MERGE:       2647
cpu0->LLC WRITE        ACCESS:     105652 HIT:     104707 MISS:        945 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      46140 HIT:       5121 MISS:      41019 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     120685
  ROW_BUFFER_MISS:     587999
  AVG DBUS CONGESTED CYCLE: 6.782
Channel 0 WQ ROW_BUFFER_HIT:      11019
  ROW_BUFFER_MISS:      57962
  FULL:          0
Channel 0 REFRESHES ISSUED:      10456

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       347421       103151        29957        24338
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           42          116          651        17264
  STLB miss resolved @ L2C                0           18          181          577         3542
  STLB miss resolved @ LLC                0           36          218         1537         5082
  STLB miss resolved @ MEM                0           53         1229         4002        33215

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              78210        17332       202218         3588         3020
---------------------------------------------------------------
  STLB miss resolved @ L1D                8            8           22          142          722
  STLB miss resolved @ L2C                6            7           33           76          229
  STLB miss resolved @ LLC               12            3           47          277          322
  STLB miss resolved @ MEM               65           12          183          522         3417
[2025-09-17 17:38:07] END   suite=cs trace=streaming_phase0_core2 (rc=0)
