#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Apr 16 07:44:27 2024
# Process ID: 110454
# Current directory: /home/vihangamuthumala/Documents/my_work/Nano-Processor
# Command line: vivado
# Log file: /home/vihangamuthumala/Documents/my_work/Nano-Processor/vivado.log
# Journal file: /home/vihangamuthumala/Documents/my_work/Nano-Processor/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 6103.238 ; gain = 116.766 ; free physical = 193 ; free virtual = 3190
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/Mux_8_W_4_B.vhd w ]
add_files -fileset sim_1 /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/Mux_8_W_4_B.vhd
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd w ]
add_files -fileset sim_1 /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd
update_compile_order -fileset sim_1
set_property top TB_Mux_8_W_4_B [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Mux_8_W_4_B' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_Mux_8_W_4_B_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TB_Mux_8_W_4_B
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 44cfa6dd40264a9699380bccba51978d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_Mux_8_W_4_B_behav xil_defaultlib.TB_Mux_8_W_4_B -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A0> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:41]
ERROR: [VRFC 10-718] formal port <A1> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:42]
ERROR: [VRFC 10-718] formal port <A2> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:43]
ERROR: [VRFC 10-718] formal port <A3> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:44]
ERROR: [VRFC 10-718] formal port <A4> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:45]
ERROR: [VRFC 10-718] formal port <A5> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:46]
ERROR: [VRFC 10-718] formal port <A6> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:47]
ERROR: [VRFC 10-718] formal port <A7> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:48]
ERROR: [VRFC 10-718] formal port <S> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:50]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mux_8_w_4_b in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Mux_8_W_4_B' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_Mux_8_W_4_B_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 44cfa6dd40264a9699380bccba51978d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_Mux_8_W_4_B_behav xil_defaultlib.TB_Mux_8_W_4_B -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <A0> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:41]
ERROR: [VRFC 10-718] formal port <A1> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:42]
ERROR: [VRFC 10-718] formal port <A2> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:43]
ERROR: [VRFC 10-718] formal port <A3> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:44]
ERROR: [VRFC 10-718] formal port <A4> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:45]
ERROR: [VRFC 10-718] formal port <A5> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:46]
ERROR: [VRFC 10-718] formal port <A6> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:47]
ERROR: [VRFC 10-718] formal port <A7> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:48]
ERROR: [VRFC 10-718] formal port <S> does not exist in entity <Mux_8_W_4_B>.  Please compare the definition of block <Mux_8_W_4_B> to its component declaration and its instantion to detect the mismatch. [/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sim_1/new/TB_Mux_8_W_4_B.vhd:50]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_mux_8_w_4_b in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Mux_8_W_4_B' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_Mux_8_W_4_B_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.srcs/sources_1/new/Mux_8_W_4_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_W_4_B
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 44cfa6dd40264a9699380bccba51978d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_Mux_8_W_4_B_behav xil_defaultlib.TB_Mux_8_W_4_B -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_W_4_B [mux_2_w_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_W_4_B [mux_8_w_4_b_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_mux_8_w_4_b
Built simulation snapshot TB_Mux_8_W_4_B_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim/xsim.dir/TB_Mux_8_W_4_B_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 16 08:04:13 2024...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6223.746 ; gain = 0.000 ; free physical = 187 ; free virtual = 3928
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Mux_8_W_4_B_behav -key {Behavioral:sim_1:Functional:TB_Mux_8_W_4_B} -tclbatch {TB_Mux_8_W_4_B.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Mux_8_W_4_B.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Mux_8_W_4_B_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 6292.523 ; gain = 68.777 ; free physical = 142 ; free virtual = 3901
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TB_Mux_8_W_4_B' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TB_Mux_8_W_4_B_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.1/bin/unwrapped/lnx64.o/xelab -wto 44cfa6dd40264a9699380bccba51978d --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_Mux_8_W_4_B_behav xil_defaultlib.TB_Mux_8_W_4_B -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/vihangamuthumala/Documents/my_work/Nano-Processor/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TB_Mux_8_W_4_B_behav -key {Behavioral:sim_1:Functional:TB_Mux_8_W_4_B} -tclbatch {TB_Mux_8_W_4_B.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source TB_Mux_8_W_4_B.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TB_Mux_8_W_4_B_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 16 08:08:10 2024...
