# Loading project processor
# Compile of reg.vhd was successful.
# Compile of reg_tb.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of decoder_tb.vhd was successful.
# Compile of bi_reg.vhd was successful.
# Compile of bi_reg_tb.vhd was successful.
# Compile of reg_file.vhd was successful.
# Compile of reg_file_tb.vhd was successful.
# Compile of ram_testbench.vhd was successful.
# Compile of counter_tb.vhd failed with 3 errors.
# Compile of counter.vhd was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of ram_tb.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of alsu.vhd failed with 5 errors.
# Compile of arithmetic_unit.vhd failed with 5 errors.
# Compile of logic_unit.vhd was successful.
# Compile of shift_unit.vhd was successful.
# Compile of adder_tb.vhd was successful.
# Compile of alsu_tb.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of cw_decoder.vhd was successful.
# Compile of cw_decoder_tb.vhd failed with 3 errors.
# Compile of constants.vhd was successful with warnings.
# Compile of manual_ctrl_tb.vhd was successful.
# 25 compiles, 5 failed with 16 errors.
# Compile of reg.vhd was successful.
# Compile of reg_tb.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of decoder_tb.vhd was successful.
# Compile of bi_reg.vhd was successful.
# Compile of bi_reg_tb.vhd was successful.
# Compile of reg_file.vhd was successful.
# Compile of reg_file_tb.vhd was successful.
# Compile of ram_testbench.vhd was successful.
# Compile of counter_tb.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of ram_tb.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of alsu.vhd failed with 5 errors.
# Compile of arithmetic_unit.vhd failed with 5 errors.
# Compile of logic_unit.vhd was successful.
# Compile of shift_unit.vhd was successful.
# Compile of adder_tb.vhd was successful.
# Compile of alsu_tb.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of cw_decoder.vhd was successful.
# Compile of cw_decoder_tb.vhd was successful.
# Compile of constants.vhd was successful with warnings.
# Compile of manual_ctrl_tb.vhd was successful.
# 25 compiles, 2 failed with 10 errors.
# Compile of reg.vhd was successful.
# Compile of reg_tb.vhd was successful.
# Compile of decoder.vhd was successful.
# Compile of decoder_tb.vhd was successful.
# Compile of bi_reg.vhd was successful.
# Compile of bi_reg_tb.vhd was successful.
# Compile of reg_file.vhd was successful.
# Compile of reg_file_tb.vhd was successful.
# Compile of ram_testbench.vhd was successful.
# Compile of counter_tb.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of ram_tb.vhd was successful.
# Compile of adder.vhd was successful.
# Compile of alsu.vhd was successful.
# Compile of arithmetic_unit.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of shift_unit.vhd was successful.
# Compile of adder_tb.vhd was successful.
# Compile of alsu_tb.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of cw_decoder.vhd was successful.
# Compile of cw_decoder_tb.vhd was successful.
# Compile of constants.vhd was successful with warnings.
# Compile of manual_ctrl_tb.vhd was successful.
# 25 compiles, 0 failed with no errors.
# Compile of reg.vhd was successful.
# Compile of reg_tb.vhd was successful with warnings.
# Compile of decoder.vhd was successful.
# Compile of decoder_tb.vhd was successful.
# Compile of bi_reg.vhd was successful.
# Compile of bi_reg_tb.vhd was successful with warnings.
# Compile of reg_file.vhd was successful.
# Compile of reg_file_tb.vhd was successful.
# Compile of ram_testbench.vhd was successful.
# Compile of counter_tb.vhd was successful.
# Compile of counter.vhd was successful.
# Compile of ram.vhd was successful with warnings.
# Compile of ram_tb.vhd was successful with warnings.
# Compile of adder.vhd was successful.
# Compile of alsu.vhd was successful.
# Compile of arithmetic_unit.vhd was successful.
# Compile of logic_unit.vhd was successful.
# Compile of shift_unit.vhd was successful.
# Compile of adder_tb.vhd was successful.
# Compile of alsu_tb.vhd was successful.
# Compile of full_adder.vhd was successful.
# Compile of cw_decoder.vhd was successful.
# Compile of cw_decoder_tb.vhd was successful.
# Compile of constants.vhd was successful with warnings.
# Compile of manual_ctrl_tb.vhd was successful.
# 25 compiles, 0 failed with no errors.
# Load canceled
# Compile of ctrl_master.vhd was successful with warnings.
# Compile of ctrl_master_tb.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim processor.ctrl_master_tb
# vsim processor.ctrl_master_tb 
# Start time: 14:54:02 on Dec 19,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading processor.p_constants
# Loading processor.ctrl_master_tb(behave)
# Loading processor.cw_decoder(mixed)
# Loading processor.decoder(behavioral)
# Loading processor.reg_file(structural)
# Loading processor.bi_reg_bare(structural)
# Loading processor.reg(behavorial)
# Loading processor.bi_reg(structural)
# Loading processor.ram(mixed_ram)
# Loading processor.alsu(structural)
# Loading processor.arithmetic_unit(behavioral)
# Loading processor.adder(structural)
# Loading processor.full_adder(dataflow)
# Loading processor.logic_unit(dataflow)
# Loading processor.shift_unit(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading processor.ctrl_master(mixed)
# Loading processor.counter(behavioral)
add wave -position insertpoint  \
sim:/ctrl_master_tb/control_word \
sim:/ctrl_master_tb/src_sel \
sim:/ctrl_master_tb/dst_sel \
sim:/ctrl_master_tb/alsu_sel \
sim:/ctrl_master_tb/clk \
sim:/ctrl_master_tb/br_offset_only \
sim:/ctrl_master_tb/mar_in1 \
sim:/ctrl_master_tb/mem_rd \
sim:/ctrl_master_tb/mem_wr \
sim:/ctrl_master_tb/halt \
sim:/ctrl_master_tb/nop \
sim:/ctrl_master_tb/cin_force \
sim:/ctrl_master_tb/force_flag \
sim:/ctrl_master_tb/src_en \
sim:/ctrl_master_tb/dst_en \
sim:/ctrl_master_tb/c_in \
sim:/ctrl_master_tb/data_1 \
sim:/ctrl_master_tb/flags_data_current \
sim:/ctrl_master_tb/flags_data_next \
sim:/ctrl_master_tb/data_2 \
sim:/ctrl_master_tb/mar_data_out \
sim:/ctrl_master_tb/mdr_data_in \
sim:/ctrl_master_tb/mdr_data_out \
sim:/ctrl_master_tb/tmp1_data_out \
sim:/ctrl_master_tb/tmp2_data_out \
sim:/ctrl_master_tb/IR_data_out \
sim:/ctrl_master_tb/period
restart -f
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ctrl_master_tb/ctrl_master_inst/used_reg_decoder_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ctrl_master_tb/cw_decoder_inst/decoder_inst_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /ctrl_master_tb/ctrl_master_inst/used_reg_decoder_inst
# ** Error: F&D: T0 is wrong!
#    Time: 4 ns  Iteration: 0  Instance: /ctrl_master_tb
# ** Error: F&D: T1 is wrong!
#    Time: 5 ns  Iteration: 0  Instance: /ctrl_master_tb
# ** Error: F&D: T0 is wrong!
#    Time: 7 ns  Iteration: 0  Instance: /ctrl_master_tb
# ** Error: F&D: T1 is wrong!
#    Time: 8 ns  Iteration: 0  Instance: /ctrl_master_tb
# ** Error: F&D: T0 is wrong!
#    Time: 10 ns  Iteration: 0  Instance: /ctrl_master_tb
# Compile of ctrl_master_tb.vhd was successful.
restart -f
# Loading processor.ctrl_master_tb(behave)
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ctrl_master_tb/ctrl_master_inst/used_reg_decoder_inst
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /ctrl_master_tb/cw_decoder_inst/decoder_inst_tb
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /ctrl_master_tb/ctrl_master_inst/used_reg_decoder_inst
# ** Error: F&D: T0 is wrong!
#    Time: 5 ns  Iteration: 0  Instance: /ctrl_master_tb
# ** Error: F&D: T1 is wrong!
#    Time: 6 ns  Iteration: 0  Instance: /ctrl_master_tb
# ** Error: F&D: T0 is wrong!
#    Time: 9 ns  Iteration: 0  Instance: /ctrl_master_tb
# ** Error: F&D: T1 is wrong!
#    Time: 10 ns  Iteration: 0  Instance: /ctrl_master_tb
