digraph "CFG for '_Z16PowerInterleavedP15HIP_vector_typeIfLj4EES1_' function" {
	label="CFG for '_Z16PowerInterleavedP15HIP_vector_typeIfLj4EES1_' function";

	Node0x5b4b310 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%2:\l  %3 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %4 = getelementptr i8, i8 addrspace(4)* %3, i64 4\l  %5 = bitcast i8 addrspace(4)* %4 to i16 addrspace(4)*\l  %6 = load i16, i16 addrspace(4)* %5, align 4, !range !4, !invariant.load !5\l  %7 = zext i16 %6 to i32\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %9 = mul i32 %8, %7\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %11 = add i32 %9, %10\l  %12 = zext i32 %11 to i64\l  %13 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %12, i32 0, i32 0, i32 0, i64 0\l  %14 = load float, float addrspace(1)* %13, align 16, !tbaa !7,\l... !amdgpu.noclobber !5\l  %15 = fmul contract float %14, %14\l  %16 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %12, i32 0, i32 0, i32 0, i64 1\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %18 = fmul contract float %17, %17\l  %19 = fadd contract float %15, %18\l  %20 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %12, i32 0, i32 0, i32 0, i64 0\l  %21 = load float, float addrspace(1)* %20, align 16, !tbaa !7,\l... !amdgpu.noclobber !5\l  %22 = fadd contract float %21, %19\l  store float %22, float addrspace(1)* %20, align 16, !tbaa !7\l  %23 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %12, i32 0, i32 0, i32 0, i64 2\l  %24 = load float, float addrspace(1)* %23, align 8, !tbaa !7\l  %25 = fmul contract float %24, %24\l  %26 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %12, i32 0, i32 0, i32 0, i64 3\l  %27 = load float, float addrspace(1)* %26, align 4, !tbaa !7\l  %28 = fmul contract float %27, %27\l  %29 = fadd contract float %25, %28\l  %30 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %12, i32 0, i32 0, i32 0, i64 1\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %32 = fadd contract float %31, %29\l  store float %32, float addrspace(1)* %30, align 4, !tbaa !7\l  %33 = load float, float addrspace(1)* %13, align 16, !tbaa !7\l  %34 = load float, float addrspace(1)* %23, align 8, !tbaa !7\l  %35 = fmul contract float %33, %34\l  %36 = load float, float addrspace(1)* %16, align 4, !tbaa !7\l  %37 = load float, float addrspace(1)* %26, align 4, !tbaa !7\l  %38 = fmul contract float %36, %37\l  %39 = fadd contract float %35, %38\l  %40 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %12, i32 0, i32 0, i32 0, i64 2\l  %41 = load float, float addrspace(1)* %40, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %42 = fadd contract float %41, %39\l  store float %42, float addrspace(1)* %40, align 8, !tbaa !7\l  %43 = load float, float addrspace(1)* %16, align 4, !tbaa !7\l  %44 = load float, float addrspace(1)* %23, align 8, !tbaa !7\l  %45 = fmul contract float %43, %44\l  %46 = load float, float addrspace(1)* %13, align 16, !tbaa !7\l  %47 = load float, float addrspace(1)* %26, align 4, !tbaa !7\l  %48 = fmul contract float %46, %47\l  %49 = fsub contract float %45, %48\l  %50 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %12, i32 0, i32 0, i32 0, i64 3\l  %51 = load float, float addrspace(1)* %50, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %52 = fadd contract float %51, %49\l  store float %52, float addrspace(1)* %50, align 4, !tbaa !7\l  ret void\l}"];
}
