
SC2104D-Lab5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ac30  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f0c  0800adc0  0800adc0  0000bdc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bccc  0800bccc  0000d1e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800bccc  0800bccc  0000cccc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bcd4  0800bcd4  0000d1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bcd4  0800bcd4  0000ccd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bcd8  0800bcd8  0000ccd8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800bcdc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d1e0  2**0
                  CONTENTS
 10 .bss          0000092c  200001e0  200001e0  0000d1e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000b0c  20000b0c  0000d1e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d1e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000135cd  00000000  00000000  0000d210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000028d6  00000000  00000000  000207dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012f8  00000000  00000000  000230b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ef6  00000000  00000000  000243b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000378e  00000000  00000000  000252a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015f35  00000000  00000000  00028a34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dd168  00000000  00000000  0003e969  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011bad1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006274  00000000  00000000  0011bb14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004d  00000000  00000000  00121d88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ada8 	.word	0x0800ada8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800ada8 	.word	0x0800ada8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <icm_get_gz_dps>:
	// Forward declaration (put near the top, before icm_get_gz_dps)
	static uint8_t icm_read_accel_gyro(int16_t *ax, int16_t *ay, int16_t *az,
	                                   int16_t *gx, int16_t *gy, int16_t *gz);

	static float icm_get_gz_dps(void)
	{
 8000ed4:	b590      	push	{r4, r7, lr}
 8000ed6:	b087      	sub	sp, #28
 8000ed8:	af02      	add	r7, sp, #8
	    int16_t ax, ay, az, gx, gy, gz;
	    if (!icm_read_accel_gyro(&ax,&ay,&az,&gx,&gy,&gz)) return 0.0f;
 8000eda:	f107 0408 	add.w	r4, r7, #8
 8000ede:	f107 020a 	add.w	r2, r7, #10
 8000ee2:	f107 010c 	add.w	r1, r7, #12
 8000ee6:	f107 000e 	add.w	r0, r7, #14
 8000eea:	1d3b      	adds	r3, r7, #4
 8000eec:	9301      	str	r3, [sp, #4]
 8000eee:	1dbb      	adds	r3, r7, #6
 8000ef0:	9300      	str	r3, [sp, #0]
 8000ef2:	4623      	mov	r3, r4
 8000ef4:	f000 f8fe 	bl	80010f4 <icm_read_accel_gyro>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d102      	bne.n	8000f04 <icm_get_gz_dps+0x30>
 8000efe:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000f28 <icm_get_gz_dps+0x54>
 8000f02:	e009      	b.n	8000f18 <icm_get_gz_dps+0x44>

	    // Common assumption: gyro full-scale = 250 dps => 131 LSB/dps
	    // If you configure a different range later, update this constant.
	    return ((float)gz / 131.0f);
 8000f04:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000f08:	ee07 3a90 	vmov	s15, r3
 8000f0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f10:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8000f2c <icm_get_gz_dps+0x58>
 8000f14:	ee87 7aa6 	vdiv.f32	s14, s15, s13
	}
 8000f18:	eef0 7a47 	vmov.f32	s15, s14
 8000f1c:	eeb0 0a67 	vmov.f32	s0, s15
 8000f20:	3714      	adds	r7, #20
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd90      	pop	{r4, r7, pc}
 8000f26:	bf00      	nop
 8000f28:	00000000 	.word	0x00000000
 8000f2c:	43030000 	.word	0x43030000

08000f30 <gyro_calibrate_bias>:

	static void gyro_calibrate_bias(void)
	{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
	    const int N = 300;
 8000f36:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8000f3a:	607b      	str	r3, [r7, #4]
	    float sum = 0.0f;
 8000f3c:	f04f 0300 	mov.w	r3, #0
 8000f40:	60fb      	str	r3, [r7, #12]

	    for (int i = 0; i < N; i++) {
 8000f42:	2300      	movs	r3, #0
 8000f44:	60bb      	str	r3, [r7, #8]
 8000f46:	e00f      	b.n	8000f68 <gyro_calibrate_bias+0x38>
	        sum += icm_get_gz_dps();
 8000f48:	f7ff ffc4 	bl	8000ed4 <icm_get_gz_dps>
 8000f4c:	eeb0 7a40 	vmov.f32	s14, s0
 8000f50:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f54:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000f58:	edc7 7a03 	vstr	s15, [r7, #12]
	        HAL_Delay(5);
 8000f5c:	2005      	movs	r0, #5
 8000f5e:	f002 f849 	bl	8002ff4 <HAL_Delay>
	    for (int i = 0; i < N; i++) {
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	3301      	adds	r3, #1
 8000f66:	60bb      	str	r3, [r7, #8]
 8000f68:	68ba      	ldr	r2, [r7, #8]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	dbeb      	blt.n	8000f48 <gyro_calibrate_bias+0x18>
	    }
	    gyro_z_bias_dps = sum / (float)N;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	ee07 3a90 	vmov	s15, r3
 8000f76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f7a:	edd7 6a03 	vldr	s13, [r7, #12]
 8000f7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f82:	4b03      	ldr	r3, [pc, #12]	@ (8000f90 <gyro_calibrate_bias+0x60>)
 8000f84:	edc3 7a00 	vstr	s15, [r3]
	}
 8000f88:	bf00      	nop
 8000f8a:	3710      	adds	r7, #16
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	2000057c 	.word	0x2000057c

08000f94 <delay_us>:
	void delay_us(uint16_t us) {
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	80fb      	strh	r3, [r7, #6]
	    __HAL_TIM_SET_COUNTER(&htim6, 0);  // set the counter value to 0
 8000f9e:	4b09      	ldr	r3, [pc, #36]	@ (8000fc4 <delay_us+0x30>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	625a      	str	r2, [r3, #36]	@ 0x24
	    while(__HAL_TIM_GET_COUNTER(&htim6) < us); // hold until us
 8000fa6:	bf00      	nop
 8000fa8:	4b06      	ldr	r3, [pc, #24]	@ (8000fc4 <delay_us+0x30>)
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000fae:	88fb      	ldrh	r3, [r7, #6]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d3f9      	bcc.n	8000fa8 <delay_us+0x14>
	}
 8000fb4:	bf00      	nop
 8000fb6:	bf00      	nop
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	200003b8 	.word	0x200003b8

08000fc8 <icm_write_u8>:

	static volatile uint8_t oled_page = 1;  // 1..8
	static volatile uint8_t imu_ready = 0;

	static HAL_StatusTypeDef icm_write_u8(uint8_t reg, uint8_t val)
	{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b086      	sub	sp, #24
 8000fcc:	af04      	add	r7, sp, #16
 8000fce:	4603      	mov	r3, r0
 8000fd0:	460a      	mov	r2, r1
 8000fd2:	71fb      	strb	r3, [r7, #7]
 8000fd4:	4613      	mov	r3, r2
 8000fd6:	71bb      	strb	r3, [r7, #6]
	    return HAL_I2C_Mem_Write(&hi2c2, ICM20948_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &val, 1, 100);
 8000fd8:	79fb      	ldrb	r3, [r7, #7]
 8000fda:	b29a      	uxth	r2, r3
 8000fdc:	2364      	movs	r3, #100	@ 0x64
 8000fde:	9302      	str	r3, [sp, #8]
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	9301      	str	r3, [sp, #4]
 8000fe4:	1dbb      	adds	r3, r7, #6
 8000fe6:	9300      	str	r3, [sp, #0]
 8000fe8:	2301      	movs	r3, #1
 8000fea:	21d0      	movs	r1, #208	@ 0xd0
 8000fec:	4803      	ldr	r0, [pc, #12]	@ (8000ffc <icm_write_u8+0x34>)
 8000fee:	f002 ff63 	bl	8003eb8 <HAL_I2C_Mem_Write>
 8000ff2:	4603      	mov	r3, r0
	}
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	3708      	adds	r7, #8
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	20000244 	.word	0x20000244

08001000 <icm_read>:

	static HAL_StatusTypeDef icm_read(uint8_t reg, uint8_t *buf, uint16_t len)
	{
 8001000:	b580      	push	{r7, lr}
 8001002:	b086      	sub	sp, #24
 8001004:	af04      	add	r7, sp, #16
 8001006:	4603      	mov	r3, r0
 8001008:	6039      	str	r1, [r7, #0]
 800100a:	71fb      	strb	r3, [r7, #7]
 800100c:	4613      	mov	r3, r2
 800100e:	80bb      	strh	r3, [r7, #4]
	    return HAL_I2C_Mem_Read(&hi2c2, ICM20948_ADDR, reg, I2C_MEMADD_SIZE_8BIT, buf, len, 100);
 8001010:	79fb      	ldrb	r3, [r7, #7]
 8001012:	b29a      	uxth	r2, r3
 8001014:	2364      	movs	r3, #100	@ 0x64
 8001016:	9302      	str	r3, [sp, #8]
 8001018:	88bb      	ldrh	r3, [r7, #4]
 800101a:	9301      	str	r3, [sp, #4]
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	9300      	str	r3, [sp, #0]
 8001020:	2301      	movs	r3, #1
 8001022:	21d0      	movs	r1, #208	@ 0xd0
 8001024:	4803      	ldr	r0, [pc, #12]	@ (8001034 <icm_read+0x34>)
 8001026:	f003 f841 	bl	80040ac <HAL_I2C_Mem_Read>
 800102a:	4603      	mov	r3, r0
	}
 800102c:	4618      	mov	r0, r3
 800102e:	3708      	adds	r7, #8
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	20000244 	.word	0x20000244

08001038 <icm_select_bank>:

	static void icm_select_bank(uint8_t bank) // bank: 0..3
	{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	4603      	mov	r3, r0
 8001040:	71fb      	strb	r3, [r7, #7]
	    // Datasheet uses USER_BANK in REG_BANK_SEL; common libs set bank in bits [5:4]
	    icm_write_u8(REG_BANK_SEL, (bank << 4));
 8001042:	79fb      	ldrb	r3, [r7, #7]
 8001044:	011b      	lsls	r3, r3, #4
 8001046:	b2db      	uxtb	r3, r3
 8001048:	4619      	mov	r1, r3
 800104a:	207f      	movs	r0, #127	@ 0x7f
 800104c:	f7ff ffbc 	bl	8000fc8 <icm_write_u8>
	}
 8001050:	bf00      	nop
 8001052:	3708      	adds	r7, #8
 8001054:	46bd      	mov	sp, r7
 8001056:	bd80      	pop	{r7, pc}

08001058 <icm_whoami>:

	static uint8_t icm_whoami(void)
	{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
	    uint8_t v = 0x00;
 800105e:	2300      	movs	r3, #0
 8001060:	71fb      	strb	r3, [r7, #7]
	    icm_select_bank(0);
 8001062:	2000      	movs	r0, #0
 8001064:	f7ff ffe8 	bl	8001038 <icm_select_bank>
	    if (icm_read(WHO_AM_I, &v, 1) != HAL_OK) return 0x00;
 8001068:	1dfb      	adds	r3, r7, #7
 800106a:	2201      	movs	r2, #1
 800106c:	4619      	mov	r1, r3
 800106e:	2000      	movs	r0, #0
 8001070:	f7ff ffc6 	bl	8001000 <icm_read>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <icm_whoami+0x26>
 800107a:	2300      	movs	r3, #0
 800107c:	e000      	b.n	8001080 <icm_whoami+0x28>
	    return v;
 800107e:	79fb      	ldrb	r3, [r7, #7]
	}
 8001080:	4618      	mov	r0, r3
 8001082:	3708      	adds	r7, #8
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <icm_init_minimal>:

	static uint8_t icm_init_minimal(void)
	{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
	    icm_select_bank(0);
 800108e:	2000      	movs	r0, #0
 8001090:	f7ff ffd2 	bl	8001038 <icm_select_bank>

	    // Wake from sleep: write 0x01 to PWR_MGMT_1 (common init sequence)
	    // (Clock select + sleep cleared)
	    if (icm_write_u8(PWR_MGMT_1, 0x01) != HAL_OK) return 0;
 8001094:	2101      	movs	r1, #1
 8001096:	2006      	movs	r0, #6
 8001098:	f7ff ff96 	bl	8000fc8 <icm_write_u8>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <icm_init_minimal+0x1e>
 80010a2:	2300      	movs	r3, #0
 80010a4:	e00c      	b.n	80010c0 <icm_init_minimal+0x38>

	    HAL_Delay(50);
 80010a6:	2032      	movs	r0, #50	@ 0x32
 80010a8:	f001 ffa4 	bl	8002ff4 <HAL_Delay>

	    // Verify sensor ID
	    uint8_t id = icm_whoami();
 80010ac:	f7ff ffd4 	bl	8001058 <icm_whoami>
 80010b0:	4603      	mov	r3, r0
 80010b2:	71fb      	strb	r3, [r7, #7]
	    if (id != 0xEA) return 0;
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	2bea      	cmp	r3, #234	@ 0xea
 80010b8:	d001      	beq.n	80010be <icm_init_minimal+0x36>
 80010ba:	2300      	movs	r3, #0
 80010bc:	e000      	b.n	80010c0 <icm_init_minimal+0x38>

	    return 1;
 80010be:	2301      	movs	r3, #1
	}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <be16_to_i16>:
	    OLED_Refresh_Gram();
	}


	static int16_t be16_to_i16(uint8_t hi, uint8_t lo)
	{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	460a      	mov	r2, r1
 80010d2:	71fb      	strb	r3, [r7, #7]
 80010d4:	4613      	mov	r3, r2
 80010d6:	71bb      	strb	r3, [r7, #6]
	    return (int16_t)((hi << 8) | lo);
 80010d8:	79fb      	ldrb	r3, [r7, #7]
 80010da:	b21b      	sxth	r3, r3
 80010dc:	021b      	lsls	r3, r3, #8
 80010de:	b21a      	sxth	r2, r3
 80010e0:	79bb      	ldrb	r3, [r7, #6]
 80010e2:	b21b      	sxth	r3, r3
 80010e4:	4313      	orrs	r3, r2
 80010e6:	b21b      	sxth	r3, r3
	}
 80010e8:	4618      	mov	r0, r3
 80010ea:	370c      	adds	r7, #12
 80010ec:	46bd      	mov	sp, r7
 80010ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f2:	4770      	bx	lr

080010f4 <icm_read_accel_gyro>:

	static uint8_t icm_read_accel_gyro(int16_t *ax, int16_t *ay, int16_t *az,
	                                   int16_t *gx, int16_t *gy, int16_t *gz)
	{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b088      	sub	sp, #32
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	60f8      	str	r0, [r7, #12]
 80010fc:	60b9      	str	r1, [r7, #8]
 80010fe:	607a      	str	r2, [r7, #4]
 8001100:	603b      	str	r3, [r7, #0]
	    uint8_t buf[12];
	    icm_select_bank(0);
 8001102:	2000      	movs	r0, #0
 8001104:	f7ff ff98 	bl	8001038 <icm_select_bank>

	    // Read accel(6) + gyro(6) in two reads to keep it simple & reliable
	    if (icm_read(ACCEL_XOUT_H, buf, 6) != HAL_OK) return 0;
 8001108:	f107 0314 	add.w	r3, r7, #20
 800110c:	2206      	movs	r2, #6
 800110e:	4619      	mov	r1, r3
 8001110:	202d      	movs	r0, #45	@ 0x2d
 8001112:	f7ff ff75 	bl	8001000 <icm_read>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <icm_read_accel_gyro+0x2c>
 800111c:	2300      	movs	r3, #0
 800111e:	e048      	b.n	80011b2 <icm_read_accel_gyro+0xbe>
	    *ax = be16_to_i16(buf[0], buf[1]);
 8001120:	7d3b      	ldrb	r3, [r7, #20]
 8001122:	7d7a      	ldrb	r2, [r7, #21]
 8001124:	4611      	mov	r1, r2
 8001126:	4618      	mov	r0, r3
 8001128:	f7ff ffce 	bl	80010c8 <be16_to_i16>
 800112c:	4603      	mov	r3, r0
 800112e:	461a      	mov	r2, r3
 8001130:	68fb      	ldr	r3, [r7, #12]
 8001132:	801a      	strh	r2, [r3, #0]
	    *ay = be16_to_i16(buf[2], buf[3]);
 8001134:	7dbb      	ldrb	r3, [r7, #22]
 8001136:	7dfa      	ldrb	r2, [r7, #23]
 8001138:	4611      	mov	r1, r2
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff ffc4 	bl	80010c8 <be16_to_i16>
 8001140:	4603      	mov	r3, r0
 8001142:	461a      	mov	r2, r3
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	801a      	strh	r2, [r3, #0]
	    *az = be16_to_i16(buf[4], buf[5]);
 8001148:	7e3b      	ldrb	r3, [r7, #24]
 800114a:	7e7a      	ldrb	r2, [r7, #25]
 800114c:	4611      	mov	r1, r2
 800114e:	4618      	mov	r0, r3
 8001150:	f7ff ffba 	bl	80010c8 <be16_to_i16>
 8001154:	4603      	mov	r3, r0
 8001156:	461a      	mov	r2, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	801a      	strh	r2, [r3, #0]

	    if (icm_read(GYRO_XOUT_H, buf, 6) != HAL_OK) return 0;
 800115c:	f107 0314 	add.w	r3, r7, #20
 8001160:	2206      	movs	r2, #6
 8001162:	4619      	mov	r1, r3
 8001164:	2033      	movs	r0, #51	@ 0x33
 8001166:	f7ff ff4b 	bl	8001000 <icm_read>
 800116a:	4603      	mov	r3, r0
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <icm_read_accel_gyro+0x80>
 8001170:	2300      	movs	r3, #0
 8001172:	e01e      	b.n	80011b2 <icm_read_accel_gyro+0xbe>
	    *gx = be16_to_i16(buf[0], buf[1]);
 8001174:	7d3b      	ldrb	r3, [r7, #20]
 8001176:	7d7a      	ldrb	r2, [r7, #21]
 8001178:	4611      	mov	r1, r2
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff ffa4 	bl	80010c8 <be16_to_i16>
 8001180:	4603      	mov	r3, r0
 8001182:	461a      	mov	r2, r3
 8001184:	683b      	ldr	r3, [r7, #0]
 8001186:	801a      	strh	r2, [r3, #0]
	    *gy = be16_to_i16(buf[2], buf[3]);
 8001188:	7dbb      	ldrb	r3, [r7, #22]
 800118a:	7dfa      	ldrb	r2, [r7, #23]
 800118c:	4611      	mov	r1, r2
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff ff9a 	bl	80010c8 <be16_to_i16>
 8001194:	4603      	mov	r3, r0
 8001196:	461a      	mov	r2, r3
 8001198:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800119a:	801a      	strh	r2, [r3, #0]
	    *gz = be16_to_i16(buf[4], buf[5]);
 800119c:	7e3b      	ldrb	r3, [r7, #24]
 800119e:	7e7a      	ldrb	r2, [r7, #25]
 80011a0:	4611      	mov	r1, r2
 80011a2:	4618      	mov	r0, r3
 80011a4:	f7ff ff90 	bl	80010c8 <be16_to_i16>
 80011a8:	4603      	mov	r3, r0
 80011aa:	461a      	mov	r2, r3
 80011ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011ae:	801a      	strh	r2, [r3, #0]

	    return 1;
 80011b0:	2301      	movs	r3, #1
	}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3720      	adds	r7, #32
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
	...

080011bc <HAL_TIM_IC_CaptureCallback>:
	float_t Ki = 0;

#define PWM_ARR 7199   // same as TIM1->ARR / htim1.Init.Period


	void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
	    // Existing encoder callback for TIM2
	    if (htim->Instance == TIM2) {
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011cc:	d11b      	bne.n	8001206 <HAL_TIM_IC_CaptureCallback+0x4a>
	        counter = __HAL_TIM_GET_COUNTER(htim);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011d4:	4a32      	ldr	r2, [pc, #200]	@ (80012a0 <HAL_TIM_IC_CaptureCallback+0xe4>)
 80011d6:	6013      	str	r3, [r2, #0]
	        count = (int16_t)counter;
 80011d8:	4b31      	ldr	r3, [pc, #196]	@ (80012a0 <HAL_TIM_IC_CaptureCallback+0xe4>)
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	b21a      	sxth	r2, r3
 80011de:	4b31      	ldr	r3, [pc, #196]	@ (80012a4 <HAL_TIM_IC_CaptureCallback+0xe8>)
 80011e0:	801a      	strh	r2, [r3, #0]
	        position = count/2;  // x2 encoding
 80011e2:	4b30      	ldr	r3, [pc, #192]	@ (80012a4 <HAL_TIM_IC_CaptureCallback+0xe8>)
 80011e4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011e8:	0fda      	lsrs	r2, r3, #31
 80011ea:	4413      	add	r3, r2
 80011ec:	105b      	asrs	r3, r3, #1
 80011ee:	b21a      	sxth	r2, r3
 80011f0:	4b2d      	ldr	r3, [pc, #180]	@ (80012a8 <HAL_TIM_IC_CaptureCallback+0xec>)
 80011f2:	801a      	strh	r2, [r3, #0]
	        angle = count/2;     // x2 encoding
 80011f4:	4b2b      	ldr	r3, [pc, #172]	@ (80012a4 <HAL_TIM_IC_CaptureCallback+0xe8>)
 80011f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011fa:	0fda      	lsrs	r2, r3, #31
 80011fc:	4413      	add	r3, r2
 80011fe:	105b      	asrs	r3, r3, #1
 8001200:	b21a      	sxth	r2, r3
 8001202:	4b2a      	ldr	r3, [pc, #168]	@ (80012ac <HAL_TIM_IC_CaptureCallback+0xf0>)
 8001204:	801a      	strh	r2, [r3, #0]
	    }

	    // NEW: Ultrasonic sensor callback for TIM8
	    if (htim->Instance == TIM8) {
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a29      	ldr	r2, [pc, #164]	@ (80012b0 <HAL_TIM_IC_CaptureCallback+0xf4>)
 800120c:	4293      	cmp	r3, r2
 800120e:	d143      	bne.n	8001298 <HAL_TIM_IC_CaptureCallback+0xdc>
	        if (firstEdge == 0) {
 8001210:	4b28      	ldr	r3, [pc, #160]	@ (80012b4 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d10b      	bne.n	8001230 <HAL_TIM_IC_CaptureCallback+0x74>
	            firstEdge = 1;
 8001218:	4b26      	ldr	r3, [pc, #152]	@ (80012b4 <HAL_TIM_IC_CaptureCallback+0xf8>)
 800121a:	2201      	movs	r2, #1
 800121c:	601a      	str	r2, [r3, #0]
	            tc1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800121e:	2104      	movs	r1, #4
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f005 f963 	bl	80064ec <HAL_TIM_ReadCapturedValue>
 8001226:	4603      	mov	r3, r0
 8001228:	461a      	mov	r2, r3
 800122a:	4b23      	ldr	r3, [pc, #140]	@ (80012b8 <HAL_TIM_IC_CaptureCallback+0xfc>)
 800122c:	601a      	str	r2, [r3, #0]
	            distance_cm = echo * 0.01715f;  // (343/2) / 10000

	            __HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
	        }
	    }
	}
 800122e:	e033      	b.n	8001298 <HAL_TIM_IC_CaptureCallback+0xdc>
	            firstEdge = 0;
 8001230:	4b20      	ldr	r3, [pc, #128]	@ (80012b4 <HAL_TIM_IC_CaptureCallback+0xf8>)
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
	            tc2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001236:	2104      	movs	r1, #4
 8001238:	6878      	ldr	r0, [r7, #4]
 800123a:	f005 f957 	bl	80064ec <HAL_TIM_ReadCapturedValue>
 800123e:	4603      	mov	r3, r0
 8001240:	461a      	mov	r2, r3
 8001242:	4b1e      	ldr	r3, [pc, #120]	@ (80012bc <HAL_TIM_IC_CaptureCallback+0x100>)
 8001244:	601a      	str	r2, [r3, #0]
	            if (tc2 > tc1)
 8001246:	4b1d      	ldr	r3, [pc, #116]	@ (80012bc <HAL_TIM_IC_CaptureCallback+0x100>)
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	4b1b      	ldr	r3, [pc, #108]	@ (80012b8 <HAL_TIM_IC_CaptureCallback+0xfc>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	429a      	cmp	r2, r3
 8001250:	dd07      	ble.n	8001262 <HAL_TIM_IC_CaptureCallback+0xa6>
	                echo = tc2 - tc1;
 8001252:	4b1a      	ldr	r3, [pc, #104]	@ (80012bc <HAL_TIM_IC_CaptureCallback+0x100>)
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	4b18      	ldr	r3, [pc, #96]	@ (80012b8 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	4a18      	ldr	r2, [pc, #96]	@ (80012c0 <HAL_TIM_IC_CaptureCallback+0x104>)
 800125e:	6013      	str	r3, [r2, #0]
 8001260:	e009      	b.n	8001276 <HAL_TIM_IC_CaptureCallback+0xba>
	                echo = (0xffff - tc1) + tc2;
 8001262:	4b15      	ldr	r3, [pc, #84]	@ (80012b8 <HAL_TIM_IC_CaptureCallback+0xfc>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f5c3 437f 	rsb	r3, r3, #65280	@ 0xff00
 800126a:	33ff      	adds	r3, #255	@ 0xff
 800126c:	4a13      	ldr	r2, [pc, #76]	@ (80012bc <HAL_TIM_IC_CaptureCallback+0x100>)
 800126e:	6812      	ldr	r2, [r2, #0]
 8001270:	4413      	add	r3, r2
 8001272:	4a13      	ldr	r2, [pc, #76]	@ (80012c0 <HAL_TIM_IC_CaptureCallback+0x104>)
 8001274:	6013      	str	r3, [r2, #0]
	            distance_cm = echo * 0.01715f;  // (343/2) / 10000
 8001276:	4b12      	ldr	r3, [pc, #72]	@ (80012c0 <HAL_TIM_IC_CaptureCallback+0x104>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	ee07 3a90 	vmov	s15, r3
 800127e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001282:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80012c4 <HAL_TIM_IC_CaptureCallback+0x108>
 8001286:	ee67 7a87 	vmul.f32	s15, s15, s14
 800128a:	4b0f      	ldr	r3, [pc, #60]	@ (80012c8 <HAL_TIM_IC_CaptureCallback+0x10c>)
 800128c:	edc3 7a00 	vstr	s15, [r3]
	            __HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2200      	movs	r2, #0
 8001296:	625a      	str	r2, [r3, #36]	@ 0x24
	}
 8001298:	bf00      	nop
 800129a:	3708      	adds	r7, #8
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	20000584 	.word	0x20000584
 80012a4:	20000588 	.word	0x20000588
 80012a8:	20000590 	.word	0x20000590
 80012ac:	20000592 	.word	0x20000592
 80012b0:	40010400 	.word	0x40010400
 80012b4:	20000574 	.word	0x20000574
 80012b8:	2000056c 	.word	0x2000056c
 80012bc:	20000570 	.word	0x20000570
 80012c0:	20000568 	.word	0x20000568
 80012c4:	3c8c7e28 	.word	0x3c8c7e28
 80012c8:	20000578 	.word	0x20000578

080012cc <MotorDrive_enable>:
//			else
//				start = 0;
//			}
//	}

	void MotorDrive_enable(void) {
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
		  //Enable PWM through TIM4-CH1/CH4 to drive the DC motor - Rev D board
		  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);  // on Motor drive A interface
 80012d0:	2108      	movs	r1, #8
 80012d2:	480c      	ldr	r0, [pc, #48]	@ (8001304 <MotorDrive_enable+0x38>)
 80012d4:	f004 fa3e 	bl	8005754 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);  // on Motor drive A interface
 80012d8:	210c      	movs	r1, #12
 80012da:	480a      	ldr	r0, [pc, #40]	@ (8001304 <MotorDrive_enable+0x38>)
 80012dc:	f004 fa3a 	bl	8005754 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);  // on Motor drive D interface
 80012e0:	2108      	movs	r1, #8
 80012e2:	4809      	ldr	r0, [pc, #36]	@ (8001308 <MotorDrive_enable+0x3c>)
 80012e4:	f004 fa36 	bl	8005754 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);  // on Motor drive D interface
 80012e8:	210c      	movs	r1, #12
 80012ea:	4807      	ldr	r0, [pc, #28]	@ (8001308 <MotorDrive_enable+0x3c>)
 80012ec:	f004 fa32 	bl	8005754 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);//cout
 80012f0:	2100      	movs	r1, #0
 80012f2:	4805      	ldr	r0, [pc, #20]	@ (8001308 <MotorDrive_enable+0x3c>)
 80012f4:	f004 fa2e 	bl	8005754 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);//cout
 80012f8:	2104      	movs	r1, #4
 80012fa:	4803      	ldr	r0, [pc, #12]	@ (8001308 <MotorDrive_enable+0x3c>)
 80012fc:	f004 fa2a 	bl	8005754 <HAL_TIM_PWM_Start>

	}
 8001300:	bf00      	nop
 8001302:	bd80      	pop	{r7, pc}
 8001304:	20000328 	.word	0x20000328
 8001308:	20000298 	.word	0x20000298

0800130c <MotorC_stop>:
		__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0); // IN1=0
	  } else {
		__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, 0); // IN2=0
	  }
	}
	void MotorC_stop(void){
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, PWM_ARR);
 8001310:	4b07      	ldr	r3, [pc, #28]	@ (8001330 <MotorC_stop+0x24>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001318:	635a      	str	r2, [r3, #52]	@ 0x34
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, PWM_ARR);
 800131a:	4b05      	ldr	r3, [pc, #20]	@ (8001330 <MotorC_stop+0x24>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001322:	639a      	str	r2, [r3, #56]	@ 0x38
	}
 8001324:	bf00      	nop
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	20000298 	.word	0x20000298

08001334 <Servo_SetPWM>:
//	    __HAL_TIM_SetCompare(&htim12, TIM_CHANNEL_1, pwm_value);
//
//	    servo_current = pwm_value;
//	}
	void Servo_SetPWM(int32_t us)
	{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
	    // TIM12 configured so 1 tick = 1us (PSC=71), period = 20ms (ARR=19999)
	    // Typical servo: 1000us to 2000us, center 1500us
	    if (us < 1000) us = 1000;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001342:	da02      	bge.n	800134a <Servo_SetPWM+0x16>
 8001344:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001348:	607b      	str	r3, [r7, #4]
	    if (us > 2000) us = 2000;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001350:	dd02      	ble.n	8001358 <Servo_SetPWM+0x24>
 8001352:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001356:	607b      	str	r3, [r7, #4]

	    __HAL_TIM_SetCompare(&htim12, TIM_CHANNEL_1, us);
 8001358:	4b06      	ldr	r3, [pc, #24]	@ (8001374 <Servo_SetPWM+0x40>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	635a      	str	r2, [r3, #52]	@ 0x34
	    servo_current = us;
 8001360:	4a05      	ldr	r2, [pc, #20]	@ (8001378 <Servo_SetPWM+0x44>)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6013      	str	r3, [r2, #0]
	}
 8001366:	bf00      	nop
 8001368:	370c      	adds	r7, #12
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	20000448 	.word	0x20000448
 8001378:	20000004 	.word	0x20000004

0800137c <Servo_Init>:

	void Servo_Init(void) {
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
	    // Start PWM on TIM12 Channel 1
	    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 8001380:	2100      	movs	r1, #0
 8001382:	4805      	ldr	r0, [pc, #20]	@ (8001398 <Servo_Init+0x1c>)
 8001384:	f004 f9e6 	bl	8005754 <HAL_TIM_PWM_Start>

	    // Set initial position to straight
	    Servo_SetPWM(servo_straight);
 8001388:	4b04      	ldr	r3, [pc, #16]	@ (800139c <Servo_Init+0x20>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff ffd1 	bl	8001334 <Servo_SetPWM>
	}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000448 	.word	0x20000448
 800139c:	20000000 	.word	0x20000000

080013a0 <Motor_stop>:
	void Motor_stop(void) {
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
			//Set both IN1 and IN2 pins = '1'
			__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3,0);
 80013a4:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <Motor_stop+0x2c>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2200      	movs	r2, #0
 80013aa:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0);
 80013ac:	4b07      	ldr	r3, [pc, #28]	@ (80013cc <Motor_stop+0x2c>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	2200      	movs	r2, #0
 80013b2:	641a      	str	r2, [r3, #64]	@ 0x40
			__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_3,0);
 80013b4:	4b06      	ldr	r3, [pc, #24]	@ (80013d0 <Motor_stop+0x30>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	2200      	movs	r2, #0
 80013ba:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,0);
 80013bc:	4b04      	ldr	r3, [pc, #16]	@ (80013d0 <Motor_stop+0x30>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	2200      	movs	r2, #0
 80013c2:	641a      	str	r2, [r3, #64]	@ 0x40
			  // C
			  MotorC_stop();
 80013c4:	f7ff ffa2 	bl	800130c <MotorC_stop>

//			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
//			  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, 0);
	}
 80013c8:	bf00      	nop
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	20000328 	.word	0x20000328
 80013d0:	20000298 	.word	0x20000298

080013d4 <ultrasonic_trigger>:
	    Servo_SetPWM(servo_straight);

	    HAL_Delay(1500);
	    Motor_stop();
	}
	void ultrasonic_trigger(void) {
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);  // Trigger pin LOW
 80013d8:	2200      	movs	r2, #0
 80013da:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80013de:	480b      	ldr	r0, [pc, #44]	@ (800140c <ultrasonic_trigger+0x38>)
 80013e0:	f002 fbce 	bl	8003b80 <HAL_GPIO_WritePin>
	    delay_us(2);
 80013e4:	2002      	movs	r0, #2
 80013e6:	f7ff fdd5 	bl	8000f94 <delay_us>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);    // Trigger pin HIGH
 80013ea:	2201      	movs	r2, #1
 80013ec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80013f0:	4806      	ldr	r0, [pc, #24]	@ (800140c <ultrasonic_trigger+0x38>)
 80013f2:	f002 fbc5 	bl	8003b80 <HAL_GPIO_WritePin>
	    delay_us(10);
 80013f6:	200a      	movs	r0, #10
 80013f8:	f7ff fdcc 	bl	8000f94 <delay_us>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);  // Trigger pin LOW
 80013fc:	2200      	movs	r2, #0
 80013fe:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001402:	4802      	ldr	r0, [pc, #8]	@ (800140c <ultrasonic_trigger+0x38>)
 8001404:	f002 fbbc 	bl	8003b80 <HAL_GPIO_WritePin>
	}
 8001408:	bf00      	nop
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40020400 	.word	0x40020400

08001410 <HAL_UART_RxCpltCallback>:

	void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
	{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
	    if (huart->Instance == USART3)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	4a1f      	ldr	r2, [pc, #124]	@ (800149c <HAL_UART_RxCpltCallback+0x8c>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d138      	bne.n	8001494 <HAL_UART_RxCpltCallback+0x84>
	    {
	    	HAL_UART_Transmit(&huart3, (uint8_t*)"*", 1, 10);
 8001422:	230a      	movs	r3, #10
 8001424:	2201      	movs	r2, #1
 8001426:	491e      	ldr	r1, [pc, #120]	@ (80014a0 <HAL_UART_RxCpltCallback+0x90>)
 8001428:	481e      	ldr	r0, [pc, #120]	@ (80014a4 <HAL_UART_RxCpltCallback+0x94>)
 800142a:	f005 fe34 	bl	8007096 <HAL_UART_Transmit>

	        char c = (char)uart3_rx_ch;
 800142e:	4b1e      	ldr	r3, [pc, #120]	@ (80014a8 <HAL_UART_RxCpltCallback+0x98>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	73fb      	strb	r3, [r7, #15]

	        if (!uart3_line_ready)
 8001434:	4b1d      	ldr	r3, [pc, #116]	@ (80014ac <HAL_UART_RxCpltCallback+0x9c>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	b2db      	uxtb	r3, r3
 800143a:	2b00      	cmp	r3, #0
 800143c:	d125      	bne.n	800148a <HAL_UART_RxCpltCallback+0x7a>
	        {
	            if (c == '\n' || c == '\r')
 800143e:	7bfb      	ldrb	r3, [r7, #15]
 8001440:	2b0a      	cmp	r3, #10
 8001442:	d002      	beq.n	800144a <HAL_UART_RxCpltCallback+0x3a>
 8001444:	7bfb      	ldrb	r3, [r7, #15]
 8001446:	2b0d      	cmp	r3, #13
 8001448:	d10f      	bne.n	800146a <HAL_UART_RxCpltCallback+0x5a>
	            {
	                if (uart3_idx > 0) {
 800144a:	4b19      	ldr	r3, [pc, #100]	@ (80014b0 <HAL_UART_RxCpltCallback+0xa0>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d007      	beq.n	8001462 <HAL_UART_RxCpltCallback+0x52>
	                    uart3_line[uart3_idx] = '\0';
 8001452:	4b17      	ldr	r3, [pc, #92]	@ (80014b0 <HAL_UART_RxCpltCallback+0xa0>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a17      	ldr	r2, [pc, #92]	@ (80014b4 <HAL_UART_RxCpltCallback+0xa4>)
 8001458:	2100      	movs	r1, #0
 800145a:	54d1      	strb	r1, [r2, r3]
	                    uart3_line_ready = 1;
 800145c:	4b13      	ldr	r3, [pc, #76]	@ (80014ac <HAL_UART_RxCpltCallback+0x9c>)
 800145e:	2201      	movs	r2, #1
 8001460:	701a      	strb	r2, [r3, #0]
	                }
	                uart3_idx = 0;
 8001462:	4b13      	ldr	r3, [pc, #76]	@ (80014b0 <HAL_UART_RxCpltCallback+0xa0>)
 8001464:	2200      	movs	r2, #0
 8001466:	601a      	str	r2, [r3, #0]
 8001468:	e00f      	b.n	800148a <HAL_UART_RxCpltCallback+0x7a>
	            }
	            else
	            {
	                if (uart3_idx < sizeof(uart3_line) - 1) {
 800146a:	4b11      	ldr	r3, [pc, #68]	@ (80014b0 <HAL_UART_RxCpltCallback+0xa0>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	2b3e      	cmp	r3, #62	@ 0x3e
 8001470:	d808      	bhi.n	8001484 <HAL_UART_RxCpltCallback+0x74>
	                    uart3_line[uart3_idx++] = c;
 8001472:	4b0f      	ldr	r3, [pc, #60]	@ (80014b0 <HAL_UART_RxCpltCallback+0xa0>)
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	1c5a      	adds	r2, r3, #1
 8001478:	490d      	ldr	r1, [pc, #52]	@ (80014b0 <HAL_UART_RxCpltCallback+0xa0>)
 800147a:	600a      	str	r2, [r1, #0]
 800147c:	490d      	ldr	r1, [pc, #52]	@ (80014b4 <HAL_UART_RxCpltCallback+0xa4>)
 800147e:	7bfa      	ldrb	r2, [r7, #15]
 8001480:	54ca      	strb	r2, [r1, r3]
 8001482:	e002      	b.n	800148a <HAL_UART_RxCpltCallback+0x7a>
	                } else {
	                    // overflow -> reset
	                    uart3_idx = 0;
 8001484:	4b0a      	ldr	r3, [pc, #40]	@ (80014b0 <HAL_UART_RxCpltCallback+0xa0>)
 8001486:	2200      	movs	r2, #0
 8001488:	601a      	str	r2, [r3, #0]
	                }
	            }
	        }

	        // re-arm RX
	        HAL_UART_Receive_IT(&huart3, &uart3_rx_ch, 1);
 800148a:	2201      	movs	r2, #1
 800148c:	4906      	ldr	r1, [pc, #24]	@ (80014a8 <HAL_UART_RxCpltCallback+0x98>)
 800148e:	4805      	ldr	r0, [pc, #20]	@ (80014a4 <HAL_UART_RxCpltCallback+0x94>)
 8001490:	f005 fe93 	bl	80071ba <HAL_UART_Receive_IT>
	    }
	}
 8001494:	bf00      	nop
 8001496:	3710      	adds	r7, #16
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	40004800 	.word	0x40004800
 80014a0:	0800ae34 	.word	0x0800ae34
 80014a4:	200004d4 	.word	0x200004d4
 80014a8:	2000051c 	.word	0x2000051c
 80014ac:	20000564 	.word	0x20000564
 80014b0:	20000560 	.word	0x20000560
 80014b4:	20000520 	.word	0x20000520

080014b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08e      	sub	sp, #56	@ 0x38
 80014bc:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014be:	f001 fd27 	bl	8002f10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014c2:	f000 f957 	bl	8001774 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014c6:	f000 fd8d 	bl	8001fe4 <MX_GPIO_Init>
  MX_TIM8_Init();
 80014ca:	f000 fc5f 	bl	8001d8c <MX_TIM8_Init>
  MX_TIM2_Init();
 80014ce:	f000 fafd 	bl	8001acc <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80014d2:	f000 fd33 	bl	8001f3c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80014d6:	f000 fa35 	bl	8001944 <MX_TIM1_Init>
  MX_USART3_UART_Init();
 80014da:	f000 fd59 	bl	8001f90 <MX_USART3_UART_Init>
  MX_I2C2_Init();
 80014de:	f000 fa03 	bl	80018e8 <MX_I2C2_Init>
  MX_TIM5_Init();
 80014e2:	f000 fbc9 	bl	8001c78 <MX_TIM5_Init>
  MX_TIM4_Init();
 80014e6:	f000 fb45 	bl	8001b74 <MX_TIM4_Init>
  MX_ADC1_Init();
 80014ea:	f000 f9ab 	bl	8001844 <MX_ADC1_Init>
  MX_TIM12_Init();
 80014ee:	f000 fcc1 	bl	8001e74 <MX_TIM12_Init>
  MX_TIM6_Init();
 80014f2:	f000 fc15 	bl	8001d20 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */


	  MotorDrive_enable(); // enable PWM needed to drive MotroDrive A and D
 80014f6:	f7ff fee9 	bl	80012cc <MotorDrive_enable>
	  Servo_Init();
 80014fa:	f7ff ff3f 	bl	800137c <Servo_Init>

	  // start TIM2/TIM5-Encoder to read Motor rotation in interrupt mode
	  // Hall sensors produce 13 ticks/counts per turn, gear ratio = 20
	  // 260 count per rotation of output (wheel)
	  // 360 degree = 260 ticks/counts
	  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL); // Motor Drive A
 80014fe:	213c      	movs	r1, #60	@ 0x3c
 8001500:	487b      	ldr	r0, [pc, #492]	@ (80016f0 <main+0x238>)
 8001502:	f004 fc17 	bl	8005d34 <HAL_TIM_Encoder_Start_IT>
	  HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL); // Motor Drive D
 8001506:	213c      	movs	r1, #60	@ 0x3c
 8001508:	487a      	ldr	r0, [pc, #488]	@ (80016f4 <main+0x23c>)
 800150a:	f004 fc13 	bl	8005d34 <HAL_TIM_Encoder_Start_IT>
	  rpm = (int)((1000/no_of_tick) * 60/260 * 1/dt);  // For calculating motor rpm - by multiplying it with speed value
 800150e:	4b7a      	ldr	r3, [pc, #488]	@ (80016f8 <main+0x240>)
 8001510:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001514:	461a      	mov	r2, r3
 8001516:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800151a:	fb93 f2f2 	sdiv	r2, r3, r2
 800151e:	4613      	mov	r3, r2
 8001520:	011b      	lsls	r3, r3, #4
 8001522:	1a9b      	subs	r3, r3, r2
 8001524:	009b      	lsls	r3, r3, #2
 8001526:	4a75      	ldr	r2, [pc, #468]	@ (80016fc <main+0x244>)
 8001528:	fb82 1203 	smull	r1, r2, r2, r3
 800152c:	11d2      	asrs	r2, r2, #7
 800152e:	17db      	asrs	r3, r3, #31
 8001530:	1ad2      	subs	r2, r2, r3
 8001532:	4b73      	ldr	r3, [pc, #460]	@ (8001700 <main+0x248>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	fb92 f3f3 	sdiv	r3, r2, r3
 800153a:	b21a      	sxth	r2, r3
 800153c:	4b71      	ldr	r3, [pc, #452]	@ (8001704 <main+0x24c>)
 800153e:	801a      	strh	r2, [r3, #0]

	  OLED_Init();
 8001540:	f000 ffd0 	bl	80024e4 <OLED_Init>
	  OLED_ShowString(10, 5, "MDP SC2079"); // show message on OLED display at line 5)
 8001544:	4a70      	ldr	r2, [pc, #448]	@ (8001708 <main+0x250>)
 8001546:	2105      	movs	r1, #5
 8001548:	200a      	movs	r0, #10
 800154a:	f000 ff99 	bl	8002480 <OLED_ShowString>
	  OLED_ShowString(40, 30, "GROUP 25"); // show message on OLED display at line 30)
 800154e:	4a6f      	ldr	r2, [pc, #444]	@ (800170c <main+0x254>)
 8001550:	211e      	movs	r1, #30
 8001552:	2028      	movs	r0, #40	@ 0x28
 8001554:	f000 ff94 	bl	8002480 <OLED_ShowString>
	  oled_buf = "Motor Control"; // anther way to show message through buffer
 8001558:	4b6d      	ldr	r3, [pc, #436]	@ (8001710 <main+0x258>)
 800155a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  OLED_ShowString(10,50, oled_buf); //another message at line 50
 800155c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800155e:	2132      	movs	r1, #50	@ 0x32
 8001560:	200a      	movs	r0, #10
 8001562:	f000 ff8d 	bl	8002480 <OLED_ShowString>
	  imu_ready = icm_init_minimal();
 8001566:	f7ff fd8f 	bl	8001088 <icm_init_minimal>
 800156a:	4603      	mov	r3, r0
 800156c:	461a      	mov	r2, r3
 800156e:	4b69      	ldr	r3, [pc, #420]	@ (8001714 <main+0x25c>)
 8001570:	701a      	strb	r2, [r3, #0]
	  gyro_calibrate_bias();
 8001572:	f7ff fcdd 	bl	8000f30 <gyro_calibrate_bias>
	  HAL_UART_Receive_IT(&huart3, &uart3_rx_ch, 1);
 8001576:	2201      	movs	r2, #1
 8001578:	4967      	ldr	r1, [pc, #412]	@ (8001718 <main+0x260>)
 800157a:	4868      	ldr	r0, [pc, #416]	@ (800171c <main+0x264>)
 800157c:	f005 fe1d 	bl	80071ba <HAL_UART_Receive_IT>
	  MX_TIM6_Init();   // ADD THIS
 8001580:	f000 fbce 	bl	8001d20 <MX_TIM6_Init>
	 MX_TIM8_Init();
 8001584:	f000 fc02 	bl	8001d8c <MX_TIM8_Init>
	 HAL_TIM_Base_Start(&htim6);  // Timer 6 for delay_us routine
 8001588:	4865      	ldr	r0, [pc, #404]	@ (8001720 <main+0x268>)
 800158a:	f004 f821 	bl	80055d0 <HAL_TIM_Base_Start>
	    HAL_TIM_IC_Start_IT(&htim8, TIM_CHANNEL_2);  // Timer 8 for capturing Echo pulse
 800158e:	2104      	movs	r1, #4
 8001590:	4864      	ldr	r0, [pc, #400]	@ (8001724 <main+0x26c>)
 8001592:	f004 fa01 	bl	8005998 <HAL_TIM_IC_Start_IT>

	  uint8_t sbuf[] = "SC2104\n\r";  // send to serial port
 8001596:	4a64      	ldr	r2, [pc, #400]	@ (8001728 <main+0x270>)
 8001598:	f107 0318 	add.w	r3, r7, #24
 800159c:	ca07      	ldmia	r2, {r0, r1, r2}
 800159e:	c303      	stmia	r3!, {r0, r1}
 80015a0:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Transmit(&huart3, sbuf, sizeof(sbuf), HAL_MAX_DELAY); // Send through Serial Port @115200
 80015a2:	f107 0118 	add.w	r1, r7, #24
 80015a6:	f04f 33ff 	mov.w	r3, #4294967295
 80015aa:	2209      	movs	r2, #9
 80015ac:	485b      	ldr	r0, [pc, #364]	@ (800171c <main+0x264>)
 80015ae:	f005 fd72 	bl	8007096 <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, sbuf, sizeof(sbuf), HAL_MAX_DELAY); // Send through BT @9600
 80015b2:	f107 0118 	add.w	r1, r7, #24
 80015b6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ba:	2209      	movs	r2, #9
 80015bc:	485b      	ldr	r0, [pc, #364]	@ (800172c <main+0x274>)
 80015be:	f005 fd6a 	bl	8007096 <HAL_UART_Transmit>

	  OLED_Refresh_Gram();
 80015c2:	f000 fe33 	bl	800222c <OLED_Refresh_Gram>
	  HAL_Delay(3000); // pause for 3 second to show message
 80015c6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80015ca:	f001 fd13 	bl	8002ff4 <HAL_Delay>
	  OLED_Clear(); // get display ready
 80015ce:	f000 fe65 	bl	800229c <OLED_Clear>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	  start = 0;
 80015d2:	4b57      	ldr	r3, [pc, #348]	@ (8001730 <main+0x278>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
	  angle = 0;
 80015d8:	4b56      	ldr	r3, [pc, #344]	@ (8001734 <main+0x27c>)
 80015da:	2200      	movs	r2, #0
 80015dc:	801a      	strh	r2, [r3, #0]
	  target_angle = 1000; // rotate 1000 degree
 80015de:	4b56      	ldr	r3, [pc, #344]	@ (8001738 <main+0x280>)
 80015e0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80015e4:	801a      	strh	r2, [r3, #0]
	  error = target_angle - angle;
 80015e6:	4b54      	ldr	r3, [pc, #336]	@ (8001738 <main+0x280>)
 80015e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015ec:	b29a      	uxth	r2, r3
 80015ee:	4b51      	ldr	r3, [pc, #324]	@ (8001734 <main+0x27c>)
 80015f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015f4:	b29b      	uxth	r3, r3
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	b21a      	sxth	r2, r3
 80015fc:	4b4f      	ldr	r3, [pc, #316]	@ (800173c <main+0x284>)
 80015fe:	801a      	strh	r2, [r3, #0]
	  error_old = 0;
 8001600:	4b4f      	ldr	r3, [pc, #316]	@ (8001740 <main+0x288>)
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
	  error_area = 0;
 8001606:	4b4f      	ldr	r3, [pc, #316]	@ (8001744 <main+0x28c>)
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]

	  // motor drive here
	  OLED_Clear();
 800160c:	f000 fe46 	bl	800229c <OLED_Clear>
	  //sprintf(buf, "%4d", target_angle);//Hall Sensor = 26 poles/13 pulses, DC motor = 20x13 = 260 pulse per revolution
	  //OLED_ShowString(60, 0, buf);

	  //OLED_ShowString(15, 40, "Press User"); // show message on OLED display at line 40)
	  //OLED_ShowString(0, 50, "button to stop"); // show message on OLED display at line 50)
	  OLED_Refresh_Gram();
 8001610:	f000 fe0c 	bl	800222c <OLED_Refresh_Gram>

	  Kp = 5;   // range: 1 to 10
 8001614:	4b4c      	ldr	r3, [pc, #304]	@ (8001748 <main+0x290>)
 8001616:	2205      	movs	r2, #5
 8001618:	801a      	strh	r2, [r3, #0]
	  Ki = 3;   // range 0 to 3
 800161a:	4b4c      	ldr	r3, [pc, #304]	@ (800174c <main+0x294>)
 800161c:	4a4c      	ldr	r2, [pc, #304]	@ (8001750 <main+0x298>)
 800161e:	601a      	str	r2, [r3, #0]
	  Kd = 1;   // range: 0 to 3
 8001620:	4b4c      	ldr	r3, [pc, #304]	@ (8001754 <main+0x29c>)
 8001622:	2201      	movs	r2, #1
 8001624:	801a      	strh	r2, [r3, #0]

	  if (target_angle > 0)  // Determine rotation direction)
 8001626:	4b44      	ldr	r3, [pc, #272]	@ (8001738 <main+0x280>)
 8001628:	f9b3 3000 	ldrsh.w	r3, [r3]
 800162c:	2b00      	cmp	r3, #0
 800162e:	dd03      	ble.n	8001638 <main+0x180>
		 direction = 0;
 8001630:	4b49      	ldr	r3, [pc, #292]	@ (8001758 <main+0x2a0>)
 8001632:	2200      	movs	r2, #0
 8001634:	801a      	strh	r2, [r3, #0]
 8001636:	e002      	b.n	800163e <main+0x186>
	  else
		 direction = 1;
 8001638:	4b47      	ldr	r3, [pc, #284]	@ (8001758 <main+0x2a0>)
 800163a:	2201      	movs	r2, #1
 800163c:	801a      	strh	r2, [r3, #0]

	  start = 1; // do a step response upon reset and power up
 800163e:	4b3c      	ldr	r3, [pc, #240]	@ (8001730 <main+0x278>)
 8001640:	2201      	movs	r2, #1
 8001642:	601a      	str	r2, [r3, #0]
	  MotorDrive_enable(); // enable PWM needed to drive MotroDrive A and D
 8001644:	f7ff fe42 	bl	80012cc <MotorDrive_enable>
	  millisOld = HAL_GetTick(); // get time value before starting - for PID
 8001648:	f001 fcc8 	bl	8002fdc <HAL_GetTick>
 800164c:	4603      	mov	r3, r0
 800164e:	461a      	mov	r2, r3
 8001650:	4b42      	ldr	r3, [pc, #264]	@ (800175c <main+0x2a4>)
 8001652:	601a      	str	r2, [r3, #0]
//		  while (start==0){ //wait for the User PB to be pressed
//			  HAL_Delay(500);
//			  millisOld = HAL_GetTick(); // get time value before starting - for PID
//			  }

		  uint32_t now = HAL_GetTick();
 8001654:	f001 fcc2 	bl	8002fdc <HAL_GetTick>
 8001658:	62b8      	str	r0, [r7, #40]	@ 0x28

		  //ultrasonic sensor while loop
		  while (1) {
		      // Trigger ultrasonic sensor every 100ms
		      static uint32_t last_ultrasonic = 0;
		      uint32_t now = HAL_GetTick();
 800165a:	f001 fcbf 	bl	8002fdc <HAL_GetTick>
 800165e:	6278      	str	r0, [r7, #36]	@ 0x24

		      if (now - last_ultrasonic > 100) {
 8001660:	4b3f      	ldr	r3, [pc, #252]	@ (8001760 <main+0x2a8>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	2b64      	cmp	r3, #100	@ 0x64
 800166a:	d9f6      	bls.n	800165a <main+0x1a2>
		          last_ultrasonic = now;
 800166c:	4a3c      	ldr	r2, [pc, #240]	@ (8001760 <main+0x2a8>)
 800166e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001670:	6013      	str	r3, [r2, #0]
		          ultrasonic_trigger();
 8001672:	f7ff feaf 	bl	80013d4 <ultrasonic_trigger>

		          // Optional: Display on OLED
		          char dist_buf[20];
		          snprintf(dist_buf, sizeof(dist_buf), "Dist:%4.1fcm", distance_cm);
 8001676:	4b3b      	ldr	r3, [pc, #236]	@ (8001764 <main+0x2ac>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4618      	mov	r0, r3
 800167c:	f7fe ff64 	bl	8000548 <__aeabi_f2d>
 8001680:	4602      	mov	r2, r0
 8001682:	460b      	mov	r3, r1
 8001684:	1d38      	adds	r0, r7, #4
 8001686:	e9cd 2300 	strd	r2, r3, [sp]
 800168a:	4a37      	ldr	r2, [pc, #220]	@ (8001768 <main+0x2b0>)
 800168c:	2114      	movs	r1, #20
 800168e:	f007 fa45 	bl	8008b1c <sniprintf>
		          OLED_ShowString(0, 0, dist_buf);
 8001692:	1d3b      	adds	r3, r7, #4
 8001694:	461a      	mov	r2, r3
 8001696:	2100      	movs	r1, #0
 8001698:	2000      	movs	r0, #0
 800169a:	f000 fef1 	bl	8002480 <OLED_ShowString>
		          OLED_Refresh_Gram();
 800169e:	f000 fdc5 	bl	800222c <OLED_Refresh_Gram>

		          // Stop if obstacle detected
		          if (distance_cm < OBSTACLE_THRESHOLD_CM && distance_cm > 2.0f) {
 80016a2:	4b30      	ldr	r3, [pc, #192]	@ (8001764 <main+0x2ac>)
 80016a4:	edd3 7a00 	vldr	s15, [r3]
 80016a8:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80016ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016b4:	d51b      	bpl.n	80016ee <main+0x236>
 80016b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001764 <main+0x2ac>)
 80016b8:	edd3 7a00 	vldr	s15, [r3]
 80016bc:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80016c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016c8:	dd11      	ble.n	80016ee <main+0x236>
		              Motor_stop();
 80016ca:	f7ff fe69 	bl	80013a0 <Motor_stop>
		              motor_running = 0;
 80016ce:	4b27      	ldr	r3, [pc, #156]	@ (800176c <main+0x2b4>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	601a      	str	r2, [r3, #0]

		              // Optional: Buzzer warning
		              HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10);
 80016d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016d8:	4825      	ldr	r0, [pc, #148]	@ (8001770 <main+0x2b8>)
 80016da:	f002 fa6a 	bl	8003bb2 <HAL_GPIO_TogglePin>
		              HAL_Delay(100);
 80016de:	2064      	movs	r0, #100	@ 0x64
 80016e0:	f001 fc88 	bl	8002ff4 <HAL_Delay>
		              HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10);
 80016e4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80016e8:	4821      	ldr	r0, [pc, #132]	@ (8001770 <main+0x2b8>)
 80016ea:	f002 fa62 	bl	8003bb2 <HAL_GPIO_TogglePin>
		  while (1) {
 80016ee:	e7b4      	b.n	800165a <main+0x1a2>
 80016f0:	200002e0 	.word	0x200002e0
 80016f4:	20000370 	.word	0x20000370
 80016f8:	20000008 	.word	0x20000008
 80016fc:	7e07e07f 	.word	0x7e07e07f
 8001700:	200005a8 	.word	0x200005a8
 8001704:	2000058a 	.word	0x2000058a
 8001708:	0800ae98 	.word	0x0800ae98
 800170c:	0800aea4 	.word	0x0800aea4
 8001710:	0800aeb0 	.word	0x0800aeb0
 8001714:	20000580 	.word	0x20000580
 8001718:	2000051c 	.word	0x2000051c
 800171c:	200004d4 	.word	0x200004d4
 8001720:	200003b8 	.word	0x200003b8
 8001724:	20000400 	.word	0x20000400
 8001728:	0800aed0 	.word	0x0800aed0
 800172c:	20000490 	.word	0x20000490
 8001730:	2000058c 	.word	0x2000058c
 8001734:	20000592 	.word	0x20000592
 8001738:	20000594 	.word	0x20000594
 800173c:	20000598 	.word	0x20000598
 8001740:	200005a0 	.word	0x200005a0
 8001744:	2000059c 	.word	0x2000059c
 8001748:	200005ac 	.word	0x200005ac
 800174c:	200005b0 	.word	0x200005b0
 8001750:	40400000 	.word	0x40400000
 8001754:	200005ae 	.word	0x200005ae
 8001758:	20000596 	.word	0x20000596
 800175c:	200005a4 	.word	0x200005a4
 8001760:	200005b4 	.word	0x200005b4
 8001764:	20000578 	.word	0x20000578
 8001768:	0800aec0 	.word	0x0800aec0
 800176c:	20000518 	.word	0x20000518
 8001770:	40020400 	.word	0x40020400

08001774 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b094      	sub	sp, #80	@ 0x50
 8001778:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800177a:	f107 0320 	add.w	r3, r7, #32
 800177e:	2230      	movs	r2, #48	@ 0x30
 8001780:	2100      	movs	r1, #0
 8001782:	4618      	mov	r0, r3
 8001784:	f007 fa43 	bl	8008c0e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001788:	f107 030c 	add.w	r3, r7, #12
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
 8001790:	605a      	str	r2, [r3, #4]
 8001792:	609a      	str	r2, [r3, #8]
 8001794:	60da      	str	r2, [r3, #12]
 8001796:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001798:	2300      	movs	r3, #0
 800179a:	60bb      	str	r3, [r7, #8]
 800179c:	4b27      	ldr	r3, [pc, #156]	@ (800183c <SystemClock_Config+0xc8>)
 800179e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017a0:	4a26      	ldr	r2, [pc, #152]	@ (800183c <SystemClock_Config+0xc8>)
 80017a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80017a8:	4b24      	ldr	r3, [pc, #144]	@ (800183c <SystemClock_Config+0xc8>)
 80017aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017b0:	60bb      	str	r3, [r7, #8]
 80017b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80017b4:	2300      	movs	r3, #0
 80017b6:	607b      	str	r3, [r7, #4]
 80017b8:	4b21      	ldr	r3, [pc, #132]	@ (8001840 <SystemClock_Config+0xcc>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a20      	ldr	r2, [pc, #128]	@ (8001840 <SystemClock_Config+0xcc>)
 80017be:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80017c2:	6013      	str	r3, [r2, #0]
 80017c4:	4b1e      	ldr	r3, [pc, #120]	@ (8001840 <SystemClock_Config+0xcc>)
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80017cc:	607b      	str	r3, [r7, #4]
 80017ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017d0:	2301      	movs	r3, #1
 80017d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017da:	2302      	movs	r3, #2
 80017dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017de:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80017e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80017e4:	2304      	movs	r3, #4
 80017e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 80017e8:	2348      	movs	r3, #72	@ 0x48
 80017ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80017ec:	2302      	movs	r3, #2
 80017ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80017f0:	2304      	movs	r3, #4
 80017f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017f4:	f107 0320 	add.w	r3, r7, #32
 80017f8:	4618      	mov	r0, r3
 80017fa:	f003 fa01 	bl	8004c00 <HAL_RCC_OscConfig>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001804:	f000 fcbe 	bl	8002184 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001808:	230f      	movs	r3, #15
 800180a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800180c:	2302      	movs	r3, #2
 800180e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001810:	2300      	movs	r3, #0
 8001812:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001814:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001818:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800181a:	2300      	movs	r3, #0
 800181c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800181e:	f107 030c 	add.w	r3, r7, #12
 8001822:	2102      	movs	r1, #2
 8001824:	4618      	mov	r0, r3
 8001826:	f003 fc63 	bl	80050f0 <HAL_RCC_ClockConfig>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001830:	f000 fca8 	bl	8002184 <Error_Handler>
  }
}
 8001834:	bf00      	nop
 8001836:	3750      	adds	r7, #80	@ 0x50
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40023800 	.word	0x40023800
 8001840:	40007000 	.word	0x40007000

08001844 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b084      	sub	sp, #16
 8001848:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800184a:	463b      	mov	r3, r7
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
 8001850:	605a      	str	r2, [r3, #4]
 8001852:	609a      	str	r2, [r3, #8]
 8001854:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001856:	4b21      	ldr	r3, [pc, #132]	@ (80018dc <MX_ADC1_Init+0x98>)
 8001858:	4a21      	ldr	r2, [pc, #132]	@ (80018e0 <MX_ADC1_Init+0x9c>)
 800185a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800185c:	4b1f      	ldr	r3, [pc, #124]	@ (80018dc <MX_ADC1_Init+0x98>)
 800185e:	2200      	movs	r2, #0
 8001860:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001862:	4b1e      	ldr	r3, [pc, #120]	@ (80018dc <MX_ADC1_Init+0x98>)
 8001864:	2200      	movs	r2, #0
 8001866:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001868:	4b1c      	ldr	r3, [pc, #112]	@ (80018dc <MX_ADC1_Init+0x98>)
 800186a:	2200      	movs	r2, #0
 800186c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800186e:	4b1b      	ldr	r3, [pc, #108]	@ (80018dc <MX_ADC1_Init+0x98>)
 8001870:	2200      	movs	r2, #0
 8001872:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001874:	4b19      	ldr	r3, [pc, #100]	@ (80018dc <MX_ADC1_Init+0x98>)
 8001876:	2200      	movs	r2, #0
 8001878:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800187c:	4b17      	ldr	r3, [pc, #92]	@ (80018dc <MX_ADC1_Init+0x98>)
 800187e:	2200      	movs	r2, #0
 8001880:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001882:	4b16      	ldr	r3, [pc, #88]	@ (80018dc <MX_ADC1_Init+0x98>)
 8001884:	4a17      	ldr	r2, [pc, #92]	@ (80018e4 <MX_ADC1_Init+0xa0>)
 8001886:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001888:	4b14      	ldr	r3, [pc, #80]	@ (80018dc <MX_ADC1_Init+0x98>)
 800188a:	2200      	movs	r2, #0
 800188c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800188e:	4b13      	ldr	r3, [pc, #76]	@ (80018dc <MX_ADC1_Init+0x98>)
 8001890:	2201      	movs	r2, #1
 8001892:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001894:	4b11      	ldr	r3, [pc, #68]	@ (80018dc <MX_ADC1_Init+0x98>)
 8001896:	2200      	movs	r2, #0
 8001898:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800189c:	4b0f      	ldr	r3, [pc, #60]	@ (80018dc <MX_ADC1_Init+0x98>)
 800189e:	2201      	movs	r2, #1
 80018a0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80018a2:	480e      	ldr	r0, [pc, #56]	@ (80018dc <MX_ADC1_Init+0x98>)
 80018a4:	f001 fbca 	bl	800303c <HAL_ADC_Init>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80018ae:	f000 fc69 	bl	8002184 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80018b2:	2308      	movs	r3, #8
 80018b4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80018b6:	2301      	movs	r3, #1
 80018b8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80018ba:	2300      	movs	r3, #0
 80018bc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80018be:	463b      	mov	r3, r7
 80018c0:	4619      	mov	r1, r3
 80018c2:	4806      	ldr	r0, [pc, #24]	@ (80018dc <MX_ADC1_Init+0x98>)
 80018c4:	f001 fbfe 	bl	80030c4 <HAL_ADC_ConfigChannel>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80018ce:	f000 fc59 	bl	8002184 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80018d2:	bf00      	nop
 80018d4:	3710      	adds	r7, #16
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	200001fc 	.word	0x200001fc
 80018e0:	40012000 	.word	0x40012000
 80018e4:	0f000001 	.word	0x0f000001

080018e8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80018ec:	4b12      	ldr	r3, [pc, #72]	@ (8001938 <MX_I2C2_Init+0x50>)
 80018ee:	4a13      	ldr	r2, [pc, #76]	@ (800193c <MX_I2C2_Init+0x54>)
 80018f0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80018f2:	4b11      	ldr	r3, [pc, #68]	@ (8001938 <MX_I2C2_Init+0x50>)
 80018f4:	4a12      	ldr	r2, [pc, #72]	@ (8001940 <MX_I2C2_Init+0x58>)
 80018f6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001938 <MX_I2C2_Init+0x50>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80018fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001938 <MX_I2C2_Init+0x50>)
 8001900:	2200      	movs	r2, #0
 8001902:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001904:	4b0c      	ldr	r3, [pc, #48]	@ (8001938 <MX_I2C2_Init+0x50>)
 8001906:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800190a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800190c:	4b0a      	ldr	r3, [pc, #40]	@ (8001938 <MX_I2C2_Init+0x50>)
 800190e:	2200      	movs	r2, #0
 8001910:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001912:	4b09      	ldr	r3, [pc, #36]	@ (8001938 <MX_I2C2_Init+0x50>)
 8001914:	2200      	movs	r2, #0
 8001916:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001918:	4b07      	ldr	r3, [pc, #28]	@ (8001938 <MX_I2C2_Init+0x50>)
 800191a:	2200      	movs	r2, #0
 800191c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800191e:	4b06      	ldr	r3, [pc, #24]	@ (8001938 <MX_I2C2_Init+0x50>)
 8001920:	2200      	movs	r2, #0
 8001922:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001924:	4804      	ldr	r0, [pc, #16]	@ (8001938 <MX_I2C2_Init+0x50>)
 8001926:	f002 f983 	bl	8003c30 <HAL_I2C_Init>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001930:	f000 fc28 	bl	8002184 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001934:	bf00      	nop
 8001936:	bd80      	pop	{r7, pc}
 8001938:	20000244 	.word	0x20000244
 800193c:	40005800 	.word	0x40005800
 8001940:	000186a0 	.word	0x000186a0

08001944 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b096      	sub	sp, #88	@ 0x58
 8001948:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800194a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800194e:	2200      	movs	r2, #0
 8001950:	601a      	str	r2, [r3, #0]
 8001952:	605a      	str	r2, [r3, #4]
 8001954:	609a      	str	r2, [r3, #8]
 8001956:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001958:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800195c:	2200      	movs	r2, #0
 800195e:	601a      	str	r2, [r3, #0]
 8001960:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001962:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	605a      	str	r2, [r3, #4]
 800196c:	609a      	str	r2, [r3, #8]
 800196e:	60da      	str	r2, [r3, #12]
 8001970:	611a      	str	r2, [r3, #16]
 8001972:	615a      	str	r2, [r3, #20]
 8001974:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001976:	1d3b      	adds	r3, r7, #4
 8001978:	2220      	movs	r2, #32
 800197a:	2100      	movs	r1, #0
 800197c:	4618      	mov	r0, r3
 800197e:	f007 f946 	bl	8008c0e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001982:	4b50      	ldr	r3, [pc, #320]	@ (8001ac4 <MX_TIM1_Init+0x180>)
 8001984:	4a50      	ldr	r2, [pc, #320]	@ (8001ac8 <MX_TIM1_Init+0x184>)
 8001986:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001988:	4b4e      	ldr	r3, [pc, #312]	@ (8001ac4 <MX_TIM1_Init+0x180>)
 800198a:	2200      	movs	r2, #0
 800198c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800198e:	4b4d      	ldr	r3, [pc, #308]	@ (8001ac4 <MX_TIM1_Init+0x180>)
 8001990:	2200      	movs	r2, #0
 8001992:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 8001994:	4b4b      	ldr	r3, [pc, #300]	@ (8001ac4 <MX_TIM1_Init+0x180>)
 8001996:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800199a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800199c:	4b49      	ldr	r3, [pc, #292]	@ (8001ac4 <MX_TIM1_Init+0x180>)
 800199e:	2200      	movs	r2, #0
 80019a0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80019a2:	4b48      	ldr	r3, [pc, #288]	@ (8001ac4 <MX_TIM1_Init+0x180>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019a8:	4b46      	ldr	r3, [pc, #280]	@ (8001ac4 <MX_TIM1_Init+0x180>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80019ae:	4845      	ldr	r0, [pc, #276]	@ (8001ac4 <MX_TIM1_Init+0x180>)
 80019b0:	f003 fdbe 	bl	8005530 <HAL_TIM_Base_Init>
 80019b4:	4603      	mov	r3, r0
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d001      	beq.n	80019be <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80019ba:	f000 fbe3 	bl	8002184 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80019c2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80019c4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80019c8:	4619      	mov	r1, r3
 80019ca:	483e      	ldr	r0, [pc, #248]	@ (8001ac4 <MX_TIM1_Init+0x180>)
 80019cc:	f004 fcc6 	bl	800635c <HAL_TIM_ConfigClockSource>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d001      	beq.n	80019da <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80019d6:	f000 fbd5 	bl	8002184 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80019da:	483a      	ldr	r0, [pc, #232]	@ (8001ac4 <MX_TIM1_Init+0x180>)
 80019dc:	f003 fe60 	bl	80056a0 <HAL_TIM_PWM_Init>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80019e6:	f000 fbcd 	bl	8002184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ea:	2300      	movs	r3, #0
 80019ec:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019ee:	2300      	movs	r3, #0
 80019f0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80019f2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80019f6:	4619      	mov	r1, r3
 80019f8:	4832      	ldr	r0, [pc, #200]	@ (8001ac4 <MX_TIM1_Init+0x180>)
 80019fa:	f005 fa1d 	bl	8006e38 <HAL_TIMEx_MasterConfigSynchronization>
 80019fe:	4603      	mov	r3, r0
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d001      	beq.n	8001a08 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001a04:	f000 fbbe 	bl	8002184 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001a08:	2360      	movs	r3, #96	@ 0x60
 8001a0a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a10:	2300      	movs	r3, #0
 8001a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001a14:	2300      	movs	r3, #0
 8001a16:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001a20:	2300      	movs	r3, #0
 8001a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a24:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a28:	2200      	movs	r2, #0
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	4825      	ldr	r0, [pc, #148]	@ (8001ac4 <MX_TIM1_Init+0x180>)
 8001a2e:	f004 fbd3 	bl	80061d8 <HAL_TIM_PWM_ConfigChannel>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001a38:	f000 fba4 	bl	8002184 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001a3c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a40:	2204      	movs	r2, #4
 8001a42:	4619      	mov	r1, r3
 8001a44:	481f      	ldr	r0, [pc, #124]	@ (8001ac4 <MX_TIM1_Init+0x180>)
 8001a46:	f004 fbc7 	bl	80061d8 <HAL_TIM_PWM_ConfigChannel>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d001      	beq.n	8001a54 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001a50:	f000 fb98 	bl	8002184 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a58:	2208      	movs	r2, #8
 8001a5a:	4619      	mov	r1, r3
 8001a5c:	4819      	ldr	r0, [pc, #100]	@ (8001ac4 <MX_TIM1_Init+0x180>)
 8001a5e:	f004 fbbb 	bl	80061d8 <HAL_TIM_PWM_ConfigChannel>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8001a68:	f000 fb8c 	bl	8002184 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001a6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a70:	220c      	movs	r2, #12
 8001a72:	4619      	mov	r1, r3
 8001a74:	4813      	ldr	r0, [pc, #76]	@ (8001ac4 <MX_TIM1_Init+0x180>)
 8001a76:	f004 fbaf 	bl	80061d8 <HAL_TIM_PWM_ConfigChannel>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001a80:	f000 fb80 	bl	8002184 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001a84:	2300      	movs	r3, #0
 8001a86:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001a90:	2300      	movs	r3, #0
 8001a92:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001a94:	2300      	movs	r3, #0
 8001a96:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001a98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a9c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001aa2:	1d3b      	adds	r3, r7, #4
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	4807      	ldr	r0, [pc, #28]	@ (8001ac4 <MX_TIM1_Init+0x180>)
 8001aa8:	f005 fa42 	bl	8006f30 <HAL_TIMEx_ConfigBreakDeadTime>
 8001aac:	4603      	mov	r3, r0
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d001      	beq.n	8001ab6 <MX_TIM1_Init+0x172>
  {
    Error_Handler();
 8001ab2:	f000 fb67 	bl	8002184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001ab6:	4803      	ldr	r0, [pc, #12]	@ (8001ac4 <MX_TIM1_Init+0x180>)
 8001ab8:	f000 ffae 	bl	8002a18 <HAL_TIM_MspPostInit>

}
 8001abc:	bf00      	nop
 8001abe:	3758      	adds	r7, #88	@ 0x58
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	20000298 	.word	0x20000298
 8001ac8:	40010000 	.word	0x40010000

08001acc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b08c      	sub	sp, #48	@ 0x30
 8001ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ad2:	f107 030c 	add.w	r3, r7, #12
 8001ad6:	2224      	movs	r2, #36	@ 0x24
 8001ad8:	2100      	movs	r1, #0
 8001ada:	4618      	mov	r0, r3
 8001adc:	f007 f897 	bl	8008c0e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ae0:	1d3b      	adds	r3, r7, #4
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	601a      	str	r2, [r3, #0]
 8001ae6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ae8:	4b21      	ldr	r3, [pc, #132]	@ (8001b70 <MX_TIM2_Init+0xa4>)
 8001aea:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001aee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001af0:	4b1f      	ldr	r3, [pc, #124]	@ (8001b70 <MX_TIM2_Init+0xa4>)
 8001af2:	2200      	movs	r2, #0
 8001af4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001af6:	4b1e      	ldr	r3, [pc, #120]	@ (8001b70 <MX_TIM2_Init+0xa4>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001afc:	4b1c      	ldr	r3, [pc, #112]	@ (8001b70 <MX_TIM2_Init+0xa4>)
 8001afe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b02:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b04:	4b1a      	ldr	r3, [pc, #104]	@ (8001b70 <MX_TIM2_Init+0xa4>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b0a:	4b19      	ldr	r3, [pc, #100]	@ (8001b70 <MX_TIM2_Init+0xa4>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b10:	2303      	movs	r3, #3
 8001b12:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_FALLING;
 8001b14:	2302      	movs	r3, #2
 8001b16:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8001b20:	230a      	movs	r3, #10
 8001b22:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001b24:	2302      	movs	r3, #2
 8001b26:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8001b30:	230a      	movs	r3, #10
 8001b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8001b34:	f107 030c 	add.w	r3, r7, #12
 8001b38:	4619      	mov	r1, r3
 8001b3a:	480d      	ldr	r0, [pc, #52]	@ (8001b70 <MX_TIM2_Init+0xa4>)
 8001b3c:	f004 f854 	bl	8005be8 <HAL_TIM_Encoder_Init>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8001b46:	f000 fb1d 	bl	8002184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b52:	1d3b      	adds	r3, r7, #4
 8001b54:	4619      	mov	r1, r3
 8001b56:	4806      	ldr	r0, [pc, #24]	@ (8001b70 <MX_TIM2_Init+0xa4>)
 8001b58:	f005 f96e 	bl	8006e38 <HAL_TIMEx_MasterConfigSynchronization>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001b62:	f000 fb0f 	bl	8002184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b66:	bf00      	nop
 8001b68:	3730      	adds	r7, #48	@ 0x30
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	200002e0 	.word	0x200002e0

08001b74 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b08e      	sub	sp, #56	@ 0x38
 8001b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001b7e:	2200      	movs	r2, #0
 8001b80:	601a      	str	r2, [r3, #0]
 8001b82:	605a      	str	r2, [r3, #4]
 8001b84:	609a      	str	r2, [r3, #8]
 8001b86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b88:	f107 0320 	add.w	r3, r7, #32
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	601a      	str	r2, [r3, #0]
 8001b90:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b92:	1d3b      	adds	r3, r7, #4
 8001b94:	2200      	movs	r2, #0
 8001b96:	601a      	str	r2, [r3, #0]
 8001b98:	605a      	str	r2, [r3, #4]
 8001b9a:	609a      	str	r2, [r3, #8]
 8001b9c:	60da      	str	r2, [r3, #12]
 8001b9e:	611a      	str	r2, [r3, #16]
 8001ba0:	615a      	str	r2, [r3, #20]
 8001ba2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ba4:	4b32      	ldr	r3, [pc, #200]	@ (8001c70 <MX_TIM4_Init+0xfc>)
 8001ba6:	4a33      	ldr	r2, [pc, #204]	@ (8001c74 <MX_TIM4_Init+0x100>)
 8001ba8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001baa:	4b31      	ldr	r3, [pc, #196]	@ (8001c70 <MX_TIM4_Init+0xfc>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bb0:	4b2f      	ldr	r3, [pc, #188]	@ (8001c70 <MX_TIM4_Init+0xfc>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 7199;
 8001bb6:	4b2e      	ldr	r3, [pc, #184]	@ (8001c70 <MX_TIM4_Init+0xfc>)
 8001bb8:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001bbc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bbe:	4b2c      	ldr	r3, [pc, #176]	@ (8001c70 <MX_TIM4_Init+0xfc>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bc4:	4b2a      	ldr	r3, [pc, #168]	@ (8001c70 <MX_TIM4_Init+0xfc>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001bca:	4829      	ldr	r0, [pc, #164]	@ (8001c70 <MX_TIM4_Init+0xfc>)
 8001bcc:	f003 fcb0 	bl	8005530 <HAL_TIM_Base_Init>
 8001bd0:	4603      	mov	r3, r0
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d001      	beq.n	8001bda <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001bd6:	f000 fad5 	bl	8002184 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bde:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001be0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001be4:	4619      	mov	r1, r3
 8001be6:	4822      	ldr	r0, [pc, #136]	@ (8001c70 <MX_TIM4_Init+0xfc>)
 8001be8:	f004 fbb8 	bl	800635c <HAL_TIM_ConfigClockSource>
 8001bec:	4603      	mov	r3, r0
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d001      	beq.n	8001bf6 <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001bf2:	f000 fac7 	bl	8002184 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001bf6:	481e      	ldr	r0, [pc, #120]	@ (8001c70 <MX_TIM4_Init+0xfc>)
 8001bf8:	f003 fd52 	bl	80056a0 <HAL_TIM_PWM_Init>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001c02:	f000 fabf 	bl	8002184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c06:	2300      	movs	r3, #0
 8001c08:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c0e:	f107 0320 	add.w	r3, r7, #32
 8001c12:	4619      	mov	r1, r3
 8001c14:	4816      	ldr	r0, [pc, #88]	@ (8001c70 <MX_TIM4_Init+0xfc>)
 8001c16:	f005 f90f 	bl	8006e38 <HAL_TIMEx_MasterConfigSynchronization>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d001      	beq.n	8001c24 <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001c20:	f000 fab0 	bl	8002184 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c24:	2360      	movs	r3, #96	@ 0x60
 8001c26:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c30:	2300      	movs	r3, #0
 8001c32:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c34:	1d3b      	adds	r3, r7, #4
 8001c36:	2208      	movs	r2, #8
 8001c38:	4619      	mov	r1, r3
 8001c3a:	480d      	ldr	r0, [pc, #52]	@ (8001c70 <MX_TIM4_Init+0xfc>)
 8001c3c:	f004 facc 	bl	80061d8 <HAL_TIM_PWM_ConfigChannel>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001c46:	f000 fa9d 	bl	8002184 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c4a:	1d3b      	adds	r3, r7, #4
 8001c4c:	220c      	movs	r2, #12
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4807      	ldr	r0, [pc, #28]	@ (8001c70 <MX_TIM4_Init+0xfc>)
 8001c52:	f004 fac1 	bl	80061d8 <HAL_TIM_PWM_ConfigChannel>
 8001c56:	4603      	mov	r3, r0
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d001      	beq.n	8001c60 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8001c5c:	f000 fa92 	bl	8002184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001c60:	4803      	ldr	r0, [pc, #12]	@ (8001c70 <MX_TIM4_Init+0xfc>)
 8001c62:	f000 fed9 	bl	8002a18 <HAL_TIM_MspPostInit>

}
 8001c66:	bf00      	nop
 8001c68:	3738      	adds	r7, #56	@ 0x38
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	20000328 	.word	0x20000328
 8001c74:	40000800 	.word	0x40000800

08001c78 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b08c      	sub	sp, #48	@ 0x30
 8001c7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c7e:	f107 030c 	add.w	r3, r7, #12
 8001c82:	2224      	movs	r2, #36	@ 0x24
 8001c84:	2100      	movs	r1, #0
 8001c86:	4618      	mov	r0, r3
 8001c88:	f006 ffc1 	bl	8008c0e <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c8c:	1d3b      	adds	r3, r7, #4
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001c94:	4b20      	ldr	r3, [pc, #128]	@ (8001d18 <MX_TIM5_Init+0xa0>)
 8001c96:	4a21      	ldr	r2, [pc, #132]	@ (8001d1c <MX_TIM5_Init+0xa4>)
 8001c98:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001c9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001d18 <MX_TIM5_Init+0xa0>)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca0:	4b1d      	ldr	r3, [pc, #116]	@ (8001d18 <MX_TIM5_Init+0xa0>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8001ca6:	4b1c      	ldr	r3, [pc, #112]	@ (8001d18 <MX_TIM5_Init+0xa0>)
 8001ca8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cac:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cae:	4b1a      	ldr	r3, [pc, #104]	@ (8001d18 <MX_TIM5_Init+0xa0>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb4:	4b18      	ldr	r3, [pc, #96]	@ (8001d18 <MX_TIM5_Init+0xa0>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001cde:	f107 030c 	add.w	r3, r7, #12
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	480c      	ldr	r0, [pc, #48]	@ (8001d18 <MX_TIM5_Init+0xa0>)
 8001ce6:	f003 ff7f 	bl	8005be8 <HAL_TIM_Encoder_Init>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001cf0:	f000 fa48 	bl	8002184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001cfc:	1d3b      	adds	r3, r7, #4
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4805      	ldr	r0, [pc, #20]	@ (8001d18 <MX_TIM5_Init+0xa0>)
 8001d02:	f005 f899 	bl	8006e38 <HAL_TIMEx_MasterConfigSynchronization>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8001d0c:	f000 fa3a 	bl	8002184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001d10:	bf00      	nop
 8001d12:	3730      	adds	r7, #48	@ 0x30
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	20000370 	.word	0x20000370
 8001d1c:	40000c00 	.word	0x40000c00

08001d20 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d26:	463b      	mov	r3, r7
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]
 8001d2c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001d2e:	4b15      	ldr	r3, [pc, #84]	@ (8001d84 <MX_TIM6_Init+0x64>)
 8001d30:	4a15      	ldr	r2, [pc, #84]	@ (8001d88 <MX_TIM6_Init+0x68>)
 8001d32:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 71;
 8001d34:	4b13      	ldr	r3, [pc, #76]	@ (8001d84 <MX_TIM6_Init+0x64>)
 8001d36:	2247      	movs	r2, #71	@ 0x47
 8001d38:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d3a:	4b12      	ldr	r3, [pc, #72]	@ (8001d84 <MX_TIM6_Init+0x64>)
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 8001d40:	4b10      	ldr	r3, [pc, #64]	@ (8001d84 <MX_TIM6_Init+0x64>)
 8001d42:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d46:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d48:	4b0e      	ldr	r3, [pc, #56]	@ (8001d84 <MX_TIM6_Init+0x64>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001d4e:	480d      	ldr	r0, [pc, #52]	@ (8001d84 <MX_TIM6_Init+0x64>)
 8001d50:	f003 fbee 	bl	8005530 <HAL_TIM_Base_Init>
 8001d54:	4603      	mov	r3, r0
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d001      	beq.n	8001d5e <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 8001d5a:	f000 fa13 	bl	8002184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d62:	2300      	movs	r3, #0
 8001d64:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001d66:	463b      	mov	r3, r7
 8001d68:	4619      	mov	r1, r3
 8001d6a:	4806      	ldr	r0, [pc, #24]	@ (8001d84 <MX_TIM6_Init+0x64>)
 8001d6c:	f005 f864 	bl	8006e38 <HAL_TIMEx_MasterConfigSynchronization>
 8001d70:	4603      	mov	r3, r0
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d001      	beq.n	8001d7a <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 8001d76:	f000 fa05 	bl	8002184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001d7a:	bf00      	nop
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
 8001d82:	bf00      	nop
 8001d84:	200003b8 	.word	0x200003b8
 8001d88:	40001000 	.word	0x40001000

08001d8c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08a      	sub	sp, #40	@ 0x28
 8001d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d92:	f107 0318 	add.w	r3, r7, #24
 8001d96:	2200      	movs	r2, #0
 8001d98:	601a      	str	r2, [r3, #0]
 8001d9a:	605a      	str	r2, [r3, #4]
 8001d9c:	609a      	str	r2, [r3, #8]
 8001d9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001da0:	f107 0310 	add.w	r3, r7, #16
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001daa:	463b      	mov	r3, r7
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
 8001db2:	609a      	str	r2, [r3, #8]
 8001db4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001db6:	4b2d      	ldr	r3, [pc, #180]	@ (8001e6c <MX_TIM8_Init+0xe0>)
 8001db8:	4a2d      	ldr	r2, [pc, #180]	@ (8001e70 <MX_TIM8_Init+0xe4>)
 8001dba:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 71;
 8001dbc:	4b2b      	ldr	r3, [pc, #172]	@ (8001e6c <MX_TIM8_Init+0xe0>)
 8001dbe:	2247      	movs	r2, #71	@ 0x47
 8001dc0:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dc2:	4b2a      	ldr	r3, [pc, #168]	@ (8001e6c <MX_TIM8_Init+0xe0>)
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 7199;
 8001dc8:	4b28      	ldr	r3, [pc, #160]	@ (8001e6c <MX_TIM8_Init+0xe0>)
 8001dca:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001dce:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dd0:	4b26      	ldr	r3, [pc, #152]	@ (8001e6c <MX_TIM8_Init+0xe0>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001dd6:	4b25      	ldr	r3, [pc, #148]	@ (8001e6c <MX_TIM8_Init+0xe0>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ddc:	4b23      	ldr	r3, [pc, #140]	@ (8001e6c <MX_TIM8_Init+0xe0>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001de2:	4822      	ldr	r0, [pc, #136]	@ (8001e6c <MX_TIM8_Init+0xe0>)
 8001de4:	f003 fba4 	bl	8005530 <HAL_TIM_Base_Init>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 8001dee:	f000 f9c9 	bl	8002184 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001df2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001df6:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001df8:	f107 0318 	add.w	r3, r7, #24
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	481b      	ldr	r0, [pc, #108]	@ (8001e6c <MX_TIM8_Init+0xe0>)
 8001e00:	f004 faac 	bl	800635c <HAL_TIM_ConfigClockSource>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d001      	beq.n	8001e0e <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8001e0a:	f000 f9bb 	bl	8002184 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim8) != HAL_OK)
 8001e0e:	4817      	ldr	r0, [pc, #92]	@ (8001e6c <MX_TIM8_Init+0xe0>)
 8001e10:	f003 fd68 	bl	80058e4 <HAL_TIM_IC_Init>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <MX_TIM8_Init+0x92>
  {
    Error_Handler();
 8001e1a:	f000 f9b3 	bl	8002184 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e22:	2300      	movs	r3, #0
 8001e24:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001e26:	f107 0310 	add.w	r3, r7, #16
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	480f      	ldr	r0, [pc, #60]	@ (8001e6c <MX_TIM8_Init+0xe0>)
 8001e2e:	f005 f803 	bl	8006e38 <HAL_TIMEx_MasterConfigSynchronization>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <MX_TIM8_Init+0xb0>
  {
    Error_Handler();
 8001e38:	f000 f9a4 	bl	8002184 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001e3c:	230a      	movs	r3, #10
 8001e3e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001e40:	2301      	movs	r3, #1
 8001e42:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001e44:	2300      	movs	r3, #0
 8001e46:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim8, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001e4c:	463b      	mov	r3, r7
 8001e4e:	2204      	movs	r2, #4
 8001e50:	4619      	mov	r1, r3
 8001e52:	4806      	ldr	r0, [pc, #24]	@ (8001e6c <MX_TIM8_Init+0xe0>)
 8001e54:	f004 f924 	bl	80060a0 <HAL_TIM_IC_ConfigChannel>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8001e5e:	f000 f991 	bl	8002184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001e62:	bf00      	nop
 8001e64:	3728      	adds	r7, #40	@ 0x28
 8001e66:	46bd      	mov	sp, r7
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	20000400 	.word	0x20000400
 8001e70:	40010400 	.word	0x40010400

08001e74 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b08c      	sub	sp, #48	@ 0x30
 8001e78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e7a:	f107 0320 	add.w	r3, r7, #32
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
 8001e84:	609a      	str	r2, [r3, #8]
 8001e86:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e88:	1d3b      	adds	r3, r7, #4
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
 8001e8e:	605a      	str	r2, [r3, #4]
 8001e90:	609a      	str	r2, [r3, #8]
 8001e92:	60da      	str	r2, [r3, #12]
 8001e94:	611a      	str	r2, [r3, #16]
 8001e96:	615a      	str	r2, [r3, #20]
 8001e98:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001e9a:	4b26      	ldr	r3, [pc, #152]	@ (8001f34 <MX_TIM12_Init+0xc0>)
 8001e9c:	4a26      	ldr	r2, [pc, #152]	@ (8001f38 <MX_TIM12_Init+0xc4>)
 8001e9e:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 720;
 8001ea0:	4b24      	ldr	r3, [pc, #144]	@ (8001f34 <MX_TIM12_Init+0xc0>)
 8001ea2:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8001ea6:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ea8:	4b22      	ldr	r3, [pc, #136]	@ (8001f34 <MX_TIM12_Init+0xc0>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 2000;
 8001eae:	4b21      	ldr	r3, [pc, #132]	@ (8001f34 <MX_TIM12_Init+0xc0>)
 8001eb0:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001eb4:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eb6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f34 <MX_TIM12_Init+0xc0>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ebc:	4b1d      	ldr	r3, [pc, #116]	@ (8001f34 <MX_TIM12_Init+0xc0>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 8001ec2:	481c      	ldr	r0, [pc, #112]	@ (8001f34 <MX_TIM12_Init+0xc0>)
 8001ec4:	f003 fb34 	bl	8005530 <HAL_TIM_Base_Init>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <MX_TIM12_Init+0x5e>
  {
    Error_Handler();
 8001ece:	f000 f959 	bl	8002184 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ed2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ed6:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8001ed8:	f107 0320 	add.w	r3, r7, #32
 8001edc:	4619      	mov	r1, r3
 8001ede:	4815      	ldr	r0, [pc, #84]	@ (8001f34 <MX_TIM12_Init+0xc0>)
 8001ee0:	f004 fa3c 	bl	800635c <HAL_TIM_ConfigClockSource>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d001      	beq.n	8001eee <MX_TIM12_Init+0x7a>
  {
    Error_Handler();
 8001eea:	f000 f94b 	bl	8002184 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001eee:	4811      	ldr	r0, [pc, #68]	@ (8001f34 <MX_TIM12_Init+0xc0>)
 8001ef0:	f003 fbd6 	bl	80056a0 <HAL_TIM_PWM_Init>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <MX_TIM12_Init+0x8a>
  {
    Error_Handler();
 8001efa:	f000 f943 	bl	8002184 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001efe:	2360      	movs	r3, #96	@ 0x60
 8001f00:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001f02:	2300      	movs	r3, #0
 8001f04:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f06:	2300      	movs	r3, #0
 8001f08:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f0e:	1d3b      	adds	r3, r7, #4
 8001f10:	2200      	movs	r2, #0
 8001f12:	4619      	mov	r1, r3
 8001f14:	4807      	ldr	r0, [pc, #28]	@ (8001f34 <MX_TIM12_Init+0xc0>)
 8001f16:	f004 f95f 	bl	80061d8 <HAL_TIM_PWM_ConfigChannel>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <MX_TIM12_Init+0xb0>
  {
    Error_Handler();
 8001f20:	f000 f930 	bl	8002184 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001f24:	4803      	ldr	r0, [pc, #12]	@ (8001f34 <MX_TIM12_Init+0xc0>)
 8001f26:	f000 fd77 	bl	8002a18 <HAL_TIM_MspPostInit>

}
 8001f2a:	bf00      	nop
 8001f2c:	3730      	adds	r7, #48	@ 0x30
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	20000448 	.word	0x20000448
 8001f38:	40001800 	.word	0x40001800

08001f3c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f40:	4b11      	ldr	r3, [pc, #68]	@ (8001f88 <MX_USART2_UART_Init+0x4c>)
 8001f42:	4a12      	ldr	r2, [pc, #72]	@ (8001f8c <MX_USART2_UART_Init+0x50>)
 8001f44:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001f46:	4b10      	ldr	r3, [pc, #64]	@ (8001f88 <MX_USART2_UART_Init+0x4c>)
 8001f48:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001f4c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8001f88 <MX_USART2_UART_Init+0x4c>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f54:	4b0c      	ldr	r3, [pc, #48]	@ (8001f88 <MX_USART2_UART_Init+0x4c>)
 8001f56:	2200      	movs	r2, #0
 8001f58:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f5a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f88 <MX_USART2_UART_Init+0x4c>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f60:	4b09      	ldr	r3, [pc, #36]	@ (8001f88 <MX_USART2_UART_Init+0x4c>)
 8001f62:	220c      	movs	r2, #12
 8001f64:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f66:	4b08      	ldr	r3, [pc, #32]	@ (8001f88 <MX_USART2_UART_Init+0x4c>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f6c:	4b06      	ldr	r3, [pc, #24]	@ (8001f88 <MX_USART2_UART_Init+0x4c>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f72:	4805      	ldr	r0, [pc, #20]	@ (8001f88 <MX_USART2_UART_Init+0x4c>)
 8001f74:	f005 f842 	bl	8006ffc <HAL_UART_Init>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f7e:	f000 f901 	bl	8002184 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f82:	bf00      	nop
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	20000490 	.word	0x20000490
 8001f8c:	40004400 	.word	0x40004400

08001f90 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001f94:	4b11      	ldr	r3, [pc, #68]	@ (8001fdc <MX_USART3_UART_Init+0x4c>)
 8001f96:	4a12      	ldr	r2, [pc, #72]	@ (8001fe0 <MX_USART3_UART_Init+0x50>)
 8001f98:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001f9a:	4b10      	ldr	r3, [pc, #64]	@ (8001fdc <MX_USART3_UART_Init+0x4c>)
 8001f9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fa0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001fa2:	4b0e      	ldr	r3, [pc, #56]	@ (8001fdc <MX_USART3_UART_Init+0x4c>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8001fdc <MX_USART3_UART_Init+0x4c>)
 8001faa:	2200      	movs	r2, #0
 8001fac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001fae:	4b0b      	ldr	r3, [pc, #44]	@ (8001fdc <MX_USART3_UART_Init+0x4c>)
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001fb4:	4b09      	ldr	r3, [pc, #36]	@ (8001fdc <MX_USART3_UART_Init+0x4c>)
 8001fb6:	220c      	movs	r2, #12
 8001fb8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001fba:	4b08      	ldr	r3, [pc, #32]	@ (8001fdc <MX_USART3_UART_Init+0x4c>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001fc0:	4b06      	ldr	r3, [pc, #24]	@ (8001fdc <MX_USART3_UART_Init+0x4c>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001fc6:	4805      	ldr	r0, [pc, #20]	@ (8001fdc <MX_USART3_UART_Init+0x4c>)
 8001fc8:	f005 f818 	bl	8006ffc <HAL_UART_Init>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001fd2:	f000 f8d7 	bl	8002184 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001fd6:	bf00      	nop
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	200004d4 	.word	0x200004d4
 8001fe0:	40004800 	.word	0x40004800

08001fe4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b08c      	sub	sp, #48	@ 0x30
 8001fe8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fea:	f107 031c 	add.w	r3, r7, #28
 8001fee:	2200      	movs	r2, #0
 8001ff0:	601a      	str	r2, [r3, #0]
 8001ff2:	605a      	str	r2, [r3, #4]
 8001ff4:	609a      	str	r2, [r3, #8]
 8001ff6:	60da      	str	r2, [r3, #12]
 8001ff8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	61bb      	str	r3, [r7, #24]
 8001ffe:	4b5c      	ldr	r3, [pc, #368]	@ (8002170 <MX_GPIO_Init+0x18c>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002002:	4a5b      	ldr	r2, [pc, #364]	@ (8002170 <MX_GPIO_Init+0x18c>)
 8002004:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002008:	6313      	str	r3, [r2, #48]	@ 0x30
 800200a:	4b59      	ldr	r3, [pc, #356]	@ (8002170 <MX_GPIO_Init+0x18c>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800200e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002012:	61bb      	str	r3, [r7, #24]
 8002014:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002016:	2300      	movs	r3, #0
 8002018:	617b      	str	r3, [r7, #20]
 800201a:	4b55      	ldr	r3, [pc, #340]	@ (8002170 <MX_GPIO_Init+0x18c>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201e:	4a54      	ldr	r2, [pc, #336]	@ (8002170 <MX_GPIO_Init+0x18c>)
 8002020:	f043 0301 	orr.w	r3, r3, #1
 8002024:	6313      	str	r3, [r2, #48]	@ 0x30
 8002026:	4b52      	ldr	r3, [pc, #328]	@ (8002170 <MX_GPIO_Init+0x18c>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202a:	f003 0301 	and.w	r3, r3, #1
 800202e:	617b      	str	r3, [r7, #20]
 8002030:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002032:	2300      	movs	r3, #0
 8002034:	613b      	str	r3, [r7, #16]
 8002036:	4b4e      	ldr	r3, [pc, #312]	@ (8002170 <MX_GPIO_Init+0x18c>)
 8002038:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203a:	4a4d      	ldr	r2, [pc, #308]	@ (8002170 <MX_GPIO_Init+0x18c>)
 800203c:	f043 0302 	orr.w	r3, r3, #2
 8002040:	6313      	str	r3, [r2, #48]	@ 0x30
 8002042:	4b4b      	ldr	r3, [pc, #300]	@ (8002170 <MX_GPIO_Init+0x18c>)
 8002044:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002046:	f003 0302 	and.w	r3, r3, #2
 800204a:	613b      	str	r3, [r7, #16]
 800204c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800204e:	2300      	movs	r3, #0
 8002050:	60fb      	str	r3, [r7, #12]
 8002052:	4b47      	ldr	r3, [pc, #284]	@ (8002170 <MX_GPIO_Init+0x18c>)
 8002054:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002056:	4a46      	ldr	r2, [pc, #280]	@ (8002170 <MX_GPIO_Init+0x18c>)
 8002058:	f043 0310 	orr.w	r3, r3, #16
 800205c:	6313      	str	r3, [r2, #48]	@ 0x30
 800205e:	4b44      	ldr	r3, [pc, #272]	@ (8002170 <MX_GPIO_Init+0x18c>)
 8002060:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002062:	f003 0310 	and.w	r3, r3, #16
 8002066:	60fb      	str	r3, [r7, #12]
 8002068:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800206a:	2300      	movs	r3, #0
 800206c:	60bb      	str	r3, [r7, #8]
 800206e:	4b40      	ldr	r3, [pc, #256]	@ (8002170 <MX_GPIO_Init+0x18c>)
 8002070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002072:	4a3f      	ldr	r2, [pc, #252]	@ (8002170 <MX_GPIO_Init+0x18c>)
 8002074:	f043 0308 	orr.w	r3, r3, #8
 8002078:	6313      	str	r3, [r2, #48]	@ 0x30
 800207a:	4b3d      	ldr	r3, [pc, #244]	@ (8002170 <MX_GPIO_Init+0x18c>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207e:	f003 0308 	and.w	r3, r3, #8
 8002082:	60bb      	str	r3, [r7, #8]
 8002084:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002086:	2300      	movs	r3, #0
 8002088:	607b      	str	r3, [r7, #4]
 800208a:	4b39      	ldr	r3, [pc, #228]	@ (8002170 <MX_GPIO_Init+0x18c>)
 800208c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208e:	4a38      	ldr	r2, [pc, #224]	@ (8002170 <MX_GPIO_Init+0x18c>)
 8002090:	f043 0304 	orr.w	r3, r3, #4
 8002094:	6313      	str	r3, [r2, #48]	@ 0x30
 8002096:	4b36      	ldr	r3, [pc, #216]	@ (8002170 <MX_GPIO_Init+0x18c>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209a:	f003 0304 	and.w	r3, r3, #4
 800209e:	607b      	str	r3, [r7, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 80020a2:	2200      	movs	r2, #0
 80020a4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80020a8:	4832      	ldr	r0, [pc, #200]	@ (8002174 <MX_GPIO_Init+0x190>)
 80020aa:	f001 fd69 	bl	8003b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, DC_Pin|RESET__Pin|SDIN_Pin|SCLK_Pin, GPIO_PIN_RESET);
 80020ae:	2200      	movs	r2, #0
 80020b0:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 80020b4:	4830      	ldr	r0, [pc, #192]	@ (8002178 <MX_GPIO_Init+0x194>)
 80020b6:	f001 fd63 	bl	8003b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Buzzer_Pin|LED3_Pin, GPIO_PIN_RESET);
 80020ba:	2200      	movs	r2, #0
 80020bc:	f44f 5188 	mov.w	r1, #4352	@ 0x1100
 80020c0:	482e      	ldr	r0, [pc, #184]	@ (800217c <MX_GPIO_Init+0x198>)
 80020c2:	f001 fd5d 	bl	8003b80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : IMU_INT_Pin */
  GPIO_InitStruct.Pin = IMU_INT_Pin;
 80020c6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80020cc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80020d0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d2:	2300      	movs	r3, #0
 80020d4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(IMU_INT_GPIO_Port, &GPIO_InitStruct);
 80020d6:	f107 031c 	add.w	r3, r7, #28
 80020da:	4619      	mov	r1, r3
 80020dc:	4825      	ldr	r0, [pc, #148]	@ (8002174 <MX_GPIO_Init+0x190>)
 80020de:	f001 fbb3 	bl	8003848 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 80020e2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80020e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020e8:	2301      	movs	r3, #1
 80020ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020f0:	2300      	movs	r3, #0
 80020f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 80020f4:	f107 031c 	add.w	r3, r7, #28
 80020f8:	4619      	mov	r1, r3
 80020fa:	481e      	ldr	r0, [pc, #120]	@ (8002174 <MX_GPIO_Init+0x190>)
 80020fc:	f001 fba4 	bl	8003848 <HAL_GPIO_Init>

  /*Configure GPIO pins : DC_Pin RESET__Pin SDIN_Pin SCLK_Pin */
  GPIO_InitStruct.Pin = DC_Pin|RESET__Pin|SDIN_Pin|SCLK_Pin;
 8002100:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8002104:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002106:	2301      	movs	r3, #1
 8002108:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210a:	2300      	movs	r3, #0
 800210c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800210e:	2300      	movs	r3, #0
 8002110:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002112:	f107 031c 	add.w	r3, r7, #28
 8002116:	4619      	mov	r1, r3
 8002118:	4817      	ldr	r0, [pc, #92]	@ (8002178 <MX_GPIO_Init+0x194>)
 800211a:	f001 fb95 	bl	8003848 <HAL_GPIO_Init>

  /*Configure GPIO pins : Buzzer_Pin LED3_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin|LED3_Pin;
 800211e:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 8002122:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002124:	2301      	movs	r3, #1
 8002126:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002128:	2300      	movs	r3, #0
 800212a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800212c:	2300      	movs	r3, #0
 800212e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002130:	f107 031c 	add.w	r3, r7, #28
 8002134:	4619      	mov	r1, r3
 8002136:	4811      	ldr	r0, [pc, #68]	@ (800217c <MX_GPIO_Init+0x198>)
 8002138:	f001 fb86 	bl	8003848 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_PB_Pin */
  GPIO_InitStruct.Pin = USER_PB_Pin;
 800213c:	2301      	movs	r3, #1
 800213e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002140:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002144:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002146:	2300      	movs	r3, #0
 8002148:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_PB_GPIO_Port, &GPIO_InitStruct);
 800214a:	f107 031c 	add.w	r3, r7, #28
 800214e:	4619      	mov	r1, r3
 8002150:	480b      	ldr	r0, [pc, #44]	@ (8002180 <MX_GPIO_Init+0x19c>)
 8002152:	f001 fb79 	bl	8003848 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002156:	2200      	movs	r2, #0
 8002158:	2100      	movs	r1, #0
 800215a:	2006      	movs	r0, #6
 800215c:	f001 faab 	bl	80036b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002160:	2006      	movs	r0, #6
 8002162:	f001 fac4 	bl	80036ee <HAL_NVIC_EnableIRQ>

}
 8002166:	bf00      	nop
 8002168:	3730      	adds	r7, #48	@ 0x30
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	40023800 	.word	0x40023800
 8002174:	40020400 	.word	0x40020400
 8002178:	40020c00 	.word	0x40020c00
 800217c:	40020000 	.word	0x40020000
 8002180:	40021000 	.word	0x40021000

08002184 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002188:	b672      	cpsid	i
}
 800218a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	  /* User can add his own implementation to report the HAL error return state */
	  __disable_irq();
	  while (1)
 800218c:	bf00      	nop
 800218e:	e7fd      	b.n	800218c <Error_Handler+0x8>

08002190 <OLED_WR_Byte>:
#include <oled.h>
#include <oledfont.h>
#include "stdlib.h"

void OLED_WR_Byte(uint8_t dat,uint8_t DataCmd)
{	
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	4603      	mov	r3, r0
 8002198:	460a      	mov	r2, r1
 800219a:	71fb      	strb	r3, [r7, #7]
 800219c:	4613      	mov	r3, r2
 800219e:	71bb      	strb	r3, [r7, #6]
	uint8_t i;

	if(DataCmd == 1)    // Data write
 80021a0:	79bb      	ldrb	r3, [r7, #6]
 80021a2:	2b01      	cmp	r3, #1
 80021a4:	d106      	bne.n	80021b4 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 80021a6:	2201      	movs	r2, #1
 80021a8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80021ac:	481e      	ldr	r0, [pc, #120]	@ (8002228 <OLED_WR_Byte+0x98>)
 80021ae:	f001 fce7 	bl	8003b80 <HAL_GPIO_WritePin>
 80021b2:	e005      	b.n	80021c0 <OLED_WR_Byte+0x30>
	else                // Command write
	  OLED_RS_Clr();
 80021b4:	2200      	movs	r2, #0
 80021b6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80021ba:	481b      	ldr	r0, [pc, #108]	@ (8002228 <OLED_WR_Byte+0x98>)
 80021bc:	f001 fce0 	bl	8003b80 <HAL_GPIO_WritePin>

	for(i=0;i<8;i++)
 80021c0:	2300      	movs	r3, #0
 80021c2:	73fb      	strb	r3, [r7, #15]
 80021c4:	e022      	b.n	800220c <OLED_WR_Byte+0x7c>
	{	OLED_SCLK_Clr();  // clear the clock
 80021c6:	2200      	movs	r2, #0
 80021c8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80021cc:	4816      	ldr	r0, [pc, #88]	@ (8002228 <OLED_WR_Byte+0x98>)
 80021ce:	f001 fcd7 	bl	8003b80 <HAL_GPIO_WritePin>
		if(dat&0x80)      // check data bit
 80021d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	da06      	bge.n	80021e8 <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 80021da:	2201      	movs	r2, #1
 80021dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80021e0:	4811      	ldr	r0, [pc, #68]	@ (8002228 <OLED_WR_Byte+0x98>)
 80021e2:	f001 fccd 	bl	8003b80 <HAL_GPIO_WritePin>
 80021e6:	e005      	b.n	80021f4 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 80021e8:	2200      	movs	r2, #0
 80021ea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80021ee:	480e      	ldr	r0, [pc, #56]	@ (8002228 <OLED_WR_Byte+0x98>)
 80021f0:	f001 fcc6 	bl	8003b80 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 80021f4:	2201      	movs	r2, #1
 80021f6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80021fa:	480b      	ldr	r0, [pc, #44]	@ (8002228 <OLED_WR_Byte+0x98>)
 80021fc:	f001 fcc0 	bl	8003b80 <HAL_GPIO_WritePin>
		dat<<=1;          // check next data bit
 8002200:	79fb      	ldrb	r3, [r7, #7]
 8002202:	005b      	lsls	r3, r3, #1
 8002204:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8002206:	7bfb      	ldrb	r3, [r7, #15]
 8002208:	3301      	adds	r3, #1
 800220a:	73fb      	strb	r3, [r7, #15]
 800220c:	7bfb      	ldrb	r3, [r7, #15]
 800220e:	2b07      	cmp	r3, #7
 8002210:	d9d9      	bls.n	80021c6 <OLED_WR_Byte+0x36>
	}

	OLED_RS_Set();   	  // Set RS=1 upon exit
 8002212:	2201      	movs	r2, #1
 8002214:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002218:	4803      	ldr	r0, [pc, #12]	@ (8002228 <OLED_WR_Byte+0x98>)
 800221a:	f001 fcb1 	bl	8003b80 <HAL_GPIO_WritePin>
} 
 800221e:	bf00      	nop
 8002220:	3710      	adds	r7, #16
 8002222:	46bd      	mov	sp, r7
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	40020c00 	.word	0x40020c00

0800222c <OLED_Refresh_Gram>:

// Refresh the GRAM
uint8_t OLED_GRAM[128][8];
void OLED_Refresh_Gram(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b082      	sub	sp, #8
 8002230:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i=0;i<8;i++)
 8002232:	2300      	movs	r3, #0
 8002234:	71fb      	strb	r3, [r7, #7]
 8002236:	e026      	b.n	8002286 <OLED_Refresh_Gram+0x5a>
	{
		OLED_WR_Byte (0xb0+i,OLED_CMD);
 8002238:	79fb      	ldrb	r3, [r7, #7]
 800223a:	3b50      	subs	r3, #80	@ 0x50
 800223c:	b2db      	uxtb	r3, r3
 800223e:	2100      	movs	r1, #0
 8002240:	4618      	mov	r0, r3
 8002242:	f7ff ffa5 	bl	8002190 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);
 8002246:	2100      	movs	r1, #0
 8002248:	2000      	movs	r0, #0
 800224a:	f7ff ffa1 	bl	8002190 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);
 800224e:	2100      	movs	r1, #0
 8002250:	2010      	movs	r0, #16
 8002252:	f7ff ff9d 	bl	8002190 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA);
 8002256:	2300      	movs	r3, #0
 8002258:	71bb      	strb	r3, [r7, #6]
 800225a:	e00d      	b.n	8002278 <OLED_Refresh_Gram+0x4c>
 800225c:	79ba      	ldrb	r2, [r7, #6]
 800225e:	79fb      	ldrb	r3, [r7, #7]
 8002260:	490d      	ldr	r1, [pc, #52]	@ (8002298 <OLED_Refresh_Gram+0x6c>)
 8002262:	00d2      	lsls	r2, r2, #3
 8002264:	440a      	add	r2, r1
 8002266:	4413      	add	r3, r2
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	2101      	movs	r1, #1
 800226c:	4618      	mov	r0, r3
 800226e:	f7ff ff8f 	bl	8002190 <OLED_WR_Byte>
 8002272:	79bb      	ldrb	r3, [r7, #6]
 8002274:	3301      	adds	r3, #1
 8002276:	71bb      	strb	r3, [r7, #6]
 8002278:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800227c:	2b00      	cmp	r3, #0
 800227e:	daed      	bge.n	800225c <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)
 8002280:	79fb      	ldrb	r3, [r7, #7]
 8002282:	3301      	adds	r3, #1
 8002284:	71fb      	strb	r3, [r7, #7]
 8002286:	79fb      	ldrb	r3, [r7, #7]
 8002288:	2b07      	cmp	r3, #7
 800228a:	d9d5      	bls.n	8002238 <OLED_Refresh_Gram+0xc>
	}
}
 800228c:	bf00      	nop
 800228e:	bf00      	nop
 8002290:	3708      	adds	r7, #8
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	200005b8 	.word	0x200005b8

0800229c <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 80022a2:	2300      	movs	r3, #0
 80022a4:	71fb      	strb	r3, [r7, #7]
 80022a6:	e014      	b.n	80022d2 <OLED_Clear+0x36>
 80022a8:	2300      	movs	r3, #0
 80022aa:	71bb      	strb	r3, [r7, #6]
 80022ac:	e00a      	b.n	80022c4 <OLED_Clear+0x28>
 80022ae:	79ba      	ldrb	r2, [r7, #6]
 80022b0:	79fb      	ldrb	r3, [r7, #7]
 80022b2:	490c      	ldr	r1, [pc, #48]	@ (80022e4 <OLED_Clear+0x48>)
 80022b4:	00d2      	lsls	r2, r2, #3
 80022b6:	440a      	add	r2, r1
 80022b8:	4413      	add	r3, r2
 80022ba:	2200      	movs	r2, #0
 80022bc:	701a      	strb	r2, [r3, #0]
 80022be:	79bb      	ldrb	r3, [r7, #6]
 80022c0:	3301      	adds	r3, #1
 80022c2:	71bb      	strb	r3, [r7, #6]
 80022c4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	daf0      	bge.n	80022ae <OLED_Clear+0x12>
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	3301      	adds	r3, #1
 80022d0:	71fb      	strb	r3, [r7, #7]
 80022d2:	79fb      	ldrb	r3, [r7, #7]
 80022d4:	2b07      	cmp	r3, #7
 80022d6:	d9e7      	bls.n	80022a8 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 80022d8:	f7ff ffa8 	bl	800222c <OLED_Refresh_Gram>
}
 80022dc:	bf00      	nop
 80022de:	3708      	adds	r7, #8
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	200005b8 	.word	0x200005b8

080022e8 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 80022e8:	b480      	push	{r7}
 80022ea:	b085      	sub	sp, #20
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	4603      	mov	r3, r0
 80022f0:	71fb      	strb	r3, [r7, #7]
 80022f2:	460b      	mov	r3, r1
 80022f4:	71bb      	strb	r3, [r7, #6]
 80022f6:	4613      	mov	r3, r2
 80022f8:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 80022fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002302:	2b00      	cmp	r3, #0
 8002304:	db41      	blt.n	800238a <OLED_DrawPoint+0xa2>
 8002306:	79bb      	ldrb	r3, [r7, #6]
 8002308:	2b3f      	cmp	r3, #63	@ 0x3f
 800230a:	d83e      	bhi.n	800238a <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 800230c:	79bb      	ldrb	r3, [r7, #6]
 800230e:	08db      	lsrs	r3, r3, #3
 8002310:	b2db      	uxtb	r3, r3
 8002312:	f1c3 0307 	rsb	r3, r3, #7
 8002316:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8002318:	79bb      	ldrb	r3, [r7, #6]
 800231a:	f003 0307 	and.w	r3, r3, #7
 800231e:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8002320:	7b7b      	ldrb	r3, [r7, #13]
 8002322:	f1c3 0307 	rsb	r3, r3, #7
 8002326:	2201      	movs	r2, #1
 8002328:	fa02 f303 	lsl.w	r3, r2, r3
 800232c:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 800232e:	797b      	ldrb	r3, [r7, #5]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d012      	beq.n	800235a <OLED_DrawPoint+0x72>
 8002334:	79fa      	ldrb	r2, [r7, #7]
 8002336:	7bbb      	ldrb	r3, [r7, #14]
 8002338:	4917      	ldr	r1, [pc, #92]	@ (8002398 <OLED_DrawPoint+0xb0>)
 800233a:	00d2      	lsls	r2, r2, #3
 800233c:	440a      	add	r2, r1
 800233e:	4413      	add	r3, r2
 8002340:	7818      	ldrb	r0, [r3, #0]
 8002342:	79fa      	ldrb	r2, [r7, #7]
 8002344:	7bbb      	ldrb	r3, [r7, #14]
 8002346:	7bf9      	ldrb	r1, [r7, #15]
 8002348:	4301      	orrs	r1, r0
 800234a:	b2c8      	uxtb	r0, r1
 800234c:	4912      	ldr	r1, [pc, #72]	@ (8002398 <OLED_DrawPoint+0xb0>)
 800234e:	00d2      	lsls	r2, r2, #3
 8002350:	440a      	add	r2, r1
 8002352:	4413      	add	r3, r2
 8002354:	4602      	mov	r2, r0
 8002356:	701a      	strb	r2, [r3, #0]
 8002358:	e018      	b.n	800238c <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 800235a:	79fa      	ldrb	r2, [r7, #7]
 800235c:	7bbb      	ldrb	r3, [r7, #14]
 800235e:	490e      	ldr	r1, [pc, #56]	@ (8002398 <OLED_DrawPoint+0xb0>)
 8002360:	00d2      	lsls	r2, r2, #3
 8002362:	440a      	add	r2, r1
 8002364:	4413      	add	r3, r2
 8002366:	781b      	ldrb	r3, [r3, #0]
 8002368:	b25a      	sxtb	r2, r3
 800236a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800236e:	43db      	mvns	r3, r3
 8002370:	b25b      	sxtb	r3, r3
 8002372:	4013      	ands	r3, r2
 8002374:	b259      	sxtb	r1, r3
 8002376:	79fa      	ldrb	r2, [r7, #7]
 8002378:	7bbb      	ldrb	r3, [r7, #14]
 800237a:	b2c8      	uxtb	r0, r1
 800237c:	4906      	ldr	r1, [pc, #24]	@ (8002398 <OLED_DrawPoint+0xb0>)
 800237e:	00d2      	lsls	r2, r2, #3
 8002380:	440a      	add	r2, r1
 8002382:	4413      	add	r3, r2
 8002384:	4602      	mov	r2, r0
 8002386:	701a      	strb	r2, [r3, #0]
 8002388:	e000      	b.n	800238c <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 800238a:	bf00      	nop
}
 800238c:	3714      	adds	r7, #20
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr
 8002396:	bf00      	nop
 8002398:	200005b8 	.word	0x200005b8

0800239c <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 800239c:	b590      	push	{r4, r7, lr}
 800239e:	b085      	sub	sp, #20
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	4604      	mov	r4, r0
 80023a4:	4608      	mov	r0, r1
 80023a6:	4611      	mov	r1, r2
 80023a8:	461a      	mov	r2, r3
 80023aa:	4623      	mov	r3, r4
 80023ac:	71fb      	strb	r3, [r7, #7]
 80023ae:	4603      	mov	r3, r0
 80023b0:	71bb      	strb	r3, [r7, #6]
 80023b2:	460b      	mov	r3, r1
 80023b4:	717b      	strb	r3, [r7, #5]
 80023b6:	4613      	mov	r3, r2
 80023b8:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 80023ba:	79bb      	ldrb	r3, [r7, #6]
 80023bc:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 80023be:	797b      	ldrb	r3, [r7, #5]
 80023c0:	3b20      	subs	r3, #32
 80023c2:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 80023c4:	2300      	movs	r3, #0
 80023c6:	73bb      	strb	r3, [r7, #14]
 80023c8:	e04d      	b.n	8002466 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 80023ca:	793b      	ldrb	r3, [r7, #4]
 80023cc:	2b0c      	cmp	r3, #12
 80023ce:	d10b      	bne.n	80023e8 <OLED_ShowChar+0x4c>
 80023d0:	797a      	ldrb	r2, [r7, #5]
 80023d2:	7bb9      	ldrb	r1, [r7, #14]
 80023d4:	4828      	ldr	r0, [pc, #160]	@ (8002478 <OLED_ShowChar+0xdc>)
 80023d6:	4613      	mov	r3, r2
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	4413      	add	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	4403      	add	r3, r0
 80023e0:	440b      	add	r3, r1
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	73fb      	strb	r3, [r7, #15]
 80023e6:	e007      	b.n	80023f8 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 80023e8:	797a      	ldrb	r2, [r7, #5]
 80023ea:	7bbb      	ldrb	r3, [r7, #14]
 80023ec:	4923      	ldr	r1, [pc, #140]	@ (800247c <OLED_ShowChar+0xe0>)
 80023ee:	0112      	lsls	r2, r2, #4
 80023f0:	440a      	add	r2, r1
 80023f2:	4413      	add	r3, r2
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 80023f8:	2300      	movs	r3, #0
 80023fa:	737b      	strb	r3, [r7, #13]
 80023fc:	e02d      	b.n	800245a <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 80023fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002402:	2b00      	cmp	r3, #0
 8002404:	da07      	bge.n	8002416 <OLED_ShowChar+0x7a>
 8002406:	f897 2020 	ldrb.w	r2, [r7, #32]
 800240a:	79b9      	ldrb	r1, [r7, #6]
 800240c:	79fb      	ldrb	r3, [r7, #7]
 800240e:	4618      	mov	r0, r3
 8002410:	f7ff ff6a 	bl	80022e8 <OLED_DrawPoint>
 8002414:	e00c      	b.n	8002430 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8002416:	f897 3020 	ldrb.w	r3, [r7, #32]
 800241a:	2b00      	cmp	r3, #0
 800241c:	bf0c      	ite	eq
 800241e:	2301      	moveq	r3, #1
 8002420:	2300      	movne	r3, #0
 8002422:	b2db      	uxtb	r3, r3
 8002424:	461a      	mov	r2, r3
 8002426:	79b9      	ldrb	r1, [r7, #6]
 8002428:	79fb      	ldrb	r3, [r7, #7]
 800242a:	4618      	mov	r0, r3
 800242c:	f7ff ff5c 	bl	80022e8 <OLED_DrawPoint>
			temp<<=1;
 8002430:	7bfb      	ldrb	r3, [r7, #15]
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	73fb      	strb	r3, [r7, #15]
			y++;
 8002436:	79bb      	ldrb	r3, [r7, #6]
 8002438:	3301      	adds	r3, #1
 800243a:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 800243c:	79ba      	ldrb	r2, [r7, #6]
 800243e:	7b3b      	ldrb	r3, [r7, #12]
 8002440:	1ad2      	subs	r2, r2, r3
 8002442:	793b      	ldrb	r3, [r7, #4]
 8002444:	429a      	cmp	r2, r3
 8002446:	d105      	bne.n	8002454 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8002448:	7b3b      	ldrb	r3, [r7, #12]
 800244a:	71bb      	strb	r3, [r7, #6]
				x++;
 800244c:	79fb      	ldrb	r3, [r7, #7]
 800244e:	3301      	adds	r3, #1
 8002450:	71fb      	strb	r3, [r7, #7]
				break;
 8002452:	e005      	b.n	8002460 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8002454:	7b7b      	ldrb	r3, [r7, #13]
 8002456:	3301      	adds	r3, #1
 8002458:	737b      	strb	r3, [r7, #13]
 800245a:	7b7b      	ldrb	r3, [r7, #13]
 800245c:	2b07      	cmp	r3, #7
 800245e:	d9ce      	bls.n	80023fe <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8002460:	7bbb      	ldrb	r3, [r7, #14]
 8002462:	3301      	adds	r3, #1
 8002464:	73bb      	strb	r3, [r7, #14]
 8002466:	7bba      	ldrb	r2, [r7, #14]
 8002468:	793b      	ldrb	r3, [r7, #4]
 800246a:	429a      	cmp	r2, r3
 800246c:	d3ad      	bcc.n	80023ca <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 800246e:	bf00      	nop
 8002470:	bf00      	nop
 8002472:	3714      	adds	r7, #20
 8002474:	46bd      	mov	sp, r7
 8002476:	bd90      	pop	{r4, r7, pc}
 8002478:	0800aedc 	.word	0x0800aedc
 800247c:	0800b350 	.word	0x0800b350

08002480 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b084      	sub	sp, #16
 8002484:	af02      	add	r7, sp, #8
 8002486:	4603      	mov	r3, r0
 8002488:	603a      	str	r2, [r7, #0]
 800248a:	71fb      	strb	r3, [r7, #7]
 800248c:	460b      	mov	r3, r1
 800248e:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8002490:	e01f      	b.n	80024d2 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8002492:	79fb      	ldrb	r3, [r7, #7]
 8002494:	2b7a      	cmp	r3, #122	@ 0x7a
 8002496:	d904      	bls.n	80024a2 <OLED_ShowString+0x22>
 8002498:	2300      	movs	r3, #0
 800249a:	71fb      	strb	r3, [r7, #7]
 800249c:	79bb      	ldrb	r3, [r7, #6]
 800249e:	3310      	adds	r3, #16
 80024a0:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 80024a2:	79bb      	ldrb	r3, [r7, #6]
 80024a4:	2b3a      	cmp	r3, #58	@ 0x3a
 80024a6:	d905      	bls.n	80024b4 <OLED_ShowString+0x34>
 80024a8:	2300      	movs	r3, #0
 80024aa:	71fb      	strb	r3, [r7, #7]
 80024ac:	79fb      	ldrb	r3, [r7, #7]
 80024ae:	71bb      	strb	r3, [r7, #6]
 80024b0:	f7ff fef4 	bl	800229c <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	781a      	ldrb	r2, [r3, #0]
 80024b8:	79b9      	ldrb	r1, [r7, #6]
 80024ba:	79f8      	ldrb	r0, [r7, #7]
 80024bc:	2301      	movs	r3, #1
 80024be:	9300      	str	r3, [sp, #0]
 80024c0:	230c      	movs	r3, #12
 80024c2:	f7ff ff6b 	bl	800239c <OLED_ShowChar>
        x+=8;
 80024c6:	79fb      	ldrb	r3, [r7, #7]
 80024c8:	3308      	adds	r3, #8
 80024ca:	71fb      	strb	r3, [r7, #7]
        p++;
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	3301      	adds	r3, #1
 80024d0:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	781b      	ldrb	r3, [r3, #0]
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d1db      	bne.n	8002492 <OLED_ShowString+0x12>
    }  
}	 
 80024da:	bf00      	nop
 80024dc:	bf00      	nop
 80024de:	3708      	adds	r7, #8
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <OLED_Init>:

void OLED_Init(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 80024e8:	f002 fb62 	bl	8004bb0 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 80024ec:	4b42      	ldr	r3, [pc, #264]	@ (80025f8 <OLED_Init+0x114>)
 80024ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024f0:	4a41      	ldr	r2, [pc, #260]	@ (80025f8 <OLED_Init+0x114>)
 80024f2:	f023 0301 	bic.w	r3, r3, #1
 80024f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80024f8:	4b3f      	ldr	r3, [pc, #252]	@ (80025f8 <OLED_Init+0x114>)
 80024fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80024fc:	4a3e      	ldr	r2, [pc, #248]	@ (80025f8 <OLED_Init+0x114>)
 80024fe:	f023 0304 	bic.w	r3, r3, #4
 8002502:	6713      	str	r3, [r2, #112]	@ 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8002504:	f002 fb68 	bl	8004bd8 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8002508:	2200      	movs	r2, #0
 800250a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800250e:	483b      	ldr	r0, [pc, #236]	@ (80025fc <OLED_Init+0x118>)
 8002510:	f001 fb36 	bl	8003b80 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8002514:	2064      	movs	r0, #100	@ 0x64
 8002516:	f000 fd6d 	bl	8002ff4 <HAL_Delay>
	OLED_RST_Set();
 800251a:	2201      	movs	r2, #1
 800251c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002520:	4836      	ldr	r0, [pc, #216]	@ (80025fc <OLED_Init+0x118>)
 8002522:	f001 fb2d 	bl	8003b80 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 8002526:	2100      	movs	r1, #0
 8002528:	20ae      	movs	r0, #174	@ 0xae
 800252a:	f7ff fe31 	bl	8002190 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 800252e:	2100      	movs	r1, #0
 8002530:	20d5      	movs	r0, #213	@ 0xd5
 8002532:	f7ff fe2d 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 8002536:	2100      	movs	r1, #0
 8002538:	2050      	movs	r0, #80	@ 0x50
 800253a:	f7ff fe29 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 800253e:	2100      	movs	r1, #0
 8002540:	20a8      	movs	r0, #168	@ 0xa8
 8002542:	f7ff fe25 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8002546:	2100      	movs	r1, #0
 8002548:	203f      	movs	r0, #63	@ 0x3f
 800254a:	f7ff fe21 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 800254e:	2100      	movs	r1, #0
 8002550:	20d3      	movs	r0, #211	@ 0xd3
 8002552:	f7ff fe1d 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8002556:	2100      	movs	r1, #0
 8002558:	2000      	movs	r0, #0
 800255a:	f7ff fe19 	bl	8002190 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 800255e:	2100      	movs	r1, #0
 8002560:	2040      	movs	r0, #64	@ 0x40
 8002562:	f7ff fe15 	bl	8002190 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8002566:	2100      	movs	r1, #0
 8002568:	208d      	movs	r0, #141	@ 0x8d
 800256a:	f7ff fe11 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 800256e:	2100      	movs	r1, #0
 8002570:	2014      	movs	r0, #20
 8002572:	f7ff fe0d 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8002576:	2100      	movs	r1, #0
 8002578:	2020      	movs	r0, #32
 800257a:	f7ff fe09 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 800257e:	2100      	movs	r1, #0
 8002580:	2002      	movs	r0, #2
 8002582:	f7ff fe05 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8002586:	2100      	movs	r1, #0
 8002588:	20a1      	movs	r0, #161	@ 0xa1
 800258a:	f7ff fe01 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 800258e:	2100      	movs	r1, #0
 8002590:	20c0      	movs	r0, #192	@ 0xc0
 8002592:	f7ff fdfd 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8002596:	2100      	movs	r1, #0
 8002598:	20da      	movs	r0, #218	@ 0xda
 800259a:	f7ff fdf9 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 800259e:	2100      	movs	r1, #0
 80025a0:	2012      	movs	r0, #18
 80025a2:	f7ff fdf5 	bl	8002190 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 80025a6:	2100      	movs	r1, #0
 80025a8:	2081      	movs	r0, #129	@ 0x81
 80025aa:	f7ff fdf1 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 80025ae:	2100      	movs	r1, #0
 80025b0:	20ef      	movs	r0, #239	@ 0xef
 80025b2:	f7ff fded 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 80025b6:	2100      	movs	r1, #0
 80025b8:	20d9      	movs	r0, #217	@ 0xd9
 80025ba:	f7ff fde9 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 80025be:	2100      	movs	r1, #0
 80025c0:	20f1      	movs	r0, #241	@ 0xf1
 80025c2:	f7ff fde5 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 80025c6:	2100      	movs	r1, #0
 80025c8:	20db      	movs	r0, #219	@ 0xdb
 80025ca:	f7ff fde1 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 80025ce:	2100      	movs	r1, #0
 80025d0:	2030      	movs	r0, #48	@ 0x30
 80025d2:	f7ff fddd 	bl	8002190 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 80025d6:	2100      	movs	r1, #0
 80025d8:	20a4      	movs	r0, #164	@ 0xa4
 80025da:	f7ff fdd9 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 80025de:	2100      	movs	r1, #0
 80025e0:	20a6      	movs	r0, #166	@ 0xa6
 80025e2:	f7ff fdd5 	bl	8002190 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 80025e6:	2100      	movs	r1, #0
 80025e8:	20af      	movs	r0, #175	@ 0xaf
 80025ea:	f7ff fdd1 	bl	8002190 <OLED_WR_Byte>
	OLED_Clear(); 
 80025ee:	f7ff fe55 	bl	800229c <OLED_Clear>
}
 80025f2:	bf00      	nop
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	40023800 	.word	0x40023800
 80025fc:	40020c00 	.word	0x40020c00

08002600 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b082      	sub	sp, #8
 8002604:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002606:	2300      	movs	r3, #0
 8002608:	607b      	str	r3, [r7, #4]
 800260a:	4b17      	ldr	r3, [pc, #92]	@ (8002668 <HAL_MspInit+0x68>)
 800260c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800260e:	4a16      	ldr	r2, [pc, #88]	@ (8002668 <HAL_MspInit+0x68>)
 8002610:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002614:	6453      	str	r3, [r2, #68]	@ 0x44
 8002616:	4b14      	ldr	r3, [pc, #80]	@ (8002668 <HAL_MspInit+0x68>)
 8002618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800261a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800261e:	607b      	str	r3, [r7, #4]
 8002620:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002622:	2300      	movs	r3, #0
 8002624:	603b      	str	r3, [r7, #0]
 8002626:	4b10      	ldr	r3, [pc, #64]	@ (8002668 <HAL_MspInit+0x68>)
 8002628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262a:	4a0f      	ldr	r2, [pc, #60]	@ (8002668 <HAL_MspInit+0x68>)
 800262c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002630:	6413      	str	r3, [r2, #64]	@ 0x40
 8002632:	4b0d      	ldr	r3, [pc, #52]	@ (8002668 <HAL_MspInit+0x68>)
 8002634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002636:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800263a:	603b      	str	r3, [r7, #0]
 800263c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800263e:	2200      	movs	r2, #0
 8002640:	2100      	movs	r1, #0
 8002642:	2005      	movs	r0, #5
 8002644:	f001 f837 	bl	80036b6 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002648:	2005      	movs	r0, #5
 800264a:	f001 f850 	bl	80036ee <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 800264e:	2200      	movs	r2, #0
 8002650:	2100      	movs	r1, #0
 8002652:	2005      	movs	r0, #5
 8002654:	f001 f82f 	bl	80036b6 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8002658:	2005      	movs	r0, #5
 800265a:	f001 f848 	bl	80036ee <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800265e:	bf00      	nop
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	40023800 	.word	0x40023800

0800266c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b08a      	sub	sp, #40	@ 0x28
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002674:	f107 0314 	add.w	r3, r7, #20
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	609a      	str	r2, [r3, #8]
 8002680:	60da      	str	r2, [r3, #12]
 8002682:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a17      	ldr	r2, [pc, #92]	@ (80026e8 <HAL_ADC_MspInit+0x7c>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d127      	bne.n	80026de <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800268e:	2300      	movs	r3, #0
 8002690:	613b      	str	r3, [r7, #16]
 8002692:	4b16      	ldr	r3, [pc, #88]	@ (80026ec <HAL_ADC_MspInit+0x80>)
 8002694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002696:	4a15      	ldr	r2, [pc, #84]	@ (80026ec <HAL_ADC_MspInit+0x80>)
 8002698:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800269c:	6453      	str	r3, [r2, #68]	@ 0x44
 800269e:	4b13      	ldr	r3, [pc, #76]	@ (80026ec <HAL_ADC_MspInit+0x80>)
 80026a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a6:	613b      	str	r3, [r7, #16]
 80026a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026aa:	2300      	movs	r3, #0
 80026ac:	60fb      	str	r3, [r7, #12]
 80026ae:	4b0f      	ldr	r3, [pc, #60]	@ (80026ec <HAL_ADC_MspInit+0x80>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026b2:	4a0e      	ldr	r2, [pc, #56]	@ (80026ec <HAL_ADC_MspInit+0x80>)
 80026b4:	f043 0302 	orr.w	r3, r3, #2
 80026b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026ba:	4b0c      	ldr	r3, [pc, #48]	@ (80026ec <HAL_ADC_MspInit+0x80>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026be:	f003 0302 	and.w	r3, r3, #2
 80026c2:	60fb      	str	r3, [r7, #12]
 80026c4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80026c6:	2301      	movs	r3, #1
 80026c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80026ca:	2303      	movs	r3, #3
 80026cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ce:	2300      	movs	r3, #0
 80026d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026d2:	f107 0314 	add.w	r3, r7, #20
 80026d6:	4619      	mov	r1, r3
 80026d8:	4805      	ldr	r0, [pc, #20]	@ (80026f0 <HAL_ADC_MspInit+0x84>)
 80026da:	f001 f8b5 	bl	8003848 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80026de:	bf00      	nop
 80026e0:	3728      	adds	r7, #40	@ 0x28
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	40012000 	.word	0x40012000
 80026ec:	40023800 	.word	0x40023800
 80026f0:	40020400 	.word	0x40020400

080026f4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b08a      	sub	sp, #40	@ 0x28
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026fc:	f107 0314 	add.w	r3, r7, #20
 8002700:	2200      	movs	r2, #0
 8002702:	601a      	str	r2, [r3, #0]
 8002704:	605a      	str	r2, [r3, #4]
 8002706:	609a      	str	r2, [r3, #8]
 8002708:	60da      	str	r2, [r3, #12]
 800270a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	4a19      	ldr	r2, [pc, #100]	@ (8002778 <HAL_I2C_MspInit+0x84>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d12c      	bne.n	8002770 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002716:	2300      	movs	r3, #0
 8002718:	613b      	str	r3, [r7, #16]
 800271a:	4b18      	ldr	r3, [pc, #96]	@ (800277c <HAL_I2C_MspInit+0x88>)
 800271c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271e:	4a17      	ldr	r2, [pc, #92]	@ (800277c <HAL_I2C_MspInit+0x88>)
 8002720:	f043 0302 	orr.w	r3, r3, #2
 8002724:	6313      	str	r3, [r2, #48]	@ 0x30
 8002726:	4b15      	ldr	r3, [pc, #84]	@ (800277c <HAL_I2C_MspInit+0x88>)
 8002728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272a:	f003 0302 	and.w	r3, r3, #2
 800272e:	613b      	str	r3, [r7, #16]
 8002730:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002732:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002736:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002738:	2312      	movs	r3, #18
 800273a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800273c:	2300      	movs	r3, #0
 800273e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002740:	2303      	movs	r3, #3
 8002742:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002744:	2304      	movs	r3, #4
 8002746:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002748:	f107 0314 	add.w	r3, r7, #20
 800274c:	4619      	mov	r1, r3
 800274e:	480c      	ldr	r0, [pc, #48]	@ (8002780 <HAL_I2C_MspInit+0x8c>)
 8002750:	f001 f87a 	bl	8003848 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002754:	2300      	movs	r3, #0
 8002756:	60fb      	str	r3, [r7, #12]
 8002758:	4b08      	ldr	r3, [pc, #32]	@ (800277c <HAL_I2C_MspInit+0x88>)
 800275a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800275c:	4a07      	ldr	r2, [pc, #28]	@ (800277c <HAL_I2C_MspInit+0x88>)
 800275e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002762:	6413      	str	r3, [r2, #64]	@ 0x40
 8002764:	4b05      	ldr	r3, [pc, #20]	@ (800277c <HAL_I2C_MspInit+0x88>)
 8002766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002768:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8002770:	bf00      	nop
 8002772:	3728      	adds	r7, #40	@ 0x28
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	40005800 	.word	0x40005800
 800277c:	40023800 	.word	0x40023800
 8002780:	40020400 	.word	0x40020400

08002784 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b08e      	sub	sp, #56	@ 0x38
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800278c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002790:	2200      	movs	r2, #0
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	605a      	str	r2, [r3, #4]
 8002796:	609a      	str	r2, [r3, #8]
 8002798:	60da      	str	r2, [r3, #12]
 800279a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	4a45      	ldr	r2, [pc, #276]	@ (80028b8 <HAL_TIM_Base_MspInit+0x134>)
 80027a2:	4293      	cmp	r3, r2
 80027a4:	d10e      	bne.n	80027c4 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027a6:	2300      	movs	r3, #0
 80027a8:	623b      	str	r3, [r7, #32]
 80027aa:	4b44      	ldr	r3, [pc, #272]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 80027ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ae:	4a43      	ldr	r2, [pc, #268]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 80027b0:	f043 0301 	orr.w	r3, r3, #1
 80027b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80027b6:	4b41      	ldr	r3, [pc, #260]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 80027b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ba:	f003 0301 	and.w	r3, r3, #1
 80027be:	623b      	str	r3, [r7, #32]
 80027c0:	6a3b      	ldr	r3, [r7, #32]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 80027c2:	e074      	b.n	80028ae <HAL_TIM_Base_MspInit+0x12a>
  else if(htim_base->Instance==TIM4)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a3d      	ldr	r2, [pc, #244]	@ (80028c0 <HAL_TIM_Base_MspInit+0x13c>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d10e      	bne.n	80027ec <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80027ce:	2300      	movs	r3, #0
 80027d0:	61fb      	str	r3, [r7, #28]
 80027d2:	4b3a      	ldr	r3, [pc, #232]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 80027d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027d6:	4a39      	ldr	r2, [pc, #228]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 80027d8:	f043 0304 	orr.w	r3, r3, #4
 80027dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80027de:	4b37      	ldr	r3, [pc, #220]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 80027e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e2:	f003 0304 	and.w	r3, r3, #4
 80027e6:	61fb      	str	r3, [r7, #28]
 80027e8:	69fb      	ldr	r3, [r7, #28]
}
 80027ea:	e060      	b.n	80028ae <HAL_TIM_Base_MspInit+0x12a>
  else if(htim_base->Instance==TIM6)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4a34      	ldr	r2, [pc, #208]	@ (80028c4 <HAL_TIM_Base_MspInit+0x140>)
 80027f2:	4293      	cmp	r3, r2
 80027f4:	d10e      	bne.n	8002814 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80027f6:	2300      	movs	r3, #0
 80027f8:	61bb      	str	r3, [r7, #24]
 80027fa:	4b30      	ldr	r3, [pc, #192]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 80027fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027fe:	4a2f      	ldr	r2, [pc, #188]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 8002800:	f043 0310 	orr.w	r3, r3, #16
 8002804:	6413      	str	r3, [r2, #64]	@ 0x40
 8002806:	4b2d      	ldr	r3, [pc, #180]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 8002808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280a:	f003 0310 	and.w	r3, r3, #16
 800280e:	61bb      	str	r3, [r7, #24]
 8002810:	69bb      	ldr	r3, [r7, #24]
}
 8002812:	e04c      	b.n	80028ae <HAL_TIM_Base_MspInit+0x12a>
  else if(htim_base->Instance==TIM8)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a2b      	ldr	r2, [pc, #172]	@ (80028c8 <HAL_TIM_Base_MspInit+0x144>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d134      	bne.n	8002888 <HAL_TIM_Base_MspInit+0x104>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800281e:	2300      	movs	r3, #0
 8002820:	617b      	str	r3, [r7, #20]
 8002822:	4b26      	ldr	r3, [pc, #152]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 8002824:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002826:	4a25      	ldr	r2, [pc, #148]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 8002828:	f043 0302 	orr.w	r3, r3, #2
 800282c:	6453      	str	r3, [r2, #68]	@ 0x44
 800282e:	4b23      	ldr	r3, [pc, #140]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 8002830:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002832:	f003 0302 	and.w	r3, r3, #2
 8002836:	617b      	str	r3, [r7, #20]
 8002838:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800283a:	2300      	movs	r3, #0
 800283c:	613b      	str	r3, [r7, #16]
 800283e:	4b1f      	ldr	r3, [pc, #124]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 8002840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002842:	4a1e      	ldr	r2, [pc, #120]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 8002844:	f043 0304 	orr.w	r3, r3, #4
 8002848:	6313      	str	r3, [r2, #48]	@ 0x30
 800284a:	4b1c      	ldr	r3, [pc, #112]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284e:	f003 0304 	and.w	r3, r3, #4
 8002852:	613b      	str	r3, [r7, #16]
 8002854:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ECHO_Pin;
 8002856:	2380      	movs	r3, #128	@ 0x80
 8002858:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800285a:	2302      	movs	r3, #2
 800285c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285e:	2300      	movs	r3, #0
 8002860:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002862:	2300      	movs	r3, #0
 8002864:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002866:	2303      	movs	r3, #3
 8002868:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 800286a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800286e:	4619      	mov	r1, r3
 8002870:	4816      	ldr	r0, [pc, #88]	@ (80028cc <HAL_TIM_Base_MspInit+0x148>)
 8002872:	f000 ffe9 	bl	8003848 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8002876:	2200      	movs	r2, #0
 8002878:	2100      	movs	r1, #0
 800287a:	202e      	movs	r0, #46	@ 0x2e
 800287c:	f000 ff1b 	bl	80036b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002880:	202e      	movs	r0, #46	@ 0x2e
 8002882:	f000 ff34 	bl	80036ee <HAL_NVIC_EnableIRQ>
}
 8002886:	e012      	b.n	80028ae <HAL_TIM_Base_MspInit+0x12a>
  else if(htim_base->Instance==TIM12)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a10      	ldr	r2, [pc, #64]	@ (80028d0 <HAL_TIM_Base_MspInit+0x14c>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d10d      	bne.n	80028ae <HAL_TIM_Base_MspInit+0x12a>
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002892:	2300      	movs	r3, #0
 8002894:	60fb      	str	r3, [r7, #12]
 8002896:	4b09      	ldr	r3, [pc, #36]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 8002898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800289a:	4a08      	ldr	r2, [pc, #32]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 800289c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80028a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80028a2:	4b06      	ldr	r3, [pc, #24]	@ (80028bc <HAL_TIM_Base_MspInit+0x138>)
 80028a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028aa:	60fb      	str	r3, [r7, #12]
 80028ac:	68fb      	ldr	r3, [r7, #12]
}
 80028ae:	bf00      	nop
 80028b0:	3738      	adds	r7, #56	@ 0x38
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	40010000 	.word	0x40010000
 80028bc:	40023800 	.word	0x40023800
 80028c0:	40000800 	.word	0x40000800
 80028c4:	40001000 	.word	0x40001000
 80028c8:	40010400 	.word	0x40010400
 80028cc:	40020800 	.word	0x40020800
 80028d0:	40001800 	.word	0x40001800

080028d4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b08c      	sub	sp, #48	@ 0x30
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028dc:	f107 031c 	add.w	r3, r7, #28
 80028e0:	2200      	movs	r2, #0
 80028e2:	601a      	str	r2, [r3, #0]
 80028e4:	605a      	str	r2, [r3, #4]
 80028e6:	609a      	str	r2, [r3, #8]
 80028e8:	60da      	str	r2, [r3, #12]
 80028ea:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028f4:	d153      	bne.n	800299e <HAL_TIM_Encoder_MspInit+0xca>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80028f6:	2300      	movs	r3, #0
 80028f8:	61bb      	str	r3, [r7, #24]
 80028fa:	4b43      	ldr	r3, [pc, #268]	@ (8002a08 <HAL_TIM_Encoder_MspInit+0x134>)
 80028fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028fe:	4a42      	ldr	r2, [pc, #264]	@ (8002a08 <HAL_TIM_Encoder_MspInit+0x134>)
 8002900:	f043 0301 	orr.w	r3, r3, #1
 8002904:	6413      	str	r3, [r2, #64]	@ 0x40
 8002906:	4b40      	ldr	r3, [pc, #256]	@ (8002a08 <HAL_TIM_Encoder_MspInit+0x134>)
 8002908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290a:	f003 0301 	and.w	r3, r3, #1
 800290e:	61bb      	str	r3, [r7, #24]
 8002910:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002912:	2300      	movs	r3, #0
 8002914:	617b      	str	r3, [r7, #20]
 8002916:	4b3c      	ldr	r3, [pc, #240]	@ (8002a08 <HAL_TIM_Encoder_MspInit+0x134>)
 8002918:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291a:	4a3b      	ldr	r2, [pc, #236]	@ (8002a08 <HAL_TIM_Encoder_MspInit+0x134>)
 800291c:	f043 0301 	orr.w	r3, r3, #1
 8002920:	6313      	str	r3, [r2, #48]	@ 0x30
 8002922:	4b39      	ldr	r3, [pc, #228]	@ (8002a08 <HAL_TIM_Encoder_MspInit+0x134>)
 8002924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002926:	f003 0301 	and.w	r3, r3, #1
 800292a:	617b      	str	r3, [r7, #20]
 800292c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800292e:	2300      	movs	r3, #0
 8002930:	613b      	str	r3, [r7, #16]
 8002932:	4b35      	ldr	r3, [pc, #212]	@ (8002a08 <HAL_TIM_Encoder_MspInit+0x134>)
 8002934:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002936:	4a34      	ldr	r2, [pc, #208]	@ (8002a08 <HAL_TIM_Encoder_MspInit+0x134>)
 8002938:	f043 0302 	orr.w	r3, r3, #2
 800293c:	6313      	str	r3, [r2, #48]	@ 0x30
 800293e:	4b32      	ldr	r3, [pc, #200]	@ (8002a08 <HAL_TIM_Encoder_MspInit+0x134>)
 8002940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002942:	f003 0302 	and.w	r3, r3, #2
 8002946:	613b      	str	r3, [r7, #16]
 8002948:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800294a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800294e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002950:	2302      	movs	r3, #2
 8002952:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002954:	2300      	movs	r3, #0
 8002956:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002958:	2300      	movs	r3, #0
 800295a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800295c:	2301      	movs	r3, #1
 800295e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002960:	f107 031c 	add.w	r3, r7, #28
 8002964:	4619      	mov	r1, r3
 8002966:	4829      	ldr	r0, [pc, #164]	@ (8002a0c <HAL_TIM_Encoder_MspInit+0x138>)
 8002968:	f000 ff6e 	bl	8003848 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800296c:	2308      	movs	r3, #8
 800296e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002970:	2302      	movs	r3, #2
 8002972:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002974:	2300      	movs	r3, #0
 8002976:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002978:	2300      	movs	r3, #0
 800297a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800297c:	2301      	movs	r3, #1
 800297e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002980:	f107 031c 	add.w	r3, r7, #28
 8002984:	4619      	mov	r1, r3
 8002986:	4822      	ldr	r0, [pc, #136]	@ (8002a10 <HAL_TIM_Encoder_MspInit+0x13c>)
 8002988:	f000 ff5e 	bl	8003848 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800298c:	2200      	movs	r2, #0
 800298e:	2100      	movs	r1, #0
 8002990:	201c      	movs	r0, #28
 8002992:	f000 fe90 	bl	80036b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002996:	201c      	movs	r0, #28
 8002998:	f000 fea9 	bl	80036ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800299c:	e030      	b.n	8002a00 <HAL_TIM_Encoder_MspInit+0x12c>
  else if(htim_encoder->Instance==TIM5)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a1c      	ldr	r2, [pc, #112]	@ (8002a14 <HAL_TIM_Encoder_MspInit+0x140>)
 80029a4:	4293      	cmp	r3, r2
 80029a6:	d12b      	bne.n	8002a00 <HAL_TIM_Encoder_MspInit+0x12c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80029a8:	2300      	movs	r3, #0
 80029aa:	60fb      	str	r3, [r7, #12]
 80029ac:	4b16      	ldr	r3, [pc, #88]	@ (8002a08 <HAL_TIM_Encoder_MspInit+0x134>)
 80029ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b0:	4a15      	ldr	r2, [pc, #84]	@ (8002a08 <HAL_TIM_Encoder_MspInit+0x134>)
 80029b2:	f043 0308 	orr.w	r3, r3, #8
 80029b6:	6413      	str	r3, [r2, #64]	@ 0x40
 80029b8:	4b13      	ldr	r3, [pc, #76]	@ (8002a08 <HAL_TIM_Encoder_MspInit+0x134>)
 80029ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029bc:	f003 0308 	and.w	r3, r3, #8
 80029c0:	60fb      	str	r3, [r7, #12]
 80029c2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029c4:	2300      	movs	r3, #0
 80029c6:	60bb      	str	r3, [r7, #8]
 80029c8:	4b0f      	ldr	r3, [pc, #60]	@ (8002a08 <HAL_TIM_Encoder_MspInit+0x134>)
 80029ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029cc:	4a0e      	ldr	r2, [pc, #56]	@ (8002a08 <HAL_TIM_Encoder_MspInit+0x134>)
 80029ce:	f043 0301 	orr.w	r3, r3, #1
 80029d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80029d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002a08 <HAL_TIM_Encoder_MspInit+0x134>)
 80029d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029d8:	f003 0301 	and.w	r3, r3, #1
 80029dc:	60bb      	str	r3, [r7, #8]
 80029de:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80029e0:	2303      	movs	r3, #3
 80029e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029e4:	2302      	movs	r3, #2
 80029e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029e8:	2300      	movs	r3, #0
 80029ea:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ec:	2300      	movs	r3, #0
 80029ee:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80029f0:	2302      	movs	r3, #2
 80029f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029f4:	f107 031c 	add.w	r3, r7, #28
 80029f8:	4619      	mov	r1, r3
 80029fa:	4804      	ldr	r0, [pc, #16]	@ (8002a0c <HAL_TIM_Encoder_MspInit+0x138>)
 80029fc:	f000 ff24 	bl	8003848 <HAL_GPIO_Init>
}
 8002a00:	bf00      	nop
 8002a02:	3730      	adds	r7, #48	@ 0x30
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	40023800 	.word	0x40023800
 8002a0c:	40020000 	.word	0x40020000
 8002a10:	40020400 	.word	0x40020400
 8002a14:	40000c00 	.word	0x40000c00

08002a18 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b08a      	sub	sp, #40	@ 0x28
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a20:	f107 0314 	add.w	r3, r7, #20
 8002a24:	2200      	movs	r2, #0
 8002a26:	601a      	str	r2, [r3, #0]
 8002a28:	605a      	str	r2, [r3, #4]
 8002a2a:	609a      	str	r2, [r3, #8]
 8002a2c:	60da      	str	r2, [r3, #12]
 8002a2e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	4a37      	ldr	r2, [pc, #220]	@ (8002b14 <HAL_TIM_MspPostInit+0xfc>)
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d11f      	bne.n	8002a7a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	613b      	str	r3, [r7, #16]
 8002a3e:	4b36      	ldr	r3, [pc, #216]	@ (8002b18 <HAL_TIM_MspPostInit+0x100>)
 8002a40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a42:	4a35      	ldr	r2, [pc, #212]	@ (8002b18 <HAL_TIM_MspPostInit+0x100>)
 8002a44:	f043 0310 	orr.w	r3, r3, #16
 8002a48:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a4a:	4b33      	ldr	r3, [pc, #204]	@ (8002b18 <HAL_TIM_MspPostInit+0x100>)
 8002a4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a4e:	f003 0310 	and.w	r3, r3, #16
 8002a52:	613b      	str	r3, [r7, #16]
 8002a54:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = IN2_CO_Pin|IN1_CO_Pin|IN2_DO_Pin|IN1_DO_Pin;
 8002a56:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 8002a5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a5c:	2302      	movs	r3, #2
 8002a5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a60:	2300      	movs	r3, #0
 8002a62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a64:	2300      	movs	r3, #0
 8002a66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002a68:	2301      	movs	r3, #1
 8002a6a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002a6c:	f107 0314 	add.w	r3, r7, #20
 8002a70:	4619      	mov	r1, r3
 8002a72:	482a      	ldr	r0, [pc, #168]	@ (8002b1c <HAL_TIM_MspPostInit+0x104>)
 8002a74:	f000 fee8 	bl	8003848 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002a78:	e048      	b.n	8002b0c <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM4)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a28      	ldr	r2, [pc, #160]	@ (8002b20 <HAL_TIM_MspPostInit+0x108>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d11f      	bne.n	8002ac4 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a84:	2300      	movs	r3, #0
 8002a86:	60fb      	str	r3, [r7, #12]
 8002a88:	4b23      	ldr	r3, [pc, #140]	@ (8002b18 <HAL_TIM_MspPostInit+0x100>)
 8002a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a8c:	4a22      	ldr	r2, [pc, #136]	@ (8002b18 <HAL_TIM_MspPostInit+0x100>)
 8002a8e:	f043 0302 	orr.w	r3, r3, #2
 8002a92:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a94:	4b20      	ldr	r3, [pc, #128]	@ (8002b18 <HAL_TIM_MspPostInit+0x100>)
 8002a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a98:	f003 0302 	and.w	r3, r3, #2
 8002a9c:	60fb      	str	r3, [r7, #12]
 8002a9e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IN2_A_PWM_Pin|IN1_A_PWM_Pin;
 8002aa0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002aa4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aa6:	2302      	movs	r3, #2
 8002aa8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002aae:	2300      	movs	r3, #0
 8002ab0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ab6:	f107 0314 	add.w	r3, r7, #20
 8002aba:	4619      	mov	r1, r3
 8002abc:	4819      	ldr	r0, [pc, #100]	@ (8002b24 <HAL_TIM_MspPostInit+0x10c>)
 8002abe:	f000 fec3 	bl	8003848 <HAL_GPIO_Init>
}
 8002ac2:	e023      	b.n	8002b0c <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM12)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a17      	ldr	r2, [pc, #92]	@ (8002b28 <HAL_TIM_MspPostInit+0x110>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d11e      	bne.n	8002b0c <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ace:	2300      	movs	r3, #0
 8002ad0:	60bb      	str	r3, [r7, #8]
 8002ad2:	4b11      	ldr	r3, [pc, #68]	@ (8002b18 <HAL_TIM_MspPostInit+0x100>)
 8002ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad6:	4a10      	ldr	r2, [pc, #64]	@ (8002b18 <HAL_TIM_MspPostInit+0x100>)
 8002ad8:	f043 0302 	orr.w	r3, r3, #2
 8002adc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ade:	4b0e      	ldr	r3, [pc, #56]	@ (8002b18 <HAL_TIM_MspPostInit+0x100>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae2:	f003 0302 	and.w	r3, r3, #2
 8002ae6:	60bb      	str	r3, [r7, #8]
 8002ae8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002aea:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002aee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002af0:	2302      	movs	r3, #2
 8002af2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af4:	2300      	movs	r3, #0
 8002af6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af8:	2300      	movs	r3, #0
 8002afa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002afc:	2309      	movs	r3, #9
 8002afe:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b00:	f107 0314 	add.w	r3, r7, #20
 8002b04:	4619      	mov	r1, r3
 8002b06:	4807      	ldr	r0, [pc, #28]	@ (8002b24 <HAL_TIM_MspPostInit+0x10c>)
 8002b08:	f000 fe9e 	bl	8003848 <HAL_GPIO_Init>
}
 8002b0c:	bf00      	nop
 8002b0e:	3728      	adds	r7, #40	@ 0x28
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}
 8002b14:	40010000 	.word	0x40010000
 8002b18:	40023800 	.word	0x40023800
 8002b1c:	40021000 	.word	0x40021000
 8002b20:	40000800 	.word	0x40000800
 8002b24:	40020400 	.word	0x40020400
 8002b28:	40001800 	.word	0x40001800

08002b2c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b08c      	sub	sp, #48	@ 0x30
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b34:	f107 031c 	add.w	r3, r7, #28
 8002b38:	2200      	movs	r2, #0
 8002b3a:	601a      	str	r2, [r3, #0]
 8002b3c:	605a      	str	r2, [r3, #4]
 8002b3e:	609a      	str	r2, [r3, #8]
 8002b40:	60da      	str	r2, [r3, #12]
 8002b42:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a3e      	ldr	r2, [pc, #248]	@ (8002c44 <HAL_UART_MspInit+0x118>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d144      	bne.n	8002bd8 <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b4e:	2300      	movs	r3, #0
 8002b50:	61bb      	str	r3, [r7, #24]
 8002b52:	4b3d      	ldr	r3, [pc, #244]	@ (8002c48 <HAL_UART_MspInit+0x11c>)
 8002b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b56:	4a3c      	ldr	r2, [pc, #240]	@ (8002c48 <HAL_UART_MspInit+0x11c>)
 8002b58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002b5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b5e:	4b3a      	ldr	r3, [pc, #232]	@ (8002c48 <HAL_UART_MspInit+0x11c>)
 8002b60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b66:	61bb      	str	r3, [r7, #24]
 8002b68:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	617b      	str	r3, [r7, #20]
 8002b6e:	4b36      	ldr	r3, [pc, #216]	@ (8002c48 <HAL_UART_MspInit+0x11c>)
 8002b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b72:	4a35      	ldr	r2, [pc, #212]	@ (8002c48 <HAL_UART_MspInit+0x11c>)
 8002b74:	f043 0308 	orr.w	r3, r3, #8
 8002b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b7a:	4b33      	ldr	r3, [pc, #204]	@ (8002c48 <HAL_UART_MspInit+0x11c>)
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7e:	f003 0308 	and.w	r3, r3, #8
 8002b82:	617b      	str	r3, [r7, #20]
 8002b84:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002b86:	2320      	movs	r3, #32
 8002b88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b8a:	2302      	movs	r3, #2
 8002b8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b92:	2303      	movs	r3, #3
 8002b94:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b96:	2307      	movs	r3, #7
 8002b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002b9a:	f107 031c 	add.w	r3, r7, #28
 8002b9e:	4619      	mov	r1, r3
 8002ba0:	482a      	ldr	r0, [pc, #168]	@ (8002c4c <HAL_UART_MspInit+0x120>)
 8002ba2:	f000 fe51 	bl	8003848 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002ba6:	2340      	movs	r3, #64	@ 0x40
 8002ba8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002baa:	2302      	movs	r3, #2
 8002bac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002bb6:	2307      	movs	r3, #7
 8002bb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bba:	f107 031c 	add.w	r3, r7, #28
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	4822      	ldr	r0, [pc, #136]	@ (8002c4c <HAL_UART_MspInit+0x120>)
 8002bc2:	f000 fe41 	bl	8003848 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	2100      	movs	r1, #0
 8002bca:	2026      	movs	r0, #38	@ 0x26
 8002bcc:	f000 fd73 	bl	80036b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002bd0:	2026      	movs	r0, #38	@ 0x26
 8002bd2:	f000 fd8c 	bl	80036ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002bd6:	e031      	b.n	8002c3c <HAL_UART_MspInit+0x110>
  else if(huart->Instance==USART3)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a1c      	ldr	r2, [pc, #112]	@ (8002c50 <HAL_UART_MspInit+0x124>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d12c      	bne.n	8002c3c <HAL_UART_MspInit+0x110>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002be2:	2300      	movs	r3, #0
 8002be4:	613b      	str	r3, [r7, #16]
 8002be6:	4b18      	ldr	r3, [pc, #96]	@ (8002c48 <HAL_UART_MspInit+0x11c>)
 8002be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bea:	4a17      	ldr	r2, [pc, #92]	@ (8002c48 <HAL_UART_MspInit+0x11c>)
 8002bec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bf0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bf2:	4b15      	ldr	r3, [pc, #84]	@ (8002c48 <HAL_UART_MspInit+0x11c>)
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bfa:	613b      	str	r3, [r7, #16]
 8002bfc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60fb      	str	r3, [r7, #12]
 8002c02:	4b11      	ldr	r3, [pc, #68]	@ (8002c48 <HAL_UART_MspInit+0x11c>)
 8002c04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c06:	4a10      	ldr	r2, [pc, #64]	@ (8002c48 <HAL_UART_MspInit+0x11c>)
 8002c08:	f043 0308 	orr.w	r3, r3, #8
 8002c0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c0e:	4b0e      	ldr	r3, [pc, #56]	@ (8002c48 <HAL_UART_MspInit+0x11c>)
 8002c10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c12:	f003 0308 	and.w	r3, r3, #8
 8002c16:	60fb      	str	r3, [r7, #12]
 8002c18:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002c1a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002c1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c20:	2302      	movs	r3, #2
 8002c22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c24:	2300      	movs	r3, #0
 8002c26:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002c2c:	2307      	movs	r3, #7
 8002c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c30:	f107 031c 	add.w	r3, r7, #28
 8002c34:	4619      	mov	r1, r3
 8002c36:	4805      	ldr	r0, [pc, #20]	@ (8002c4c <HAL_UART_MspInit+0x120>)
 8002c38:	f000 fe06 	bl	8003848 <HAL_GPIO_Init>
}
 8002c3c:	bf00      	nop
 8002c3e:	3730      	adds	r7, #48	@ 0x30
 8002c40:	46bd      	mov	sp, r7
 8002c42:	bd80      	pop	{r7, pc}
 8002c44:	40004400 	.word	0x40004400
 8002c48:	40023800 	.word	0x40023800
 8002c4c:	40020c00 	.word	0x40020c00
 8002c50:	40004800 	.word	0x40004800

08002c54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002c54:	b480      	push	{r7}
 8002c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002c58:	bf00      	nop
 8002c5a:	e7fd      	b.n	8002c58 <NMI_Handler+0x4>

08002c5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002c60:	bf00      	nop
 8002c62:	e7fd      	b.n	8002c60 <HardFault_Handler+0x4>

08002c64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002c68:	bf00      	nop
 8002c6a:	e7fd      	b.n	8002c68 <MemManage_Handler+0x4>

08002c6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002c70:	bf00      	nop
 8002c72:	e7fd      	b.n	8002c70 <BusFault_Handler+0x4>

08002c74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002c74:	b480      	push	{r7}
 8002c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002c78:	bf00      	nop
 8002c7a:	e7fd      	b.n	8002c78 <UsageFault_Handler+0x4>

08002c7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002c80:	bf00      	nop
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr

08002c8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c8e:	bf00      	nop
 8002c90:	46bd      	mov	sp, r7
 8002c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c96:	4770      	bx	lr

08002c98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c9c:	bf00      	nop
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr

08002ca6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	af00      	add	r7, sp, #0
//		tick = 0;
		//HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_10); // LED
//	   }

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002caa:	f000 f983 	bl	8002fb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cae:	bf00      	nop
 8002cb0:	bd80      	pop	{r7, pc}

08002cb2 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002cb2:	b480      	push	{r7}
 8002cb4:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8002cb6:	bf00      	nop
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr

08002cc0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_PB_Pin);
 8002cc4:	2001      	movs	r0, #1
 8002cc6:	f000 ff8f 	bl	8003be8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8002cca:	bf00      	nop
 8002ccc:	bd80      	pop	{r7, pc}
	...

08002cd0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002cd4:	4802      	ldr	r0, [pc, #8]	@ (8002ce0 <TIM2_IRQHandler+0x10>)
 8002cd6:	f003 f8db 	bl	8005e90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002cda:	bf00      	nop
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	200002e0 	.word	0x200002e0

08002ce4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ce8:	4802      	ldr	r0, [pc, #8]	@ (8002cf4 <USART2_IRQHandler+0x10>)
 8002cea:	f004 fa97 	bl	800721c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002cee:	bf00      	nop
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	20000490 	.word	0x20000490

08002cf8 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002cfc:	4802      	ldr	r0, [pc, #8]	@ (8002d08 <TIM8_CC_IRQHandler+0x10>)
 8002cfe:	f003 f8c7 	bl	8005e90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8002d02:	bf00      	nop
 8002d04:	bd80      	pop	{r7, pc}
 8002d06:	bf00      	nop
 8002d08:	20000400 	.word	0x20000400

08002d0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	af00      	add	r7, sp, #0
	return 1;
 8002d10:	2301      	movs	r3, #1
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	46bd      	mov	sp, r7
 8002d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d1a:	4770      	bx	lr

08002d1c <_kill>:

int _kill(int pid, int sig)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
 8002d24:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002d26:	f005 ffc5 	bl	8008cb4 <__errno>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2216      	movs	r2, #22
 8002d2e:	601a      	str	r2, [r3, #0]
	return -1;
 8002d30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d34:	4618      	mov	r0, r3
 8002d36:	3708      	adds	r7, #8
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}

08002d3c <_exit>:

void _exit (int status)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002d44:	f04f 31ff 	mov.w	r1, #4294967295
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	f7ff ffe7 	bl	8002d1c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002d4e:	bf00      	nop
 8002d50:	e7fd      	b.n	8002d4e <_exit+0x12>

08002d52 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b086      	sub	sp, #24
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	60f8      	str	r0, [r7, #12]
 8002d5a:	60b9      	str	r1, [r7, #8]
 8002d5c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d5e:	2300      	movs	r3, #0
 8002d60:	617b      	str	r3, [r7, #20]
 8002d62:	e00a      	b.n	8002d7a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002d64:	f3af 8000 	nop.w
 8002d68:	4601      	mov	r1, r0
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	1c5a      	adds	r2, r3, #1
 8002d6e:	60ba      	str	r2, [r7, #8]
 8002d70:	b2ca      	uxtb	r2, r1
 8002d72:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	3301      	adds	r3, #1
 8002d78:	617b      	str	r3, [r7, #20]
 8002d7a:	697a      	ldr	r2, [r7, #20]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	dbf0      	blt.n	8002d64 <_read+0x12>
	}

return len;
 8002d82:	687b      	ldr	r3, [r7, #4]
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	3718      	adds	r7, #24
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bd80      	pop	{r7, pc}

08002d8c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b086      	sub	sp, #24
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	60b9      	str	r1, [r7, #8]
 8002d96:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d98:	2300      	movs	r3, #0
 8002d9a:	617b      	str	r3, [r7, #20]
 8002d9c:	e009      	b.n	8002db2 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002d9e:	68bb      	ldr	r3, [r7, #8]
 8002da0:	1c5a      	adds	r2, r3, #1
 8002da2:	60ba      	str	r2, [r7, #8]
 8002da4:	781b      	ldrb	r3, [r3, #0]
 8002da6:	4618      	mov	r0, r3
 8002da8:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dac:	697b      	ldr	r3, [r7, #20]
 8002dae:	3301      	adds	r3, #1
 8002db0:	617b      	str	r3, [r7, #20]
 8002db2:	697a      	ldr	r2, [r7, #20]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	429a      	cmp	r2, r3
 8002db8:	dbf1      	blt.n	8002d9e <_write+0x12>
	}
	return len;
 8002dba:	687b      	ldr	r3, [r7, #4]
}
 8002dbc:	4618      	mov	r0, r3
 8002dbe:	3718      	adds	r7, #24
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bd80      	pop	{r7, pc}

08002dc4 <_close>:

int _close(int file)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b083      	sub	sp, #12
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
	return -1;
 8002dcc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	370c      	adds	r7, #12
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b083      	sub	sp, #12
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002dec:	605a      	str	r2, [r3, #4]
	return 0;
 8002dee:	2300      	movs	r3, #0
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	370c      	adds	r7, #12
 8002df4:	46bd      	mov	sp, r7
 8002df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfa:	4770      	bx	lr

08002dfc <_isatty>:

int _isatty(int file)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b083      	sub	sp, #12
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
	return 1;
 8002e04:	2301      	movs	r3, #1
}
 8002e06:	4618      	mov	r0, r3
 8002e08:	370c      	adds	r7, #12
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e10:	4770      	bx	lr

08002e12 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e12:	b480      	push	{r7}
 8002e14:	b085      	sub	sp, #20
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	60f8      	str	r0, [r7, #12]
 8002e1a:	60b9      	str	r1, [r7, #8]
 8002e1c:	607a      	str	r2, [r7, #4]
	return 0;
 8002e1e:	2300      	movs	r3, #0
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3714      	adds	r7, #20
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b086      	sub	sp, #24
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e34:	4a14      	ldr	r2, [pc, #80]	@ (8002e88 <_sbrk+0x5c>)
 8002e36:	4b15      	ldr	r3, [pc, #84]	@ (8002e8c <_sbrk+0x60>)
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e3c:	697b      	ldr	r3, [r7, #20]
 8002e3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e40:	4b13      	ldr	r3, [pc, #76]	@ (8002e90 <_sbrk+0x64>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d102      	bne.n	8002e4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e48:	4b11      	ldr	r3, [pc, #68]	@ (8002e90 <_sbrk+0x64>)
 8002e4a:	4a12      	ldr	r2, [pc, #72]	@ (8002e94 <_sbrk+0x68>)
 8002e4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e4e:	4b10      	ldr	r3, [pc, #64]	@ (8002e90 <_sbrk+0x64>)
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	4413      	add	r3, r2
 8002e56:	693a      	ldr	r2, [r7, #16]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d207      	bcs.n	8002e6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002e5c:	f005 ff2a 	bl	8008cb4 <__errno>
 8002e60:	4603      	mov	r3, r0
 8002e62:	220c      	movs	r2, #12
 8002e64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002e66:	f04f 33ff 	mov.w	r3, #4294967295
 8002e6a:	e009      	b.n	8002e80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002e6c:	4b08      	ldr	r3, [pc, #32]	@ (8002e90 <_sbrk+0x64>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002e72:	4b07      	ldr	r3, [pc, #28]	@ (8002e90 <_sbrk+0x64>)
 8002e74:	681a      	ldr	r2, [r3, #0]
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4413      	add	r3, r2
 8002e7a:	4a05      	ldr	r2, [pc, #20]	@ (8002e90 <_sbrk+0x64>)
 8002e7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3718      	adds	r7, #24
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}
 8002e88:	20020000 	.word	0x20020000
 8002e8c:	00000400 	.word	0x00000400
 8002e90:	200009b8 	.word	0x200009b8
 8002e94:	20000b10 	.word	0x20000b10

08002e98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e9c:	4b06      	ldr	r3, [pc, #24]	@ (8002eb8 <SystemInit+0x20>)
 8002e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002ea2:	4a05      	ldr	r2, [pc, #20]	@ (8002eb8 <SystemInit+0x20>)
 8002ea4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002ea8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002eac:	bf00      	nop
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	e000ed00 	.word	0xe000ed00

08002ebc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002ebc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ef4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ec0:	480d      	ldr	r0, [pc, #52]	@ (8002ef8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002ec2:	490e      	ldr	r1, [pc, #56]	@ (8002efc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002ec4:	4a0e      	ldr	r2, [pc, #56]	@ (8002f00 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002ec6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ec8:	e002      	b.n	8002ed0 <LoopCopyDataInit>

08002eca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002eca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002ecc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ece:	3304      	adds	r3, #4

08002ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ed0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ed2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ed4:	d3f9      	bcc.n	8002eca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ed6:	4a0b      	ldr	r2, [pc, #44]	@ (8002f04 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002ed8:	4c0b      	ldr	r4, [pc, #44]	@ (8002f08 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002eda:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002edc:	e001      	b.n	8002ee2 <LoopFillZerobss>

08002ede <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ede:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ee0:	3204      	adds	r2, #4

08002ee2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002ee2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ee4:	d3fb      	bcc.n	8002ede <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002ee6:	f7ff ffd7 	bl	8002e98 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002eea:	f005 fee9 	bl	8008cc0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002eee:	f7fe fae3 	bl	80014b8 <main>
  bx  lr    
 8002ef2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002ef4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002ef8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002efc:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002f00:	0800bcdc 	.word	0x0800bcdc
  ldr r2, =_sbss
 8002f04:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002f08:	20000b0c 	.word	0x20000b0c

08002f0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002f0c:	e7fe      	b.n	8002f0c <ADC_IRQHandler>
	...

08002f10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002f14:	4b0e      	ldr	r3, [pc, #56]	@ (8002f50 <HAL_Init+0x40>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a0d      	ldr	r2, [pc, #52]	@ (8002f50 <HAL_Init+0x40>)
 8002f1a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002f20:	4b0b      	ldr	r3, [pc, #44]	@ (8002f50 <HAL_Init+0x40>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a0a      	ldr	r2, [pc, #40]	@ (8002f50 <HAL_Init+0x40>)
 8002f26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f2c:	4b08      	ldr	r3, [pc, #32]	@ (8002f50 <HAL_Init+0x40>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a07      	ldr	r2, [pc, #28]	@ (8002f50 <HAL_Init+0x40>)
 8002f32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f38:	2003      	movs	r0, #3
 8002f3a:	f000 fbb1 	bl	80036a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f3e:	200f      	movs	r0, #15
 8002f40:	f000 f808 	bl	8002f54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f44:	f7ff fb5c 	bl	8002600 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f48:	2300      	movs	r3, #0
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	40023c00 	.word	0x40023c00

08002f54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b082      	sub	sp, #8
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f5c:	4b12      	ldr	r3, [pc, #72]	@ (8002fa8 <HAL_InitTick+0x54>)
 8002f5e:	681a      	ldr	r2, [r3, #0]
 8002f60:	4b12      	ldr	r3, [pc, #72]	@ (8002fac <HAL_InitTick+0x58>)
 8002f62:	781b      	ldrb	r3, [r3, #0]
 8002f64:	4619      	mov	r1, r3
 8002f66:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002f6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f72:	4618      	mov	r0, r3
 8002f74:	f000 fbc9 	bl	800370a <HAL_SYSTICK_Config>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d001      	beq.n	8002f82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f7e:	2301      	movs	r3, #1
 8002f80:	e00e      	b.n	8002fa0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	2b0f      	cmp	r3, #15
 8002f86:	d80a      	bhi.n	8002f9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f88:	2200      	movs	r2, #0
 8002f8a:	6879      	ldr	r1, [r7, #4]
 8002f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f90:	f000 fb91 	bl	80036b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f94:	4a06      	ldr	r2, [pc, #24]	@ (8002fb0 <HAL_InitTick+0x5c>)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	e000      	b.n	8002fa0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3708      	adds	r7, #8
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	2000000c 	.word	0x2000000c
 8002fac:	20000014 	.word	0x20000014
 8002fb0:	20000010 	.word	0x20000010

08002fb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fb8:	4b06      	ldr	r3, [pc, #24]	@ (8002fd4 <HAL_IncTick+0x20>)
 8002fba:	781b      	ldrb	r3, [r3, #0]
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	4b06      	ldr	r3, [pc, #24]	@ (8002fd8 <HAL_IncTick+0x24>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4413      	add	r3, r2
 8002fc4:	4a04      	ldr	r2, [pc, #16]	@ (8002fd8 <HAL_IncTick+0x24>)
 8002fc6:	6013      	str	r3, [r2, #0]
}
 8002fc8:	bf00      	nop
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	20000014 	.word	0x20000014
 8002fd8:	200009bc 	.word	0x200009bc

08002fdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
  return uwTick;
 8002fe0:	4b03      	ldr	r3, [pc, #12]	@ (8002ff0 <HAL_GetTick+0x14>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	200009bc 	.word	0x200009bc

08002ff4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b084      	sub	sp, #16
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ffc:	f7ff ffee 	bl	8002fdc <HAL_GetTick>
 8003000:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800300c:	d005      	beq.n	800301a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800300e:	4b0a      	ldr	r3, [pc, #40]	@ (8003038 <HAL_Delay+0x44>)
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	461a      	mov	r2, r3
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	4413      	add	r3, r2
 8003018:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800301a:	bf00      	nop
 800301c:	f7ff ffde 	bl	8002fdc <HAL_GetTick>
 8003020:	4602      	mov	r2, r0
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	1ad3      	subs	r3, r2, r3
 8003026:	68fa      	ldr	r2, [r7, #12]
 8003028:	429a      	cmp	r2, r3
 800302a:	d8f7      	bhi.n	800301c <HAL_Delay+0x28>
  {
  }
}
 800302c:	bf00      	nop
 800302e:	bf00      	nop
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	20000014 	.word	0x20000014

0800303c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b084      	sub	sp, #16
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003044:	2300      	movs	r3, #0
 8003046:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d101      	bne.n	8003052 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800304e:	2301      	movs	r3, #1
 8003050:	e033      	b.n	80030ba <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003056:	2b00      	cmp	r3, #0
 8003058:	d109      	bne.n	800306e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f7ff fb06 	bl	800266c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	2200      	movs	r2, #0
 8003064:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003072:	f003 0310 	and.w	r3, r3, #16
 8003076:	2b00      	cmp	r3, #0
 8003078:	d118      	bne.n	80030ac <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800307e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8003082:	f023 0302 	bic.w	r3, r3, #2
 8003086:	f043 0202 	orr.w	r2, r3, #2
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800308e:	6878      	ldr	r0, [r7, #4]
 8003090:	f000 f93a 	bl	8003308 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800309e:	f023 0303 	bic.w	r3, r3, #3
 80030a2:	f043 0201 	orr.w	r2, r3, #1
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	641a      	str	r2, [r3, #64]	@ 0x40
 80030aa:	e001      	b.n	80030b0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80030b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3710      	adds	r7, #16
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
	...

080030c4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b085      	sub	sp, #20
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80030ce:	2300      	movs	r3, #0
 80030d0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80030d8:	2b01      	cmp	r3, #1
 80030da:	d101      	bne.n	80030e0 <HAL_ADC_ConfigChannel+0x1c>
 80030dc:	2302      	movs	r3, #2
 80030de:	e105      	b.n	80032ec <HAL_ADC_ConfigChannel+0x228>
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	2b09      	cmp	r3, #9
 80030ee:	d925      	bls.n	800313c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	68d9      	ldr	r1, [r3, #12]
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	461a      	mov	r2, r3
 80030fe:	4613      	mov	r3, r2
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	4413      	add	r3, r2
 8003104:	3b1e      	subs	r3, #30
 8003106:	2207      	movs	r2, #7
 8003108:	fa02 f303 	lsl.w	r3, r2, r3
 800310c:	43da      	mvns	r2, r3
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	400a      	ands	r2, r1
 8003114:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	68d9      	ldr	r1, [r3, #12]
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	689a      	ldr	r2, [r3, #8]
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	b29b      	uxth	r3, r3
 8003126:	4618      	mov	r0, r3
 8003128:	4603      	mov	r3, r0
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	4403      	add	r3, r0
 800312e:	3b1e      	subs	r3, #30
 8003130:	409a      	lsls	r2, r3
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	430a      	orrs	r2, r1
 8003138:	60da      	str	r2, [r3, #12]
 800313a:	e022      	b.n	8003182 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	6919      	ldr	r1, [r3, #16]
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	b29b      	uxth	r3, r3
 8003148:	461a      	mov	r2, r3
 800314a:	4613      	mov	r3, r2
 800314c:	005b      	lsls	r3, r3, #1
 800314e:	4413      	add	r3, r2
 8003150:	2207      	movs	r2, #7
 8003152:	fa02 f303 	lsl.w	r3, r2, r3
 8003156:	43da      	mvns	r2, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	400a      	ands	r2, r1
 800315e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	6919      	ldr	r1, [r3, #16]
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	689a      	ldr	r2, [r3, #8]
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	b29b      	uxth	r3, r3
 8003170:	4618      	mov	r0, r3
 8003172:	4603      	mov	r3, r0
 8003174:	005b      	lsls	r3, r3, #1
 8003176:	4403      	add	r3, r0
 8003178:	409a      	lsls	r2, r3
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	430a      	orrs	r2, r1
 8003180:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	2b06      	cmp	r3, #6
 8003188:	d824      	bhi.n	80031d4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	685a      	ldr	r2, [r3, #4]
 8003194:	4613      	mov	r3, r2
 8003196:	009b      	lsls	r3, r3, #2
 8003198:	4413      	add	r3, r2
 800319a:	3b05      	subs	r3, #5
 800319c:	221f      	movs	r2, #31
 800319e:	fa02 f303 	lsl.w	r3, r2, r3
 80031a2:	43da      	mvns	r2, r3
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	400a      	ands	r2, r1
 80031aa:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	b29b      	uxth	r3, r3
 80031b8:	4618      	mov	r0, r3
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	685a      	ldr	r2, [r3, #4]
 80031be:	4613      	mov	r3, r2
 80031c0:	009b      	lsls	r3, r3, #2
 80031c2:	4413      	add	r3, r2
 80031c4:	3b05      	subs	r3, #5
 80031c6:	fa00 f203 	lsl.w	r2, r0, r3
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80031d2:	e04c      	b.n	800326e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	2b0c      	cmp	r3, #12
 80031da:	d824      	bhi.n	8003226 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	685a      	ldr	r2, [r3, #4]
 80031e6:	4613      	mov	r3, r2
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	4413      	add	r3, r2
 80031ec:	3b23      	subs	r3, #35	@ 0x23
 80031ee:	221f      	movs	r2, #31
 80031f0:	fa02 f303 	lsl.w	r3, r2, r3
 80031f4:	43da      	mvns	r2, r3
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	400a      	ands	r2, r1
 80031fc:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	b29b      	uxth	r3, r3
 800320a:	4618      	mov	r0, r3
 800320c:	683b      	ldr	r3, [r7, #0]
 800320e:	685a      	ldr	r2, [r3, #4]
 8003210:	4613      	mov	r3, r2
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	4413      	add	r3, r2
 8003216:	3b23      	subs	r3, #35	@ 0x23
 8003218:	fa00 f203 	lsl.w	r2, r0, r3
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	430a      	orrs	r2, r1
 8003222:	631a      	str	r2, [r3, #48]	@ 0x30
 8003224:	e023      	b.n	800326e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	685a      	ldr	r2, [r3, #4]
 8003230:	4613      	mov	r3, r2
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	4413      	add	r3, r2
 8003236:	3b41      	subs	r3, #65	@ 0x41
 8003238:	221f      	movs	r2, #31
 800323a:	fa02 f303 	lsl.w	r3, r2, r3
 800323e:	43da      	mvns	r2, r3
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	400a      	ands	r2, r1
 8003246:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	b29b      	uxth	r3, r3
 8003254:	4618      	mov	r0, r3
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	685a      	ldr	r2, [r3, #4]
 800325a:	4613      	mov	r3, r2
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	4413      	add	r3, r2
 8003260:	3b41      	subs	r3, #65	@ 0x41
 8003262:	fa00 f203 	lsl.w	r2, r0, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	430a      	orrs	r2, r1
 800326c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800326e:	4b22      	ldr	r3, [pc, #136]	@ (80032f8 <HAL_ADC_ConfigChannel+0x234>)
 8003270:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4a21      	ldr	r2, [pc, #132]	@ (80032fc <HAL_ADC_ConfigChannel+0x238>)
 8003278:	4293      	cmp	r3, r2
 800327a:	d109      	bne.n	8003290 <HAL_ADC_ConfigChannel+0x1cc>
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	2b12      	cmp	r3, #18
 8003282:	d105      	bne.n	8003290 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a19      	ldr	r2, [pc, #100]	@ (80032fc <HAL_ADC_ConfigChannel+0x238>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d123      	bne.n	80032e2 <HAL_ADC_ConfigChannel+0x21e>
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2b10      	cmp	r3, #16
 80032a0:	d003      	beq.n	80032aa <HAL_ADC_ConfigChannel+0x1e6>
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	2b11      	cmp	r3, #17
 80032a8:	d11b      	bne.n	80032e2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80032b6:	683b      	ldr	r3, [r7, #0]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	2b10      	cmp	r3, #16
 80032bc:	d111      	bne.n	80032e2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80032be:	4b10      	ldr	r3, [pc, #64]	@ (8003300 <HAL_ADC_ConfigChannel+0x23c>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	4a10      	ldr	r2, [pc, #64]	@ (8003304 <HAL_ADC_ConfigChannel+0x240>)
 80032c4:	fba2 2303 	umull	r2, r3, r2, r3
 80032c8:	0c9a      	lsrs	r2, r3, #18
 80032ca:	4613      	mov	r3, r2
 80032cc:	009b      	lsls	r3, r3, #2
 80032ce:	4413      	add	r3, r2
 80032d0:	005b      	lsls	r3, r3, #1
 80032d2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80032d4:	e002      	b.n	80032dc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80032d6:	68bb      	ldr	r3, [r7, #8]
 80032d8:	3b01      	subs	r3, #1
 80032da:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80032dc:	68bb      	ldr	r3, [r7, #8]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d1f9      	bne.n	80032d6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	2200      	movs	r2, #0
 80032e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 80032ea:	2300      	movs	r3, #0
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	3714      	adds	r7, #20
 80032f0:	46bd      	mov	sp, r7
 80032f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f6:	4770      	bx	lr
 80032f8:	40012300 	.word	0x40012300
 80032fc:	40012000 	.word	0x40012000
 8003300:	2000000c 	.word	0x2000000c
 8003304:	431bde83 	.word	0x431bde83

08003308 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003308:	b480      	push	{r7}
 800330a:	b085      	sub	sp, #20
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003310:	4b79      	ldr	r3, [pc, #484]	@ (80034f8 <ADC_Init+0x1f0>)
 8003312:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	685a      	ldr	r2, [r3, #4]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	431a      	orrs	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	685a      	ldr	r2, [r3, #4]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800333c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	6859      	ldr	r1, [r3, #4]
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	691b      	ldr	r3, [r3, #16]
 8003348:	021a      	lsls	r2, r3, #8
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	430a      	orrs	r2, r1
 8003350:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	685a      	ldr	r2, [r3, #4]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003360:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	6859      	ldr	r1, [r3, #4]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689a      	ldr	r2, [r3, #8]
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	430a      	orrs	r2, r1
 8003372:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	689a      	ldr	r2, [r3, #8]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003382:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	6899      	ldr	r1, [r3, #8]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	430a      	orrs	r2, r1
 8003394:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800339a:	4a58      	ldr	r2, [pc, #352]	@ (80034fc <ADC_Init+0x1f4>)
 800339c:	4293      	cmp	r3, r2
 800339e:	d022      	beq.n	80033e6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	689a      	ldr	r2, [r3, #8]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80033ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	6899      	ldr	r1, [r3, #8]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	430a      	orrs	r2, r1
 80033c0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	689a      	ldr	r2, [r3, #8]
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80033d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	6899      	ldr	r1, [r3, #8]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	430a      	orrs	r2, r1
 80033e2:	609a      	str	r2, [r3, #8]
 80033e4:	e00f      	b.n	8003406 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	689a      	ldr	r2, [r3, #8]
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80033f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	689a      	ldr	r2, [r3, #8]
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003404:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	689a      	ldr	r2, [r3, #8]
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f022 0202 	bic.w	r2, r2, #2
 8003414:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	6899      	ldr	r1, [r3, #8]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	7e1b      	ldrb	r3, [r3, #24]
 8003420:	005a      	lsls	r2, r3, #1
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	430a      	orrs	r2, r1
 8003428:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003430:	2b00      	cmp	r3, #0
 8003432:	d01b      	beq.n	800346c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	685a      	ldr	r2, [r3, #4]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003442:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	685a      	ldr	r2, [r3, #4]
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003452:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	6859      	ldr	r1, [r3, #4]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800345e:	3b01      	subs	r3, #1
 8003460:	035a      	lsls	r2, r3, #13
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	430a      	orrs	r2, r1
 8003468:	605a      	str	r2, [r3, #4]
 800346a:	e007      	b.n	800347c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	685a      	ldr	r2, [r3, #4]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800347a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800348a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	69db      	ldr	r3, [r3, #28]
 8003496:	3b01      	subs	r3, #1
 8003498:	051a      	lsls	r2, r3, #20
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	430a      	orrs	r2, r1
 80034a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	689a      	ldr	r2, [r3, #8]
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80034b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	6899      	ldr	r1, [r3, #8]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80034be:	025a      	lsls	r2, r3, #9
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	430a      	orrs	r2, r1
 80034c6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	689a      	ldr	r2, [r3, #8]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	6899      	ldr	r1, [r3, #8]
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	695b      	ldr	r3, [r3, #20]
 80034e2:	029a      	lsls	r2, r3, #10
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	430a      	orrs	r2, r1
 80034ea:	609a      	str	r2, [r3, #8]
}
 80034ec:	bf00      	nop
 80034ee:	3714      	adds	r7, #20
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr
 80034f8:	40012300 	.word	0x40012300
 80034fc:	0f000001 	.word	0x0f000001

08003500 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003500:	b480      	push	{r7}
 8003502:	b085      	sub	sp, #20
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	f003 0307 	and.w	r3, r3, #7
 800350e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003510:	4b0c      	ldr	r3, [pc, #48]	@ (8003544 <__NVIC_SetPriorityGrouping+0x44>)
 8003512:	68db      	ldr	r3, [r3, #12]
 8003514:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003516:	68ba      	ldr	r2, [r7, #8]
 8003518:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800351c:	4013      	ands	r3, r2
 800351e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003528:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800352c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003530:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003532:	4a04      	ldr	r2, [pc, #16]	@ (8003544 <__NVIC_SetPriorityGrouping+0x44>)
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	60d3      	str	r3, [r2, #12]
}
 8003538:	bf00      	nop
 800353a:	3714      	adds	r7, #20
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr
 8003544:	e000ed00 	.word	0xe000ed00

08003548 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003548:	b480      	push	{r7}
 800354a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800354c:	4b04      	ldr	r3, [pc, #16]	@ (8003560 <__NVIC_GetPriorityGrouping+0x18>)
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	0a1b      	lsrs	r3, r3, #8
 8003552:	f003 0307 	and.w	r3, r3, #7
}
 8003556:	4618      	mov	r0, r3
 8003558:	46bd      	mov	sp, r7
 800355a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355e:	4770      	bx	lr
 8003560:	e000ed00 	.word	0xe000ed00

08003564 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	4603      	mov	r3, r0
 800356c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800356e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003572:	2b00      	cmp	r3, #0
 8003574:	db0b      	blt.n	800358e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003576:	79fb      	ldrb	r3, [r7, #7]
 8003578:	f003 021f 	and.w	r2, r3, #31
 800357c:	4907      	ldr	r1, [pc, #28]	@ (800359c <__NVIC_EnableIRQ+0x38>)
 800357e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003582:	095b      	lsrs	r3, r3, #5
 8003584:	2001      	movs	r0, #1
 8003586:	fa00 f202 	lsl.w	r2, r0, r2
 800358a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800358e:	bf00      	nop
 8003590:	370c      	adds	r7, #12
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	e000e100 	.word	0xe000e100

080035a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	4603      	mov	r3, r0
 80035a8:	6039      	str	r1, [r7, #0]
 80035aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80035ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	db0a      	blt.n	80035ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	b2da      	uxtb	r2, r3
 80035b8:	490c      	ldr	r1, [pc, #48]	@ (80035ec <__NVIC_SetPriority+0x4c>)
 80035ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035be:	0112      	lsls	r2, r2, #4
 80035c0:	b2d2      	uxtb	r2, r2
 80035c2:	440b      	add	r3, r1
 80035c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80035c8:	e00a      	b.n	80035e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80035ca:	683b      	ldr	r3, [r7, #0]
 80035cc:	b2da      	uxtb	r2, r3
 80035ce:	4908      	ldr	r1, [pc, #32]	@ (80035f0 <__NVIC_SetPriority+0x50>)
 80035d0:	79fb      	ldrb	r3, [r7, #7]
 80035d2:	f003 030f 	and.w	r3, r3, #15
 80035d6:	3b04      	subs	r3, #4
 80035d8:	0112      	lsls	r2, r2, #4
 80035da:	b2d2      	uxtb	r2, r2
 80035dc:	440b      	add	r3, r1
 80035de:	761a      	strb	r2, [r3, #24]
}
 80035e0:	bf00      	nop
 80035e2:	370c      	adds	r7, #12
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr
 80035ec:	e000e100 	.word	0xe000e100
 80035f0:	e000ed00 	.word	0xe000ed00

080035f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80035f4:	b480      	push	{r7}
 80035f6:	b089      	sub	sp, #36	@ 0x24
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	60b9      	str	r1, [r7, #8]
 80035fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f003 0307 	and.w	r3, r3, #7
 8003606:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003608:	69fb      	ldr	r3, [r7, #28]
 800360a:	f1c3 0307 	rsb	r3, r3, #7
 800360e:	2b04      	cmp	r3, #4
 8003610:	bf28      	it	cs
 8003612:	2304      	movcs	r3, #4
 8003614:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	3304      	adds	r3, #4
 800361a:	2b06      	cmp	r3, #6
 800361c:	d902      	bls.n	8003624 <NVIC_EncodePriority+0x30>
 800361e:	69fb      	ldr	r3, [r7, #28]
 8003620:	3b03      	subs	r3, #3
 8003622:	e000      	b.n	8003626 <NVIC_EncodePriority+0x32>
 8003624:	2300      	movs	r3, #0
 8003626:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003628:	f04f 32ff 	mov.w	r2, #4294967295
 800362c:	69bb      	ldr	r3, [r7, #24]
 800362e:	fa02 f303 	lsl.w	r3, r2, r3
 8003632:	43da      	mvns	r2, r3
 8003634:	68bb      	ldr	r3, [r7, #8]
 8003636:	401a      	ands	r2, r3
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800363c:	f04f 31ff 	mov.w	r1, #4294967295
 8003640:	697b      	ldr	r3, [r7, #20]
 8003642:	fa01 f303 	lsl.w	r3, r1, r3
 8003646:	43d9      	mvns	r1, r3
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800364c:	4313      	orrs	r3, r2
         );
}
 800364e:	4618      	mov	r0, r3
 8003650:	3724      	adds	r7, #36	@ 0x24
 8003652:	46bd      	mov	sp, r7
 8003654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003658:	4770      	bx	lr
	...

0800365c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b082      	sub	sp, #8
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	3b01      	subs	r3, #1
 8003668:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800366c:	d301      	bcc.n	8003672 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800366e:	2301      	movs	r3, #1
 8003670:	e00f      	b.n	8003692 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003672:	4a0a      	ldr	r2, [pc, #40]	@ (800369c <SysTick_Config+0x40>)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	3b01      	subs	r3, #1
 8003678:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800367a:	210f      	movs	r1, #15
 800367c:	f04f 30ff 	mov.w	r0, #4294967295
 8003680:	f7ff ff8e 	bl	80035a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003684:	4b05      	ldr	r3, [pc, #20]	@ (800369c <SysTick_Config+0x40>)
 8003686:	2200      	movs	r2, #0
 8003688:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800368a:	4b04      	ldr	r3, [pc, #16]	@ (800369c <SysTick_Config+0x40>)
 800368c:	2207      	movs	r2, #7
 800368e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	3708      	adds	r7, #8
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	e000e010 	.word	0xe000e010

080036a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80036a8:	6878      	ldr	r0, [r7, #4]
 80036aa:	f7ff ff29 	bl	8003500 <__NVIC_SetPriorityGrouping>
}
 80036ae:	bf00      	nop
 80036b0:	3708      	adds	r7, #8
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}

080036b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80036b6:	b580      	push	{r7, lr}
 80036b8:	b086      	sub	sp, #24
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	4603      	mov	r3, r0
 80036be:	60b9      	str	r1, [r7, #8]
 80036c0:	607a      	str	r2, [r7, #4]
 80036c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80036c4:	2300      	movs	r3, #0
 80036c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80036c8:	f7ff ff3e 	bl	8003548 <__NVIC_GetPriorityGrouping>
 80036cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80036ce:	687a      	ldr	r2, [r7, #4]
 80036d0:	68b9      	ldr	r1, [r7, #8]
 80036d2:	6978      	ldr	r0, [r7, #20]
 80036d4:	f7ff ff8e 	bl	80035f4 <NVIC_EncodePriority>
 80036d8:	4602      	mov	r2, r0
 80036da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036de:	4611      	mov	r1, r2
 80036e0:	4618      	mov	r0, r3
 80036e2:	f7ff ff5d 	bl	80035a0 <__NVIC_SetPriority>
}
 80036e6:	bf00      	nop
 80036e8:	3718      	adds	r7, #24
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}

080036ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036ee:	b580      	push	{r7, lr}
 80036f0:	b082      	sub	sp, #8
 80036f2:	af00      	add	r7, sp, #0
 80036f4:	4603      	mov	r3, r0
 80036f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80036f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036fc:	4618      	mov	r0, r3
 80036fe:	f7ff ff31 	bl	8003564 <__NVIC_EnableIRQ>
}
 8003702:	bf00      	nop
 8003704:	3708      	adds	r7, #8
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}

0800370a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800370a:	b580      	push	{r7, lr}
 800370c:	b082      	sub	sp, #8
 800370e:	af00      	add	r7, sp, #0
 8003710:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f7ff ffa2 	bl	800365c <SysTick_Config>
 8003718:	4603      	mov	r3, r0
}
 800371a:	4618      	mov	r0, r3
 800371c:	3708      	adds	r7, #8
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}

08003722 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003722:	b580      	push	{r7, lr}
 8003724:	b084      	sub	sp, #16
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800372e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003730:	f7ff fc54 	bl	8002fdc <HAL_GetTick>
 8003734:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b02      	cmp	r3, #2
 8003740:	d008      	beq.n	8003754 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2280      	movs	r2, #128	@ 0x80
 8003746:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2200      	movs	r2, #0
 800374c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003750:	2301      	movs	r3, #1
 8003752:	e052      	b.n	80037fa <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	681a      	ldr	r2, [r3, #0]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f022 0216 	bic.w	r2, r2, #22
 8003762:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	695a      	ldr	r2, [r3, #20]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003772:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003778:	2b00      	cmp	r3, #0
 800377a:	d103      	bne.n	8003784 <HAL_DMA_Abort+0x62>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003780:	2b00      	cmp	r3, #0
 8003782:	d007      	beq.n	8003794 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f022 0208 	bic.w	r2, r2, #8
 8003792:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f022 0201 	bic.w	r2, r2, #1
 80037a2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037a4:	e013      	b.n	80037ce <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80037a6:	f7ff fc19 	bl	8002fdc <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	2b05      	cmp	r3, #5
 80037b2:	d90c      	bls.n	80037ce <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2220      	movs	r2, #32
 80037b8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2203      	movs	r2, #3
 80037be:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2200      	movs	r2, #0
 80037c6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e015      	b.n	80037fa <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0301 	and.w	r3, r3, #1
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d1e4      	bne.n	80037a6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e0:	223f      	movs	r2, #63	@ 0x3f
 80037e2:	409a      	lsls	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2201      	movs	r2, #1
 80037ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	2200      	movs	r2, #0
 80037f4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80037f8:	2300      	movs	r3, #0
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	3710      	adds	r7, #16
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}

08003802 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003802:	b480      	push	{r7}
 8003804:	b083      	sub	sp, #12
 8003806:	af00      	add	r7, sp, #0
 8003808:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003810:	b2db      	uxtb	r3, r3
 8003812:	2b02      	cmp	r3, #2
 8003814:	d004      	beq.n	8003820 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2280      	movs	r2, #128	@ 0x80
 800381a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800381c:	2301      	movs	r3, #1
 800381e:	e00c      	b.n	800383a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2205      	movs	r2, #5
 8003824:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f022 0201 	bic.w	r2, r2, #1
 8003836:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003838:	2300      	movs	r3, #0
}
 800383a:	4618      	mov	r0, r3
 800383c:	370c      	adds	r7, #12
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
	...

08003848 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003848:	b480      	push	{r7}
 800384a:	b089      	sub	sp, #36	@ 0x24
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003852:	2300      	movs	r3, #0
 8003854:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003856:	2300      	movs	r3, #0
 8003858:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800385a:	2300      	movs	r3, #0
 800385c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800385e:	2300      	movs	r3, #0
 8003860:	61fb      	str	r3, [r7, #28]
 8003862:	e16b      	b.n	8003b3c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003864:	2201      	movs	r2, #1
 8003866:	69fb      	ldr	r3, [r7, #28]
 8003868:	fa02 f303 	lsl.w	r3, r2, r3
 800386c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	697a      	ldr	r2, [r7, #20]
 8003874:	4013      	ands	r3, r2
 8003876:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003878:	693a      	ldr	r2, [r7, #16]
 800387a:	697b      	ldr	r3, [r7, #20]
 800387c:	429a      	cmp	r2, r3
 800387e:	f040 815a 	bne.w	8003b36 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f003 0303 	and.w	r3, r3, #3
 800388a:	2b01      	cmp	r3, #1
 800388c:	d005      	beq.n	800389a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003896:	2b02      	cmp	r3, #2
 8003898:	d130      	bne.n	80038fc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	005b      	lsls	r3, r3, #1
 80038a4:	2203      	movs	r2, #3
 80038a6:	fa02 f303 	lsl.w	r3, r2, r3
 80038aa:	43db      	mvns	r3, r3
 80038ac:	69ba      	ldr	r2, [r7, #24]
 80038ae:	4013      	ands	r3, r2
 80038b0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	68da      	ldr	r2, [r3, #12]
 80038b6:	69fb      	ldr	r3, [r7, #28]
 80038b8:	005b      	lsls	r3, r3, #1
 80038ba:	fa02 f303 	lsl.w	r3, r2, r3
 80038be:	69ba      	ldr	r2, [r7, #24]
 80038c0:	4313      	orrs	r3, r2
 80038c2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038d0:	2201      	movs	r2, #1
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	fa02 f303 	lsl.w	r3, r2, r3
 80038d8:	43db      	mvns	r3, r3
 80038da:	69ba      	ldr	r2, [r7, #24]
 80038dc:	4013      	ands	r3, r2
 80038de:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	091b      	lsrs	r3, r3, #4
 80038e6:	f003 0201 	and.w	r2, r3, #1
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	fa02 f303 	lsl.w	r3, r2, r3
 80038f0:	69ba      	ldr	r2, [r7, #24]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f003 0303 	and.w	r3, r3, #3
 8003904:	2b03      	cmp	r3, #3
 8003906:	d017      	beq.n	8003938 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800390e:	69fb      	ldr	r3, [r7, #28]
 8003910:	005b      	lsls	r3, r3, #1
 8003912:	2203      	movs	r2, #3
 8003914:	fa02 f303 	lsl.w	r3, r2, r3
 8003918:	43db      	mvns	r3, r3
 800391a:	69ba      	ldr	r2, [r7, #24]
 800391c:	4013      	ands	r3, r2
 800391e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	689a      	ldr	r2, [r3, #8]
 8003924:	69fb      	ldr	r3, [r7, #28]
 8003926:	005b      	lsls	r3, r3, #1
 8003928:	fa02 f303 	lsl.w	r3, r2, r3
 800392c:	69ba      	ldr	r2, [r7, #24]
 800392e:	4313      	orrs	r3, r2
 8003930:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	69ba      	ldr	r2, [r7, #24]
 8003936:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f003 0303 	and.w	r3, r3, #3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d123      	bne.n	800398c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	08da      	lsrs	r2, r3, #3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	3208      	adds	r2, #8
 800394c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003950:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	f003 0307 	and.w	r3, r3, #7
 8003958:	009b      	lsls	r3, r3, #2
 800395a:	220f      	movs	r2, #15
 800395c:	fa02 f303 	lsl.w	r3, r2, r3
 8003960:	43db      	mvns	r3, r3
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	4013      	ands	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	691a      	ldr	r2, [r3, #16]
 800396c:	69fb      	ldr	r3, [r7, #28]
 800396e:	f003 0307 	and.w	r3, r3, #7
 8003972:	009b      	lsls	r3, r3, #2
 8003974:	fa02 f303 	lsl.w	r3, r2, r3
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	4313      	orrs	r3, r2
 800397c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	08da      	lsrs	r2, r3, #3
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	3208      	adds	r2, #8
 8003986:	69b9      	ldr	r1, [r7, #24]
 8003988:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003992:	69fb      	ldr	r3, [r7, #28]
 8003994:	005b      	lsls	r3, r3, #1
 8003996:	2203      	movs	r2, #3
 8003998:	fa02 f303 	lsl.w	r3, r2, r3
 800399c:	43db      	mvns	r3, r3
 800399e:	69ba      	ldr	r2, [r7, #24]
 80039a0:	4013      	ands	r3, r2
 80039a2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	f003 0203 	and.w	r2, r3, #3
 80039ac:	69fb      	ldr	r3, [r7, #28]
 80039ae:	005b      	lsls	r3, r3, #1
 80039b0:	fa02 f303 	lsl.w	r3, r2, r3
 80039b4:	69ba      	ldr	r2, [r7, #24]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	685b      	ldr	r3, [r3, #4]
 80039c4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	f000 80b4 	beq.w	8003b36 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ce:	2300      	movs	r3, #0
 80039d0:	60fb      	str	r3, [r7, #12]
 80039d2:	4b60      	ldr	r3, [pc, #384]	@ (8003b54 <HAL_GPIO_Init+0x30c>)
 80039d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039d6:	4a5f      	ldr	r2, [pc, #380]	@ (8003b54 <HAL_GPIO_Init+0x30c>)
 80039d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80039de:	4b5d      	ldr	r3, [pc, #372]	@ (8003b54 <HAL_GPIO_Init+0x30c>)
 80039e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039e6:	60fb      	str	r3, [r7, #12]
 80039e8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039ea:	4a5b      	ldr	r2, [pc, #364]	@ (8003b58 <HAL_GPIO_Init+0x310>)
 80039ec:	69fb      	ldr	r3, [r7, #28]
 80039ee:	089b      	lsrs	r3, r3, #2
 80039f0:	3302      	adds	r3, #2
 80039f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	f003 0303 	and.w	r3, r3, #3
 80039fe:	009b      	lsls	r3, r3, #2
 8003a00:	220f      	movs	r2, #15
 8003a02:	fa02 f303 	lsl.w	r3, r2, r3
 8003a06:	43db      	mvns	r3, r3
 8003a08:	69ba      	ldr	r2, [r7, #24]
 8003a0a:	4013      	ands	r3, r2
 8003a0c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4a52      	ldr	r2, [pc, #328]	@ (8003b5c <HAL_GPIO_Init+0x314>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d02b      	beq.n	8003a6e <HAL_GPIO_Init+0x226>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a51      	ldr	r2, [pc, #324]	@ (8003b60 <HAL_GPIO_Init+0x318>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d025      	beq.n	8003a6a <HAL_GPIO_Init+0x222>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a50      	ldr	r2, [pc, #320]	@ (8003b64 <HAL_GPIO_Init+0x31c>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d01f      	beq.n	8003a66 <HAL_GPIO_Init+0x21e>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a4f      	ldr	r2, [pc, #316]	@ (8003b68 <HAL_GPIO_Init+0x320>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d019      	beq.n	8003a62 <HAL_GPIO_Init+0x21a>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a4e      	ldr	r2, [pc, #312]	@ (8003b6c <HAL_GPIO_Init+0x324>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d013      	beq.n	8003a5e <HAL_GPIO_Init+0x216>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a4d      	ldr	r2, [pc, #308]	@ (8003b70 <HAL_GPIO_Init+0x328>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d00d      	beq.n	8003a5a <HAL_GPIO_Init+0x212>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a4c      	ldr	r2, [pc, #304]	@ (8003b74 <HAL_GPIO_Init+0x32c>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d007      	beq.n	8003a56 <HAL_GPIO_Init+0x20e>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a4b      	ldr	r2, [pc, #300]	@ (8003b78 <HAL_GPIO_Init+0x330>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d101      	bne.n	8003a52 <HAL_GPIO_Init+0x20a>
 8003a4e:	2307      	movs	r3, #7
 8003a50:	e00e      	b.n	8003a70 <HAL_GPIO_Init+0x228>
 8003a52:	2308      	movs	r3, #8
 8003a54:	e00c      	b.n	8003a70 <HAL_GPIO_Init+0x228>
 8003a56:	2306      	movs	r3, #6
 8003a58:	e00a      	b.n	8003a70 <HAL_GPIO_Init+0x228>
 8003a5a:	2305      	movs	r3, #5
 8003a5c:	e008      	b.n	8003a70 <HAL_GPIO_Init+0x228>
 8003a5e:	2304      	movs	r3, #4
 8003a60:	e006      	b.n	8003a70 <HAL_GPIO_Init+0x228>
 8003a62:	2303      	movs	r3, #3
 8003a64:	e004      	b.n	8003a70 <HAL_GPIO_Init+0x228>
 8003a66:	2302      	movs	r3, #2
 8003a68:	e002      	b.n	8003a70 <HAL_GPIO_Init+0x228>
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e000      	b.n	8003a70 <HAL_GPIO_Init+0x228>
 8003a6e:	2300      	movs	r3, #0
 8003a70:	69fa      	ldr	r2, [r7, #28]
 8003a72:	f002 0203 	and.w	r2, r2, #3
 8003a76:	0092      	lsls	r2, r2, #2
 8003a78:	4093      	lsls	r3, r2
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a80:	4935      	ldr	r1, [pc, #212]	@ (8003b58 <HAL_GPIO_Init+0x310>)
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	089b      	lsrs	r3, r3, #2
 8003a86:	3302      	adds	r3, #2
 8003a88:	69ba      	ldr	r2, [r7, #24]
 8003a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a8e:	4b3b      	ldr	r3, [pc, #236]	@ (8003b7c <HAL_GPIO_Init+0x334>)
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	43db      	mvns	r3, r3
 8003a98:	69ba      	ldr	r2, [r7, #24]
 8003a9a:	4013      	ands	r3, r2
 8003a9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	685b      	ldr	r3, [r3, #4]
 8003aa2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d003      	beq.n	8003ab2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003aaa:	69ba      	ldr	r2, [r7, #24]
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ab2:	4a32      	ldr	r2, [pc, #200]	@ (8003b7c <HAL_GPIO_Init+0x334>)
 8003ab4:	69bb      	ldr	r3, [r7, #24]
 8003ab6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ab8:	4b30      	ldr	r3, [pc, #192]	@ (8003b7c <HAL_GPIO_Init+0x334>)
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	43db      	mvns	r3, r3
 8003ac2:	69ba      	ldr	r2, [r7, #24]
 8003ac4:	4013      	ands	r3, r2
 8003ac6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d003      	beq.n	8003adc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003ad4:	69ba      	ldr	r2, [r7, #24]
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003adc:	4a27      	ldr	r2, [pc, #156]	@ (8003b7c <HAL_GPIO_Init+0x334>)
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ae2:	4b26      	ldr	r3, [pc, #152]	@ (8003b7c <HAL_GPIO_Init+0x334>)
 8003ae4:	685b      	ldr	r3, [r3, #4]
 8003ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	43db      	mvns	r3, r3
 8003aec:	69ba      	ldr	r2, [r7, #24]
 8003aee:	4013      	ands	r3, r2
 8003af0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	685b      	ldr	r3, [r3, #4]
 8003af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d003      	beq.n	8003b06 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003afe:	69ba      	ldr	r2, [r7, #24]
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	4313      	orrs	r3, r2
 8003b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b06:	4a1d      	ldr	r2, [pc, #116]	@ (8003b7c <HAL_GPIO_Init+0x334>)
 8003b08:	69bb      	ldr	r3, [r7, #24]
 8003b0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8003b7c <HAL_GPIO_Init+0x334>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	43db      	mvns	r3, r3
 8003b16:	69ba      	ldr	r2, [r7, #24]
 8003b18:	4013      	ands	r3, r2
 8003b1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	685b      	ldr	r3, [r3, #4]
 8003b20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d003      	beq.n	8003b30 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003b28:	69ba      	ldr	r2, [r7, #24]
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b30:	4a12      	ldr	r2, [pc, #72]	@ (8003b7c <HAL_GPIO_Init+0x334>)
 8003b32:	69bb      	ldr	r3, [r7, #24]
 8003b34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	3301      	adds	r3, #1
 8003b3a:	61fb      	str	r3, [r7, #28]
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	2b0f      	cmp	r3, #15
 8003b40:	f67f ae90 	bls.w	8003864 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b44:	bf00      	nop
 8003b46:	bf00      	nop
 8003b48:	3724      	adds	r7, #36	@ 0x24
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop
 8003b54:	40023800 	.word	0x40023800
 8003b58:	40013800 	.word	0x40013800
 8003b5c:	40020000 	.word	0x40020000
 8003b60:	40020400 	.word	0x40020400
 8003b64:	40020800 	.word	0x40020800
 8003b68:	40020c00 	.word	0x40020c00
 8003b6c:	40021000 	.word	0x40021000
 8003b70:	40021400 	.word	0x40021400
 8003b74:	40021800 	.word	0x40021800
 8003b78:	40021c00 	.word	0x40021c00
 8003b7c:	40013c00 	.word	0x40013c00

08003b80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b80:	b480      	push	{r7}
 8003b82:	b083      	sub	sp, #12
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	6078      	str	r0, [r7, #4]
 8003b88:	460b      	mov	r3, r1
 8003b8a:	807b      	strh	r3, [r7, #2]
 8003b8c:	4613      	mov	r3, r2
 8003b8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b90:	787b      	ldrb	r3, [r7, #1]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d003      	beq.n	8003b9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b96:	887a      	ldrh	r2, [r7, #2]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b9c:	e003      	b.n	8003ba6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b9e:	887b      	ldrh	r3, [r7, #2]
 8003ba0:	041a      	lsls	r2, r3, #16
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	619a      	str	r2, [r3, #24]
}
 8003ba6:	bf00      	nop
 8003ba8:	370c      	adds	r7, #12
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr

08003bb2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003bb2:	b480      	push	{r7}
 8003bb4:	b085      	sub	sp, #20
 8003bb6:	af00      	add	r7, sp, #0
 8003bb8:	6078      	str	r0, [r7, #4]
 8003bba:	460b      	mov	r3, r1
 8003bbc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	695b      	ldr	r3, [r3, #20]
 8003bc2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003bc4:	887a      	ldrh	r2, [r7, #2]
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	4013      	ands	r3, r2
 8003bca:	041a      	lsls	r2, r3, #16
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	43d9      	mvns	r1, r3
 8003bd0:	887b      	ldrh	r3, [r7, #2]
 8003bd2:	400b      	ands	r3, r1
 8003bd4:	431a      	orrs	r2, r3
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	619a      	str	r2, [r3, #24]
}
 8003bda:	bf00      	nop
 8003bdc:	3714      	adds	r7, #20
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
	...

08003be8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b082      	sub	sp, #8
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	4603      	mov	r3, r0
 8003bf0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003bf2:	4b08      	ldr	r3, [pc, #32]	@ (8003c14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003bf4:	695a      	ldr	r2, [r3, #20]
 8003bf6:	88fb      	ldrh	r3, [r7, #6]
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d006      	beq.n	8003c0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003bfe:	4a05      	ldr	r2, [pc, #20]	@ (8003c14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c00:	88fb      	ldrh	r3, [r7, #6]
 8003c02:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c04:	88fb      	ldrh	r3, [r7, #6]
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 f806 	bl	8003c18 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c0c:	bf00      	nop
 8003c0e:	3708      	adds	r7, #8
 8003c10:	46bd      	mov	sp, r7
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	40013c00 	.word	0x40013c00

08003c18 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	4603      	mov	r3, r0
 8003c20:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003c22:	bf00      	nop
 8003c24:	370c      	adds	r7, #12
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
	...

08003c30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d101      	bne.n	8003c42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c3e:	2301      	movs	r3, #1
 8003c40:	e12b      	b.n	8003e9a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d106      	bne.n	8003c5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2200      	movs	r2, #0
 8003c52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f7fe fd4c 	bl	80026f4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2224      	movs	r2, #36	@ 0x24
 8003c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681a      	ldr	r2, [r3, #0]
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f022 0201 	bic.w	r2, r2, #1
 8003c72:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681a      	ldr	r2, [r3, #0]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c82:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003c92:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003c94:	f001 fc24 	bl	80054e0 <HAL_RCC_GetPCLK1Freq>
 8003c98:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	4a81      	ldr	r2, [pc, #516]	@ (8003ea4 <HAL_I2C_Init+0x274>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d807      	bhi.n	8003cb4 <HAL_I2C_Init+0x84>
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	4a80      	ldr	r2, [pc, #512]	@ (8003ea8 <HAL_I2C_Init+0x278>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	bf94      	ite	ls
 8003cac:	2301      	movls	r3, #1
 8003cae:	2300      	movhi	r3, #0
 8003cb0:	b2db      	uxtb	r3, r3
 8003cb2:	e006      	b.n	8003cc2 <HAL_I2C_Init+0x92>
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	4a7d      	ldr	r2, [pc, #500]	@ (8003eac <HAL_I2C_Init+0x27c>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	bf94      	ite	ls
 8003cbc:	2301      	movls	r3, #1
 8003cbe:	2300      	movhi	r3, #0
 8003cc0:	b2db      	uxtb	r3, r3
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d001      	beq.n	8003cca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e0e7      	b.n	8003e9a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	4a78      	ldr	r2, [pc, #480]	@ (8003eb0 <HAL_I2C_Init+0x280>)
 8003cce:	fba2 2303 	umull	r2, r3, r2, r3
 8003cd2:	0c9b      	lsrs	r3, r3, #18
 8003cd4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
 8003cdc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	68ba      	ldr	r2, [r7, #8]
 8003ce6:	430a      	orrs	r2, r1
 8003ce8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	6a1b      	ldr	r3, [r3, #32]
 8003cf0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	4a6a      	ldr	r2, [pc, #424]	@ (8003ea4 <HAL_I2C_Init+0x274>)
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d802      	bhi.n	8003d04 <HAL_I2C_Init+0xd4>
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	3301      	adds	r3, #1
 8003d02:	e009      	b.n	8003d18 <HAL_I2C_Init+0xe8>
 8003d04:	68bb      	ldr	r3, [r7, #8]
 8003d06:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003d0a:	fb02 f303 	mul.w	r3, r2, r3
 8003d0e:	4a69      	ldr	r2, [pc, #420]	@ (8003eb4 <HAL_I2C_Init+0x284>)
 8003d10:	fba2 2303 	umull	r2, r3, r2, r3
 8003d14:	099b      	lsrs	r3, r3, #6
 8003d16:	3301      	adds	r3, #1
 8003d18:	687a      	ldr	r2, [r7, #4]
 8003d1a:	6812      	ldr	r2, [r2, #0]
 8003d1c:	430b      	orrs	r3, r1
 8003d1e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	69db      	ldr	r3, [r3, #28]
 8003d26:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003d2a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	495c      	ldr	r1, [pc, #368]	@ (8003ea4 <HAL_I2C_Init+0x274>)
 8003d34:	428b      	cmp	r3, r1
 8003d36:	d819      	bhi.n	8003d6c <HAL_I2C_Init+0x13c>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	1e59      	subs	r1, r3, #1
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	005b      	lsls	r3, r3, #1
 8003d42:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d46:	1c59      	adds	r1, r3, #1
 8003d48:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003d4c:	400b      	ands	r3, r1
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d00a      	beq.n	8003d68 <HAL_I2C_Init+0x138>
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	1e59      	subs	r1, r3, #1
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	005b      	lsls	r3, r3, #1
 8003d5c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003d60:	3301      	adds	r3, #1
 8003d62:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d66:	e051      	b.n	8003e0c <HAL_I2C_Init+0x1dc>
 8003d68:	2304      	movs	r3, #4
 8003d6a:	e04f      	b.n	8003e0c <HAL_I2C_Init+0x1dc>
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d111      	bne.n	8003d98 <HAL_I2C_Init+0x168>
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	1e58      	subs	r0, r3, #1
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6859      	ldr	r1, [r3, #4]
 8003d7c:	460b      	mov	r3, r1
 8003d7e:	005b      	lsls	r3, r3, #1
 8003d80:	440b      	add	r3, r1
 8003d82:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d86:	3301      	adds	r3, #1
 8003d88:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	bf0c      	ite	eq
 8003d90:	2301      	moveq	r3, #1
 8003d92:	2300      	movne	r3, #0
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	e012      	b.n	8003dbe <HAL_I2C_Init+0x18e>
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	1e58      	subs	r0, r3, #1
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6859      	ldr	r1, [r3, #4]
 8003da0:	460b      	mov	r3, r1
 8003da2:	009b      	lsls	r3, r3, #2
 8003da4:	440b      	add	r3, r1
 8003da6:	0099      	lsls	r1, r3, #2
 8003da8:	440b      	add	r3, r1
 8003daa:	fbb0 f3f3 	udiv	r3, r0, r3
 8003dae:	3301      	adds	r3, #1
 8003db0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	bf0c      	ite	eq
 8003db8:	2301      	moveq	r3, #1
 8003dba:	2300      	movne	r3, #0
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d001      	beq.n	8003dc6 <HAL_I2C_Init+0x196>
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	e022      	b.n	8003e0c <HAL_I2C_Init+0x1dc>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	689b      	ldr	r3, [r3, #8]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d10e      	bne.n	8003dec <HAL_I2C_Init+0x1bc>
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	1e58      	subs	r0, r3, #1
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6859      	ldr	r1, [r3, #4]
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	005b      	lsls	r3, r3, #1
 8003dda:	440b      	add	r3, r1
 8003ddc:	fbb0 f3f3 	udiv	r3, r0, r3
 8003de0:	3301      	adds	r3, #1
 8003de2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003de6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003dea:	e00f      	b.n	8003e0c <HAL_I2C_Init+0x1dc>
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	1e58      	subs	r0, r3, #1
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6859      	ldr	r1, [r3, #4]
 8003df4:	460b      	mov	r3, r1
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	440b      	add	r3, r1
 8003dfa:	0099      	lsls	r1, r3, #2
 8003dfc:	440b      	add	r3, r1
 8003dfe:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e02:	3301      	adds	r3, #1
 8003e04:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e08:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003e0c:	6879      	ldr	r1, [r7, #4]
 8003e0e:	6809      	ldr	r1, [r1, #0]
 8003e10:	4313      	orrs	r3, r2
 8003e12:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	69da      	ldr	r2, [r3, #28]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6a1b      	ldr	r3, [r3, #32]
 8003e26:	431a      	orrs	r2, r3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	430a      	orrs	r2, r1
 8003e2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003e3a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003e3e:	687a      	ldr	r2, [r7, #4]
 8003e40:	6911      	ldr	r1, [r2, #16]
 8003e42:	687a      	ldr	r2, [r7, #4]
 8003e44:	68d2      	ldr	r2, [r2, #12]
 8003e46:	4311      	orrs	r1, r2
 8003e48:	687a      	ldr	r2, [r7, #4]
 8003e4a:	6812      	ldr	r2, [r2, #0]
 8003e4c:	430b      	orrs	r3, r1
 8003e4e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	695a      	ldr	r2, [r3, #20]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	699b      	ldr	r3, [r3, #24]
 8003e62:	431a      	orrs	r2, r3
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	430a      	orrs	r2, r1
 8003e6a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f042 0201 	orr.w	r2, r2, #1
 8003e7a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2200      	movs	r2, #0
 8003e80:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2220      	movs	r2, #32
 8003e86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003e98:	2300      	movs	r3, #0
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3710      	adds	r7, #16
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	000186a0 	.word	0x000186a0
 8003ea8:	001e847f 	.word	0x001e847f
 8003eac:	003d08ff 	.word	0x003d08ff
 8003eb0:	431bde83 	.word	0x431bde83
 8003eb4:	10624dd3 	.word	0x10624dd3

08003eb8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b088      	sub	sp, #32
 8003ebc:	af02      	add	r7, sp, #8
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	4608      	mov	r0, r1
 8003ec2:	4611      	mov	r1, r2
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	4603      	mov	r3, r0
 8003ec8:	817b      	strh	r3, [r7, #10]
 8003eca:	460b      	mov	r3, r1
 8003ecc:	813b      	strh	r3, [r7, #8]
 8003ece:	4613      	mov	r3, r2
 8003ed0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ed2:	f7ff f883 	bl	8002fdc <HAL_GetTick>
 8003ed6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	2b20      	cmp	r3, #32
 8003ee2:	f040 80d9 	bne.w	8004098 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	9300      	str	r3, [sp, #0]
 8003eea:	2319      	movs	r3, #25
 8003eec:	2201      	movs	r2, #1
 8003eee:	496d      	ldr	r1, [pc, #436]	@ (80040a4 <HAL_I2C_Mem_Write+0x1ec>)
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f000 fc7f 	bl	80047f4 <I2C_WaitOnFlagUntilTimeout>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d001      	beq.n	8003f00 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003efc:	2302      	movs	r3, #2
 8003efe:	e0cc      	b.n	800409a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f06:	2b01      	cmp	r3, #1
 8003f08:	d101      	bne.n	8003f0e <HAL_I2C_Mem_Write+0x56>
 8003f0a:	2302      	movs	r3, #2
 8003f0c:	e0c5      	b.n	800409a <HAL_I2C_Mem_Write+0x1e2>
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	2201      	movs	r2, #1
 8003f12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0301 	and.w	r3, r3, #1
 8003f20:	2b01      	cmp	r3, #1
 8003f22:	d007      	beq.n	8003f34 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	681a      	ldr	r2, [r3, #0]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f042 0201 	orr.w	r2, r2, #1
 8003f32:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	681a      	ldr	r2, [r3, #0]
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003f42:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	2221      	movs	r2, #33	@ 0x21
 8003f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2240      	movs	r2, #64	@ 0x40
 8003f50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2200      	movs	r2, #0
 8003f58:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	6a3a      	ldr	r2, [r7, #32]
 8003f5e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003f64:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f6a:	b29a      	uxth	r2, r3
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	4a4d      	ldr	r2, [pc, #308]	@ (80040a8 <HAL_I2C_Mem_Write+0x1f0>)
 8003f74:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003f76:	88f8      	ldrh	r0, [r7, #6]
 8003f78:	893a      	ldrh	r2, [r7, #8]
 8003f7a:	8979      	ldrh	r1, [r7, #10]
 8003f7c:	697b      	ldr	r3, [r7, #20]
 8003f7e:	9301      	str	r3, [sp, #4]
 8003f80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f82:	9300      	str	r3, [sp, #0]
 8003f84:	4603      	mov	r3, r0
 8003f86:	68f8      	ldr	r0, [r7, #12]
 8003f88:	f000 fab6 	bl	80044f8 <I2C_RequestMemoryWrite>
 8003f8c:	4603      	mov	r3, r0
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d052      	beq.n	8004038 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	e081      	b.n	800409a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f96:	697a      	ldr	r2, [r7, #20]
 8003f98:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f9a:	68f8      	ldr	r0, [r7, #12]
 8003f9c:	f000 fd00 	bl	80049a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d00d      	beq.n	8003fc2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003faa:	2b04      	cmp	r3, #4
 8003fac:	d107      	bne.n	8003fbe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003fbc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e06b      	b.n	800409a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc6:	781a      	ldrb	r2, [r3, #0]
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fd2:	1c5a      	adds	r2, r3, #1
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fdc:	3b01      	subs	r3, #1
 8003fde:	b29a      	uxth	r2, r3
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fe8:	b29b      	uxth	r3, r3
 8003fea:	3b01      	subs	r3, #1
 8003fec:	b29a      	uxth	r2, r3
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	695b      	ldr	r3, [r3, #20]
 8003ff8:	f003 0304 	and.w	r3, r3, #4
 8003ffc:	2b04      	cmp	r3, #4
 8003ffe:	d11b      	bne.n	8004038 <HAL_I2C_Mem_Write+0x180>
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004004:	2b00      	cmp	r3, #0
 8004006:	d017      	beq.n	8004038 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800400c:	781a      	ldrb	r2, [r3, #0]
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004018:	1c5a      	adds	r2, r3, #1
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004022:	3b01      	subs	r3, #1
 8004024:	b29a      	uxth	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800402e:	b29b      	uxth	r3, r3
 8004030:	3b01      	subs	r3, #1
 8004032:	b29a      	uxth	r2, r3
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800403c:	2b00      	cmp	r3, #0
 800403e:	d1aa      	bne.n	8003f96 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004044:	68f8      	ldr	r0, [r7, #12]
 8004046:	f000 fcec 	bl	8004a22 <I2C_WaitOnBTFFlagUntilTimeout>
 800404a:	4603      	mov	r3, r0
 800404c:	2b00      	cmp	r3, #0
 800404e:	d00d      	beq.n	800406c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004054:	2b04      	cmp	r3, #4
 8004056:	d107      	bne.n	8004068 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	681a      	ldr	r2, [r3, #0]
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004066:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004068:	2301      	movs	r3, #1
 800406a:	e016      	b.n	800409a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	681a      	ldr	r2, [r3, #0]
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800407a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	2220      	movs	r2, #32
 8004080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2200      	movs	r2, #0
 8004090:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004094:	2300      	movs	r3, #0
 8004096:	e000      	b.n	800409a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004098:	2302      	movs	r3, #2
  }
}
 800409a:	4618      	mov	r0, r3
 800409c:	3718      	adds	r7, #24
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	00100002 	.word	0x00100002
 80040a8:	ffff0000 	.word	0xffff0000

080040ac <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b08c      	sub	sp, #48	@ 0x30
 80040b0:	af02      	add	r7, sp, #8
 80040b2:	60f8      	str	r0, [r7, #12]
 80040b4:	4608      	mov	r0, r1
 80040b6:	4611      	mov	r1, r2
 80040b8:	461a      	mov	r2, r3
 80040ba:	4603      	mov	r3, r0
 80040bc:	817b      	strh	r3, [r7, #10]
 80040be:	460b      	mov	r3, r1
 80040c0:	813b      	strh	r3, [r7, #8]
 80040c2:	4613      	mov	r3, r2
 80040c4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80040c6:	f7fe ff89 	bl	8002fdc <HAL_GetTick>
 80040ca:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	2b20      	cmp	r3, #32
 80040d6:	f040 8208 	bne.w	80044ea <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80040da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040dc:	9300      	str	r3, [sp, #0]
 80040de:	2319      	movs	r3, #25
 80040e0:	2201      	movs	r2, #1
 80040e2:	497b      	ldr	r1, [pc, #492]	@ (80042d0 <HAL_I2C_Mem_Read+0x224>)
 80040e4:	68f8      	ldr	r0, [r7, #12]
 80040e6:	f000 fb85 	bl	80047f4 <I2C_WaitOnFlagUntilTimeout>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d001      	beq.n	80040f4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80040f0:	2302      	movs	r3, #2
 80040f2:	e1fb      	b.n	80044ec <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d101      	bne.n	8004102 <HAL_I2C_Mem_Read+0x56>
 80040fe:	2302      	movs	r3, #2
 8004100:	e1f4      	b.n	80044ec <HAL_I2C_Mem_Read+0x440>
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	2201      	movs	r2, #1
 8004106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 0301 	and.w	r3, r3, #1
 8004114:	2b01      	cmp	r3, #1
 8004116:	d007      	beq.n	8004128 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f042 0201 	orr.w	r2, r2, #1
 8004126:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681a      	ldr	r2, [r3, #0]
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004136:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2222      	movs	r2, #34	@ 0x22
 800413c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	2240      	movs	r2, #64	@ 0x40
 8004144:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2200      	movs	r2, #0
 800414c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004152:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004158:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800415e:	b29a      	uxth	r2, r3
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	4a5b      	ldr	r2, [pc, #364]	@ (80042d4 <HAL_I2C_Mem_Read+0x228>)
 8004168:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800416a:	88f8      	ldrh	r0, [r7, #6]
 800416c:	893a      	ldrh	r2, [r7, #8]
 800416e:	8979      	ldrh	r1, [r7, #10]
 8004170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004172:	9301      	str	r3, [sp, #4]
 8004174:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004176:	9300      	str	r3, [sp, #0]
 8004178:	4603      	mov	r3, r0
 800417a:	68f8      	ldr	r0, [r7, #12]
 800417c:	f000 fa52 	bl	8004624 <I2C_RequestMemoryRead>
 8004180:	4603      	mov	r3, r0
 8004182:	2b00      	cmp	r3, #0
 8004184:	d001      	beq.n	800418a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e1b0      	b.n	80044ec <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800418e:	2b00      	cmp	r3, #0
 8004190:	d113      	bne.n	80041ba <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004192:	2300      	movs	r3, #0
 8004194:	623b      	str	r3, [r7, #32]
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	695b      	ldr	r3, [r3, #20]
 800419c:	623b      	str	r3, [r7, #32]
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	699b      	ldr	r3, [r3, #24]
 80041a4:	623b      	str	r3, [r7, #32]
 80041a6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	681a      	ldr	r2, [r3, #0]
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041b6:	601a      	str	r2, [r3, #0]
 80041b8:	e184      	b.n	80044c4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d11b      	bne.n	80041fa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80041d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80041d2:	2300      	movs	r3, #0
 80041d4:	61fb      	str	r3, [r7, #28]
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	695b      	ldr	r3, [r3, #20]
 80041dc:	61fb      	str	r3, [r7, #28]
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	699b      	ldr	r3, [r3, #24]
 80041e4:	61fb      	str	r3, [r7, #28]
 80041e6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041f6:	601a      	str	r2, [r3, #0]
 80041f8:	e164      	b.n	80044c4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041fe:	2b02      	cmp	r3, #2
 8004200:	d11b      	bne.n	800423a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	681a      	ldr	r2, [r3, #0]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004210:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004220:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004222:	2300      	movs	r3, #0
 8004224:	61bb      	str	r3, [r7, #24]
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	695b      	ldr	r3, [r3, #20]
 800422c:	61bb      	str	r3, [r7, #24]
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	699b      	ldr	r3, [r3, #24]
 8004234:	61bb      	str	r3, [r7, #24]
 8004236:	69bb      	ldr	r3, [r7, #24]
 8004238:	e144      	b.n	80044c4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800423a:	2300      	movs	r3, #0
 800423c:	617b      	str	r3, [r7, #20]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	695b      	ldr	r3, [r3, #20]
 8004244:	617b      	str	r3, [r7, #20]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	699b      	ldr	r3, [r3, #24]
 800424c:	617b      	str	r3, [r7, #20]
 800424e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004250:	e138      	b.n	80044c4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004256:	2b03      	cmp	r3, #3
 8004258:	f200 80f1 	bhi.w	800443e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004260:	2b01      	cmp	r3, #1
 8004262:	d123      	bne.n	80042ac <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004264:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004266:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004268:	68f8      	ldr	r0, [r7, #12]
 800426a:	f000 fc1b 	bl	8004aa4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	d001      	beq.n	8004278 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004274:	2301      	movs	r3, #1
 8004276:	e139      	b.n	80044ec <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	691a      	ldr	r2, [r3, #16]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004282:	b2d2      	uxtb	r2, r2
 8004284:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800428a:	1c5a      	adds	r2, r3, #1
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004294:	3b01      	subs	r3, #1
 8004296:	b29a      	uxth	r2, r3
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	3b01      	subs	r3, #1
 80042a4:	b29a      	uxth	r2, r3
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80042aa:	e10b      	b.n	80044c4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042b0:	2b02      	cmp	r3, #2
 80042b2:	d14e      	bne.n	8004352 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80042b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b6:	9300      	str	r3, [sp, #0]
 80042b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042ba:	2200      	movs	r2, #0
 80042bc:	4906      	ldr	r1, [pc, #24]	@ (80042d8 <HAL_I2C_Mem_Read+0x22c>)
 80042be:	68f8      	ldr	r0, [r7, #12]
 80042c0:	f000 fa98 	bl	80047f4 <I2C_WaitOnFlagUntilTimeout>
 80042c4:	4603      	mov	r3, r0
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d008      	beq.n	80042dc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e10e      	b.n	80044ec <HAL_I2C_Mem_Read+0x440>
 80042ce:	bf00      	nop
 80042d0:	00100002 	.word	0x00100002
 80042d4:	ffff0000 	.word	0xffff0000
 80042d8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	691a      	ldr	r2, [r3, #16]
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f6:	b2d2      	uxtb	r2, r2
 80042f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042fe:	1c5a      	adds	r2, r3, #1
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004308:	3b01      	subs	r3, #1
 800430a:	b29a      	uxth	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004314:	b29b      	uxth	r3, r3
 8004316:	3b01      	subs	r3, #1
 8004318:	b29a      	uxth	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	691a      	ldr	r2, [r3, #16]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004328:	b2d2      	uxtb	r2, r2
 800432a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004330:	1c5a      	adds	r2, r3, #1
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800433a:	3b01      	subs	r3, #1
 800433c:	b29a      	uxth	r2, r3
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004346:	b29b      	uxth	r3, r3
 8004348:	3b01      	subs	r3, #1
 800434a:	b29a      	uxth	r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004350:	e0b8      	b.n	80044c4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004354:	9300      	str	r3, [sp, #0]
 8004356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004358:	2200      	movs	r2, #0
 800435a:	4966      	ldr	r1, [pc, #408]	@ (80044f4 <HAL_I2C_Mem_Read+0x448>)
 800435c:	68f8      	ldr	r0, [r7, #12]
 800435e:	f000 fa49 	bl	80047f4 <I2C_WaitOnFlagUntilTimeout>
 8004362:	4603      	mov	r3, r0
 8004364:	2b00      	cmp	r3, #0
 8004366:	d001      	beq.n	800436c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004368:	2301      	movs	r3, #1
 800436a:	e0bf      	b.n	80044ec <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	681a      	ldr	r2, [r3, #0]
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800437a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	691a      	ldr	r2, [r3, #16]
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004386:	b2d2      	uxtb	r2, r2
 8004388:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800438e:	1c5a      	adds	r2, r3, #1
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004398:	3b01      	subs	r3, #1
 800439a:	b29a      	uxth	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043a4:	b29b      	uxth	r3, r3
 80043a6:	3b01      	subs	r3, #1
 80043a8:	b29a      	uxth	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80043ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b0:	9300      	str	r3, [sp, #0]
 80043b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043b4:	2200      	movs	r2, #0
 80043b6:	494f      	ldr	r1, [pc, #316]	@ (80044f4 <HAL_I2C_Mem_Read+0x448>)
 80043b8:	68f8      	ldr	r0, [r7, #12]
 80043ba:	f000 fa1b 	bl	80047f4 <I2C_WaitOnFlagUntilTimeout>
 80043be:	4603      	mov	r3, r0
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d001      	beq.n	80043c8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e091      	b.n	80044ec <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80043d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	691a      	ldr	r2, [r3, #16]
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043e2:	b2d2      	uxtb	r2, r2
 80043e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ea:	1c5a      	adds	r2, r3, #1
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043f4:	3b01      	subs	r3, #1
 80043f6:	b29a      	uxth	r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004400:	b29b      	uxth	r3, r3
 8004402:	3b01      	subs	r3, #1
 8004404:	b29a      	uxth	r2, r3
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	691a      	ldr	r2, [r3, #16]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004414:	b2d2      	uxtb	r2, r2
 8004416:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800441c:	1c5a      	adds	r2, r3, #1
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004426:	3b01      	subs	r3, #1
 8004428:	b29a      	uxth	r2, r3
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004432:	b29b      	uxth	r3, r3
 8004434:	3b01      	subs	r3, #1
 8004436:	b29a      	uxth	r2, r3
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800443c:	e042      	b.n	80044c4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800443e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004440:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004442:	68f8      	ldr	r0, [r7, #12]
 8004444:	f000 fb2e 	bl	8004aa4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004448:	4603      	mov	r3, r0
 800444a:	2b00      	cmp	r3, #0
 800444c:	d001      	beq.n	8004452 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e04c      	b.n	80044ec <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	691a      	ldr	r2, [r3, #16]
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800445c:	b2d2      	uxtb	r2, r2
 800445e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004464:	1c5a      	adds	r2, r3, #1
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800446e:	3b01      	subs	r3, #1
 8004470:	b29a      	uxth	r2, r3
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800447a:	b29b      	uxth	r3, r3
 800447c:	3b01      	subs	r3, #1
 800447e:	b29a      	uxth	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	695b      	ldr	r3, [r3, #20]
 800448a:	f003 0304 	and.w	r3, r3, #4
 800448e:	2b04      	cmp	r3, #4
 8004490:	d118      	bne.n	80044c4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	691a      	ldr	r2, [r3, #16]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449c:	b2d2      	uxtb	r2, r2
 800449e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044a4:	1c5a      	adds	r2, r3, #1
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ae:	3b01      	subs	r3, #1
 80044b0:	b29a      	uxth	r2, r3
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	3b01      	subs	r3, #1
 80044be:	b29a      	uxth	r2, r3
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	f47f aec2 	bne.w	8004252 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2220      	movs	r2, #32
 80044d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80044e6:	2300      	movs	r3, #0
 80044e8:	e000      	b.n	80044ec <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80044ea:	2302      	movs	r3, #2
  }
}
 80044ec:	4618      	mov	r0, r3
 80044ee:	3728      	adds	r7, #40	@ 0x28
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bd80      	pop	{r7, pc}
 80044f4:	00010004 	.word	0x00010004

080044f8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b088      	sub	sp, #32
 80044fc:	af02      	add	r7, sp, #8
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	4608      	mov	r0, r1
 8004502:	4611      	mov	r1, r2
 8004504:	461a      	mov	r2, r3
 8004506:	4603      	mov	r3, r0
 8004508:	817b      	strh	r3, [r7, #10]
 800450a:	460b      	mov	r3, r1
 800450c:	813b      	strh	r3, [r7, #8]
 800450e:	4613      	mov	r3, r2
 8004510:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	681a      	ldr	r2, [r3, #0]
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004520:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004524:	9300      	str	r3, [sp, #0]
 8004526:	6a3b      	ldr	r3, [r7, #32]
 8004528:	2200      	movs	r2, #0
 800452a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800452e:	68f8      	ldr	r0, [r7, #12]
 8004530:	f000 f960 	bl	80047f4 <I2C_WaitOnFlagUntilTimeout>
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00d      	beq.n	8004556 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004544:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004548:	d103      	bne.n	8004552 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004550:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004552:	2303      	movs	r3, #3
 8004554:	e05f      	b.n	8004616 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004556:	897b      	ldrh	r3, [r7, #10]
 8004558:	b2db      	uxtb	r3, r3
 800455a:	461a      	mov	r2, r3
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004564:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004568:	6a3a      	ldr	r2, [r7, #32]
 800456a:	492d      	ldr	r1, [pc, #180]	@ (8004620 <I2C_RequestMemoryWrite+0x128>)
 800456c:	68f8      	ldr	r0, [r7, #12]
 800456e:	f000 f998 	bl	80048a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004572:	4603      	mov	r3, r0
 8004574:	2b00      	cmp	r3, #0
 8004576:	d001      	beq.n	800457c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	e04c      	b.n	8004616 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800457c:	2300      	movs	r3, #0
 800457e:	617b      	str	r3, [r7, #20]
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	695b      	ldr	r3, [r3, #20]
 8004586:	617b      	str	r3, [r7, #20]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	699b      	ldr	r3, [r3, #24]
 800458e:	617b      	str	r3, [r7, #20]
 8004590:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004592:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004594:	6a39      	ldr	r1, [r7, #32]
 8004596:	68f8      	ldr	r0, [r7, #12]
 8004598:	f000 fa02 	bl	80049a0 <I2C_WaitOnTXEFlagUntilTimeout>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00d      	beq.n	80045be <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a6:	2b04      	cmp	r3, #4
 80045a8:	d107      	bne.n	80045ba <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
 80045bc:	e02b      	b.n	8004616 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80045be:	88fb      	ldrh	r3, [r7, #6]
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d105      	bne.n	80045d0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80045c4:	893b      	ldrh	r3, [r7, #8]
 80045c6:	b2da      	uxtb	r2, r3
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	611a      	str	r2, [r3, #16]
 80045ce:	e021      	b.n	8004614 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80045d0:	893b      	ldrh	r3, [r7, #8]
 80045d2:	0a1b      	lsrs	r3, r3, #8
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	b2da      	uxtb	r2, r3
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80045de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045e0:	6a39      	ldr	r1, [r7, #32]
 80045e2:	68f8      	ldr	r0, [r7, #12]
 80045e4:	f000 f9dc 	bl	80049a0 <I2C_WaitOnTXEFlagUntilTimeout>
 80045e8:	4603      	mov	r3, r0
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d00d      	beq.n	800460a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045f2:	2b04      	cmp	r3, #4
 80045f4:	d107      	bne.n	8004606 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004604:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e005      	b.n	8004616 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800460a:	893b      	ldrh	r3, [r7, #8]
 800460c:	b2da      	uxtb	r2, r3
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004614:	2300      	movs	r3, #0
}
 8004616:	4618      	mov	r0, r3
 8004618:	3718      	adds	r7, #24
 800461a:	46bd      	mov	sp, r7
 800461c:	bd80      	pop	{r7, pc}
 800461e:	bf00      	nop
 8004620:	00010002 	.word	0x00010002

08004624 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b088      	sub	sp, #32
 8004628:	af02      	add	r7, sp, #8
 800462a:	60f8      	str	r0, [r7, #12]
 800462c:	4608      	mov	r0, r1
 800462e:	4611      	mov	r1, r2
 8004630:	461a      	mov	r2, r3
 8004632:	4603      	mov	r3, r0
 8004634:	817b      	strh	r3, [r7, #10]
 8004636:	460b      	mov	r3, r1
 8004638:	813b      	strh	r3, [r7, #8]
 800463a:	4613      	mov	r3, r2
 800463c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	681a      	ldr	r2, [r3, #0]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800464c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	681a      	ldr	r2, [r3, #0]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800465c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800465e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004660:	9300      	str	r3, [sp, #0]
 8004662:	6a3b      	ldr	r3, [r7, #32]
 8004664:	2200      	movs	r2, #0
 8004666:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800466a:	68f8      	ldr	r0, [r7, #12]
 800466c:	f000 f8c2 	bl	80047f4 <I2C_WaitOnFlagUntilTimeout>
 8004670:	4603      	mov	r3, r0
 8004672:	2b00      	cmp	r3, #0
 8004674:	d00d      	beq.n	8004692 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004680:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004684:	d103      	bne.n	800468e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800468c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e0aa      	b.n	80047e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004692:	897b      	ldrh	r3, [r7, #10]
 8004694:	b2db      	uxtb	r3, r3
 8004696:	461a      	mov	r2, r3
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80046a0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80046a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a4:	6a3a      	ldr	r2, [r7, #32]
 80046a6:	4952      	ldr	r1, [pc, #328]	@ (80047f0 <I2C_RequestMemoryRead+0x1cc>)
 80046a8:	68f8      	ldr	r0, [r7, #12]
 80046aa:	f000 f8fa 	bl	80048a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80046ae:	4603      	mov	r3, r0
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d001      	beq.n	80046b8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80046b4:	2301      	movs	r3, #1
 80046b6:	e097      	b.n	80047e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046b8:	2300      	movs	r3, #0
 80046ba:	617b      	str	r3, [r7, #20]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	695b      	ldr	r3, [r3, #20]
 80046c2:	617b      	str	r3, [r7, #20]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	699b      	ldr	r3, [r3, #24]
 80046ca:	617b      	str	r3, [r7, #20]
 80046cc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046d0:	6a39      	ldr	r1, [r7, #32]
 80046d2:	68f8      	ldr	r0, [r7, #12]
 80046d4:	f000 f964 	bl	80049a0 <I2C_WaitOnTXEFlagUntilTimeout>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d00d      	beq.n	80046fa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e2:	2b04      	cmp	r3, #4
 80046e4:	d107      	bne.n	80046f6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046f4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e076      	b.n	80047e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80046fa:	88fb      	ldrh	r3, [r7, #6]
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d105      	bne.n	800470c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004700:	893b      	ldrh	r3, [r7, #8]
 8004702:	b2da      	uxtb	r2, r3
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	611a      	str	r2, [r3, #16]
 800470a:	e021      	b.n	8004750 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800470c:	893b      	ldrh	r3, [r7, #8]
 800470e:	0a1b      	lsrs	r3, r3, #8
 8004710:	b29b      	uxth	r3, r3
 8004712:	b2da      	uxtb	r2, r3
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800471a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800471c:	6a39      	ldr	r1, [r7, #32]
 800471e:	68f8      	ldr	r0, [r7, #12]
 8004720:	f000 f93e 	bl	80049a0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004724:	4603      	mov	r3, r0
 8004726:	2b00      	cmp	r3, #0
 8004728:	d00d      	beq.n	8004746 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800472e:	2b04      	cmp	r3, #4
 8004730:	d107      	bne.n	8004742 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004740:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e050      	b.n	80047e8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004746:	893b      	ldrh	r3, [r7, #8]
 8004748:	b2da      	uxtb	r2, r3
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004750:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004752:	6a39      	ldr	r1, [r7, #32]
 8004754:	68f8      	ldr	r0, [r7, #12]
 8004756:	f000 f923 	bl	80049a0 <I2C_WaitOnTXEFlagUntilTimeout>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d00d      	beq.n	800477c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004764:	2b04      	cmp	r3, #4
 8004766:	d107      	bne.n	8004778 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	681a      	ldr	r2, [r3, #0]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004776:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004778:	2301      	movs	r3, #1
 800477a:	e035      	b.n	80047e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800478a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800478c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800478e:	9300      	str	r3, [sp, #0]
 8004790:	6a3b      	ldr	r3, [r7, #32]
 8004792:	2200      	movs	r2, #0
 8004794:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004798:	68f8      	ldr	r0, [r7, #12]
 800479a:	f000 f82b 	bl	80047f4 <I2C_WaitOnFlagUntilTimeout>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d00d      	beq.n	80047c0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80047ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80047b2:	d103      	bne.n	80047bc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80047ba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80047bc:	2303      	movs	r3, #3
 80047be:	e013      	b.n	80047e8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80047c0:	897b      	ldrh	r3, [r7, #10]
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	f043 0301 	orr.w	r3, r3, #1
 80047c8:	b2da      	uxtb	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d2:	6a3a      	ldr	r2, [r7, #32]
 80047d4:	4906      	ldr	r1, [pc, #24]	@ (80047f0 <I2C_RequestMemoryRead+0x1cc>)
 80047d6:	68f8      	ldr	r0, [r7, #12]
 80047d8:	f000 f863 	bl	80048a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d001      	beq.n	80047e6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e000      	b.n	80047e8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80047e6:	2300      	movs	r3, #0
}
 80047e8:	4618      	mov	r0, r3
 80047ea:	3718      	adds	r7, #24
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	00010002 	.word	0x00010002

080047f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80047f4:	b580      	push	{r7, lr}
 80047f6:	b084      	sub	sp, #16
 80047f8:	af00      	add	r7, sp, #0
 80047fa:	60f8      	str	r0, [r7, #12]
 80047fc:	60b9      	str	r1, [r7, #8]
 80047fe:	603b      	str	r3, [r7, #0]
 8004800:	4613      	mov	r3, r2
 8004802:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004804:	e025      	b.n	8004852 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	f1b3 3fff 	cmp.w	r3, #4294967295
 800480c:	d021      	beq.n	8004852 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800480e:	f7fe fbe5 	bl	8002fdc <HAL_GetTick>
 8004812:	4602      	mov	r2, r0
 8004814:	69bb      	ldr	r3, [r7, #24]
 8004816:	1ad3      	subs	r3, r2, r3
 8004818:	683a      	ldr	r2, [r7, #0]
 800481a:	429a      	cmp	r2, r3
 800481c:	d302      	bcc.n	8004824 <I2C_WaitOnFlagUntilTimeout+0x30>
 800481e:	683b      	ldr	r3, [r7, #0]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d116      	bne.n	8004852 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2200      	movs	r2, #0
 8004828:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2220      	movs	r2, #32
 800482e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2200      	movs	r2, #0
 8004836:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800483e:	f043 0220 	orr.w	r2, r3, #32
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e023      	b.n	800489a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	0c1b      	lsrs	r3, r3, #16
 8004856:	b2db      	uxtb	r3, r3
 8004858:	2b01      	cmp	r3, #1
 800485a:	d10d      	bne.n	8004878 <I2C_WaitOnFlagUntilTimeout+0x84>
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	695b      	ldr	r3, [r3, #20]
 8004862:	43da      	mvns	r2, r3
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	4013      	ands	r3, r2
 8004868:	b29b      	uxth	r3, r3
 800486a:	2b00      	cmp	r3, #0
 800486c:	bf0c      	ite	eq
 800486e:	2301      	moveq	r3, #1
 8004870:	2300      	movne	r3, #0
 8004872:	b2db      	uxtb	r3, r3
 8004874:	461a      	mov	r2, r3
 8004876:	e00c      	b.n	8004892 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	699b      	ldr	r3, [r3, #24]
 800487e:	43da      	mvns	r2, r3
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	4013      	ands	r3, r2
 8004884:	b29b      	uxth	r3, r3
 8004886:	2b00      	cmp	r3, #0
 8004888:	bf0c      	ite	eq
 800488a:	2301      	moveq	r3, #1
 800488c:	2300      	movne	r3, #0
 800488e:	b2db      	uxtb	r3, r3
 8004890:	461a      	mov	r2, r3
 8004892:	79fb      	ldrb	r3, [r7, #7]
 8004894:	429a      	cmp	r2, r3
 8004896:	d0b6      	beq.n	8004806 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004898:	2300      	movs	r3, #0
}
 800489a:	4618      	mov	r0, r3
 800489c:	3710      	adds	r7, #16
 800489e:	46bd      	mov	sp, r7
 80048a0:	bd80      	pop	{r7, pc}

080048a2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80048a2:	b580      	push	{r7, lr}
 80048a4:	b084      	sub	sp, #16
 80048a6:	af00      	add	r7, sp, #0
 80048a8:	60f8      	str	r0, [r7, #12]
 80048aa:	60b9      	str	r1, [r7, #8]
 80048ac:	607a      	str	r2, [r7, #4]
 80048ae:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80048b0:	e051      	b.n	8004956 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	695b      	ldr	r3, [r3, #20]
 80048b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048c0:	d123      	bne.n	800490a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048d0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80048da:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	2200      	movs	r2, #0
 80048e0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2220      	movs	r2, #32
 80048e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f6:	f043 0204 	orr.w	r2, r3, #4
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e046      	b.n	8004998 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004910:	d021      	beq.n	8004956 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004912:	f7fe fb63 	bl	8002fdc <HAL_GetTick>
 8004916:	4602      	mov	r2, r0
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	1ad3      	subs	r3, r2, r3
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	429a      	cmp	r2, r3
 8004920:	d302      	bcc.n	8004928 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d116      	bne.n	8004956 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2200      	movs	r2, #0
 800492c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	2220      	movs	r2, #32
 8004932:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2200      	movs	r2, #0
 800493a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004942:	f043 0220 	orr.w	r2, r3, #32
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2200      	movs	r2, #0
 800494e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e020      	b.n	8004998 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	0c1b      	lsrs	r3, r3, #16
 800495a:	b2db      	uxtb	r3, r3
 800495c:	2b01      	cmp	r3, #1
 800495e:	d10c      	bne.n	800497a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	695b      	ldr	r3, [r3, #20]
 8004966:	43da      	mvns	r2, r3
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	4013      	ands	r3, r2
 800496c:	b29b      	uxth	r3, r3
 800496e:	2b00      	cmp	r3, #0
 8004970:	bf14      	ite	ne
 8004972:	2301      	movne	r3, #1
 8004974:	2300      	moveq	r3, #0
 8004976:	b2db      	uxtb	r3, r3
 8004978:	e00b      	b.n	8004992 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	699b      	ldr	r3, [r3, #24]
 8004980:	43da      	mvns	r2, r3
 8004982:	68bb      	ldr	r3, [r7, #8]
 8004984:	4013      	ands	r3, r2
 8004986:	b29b      	uxth	r3, r3
 8004988:	2b00      	cmp	r3, #0
 800498a:	bf14      	ite	ne
 800498c:	2301      	movne	r3, #1
 800498e:	2300      	moveq	r3, #0
 8004990:	b2db      	uxtb	r3, r3
 8004992:	2b00      	cmp	r3, #0
 8004994:	d18d      	bne.n	80048b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004996:	2300      	movs	r3, #0
}
 8004998:	4618      	mov	r0, r3
 800499a:	3710      	adds	r7, #16
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}

080049a0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b084      	sub	sp, #16
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	60f8      	str	r0, [r7, #12]
 80049a8:	60b9      	str	r1, [r7, #8]
 80049aa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80049ac:	e02d      	b.n	8004a0a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80049ae:	68f8      	ldr	r0, [r7, #12]
 80049b0:	f000 f8ce 	bl	8004b50 <I2C_IsAcknowledgeFailed>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d001      	beq.n	80049be <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80049ba:	2301      	movs	r3, #1
 80049bc:	e02d      	b.n	8004a1a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049c4:	d021      	beq.n	8004a0a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049c6:	f7fe fb09 	bl	8002fdc <HAL_GetTick>
 80049ca:	4602      	mov	r2, r0
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	1ad3      	subs	r3, r2, r3
 80049d0:	68ba      	ldr	r2, [r7, #8]
 80049d2:	429a      	cmp	r2, r3
 80049d4:	d302      	bcc.n	80049dc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d116      	bne.n	8004a0a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2200      	movs	r2, #0
 80049e0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2220      	movs	r2, #32
 80049e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049f6:	f043 0220 	orr.w	r2, r3, #32
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004a06:	2301      	movs	r3, #1
 8004a08:	e007      	b.n	8004a1a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	695b      	ldr	r3, [r3, #20]
 8004a10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a14:	2b80      	cmp	r3, #128	@ 0x80
 8004a16:	d1ca      	bne.n	80049ae <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a18:	2300      	movs	r3, #0
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3710      	adds	r7, #16
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}

08004a22 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a22:	b580      	push	{r7, lr}
 8004a24:	b084      	sub	sp, #16
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	60f8      	str	r0, [r7, #12]
 8004a2a:	60b9      	str	r1, [r7, #8]
 8004a2c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a2e:	e02d      	b.n	8004a8c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a30:	68f8      	ldr	r0, [r7, #12]
 8004a32:	f000 f88d 	bl	8004b50 <I2C_IsAcknowledgeFailed>
 8004a36:	4603      	mov	r3, r0
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d001      	beq.n	8004a40 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e02d      	b.n	8004a9c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a46:	d021      	beq.n	8004a8c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a48:	f7fe fac8 	bl	8002fdc <HAL_GetTick>
 8004a4c:	4602      	mov	r2, r0
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	1ad3      	subs	r3, r2, r3
 8004a52:	68ba      	ldr	r2, [r7, #8]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d302      	bcc.n	8004a5e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004a58:	68bb      	ldr	r3, [r7, #8]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d116      	bne.n	8004a8c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2200      	movs	r2, #0
 8004a62:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2220      	movs	r2, #32
 8004a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	2200      	movs	r2, #0
 8004a70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a78:	f043 0220 	orr.w	r2, r3, #32
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004a88:	2301      	movs	r3, #1
 8004a8a:	e007      	b.n	8004a9c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	f003 0304 	and.w	r3, r3, #4
 8004a96:	2b04      	cmp	r3, #4
 8004a98:	d1ca      	bne.n	8004a30 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004a9a:	2300      	movs	r3, #0
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3710      	adds	r7, #16
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b084      	sub	sp, #16
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004ab0:	e042      	b.n	8004b38 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	695b      	ldr	r3, [r3, #20]
 8004ab8:	f003 0310 	and.w	r3, r3, #16
 8004abc:	2b10      	cmp	r3, #16
 8004abe:	d119      	bne.n	8004af4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f06f 0210 	mvn.w	r2, #16
 8004ac8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	2200      	movs	r2, #0
 8004ace:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2220      	movs	r2, #32
 8004ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2200      	movs	r2, #0
 8004adc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004af0:	2301      	movs	r3, #1
 8004af2:	e029      	b.n	8004b48 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004af4:	f7fe fa72 	bl	8002fdc <HAL_GetTick>
 8004af8:	4602      	mov	r2, r0
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	68ba      	ldr	r2, [r7, #8]
 8004b00:	429a      	cmp	r2, r3
 8004b02:	d302      	bcc.n	8004b0a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d116      	bne.n	8004b38 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	2220      	movs	r2, #32
 8004b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b24:	f043 0220 	orr.w	r2, r3, #32
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	e007      	b.n	8004b48 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b42:	2b40      	cmp	r3, #64	@ 0x40
 8004b44:	d1b5      	bne.n	8004ab2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004b46:	2300      	movs	r3, #0
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	3710      	adds	r7, #16
 8004b4c:	46bd      	mov	sp, r7
 8004b4e:	bd80      	pop	{r7, pc}

08004b50 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	695b      	ldr	r3, [r3, #20]
 8004b5e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b66:	d11b      	bne.n	8004ba0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004b70:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	2200      	movs	r2, #0
 8004b76:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2220      	movs	r2, #32
 8004b7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b8c:	f043 0204 	orr.w	r2, r3, #4
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e000      	b.n	8004ba2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	370c      	adds	r7, #12
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr
	...

08004bb0 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b083      	sub	sp, #12
 8004bb4:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8004bb6:	4b06      	ldr	r3, [pc, #24]	@ (8004bd0 <HAL_PWR_EnableBkUpAccess+0x20>)
 8004bb8:	2201      	movs	r2, #1
 8004bba:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8004bbc:	4b05      	ldr	r3, [pc, #20]	@ (8004bd4 <HAL_PWR_EnableBkUpAccess+0x24>)
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8004bc2:	687b      	ldr	r3, [r7, #4]
}
 8004bc4:	bf00      	nop
 8004bc6:	370c      	adds	r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr
 8004bd0:	420e0020 	.word	0x420e0020
 8004bd4:	40007000 	.word	0x40007000

08004bd8 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b083      	sub	sp, #12
 8004bdc:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 8004bde:	4b06      	ldr	r3, [pc, #24]	@ (8004bf8 <HAL_PWR_DisableBkUpAccess+0x20>)
 8004be0:	2200      	movs	r2, #0
 8004be2:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8004be4:	4b05      	ldr	r3, [pc, #20]	@ (8004bfc <HAL_PWR_DisableBkUpAccess+0x24>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 8004bea:	687b      	ldr	r3, [r7, #4]
}
 8004bec:	bf00      	nop
 8004bee:	370c      	adds	r7, #12
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr
 8004bf8:	420e0020 	.word	0x420e0020
 8004bfc:	40007000 	.word	0x40007000

08004c00 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b086      	sub	sp, #24
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d101      	bne.n	8004c12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e267      	b.n	80050e2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0301 	and.w	r3, r3, #1
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d075      	beq.n	8004d0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004c1e:	4b88      	ldr	r3, [pc, #544]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004c20:	689b      	ldr	r3, [r3, #8]
 8004c22:	f003 030c 	and.w	r3, r3, #12
 8004c26:	2b04      	cmp	r3, #4
 8004c28:	d00c      	beq.n	8004c44 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c2a:	4b85      	ldr	r3, [pc, #532]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004c32:	2b08      	cmp	r3, #8
 8004c34:	d112      	bne.n	8004c5c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004c36:	4b82      	ldr	r3, [pc, #520]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004c3e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004c42:	d10b      	bne.n	8004c5c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c44:	4b7e      	ldr	r3, [pc, #504]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d05b      	beq.n	8004d08 <HAL_RCC_OscConfig+0x108>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d157      	bne.n	8004d08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e242      	b.n	80050e2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c64:	d106      	bne.n	8004c74 <HAL_RCC_OscConfig+0x74>
 8004c66:	4b76      	ldr	r3, [pc, #472]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	4a75      	ldr	r2, [pc, #468]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004c6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c70:	6013      	str	r3, [r2, #0]
 8004c72:	e01d      	b.n	8004cb0 <HAL_RCC_OscConfig+0xb0>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	685b      	ldr	r3, [r3, #4]
 8004c78:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c7c:	d10c      	bne.n	8004c98 <HAL_RCC_OscConfig+0x98>
 8004c7e:	4b70      	ldr	r3, [pc, #448]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a6f      	ldr	r2, [pc, #444]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004c84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c88:	6013      	str	r3, [r2, #0]
 8004c8a:	4b6d      	ldr	r3, [pc, #436]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a6c      	ldr	r2, [pc, #432]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004c90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c94:	6013      	str	r3, [r2, #0]
 8004c96:	e00b      	b.n	8004cb0 <HAL_RCC_OscConfig+0xb0>
 8004c98:	4b69      	ldr	r3, [pc, #420]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a68      	ldr	r2, [pc, #416]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004c9e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ca2:	6013      	str	r3, [r2, #0]
 8004ca4:	4b66      	ldr	r3, [pc, #408]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a65      	ldr	r2, [pc, #404]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004caa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004cae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d013      	beq.n	8004ce0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cb8:	f7fe f990 	bl	8002fdc <HAL_GetTick>
 8004cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cbe:	e008      	b.n	8004cd2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004cc0:	f7fe f98c 	bl	8002fdc <HAL_GetTick>
 8004cc4:	4602      	mov	r2, r0
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	1ad3      	subs	r3, r2, r3
 8004cca:	2b64      	cmp	r3, #100	@ 0x64
 8004ccc:	d901      	bls.n	8004cd2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e207      	b.n	80050e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cd2:	4b5b      	ldr	r3, [pc, #364]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d0f0      	beq.n	8004cc0 <HAL_RCC_OscConfig+0xc0>
 8004cde:	e014      	b.n	8004d0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ce0:	f7fe f97c 	bl	8002fdc <HAL_GetTick>
 8004ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ce6:	e008      	b.n	8004cfa <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ce8:	f7fe f978 	bl	8002fdc <HAL_GetTick>
 8004cec:	4602      	mov	r2, r0
 8004cee:	693b      	ldr	r3, [r7, #16]
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	2b64      	cmp	r3, #100	@ 0x64
 8004cf4:	d901      	bls.n	8004cfa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e1f3      	b.n	80050e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cfa:	4b51      	ldr	r3, [pc, #324]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d1f0      	bne.n	8004ce8 <HAL_RCC_OscConfig+0xe8>
 8004d06:	e000      	b.n	8004d0a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f003 0302 	and.w	r3, r3, #2
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d063      	beq.n	8004dde <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004d16:	4b4a      	ldr	r3, [pc, #296]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	f003 030c 	and.w	r3, r3, #12
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d00b      	beq.n	8004d3a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d22:	4b47      	ldr	r3, [pc, #284]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004d24:	689b      	ldr	r3, [r3, #8]
 8004d26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004d2a:	2b08      	cmp	r3, #8
 8004d2c:	d11c      	bne.n	8004d68 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004d2e:	4b44      	ldr	r3, [pc, #272]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004d30:	685b      	ldr	r3, [r3, #4]
 8004d32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d116      	bne.n	8004d68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d3a:	4b41      	ldr	r3, [pc, #260]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f003 0302 	and.w	r3, r3, #2
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d005      	beq.n	8004d52 <HAL_RCC_OscConfig+0x152>
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	2b01      	cmp	r3, #1
 8004d4c:	d001      	beq.n	8004d52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e1c7      	b.n	80050e2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d52:	4b3b      	ldr	r3, [pc, #236]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	691b      	ldr	r3, [r3, #16]
 8004d5e:	00db      	lsls	r3, r3, #3
 8004d60:	4937      	ldr	r1, [pc, #220]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004d62:	4313      	orrs	r3, r2
 8004d64:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d66:	e03a      	b.n	8004dde <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	68db      	ldr	r3, [r3, #12]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d020      	beq.n	8004db2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d70:	4b34      	ldr	r3, [pc, #208]	@ (8004e44 <HAL_RCC_OscConfig+0x244>)
 8004d72:	2201      	movs	r2, #1
 8004d74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d76:	f7fe f931 	bl	8002fdc <HAL_GetTick>
 8004d7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d7c:	e008      	b.n	8004d90 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004d7e:	f7fe f92d 	bl	8002fdc <HAL_GetTick>
 8004d82:	4602      	mov	r2, r0
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	1ad3      	subs	r3, r2, r3
 8004d88:	2b02      	cmp	r3, #2
 8004d8a:	d901      	bls.n	8004d90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004d8c:	2303      	movs	r3, #3
 8004d8e:	e1a8      	b.n	80050e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d90:	4b2b      	ldr	r3, [pc, #172]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f003 0302 	and.w	r3, r3, #2
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d0f0      	beq.n	8004d7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d9c:	4b28      	ldr	r3, [pc, #160]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	691b      	ldr	r3, [r3, #16]
 8004da8:	00db      	lsls	r3, r3, #3
 8004daa:	4925      	ldr	r1, [pc, #148]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004dac:	4313      	orrs	r3, r2
 8004dae:	600b      	str	r3, [r1, #0]
 8004db0:	e015      	b.n	8004dde <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004db2:	4b24      	ldr	r3, [pc, #144]	@ (8004e44 <HAL_RCC_OscConfig+0x244>)
 8004db4:	2200      	movs	r2, #0
 8004db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004db8:	f7fe f910 	bl	8002fdc <HAL_GetTick>
 8004dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004dbe:	e008      	b.n	8004dd2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004dc0:	f7fe f90c 	bl	8002fdc <HAL_GetTick>
 8004dc4:	4602      	mov	r2, r0
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	1ad3      	subs	r3, r2, r3
 8004dca:	2b02      	cmp	r3, #2
 8004dcc:	d901      	bls.n	8004dd2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004dce:	2303      	movs	r3, #3
 8004dd0:	e187      	b.n	80050e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004dd2:	4b1b      	ldr	r3, [pc, #108]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 0302 	and.w	r3, r3, #2
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d1f0      	bne.n	8004dc0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f003 0308 	and.w	r3, r3, #8
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d036      	beq.n	8004e58 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	695b      	ldr	r3, [r3, #20]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d016      	beq.n	8004e20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004df2:	4b15      	ldr	r3, [pc, #84]	@ (8004e48 <HAL_RCC_OscConfig+0x248>)
 8004df4:	2201      	movs	r2, #1
 8004df6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004df8:	f7fe f8f0 	bl	8002fdc <HAL_GetTick>
 8004dfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004dfe:	e008      	b.n	8004e12 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e00:	f7fe f8ec 	bl	8002fdc <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	2b02      	cmp	r3, #2
 8004e0c:	d901      	bls.n	8004e12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e167      	b.n	80050e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e12:	4b0b      	ldr	r3, [pc, #44]	@ (8004e40 <HAL_RCC_OscConfig+0x240>)
 8004e14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e16:	f003 0302 	and.w	r3, r3, #2
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d0f0      	beq.n	8004e00 <HAL_RCC_OscConfig+0x200>
 8004e1e:	e01b      	b.n	8004e58 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e20:	4b09      	ldr	r3, [pc, #36]	@ (8004e48 <HAL_RCC_OscConfig+0x248>)
 8004e22:	2200      	movs	r2, #0
 8004e24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e26:	f7fe f8d9 	bl	8002fdc <HAL_GetTick>
 8004e2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e2c:	e00e      	b.n	8004e4c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004e2e:	f7fe f8d5 	bl	8002fdc <HAL_GetTick>
 8004e32:	4602      	mov	r2, r0
 8004e34:	693b      	ldr	r3, [r7, #16]
 8004e36:	1ad3      	subs	r3, r2, r3
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d907      	bls.n	8004e4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e150      	b.n	80050e2 <HAL_RCC_OscConfig+0x4e2>
 8004e40:	40023800 	.word	0x40023800
 8004e44:	42470000 	.word	0x42470000
 8004e48:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e4c:	4b88      	ldr	r3, [pc, #544]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004e4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e50:	f003 0302 	and.w	r3, r3, #2
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d1ea      	bne.n	8004e2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0304 	and.w	r3, r3, #4
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	f000 8097 	beq.w	8004f94 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e66:	2300      	movs	r3, #0
 8004e68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e6a:	4b81      	ldr	r3, [pc, #516]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d10f      	bne.n	8004e96 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e76:	2300      	movs	r3, #0
 8004e78:	60bb      	str	r3, [r7, #8]
 8004e7a:	4b7d      	ldr	r3, [pc, #500]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e7e:	4a7c      	ldr	r2, [pc, #496]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004e80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e84:	6413      	str	r3, [r2, #64]	@ 0x40
 8004e86:	4b7a      	ldr	r3, [pc, #488]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e8e:	60bb      	str	r3, [r7, #8]
 8004e90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e92:	2301      	movs	r3, #1
 8004e94:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e96:	4b77      	ldr	r3, [pc, #476]	@ (8005074 <HAL_RCC_OscConfig+0x474>)
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d118      	bne.n	8004ed4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ea2:	4b74      	ldr	r3, [pc, #464]	@ (8005074 <HAL_RCC_OscConfig+0x474>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a73      	ldr	r2, [pc, #460]	@ (8005074 <HAL_RCC_OscConfig+0x474>)
 8004ea8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004eac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004eae:	f7fe f895 	bl	8002fdc <HAL_GetTick>
 8004eb2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eb4:	e008      	b.n	8004ec8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eb6:	f7fe f891 	bl	8002fdc <HAL_GetTick>
 8004eba:	4602      	mov	r2, r0
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	1ad3      	subs	r3, r2, r3
 8004ec0:	2b02      	cmp	r3, #2
 8004ec2:	d901      	bls.n	8004ec8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004ec4:	2303      	movs	r3, #3
 8004ec6:	e10c      	b.n	80050e2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ec8:	4b6a      	ldr	r3, [pc, #424]	@ (8005074 <HAL_RCC_OscConfig+0x474>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d0f0      	beq.n	8004eb6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	2b01      	cmp	r3, #1
 8004eda:	d106      	bne.n	8004eea <HAL_RCC_OscConfig+0x2ea>
 8004edc:	4b64      	ldr	r3, [pc, #400]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004ede:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ee0:	4a63      	ldr	r2, [pc, #396]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004ee2:	f043 0301 	orr.w	r3, r3, #1
 8004ee6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004ee8:	e01c      	b.n	8004f24 <HAL_RCC_OscConfig+0x324>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	2b05      	cmp	r3, #5
 8004ef0:	d10c      	bne.n	8004f0c <HAL_RCC_OscConfig+0x30c>
 8004ef2:	4b5f      	ldr	r3, [pc, #380]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004ef4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ef6:	4a5e      	ldr	r2, [pc, #376]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004ef8:	f043 0304 	orr.w	r3, r3, #4
 8004efc:	6713      	str	r3, [r2, #112]	@ 0x70
 8004efe:	4b5c      	ldr	r3, [pc, #368]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004f00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f02:	4a5b      	ldr	r2, [pc, #364]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004f04:	f043 0301 	orr.w	r3, r3, #1
 8004f08:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f0a:	e00b      	b.n	8004f24 <HAL_RCC_OscConfig+0x324>
 8004f0c:	4b58      	ldr	r3, [pc, #352]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004f0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f10:	4a57      	ldr	r2, [pc, #348]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004f12:	f023 0301 	bic.w	r3, r3, #1
 8004f16:	6713      	str	r3, [r2, #112]	@ 0x70
 8004f18:	4b55      	ldr	r3, [pc, #340]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004f1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f1c:	4a54      	ldr	r2, [pc, #336]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004f1e:	f023 0304 	bic.w	r3, r3, #4
 8004f22:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	689b      	ldr	r3, [r3, #8]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d015      	beq.n	8004f58 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f2c:	f7fe f856 	bl	8002fdc <HAL_GetTick>
 8004f30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f32:	e00a      	b.n	8004f4a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f34:	f7fe f852 	bl	8002fdc <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f42:	4293      	cmp	r3, r2
 8004f44:	d901      	bls.n	8004f4a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004f46:	2303      	movs	r3, #3
 8004f48:	e0cb      	b.n	80050e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f4a:	4b49      	ldr	r3, [pc, #292]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004f4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f4e:	f003 0302 	and.w	r3, r3, #2
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d0ee      	beq.n	8004f34 <HAL_RCC_OscConfig+0x334>
 8004f56:	e014      	b.n	8004f82 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f58:	f7fe f840 	bl	8002fdc <HAL_GetTick>
 8004f5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f5e:	e00a      	b.n	8004f76 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004f60:	f7fe f83c 	bl	8002fdc <HAL_GetTick>
 8004f64:	4602      	mov	r2, r0
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	1ad3      	subs	r3, r2, r3
 8004f6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f6e:	4293      	cmp	r3, r2
 8004f70:	d901      	bls.n	8004f76 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004f72:	2303      	movs	r3, #3
 8004f74:	e0b5      	b.n	80050e2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f76:	4b3e      	ldr	r3, [pc, #248]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004f78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f7a:	f003 0302 	and.w	r3, r3, #2
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d1ee      	bne.n	8004f60 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f82:	7dfb      	ldrb	r3, [r7, #23]
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d105      	bne.n	8004f94 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f88:	4b39      	ldr	r3, [pc, #228]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f8c:	4a38      	ldr	r2, [pc, #224]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004f8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004f92:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	699b      	ldr	r3, [r3, #24]
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f000 80a1 	beq.w	80050e0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004f9e:	4b34      	ldr	r3, [pc, #208]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	f003 030c 	and.w	r3, r3, #12
 8004fa6:	2b08      	cmp	r3, #8
 8004fa8:	d05c      	beq.n	8005064 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	699b      	ldr	r3, [r3, #24]
 8004fae:	2b02      	cmp	r3, #2
 8004fb0:	d141      	bne.n	8005036 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fb2:	4b31      	ldr	r3, [pc, #196]	@ (8005078 <HAL_RCC_OscConfig+0x478>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fb8:	f7fe f810 	bl	8002fdc <HAL_GetTick>
 8004fbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fbe:	e008      	b.n	8004fd2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fc0:	f7fe f80c 	bl	8002fdc <HAL_GetTick>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	693b      	ldr	r3, [r7, #16]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d901      	bls.n	8004fd2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	e087      	b.n	80050e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004fd2:	4b27      	ldr	r3, [pc, #156]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d1f0      	bne.n	8004fc0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	69da      	ldr	r2, [r3, #28]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6a1b      	ldr	r3, [r3, #32]
 8004fe6:	431a      	orrs	r2, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fec:	019b      	lsls	r3, r3, #6
 8004fee:	431a      	orrs	r2, r3
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ff4:	085b      	lsrs	r3, r3, #1
 8004ff6:	3b01      	subs	r3, #1
 8004ff8:	041b      	lsls	r3, r3, #16
 8004ffa:	431a      	orrs	r2, r3
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005000:	061b      	lsls	r3, r3, #24
 8005002:	491b      	ldr	r1, [pc, #108]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8005004:	4313      	orrs	r3, r2
 8005006:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005008:	4b1b      	ldr	r3, [pc, #108]	@ (8005078 <HAL_RCC_OscConfig+0x478>)
 800500a:	2201      	movs	r2, #1
 800500c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800500e:	f7fd ffe5 	bl	8002fdc <HAL_GetTick>
 8005012:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005014:	e008      	b.n	8005028 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005016:	f7fd ffe1 	bl	8002fdc <HAL_GetTick>
 800501a:	4602      	mov	r2, r0
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	1ad3      	subs	r3, r2, r3
 8005020:	2b02      	cmp	r3, #2
 8005022:	d901      	bls.n	8005028 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005024:	2303      	movs	r3, #3
 8005026:	e05c      	b.n	80050e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005028:	4b11      	ldr	r3, [pc, #68]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005030:	2b00      	cmp	r3, #0
 8005032:	d0f0      	beq.n	8005016 <HAL_RCC_OscConfig+0x416>
 8005034:	e054      	b.n	80050e0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005036:	4b10      	ldr	r3, [pc, #64]	@ (8005078 <HAL_RCC_OscConfig+0x478>)
 8005038:	2200      	movs	r2, #0
 800503a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800503c:	f7fd ffce 	bl	8002fdc <HAL_GetTick>
 8005040:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005042:	e008      	b.n	8005056 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005044:	f7fd ffca 	bl	8002fdc <HAL_GetTick>
 8005048:	4602      	mov	r2, r0
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	1ad3      	subs	r3, r2, r3
 800504e:	2b02      	cmp	r3, #2
 8005050:	d901      	bls.n	8005056 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005052:	2303      	movs	r3, #3
 8005054:	e045      	b.n	80050e2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005056:	4b06      	ldr	r3, [pc, #24]	@ (8005070 <HAL_RCC_OscConfig+0x470>)
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800505e:	2b00      	cmp	r3, #0
 8005060:	d1f0      	bne.n	8005044 <HAL_RCC_OscConfig+0x444>
 8005062:	e03d      	b.n	80050e0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	699b      	ldr	r3, [r3, #24]
 8005068:	2b01      	cmp	r3, #1
 800506a:	d107      	bne.n	800507c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	e038      	b.n	80050e2 <HAL_RCC_OscConfig+0x4e2>
 8005070:	40023800 	.word	0x40023800
 8005074:	40007000 	.word	0x40007000
 8005078:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800507c:	4b1b      	ldr	r3, [pc, #108]	@ (80050ec <HAL_RCC_OscConfig+0x4ec>)
 800507e:	685b      	ldr	r3, [r3, #4]
 8005080:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	699b      	ldr	r3, [r3, #24]
 8005086:	2b01      	cmp	r3, #1
 8005088:	d028      	beq.n	80050dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005094:	429a      	cmp	r2, r3
 8005096:	d121      	bne.n	80050dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050a2:	429a      	cmp	r2, r3
 80050a4:	d11a      	bne.n	80050dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80050a6:	68fa      	ldr	r2, [r7, #12]
 80050a8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80050ac:	4013      	ands	r3, r2
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80050b2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d111      	bne.n	80050dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050c2:	085b      	lsrs	r3, r3, #1
 80050c4:	3b01      	subs	r3, #1
 80050c6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d107      	bne.n	80050dc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050d6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80050d8:	429a      	cmp	r2, r3
 80050da:	d001      	beq.n	80050e0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80050dc:	2301      	movs	r3, #1
 80050de:	e000      	b.n	80050e2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80050e0:	2300      	movs	r3, #0
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3718      	adds	r7, #24
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop
 80050ec:	40023800 	.word	0x40023800

080050f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b084      	sub	sp, #16
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
 80050f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d101      	bne.n	8005104 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e0cc      	b.n	800529e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005104:	4b68      	ldr	r3, [pc, #416]	@ (80052a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 0307 	and.w	r3, r3, #7
 800510c:	683a      	ldr	r2, [r7, #0]
 800510e:	429a      	cmp	r2, r3
 8005110:	d90c      	bls.n	800512c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005112:	4b65      	ldr	r3, [pc, #404]	@ (80052a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005114:	683a      	ldr	r2, [r7, #0]
 8005116:	b2d2      	uxtb	r2, r2
 8005118:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800511a:	4b63      	ldr	r3, [pc, #396]	@ (80052a8 <HAL_RCC_ClockConfig+0x1b8>)
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f003 0307 	and.w	r3, r3, #7
 8005122:	683a      	ldr	r2, [r7, #0]
 8005124:	429a      	cmp	r2, r3
 8005126:	d001      	beq.n	800512c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	e0b8      	b.n	800529e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f003 0302 	and.w	r3, r3, #2
 8005134:	2b00      	cmp	r3, #0
 8005136:	d020      	beq.n	800517a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f003 0304 	and.w	r3, r3, #4
 8005140:	2b00      	cmp	r3, #0
 8005142:	d005      	beq.n	8005150 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005144:	4b59      	ldr	r3, [pc, #356]	@ (80052ac <HAL_RCC_ClockConfig+0x1bc>)
 8005146:	689b      	ldr	r3, [r3, #8]
 8005148:	4a58      	ldr	r2, [pc, #352]	@ (80052ac <HAL_RCC_ClockConfig+0x1bc>)
 800514a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800514e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f003 0308 	and.w	r3, r3, #8
 8005158:	2b00      	cmp	r3, #0
 800515a:	d005      	beq.n	8005168 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800515c:	4b53      	ldr	r3, [pc, #332]	@ (80052ac <HAL_RCC_ClockConfig+0x1bc>)
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	4a52      	ldr	r2, [pc, #328]	@ (80052ac <HAL_RCC_ClockConfig+0x1bc>)
 8005162:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005166:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005168:	4b50      	ldr	r3, [pc, #320]	@ (80052ac <HAL_RCC_ClockConfig+0x1bc>)
 800516a:	689b      	ldr	r3, [r3, #8]
 800516c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	494d      	ldr	r1, [pc, #308]	@ (80052ac <HAL_RCC_ClockConfig+0x1bc>)
 8005176:	4313      	orrs	r3, r2
 8005178:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 0301 	and.w	r3, r3, #1
 8005182:	2b00      	cmp	r3, #0
 8005184:	d044      	beq.n	8005210 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	2b01      	cmp	r3, #1
 800518c:	d107      	bne.n	800519e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800518e:	4b47      	ldr	r3, [pc, #284]	@ (80052ac <HAL_RCC_ClockConfig+0x1bc>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005196:	2b00      	cmp	r3, #0
 8005198:	d119      	bne.n	80051ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800519a:	2301      	movs	r3, #1
 800519c:	e07f      	b.n	800529e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	2b02      	cmp	r3, #2
 80051a4:	d003      	beq.n	80051ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80051aa:	2b03      	cmp	r3, #3
 80051ac:	d107      	bne.n	80051be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80051ae:	4b3f      	ldr	r3, [pc, #252]	@ (80052ac <HAL_RCC_ClockConfig+0x1bc>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d109      	bne.n	80051ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051ba:	2301      	movs	r3, #1
 80051bc:	e06f      	b.n	800529e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051be:	4b3b      	ldr	r3, [pc, #236]	@ (80052ac <HAL_RCC_ClockConfig+0x1bc>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 0302 	and.w	r3, r3, #2
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d101      	bne.n	80051ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051ca:	2301      	movs	r3, #1
 80051cc:	e067      	b.n	800529e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80051ce:	4b37      	ldr	r3, [pc, #220]	@ (80052ac <HAL_RCC_ClockConfig+0x1bc>)
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	f023 0203 	bic.w	r2, r3, #3
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	4934      	ldr	r1, [pc, #208]	@ (80052ac <HAL_RCC_ClockConfig+0x1bc>)
 80051dc:	4313      	orrs	r3, r2
 80051de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80051e0:	f7fd fefc 	bl	8002fdc <HAL_GetTick>
 80051e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051e6:	e00a      	b.n	80051fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051e8:	f7fd fef8 	bl	8002fdc <HAL_GetTick>
 80051ec:	4602      	mov	r2, r0
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	1ad3      	subs	r3, r2, r3
 80051f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d901      	bls.n	80051fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80051fa:	2303      	movs	r3, #3
 80051fc:	e04f      	b.n	800529e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051fe:	4b2b      	ldr	r3, [pc, #172]	@ (80052ac <HAL_RCC_ClockConfig+0x1bc>)
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	f003 020c 	and.w	r2, r3, #12
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	009b      	lsls	r3, r3, #2
 800520c:	429a      	cmp	r2, r3
 800520e:	d1eb      	bne.n	80051e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005210:	4b25      	ldr	r3, [pc, #148]	@ (80052a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 0307 	and.w	r3, r3, #7
 8005218:	683a      	ldr	r2, [r7, #0]
 800521a:	429a      	cmp	r2, r3
 800521c:	d20c      	bcs.n	8005238 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800521e:	4b22      	ldr	r3, [pc, #136]	@ (80052a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005220:	683a      	ldr	r2, [r7, #0]
 8005222:	b2d2      	uxtb	r2, r2
 8005224:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005226:	4b20      	ldr	r3, [pc, #128]	@ (80052a8 <HAL_RCC_ClockConfig+0x1b8>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f003 0307 	and.w	r3, r3, #7
 800522e:	683a      	ldr	r2, [r7, #0]
 8005230:	429a      	cmp	r2, r3
 8005232:	d001      	beq.n	8005238 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	e032      	b.n	800529e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f003 0304 	and.w	r3, r3, #4
 8005240:	2b00      	cmp	r3, #0
 8005242:	d008      	beq.n	8005256 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005244:	4b19      	ldr	r3, [pc, #100]	@ (80052ac <HAL_RCC_ClockConfig+0x1bc>)
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	4916      	ldr	r1, [pc, #88]	@ (80052ac <HAL_RCC_ClockConfig+0x1bc>)
 8005252:	4313      	orrs	r3, r2
 8005254:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f003 0308 	and.w	r3, r3, #8
 800525e:	2b00      	cmp	r3, #0
 8005260:	d009      	beq.n	8005276 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005262:	4b12      	ldr	r3, [pc, #72]	@ (80052ac <HAL_RCC_ClockConfig+0x1bc>)
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	691b      	ldr	r3, [r3, #16]
 800526e:	00db      	lsls	r3, r3, #3
 8005270:	490e      	ldr	r1, [pc, #56]	@ (80052ac <HAL_RCC_ClockConfig+0x1bc>)
 8005272:	4313      	orrs	r3, r2
 8005274:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005276:	f000 f821 	bl	80052bc <HAL_RCC_GetSysClockFreq>
 800527a:	4602      	mov	r2, r0
 800527c:	4b0b      	ldr	r3, [pc, #44]	@ (80052ac <HAL_RCC_ClockConfig+0x1bc>)
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	091b      	lsrs	r3, r3, #4
 8005282:	f003 030f 	and.w	r3, r3, #15
 8005286:	490a      	ldr	r1, [pc, #40]	@ (80052b0 <HAL_RCC_ClockConfig+0x1c0>)
 8005288:	5ccb      	ldrb	r3, [r1, r3]
 800528a:	fa22 f303 	lsr.w	r3, r2, r3
 800528e:	4a09      	ldr	r2, [pc, #36]	@ (80052b4 <HAL_RCC_ClockConfig+0x1c4>)
 8005290:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005292:	4b09      	ldr	r3, [pc, #36]	@ (80052b8 <HAL_RCC_ClockConfig+0x1c8>)
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	4618      	mov	r0, r3
 8005298:	f7fd fe5c 	bl	8002f54 <HAL_InitTick>

  return HAL_OK;
 800529c:	2300      	movs	r3, #0
}
 800529e:	4618      	mov	r0, r3
 80052a0:	3710      	adds	r7, #16
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	40023c00 	.word	0x40023c00
 80052ac:	40023800 	.word	0x40023800
 80052b0:	0800b940 	.word	0x0800b940
 80052b4:	2000000c 	.word	0x2000000c
 80052b8:	20000010 	.word	0x20000010

080052bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052bc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80052c0:	b094      	sub	sp, #80	@ 0x50
 80052c2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80052c4:	2300      	movs	r3, #0
 80052c6:	647b      	str	r3, [r7, #68]	@ 0x44
 80052c8:	2300      	movs	r3, #0
 80052ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80052cc:	2300      	movs	r3, #0
 80052ce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80052d0:	2300      	movs	r3, #0
 80052d2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80052d4:	4b79      	ldr	r3, [pc, #484]	@ (80054bc <HAL_RCC_GetSysClockFreq+0x200>)
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	f003 030c 	and.w	r3, r3, #12
 80052dc:	2b08      	cmp	r3, #8
 80052de:	d00d      	beq.n	80052fc <HAL_RCC_GetSysClockFreq+0x40>
 80052e0:	2b08      	cmp	r3, #8
 80052e2:	f200 80e1 	bhi.w	80054a8 <HAL_RCC_GetSysClockFreq+0x1ec>
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d002      	beq.n	80052f0 <HAL_RCC_GetSysClockFreq+0x34>
 80052ea:	2b04      	cmp	r3, #4
 80052ec:	d003      	beq.n	80052f6 <HAL_RCC_GetSysClockFreq+0x3a>
 80052ee:	e0db      	b.n	80054a8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80052f0:	4b73      	ldr	r3, [pc, #460]	@ (80054c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80052f2:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80052f4:	e0db      	b.n	80054ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80052f6:	4b73      	ldr	r3, [pc, #460]	@ (80054c4 <HAL_RCC_GetSysClockFreq+0x208>)
 80052f8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80052fa:	e0d8      	b.n	80054ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80052fc:	4b6f      	ldr	r3, [pc, #444]	@ (80054bc <HAL_RCC_GetSysClockFreq+0x200>)
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005304:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005306:	4b6d      	ldr	r3, [pc, #436]	@ (80054bc <HAL_RCC_GetSysClockFreq+0x200>)
 8005308:	685b      	ldr	r3, [r3, #4]
 800530a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800530e:	2b00      	cmp	r3, #0
 8005310:	d063      	beq.n	80053da <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005312:	4b6a      	ldr	r3, [pc, #424]	@ (80054bc <HAL_RCC_GetSysClockFreq+0x200>)
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	099b      	lsrs	r3, r3, #6
 8005318:	2200      	movs	r2, #0
 800531a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800531c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800531e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005320:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005324:	633b      	str	r3, [r7, #48]	@ 0x30
 8005326:	2300      	movs	r3, #0
 8005328:	637b      	str	r3, [r7, #52]	@ 0x34
 800532a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800532e:	4622      	mov	r2, r4
 8005330:	462b      	mov	r3, r5
 8005332:	f04f 0000 	mov.w	r0, #0
 8005336:	f04f 0100 	mov.w	r1, #0
 800533a:	0159      	lsls	r1, r3, #5
 800533c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005340:	0150      	lsls	r0, r2, #5
 8005342:	4602      	mov	r2, r0
 8005344:	460b      	mov	r3, r1
 8005346:	4621      	mov	r1, r4
 8005348:	1a51      	subs	r1, r2, r1
 800534a:	6139      	str	r1, [r7, #16]
 800534c:	4629      	mov	r1, r5
 800534e:	eb63 0301 	sbc.w	r3, r3, r1
 8005352:	617b      	str	r3, [r7, #20]
 8005354:	f04f 0200 	mov.w	r2, #0
 8005358:	f04f 0300 	mov.w	r3, #0
 800535c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005360:	4659      	mov	r1, fp
 8005362:	018b      	lsls	r3, r1, #6
 8005364:	4651      	mov	r1, sl
 8005366:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800536a:	4651      	mov	r1, sl
 800536c:	018a      	lsls	r2, r1, #6
 800536e:	4651      	mov	r1, sl
 8005370:	ebb2 0801 	subs.w	r8, r2, r1
 8005374:	4659      	mov	r1, fp
 8005376:	eb63 0901 	sbc.w	r9, r3, r1
 800537a:	f04f 0200 	mov.w	r2, #0
 800537e:	f04f 0300 	mov.w	r3, #0
 8005382:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005386:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800538a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800538e:	4690      	mov	r8, r2
 8005390:	4699      	mov	r9, r3
 8005392:	4623      	mov	r3, r4
 8005394:	eb18 0303 	adds.w	r3, r8, r3
 8005398:	60bb      	str	r3, [r7, #8]
 800539a:	462b      	mov	r3, r5
 800539c:	eb49 0303 	adc.w	r3, r9, r3
 80053a0:	60fb      	str	r3, [r7, #12]
 80053a2:	f04f 0200 	mov.w	r2, #0
 80053a6:	f04f 0300 	mov.w	r3, #0
 80053aa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80053ae:	4629      	mov	r1, r5
 80053b0:	024b      	lsls	r3, r1, #9
 80053b2:	4621      	mov	r1, r4
 80053b4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80053b8:	4621      	mov	r1, r4
 80053ba:	024a      	lsls	r2, r1, #9
 80053bc:	4610      	mov	r0, r2
 80053be:	4619      	mov	r1, r3
 80053c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80053c2:	2200      	movs	r2, #0
 80053c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80053cc:	f7fb fbec 	bl	8000ba8 <__aeabi_uldivmod>
 80053d0:	4602      	mov	r2, r0
 80053d2:	460b      	mov	r3, r1
 80053d4:	4613      	mov	r3, r2
 80053d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053d8:	e058      	b.n	800548c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80053da:	4b38      	ldr	r3, [pc, #224]	@ (80054bc <HAL_RCC_GetSysClockFreq+0x200>)
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	099b      	lsrs	r3, r3, #6
 80053e0:	2200      	movs	r2, #0
 80053e2:	4618      	mov	r0, r3
 80053e4:	4611      	mov	r1, r2
 80053e6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80053ea:	623b      	str	r3, [r7, #32]
 80053ec:	2300      	movs	r3, #0
 80053ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80053f0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80053f4:	4642      	mov	r2, r8
 80053f6:	464b      	mov	r3, r9
 80053f8:	f04f 0000 	mov.w	r0, #0
 80053fc:	f04f 0100 	mov.w	r1, #0
 8005400:	0159      	lsls	r1, r3, #5
 8005402:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005406:	0150      	lsls	r0, r2, #5
 8005408:	4602      	mov	r2, r0
 800540a:	460b      	mov	r3, r1
 800540c:	4641      	mov	r1, r8
 800540e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005412:	4649      	mov	r1, r9
 8005414:	eb63 0b01 	sbc.w	fp, r3, r1
 8005418:	f04f 0200 	mov.w	r2, #0
 800541c:	f04f 0300 	mov.w	r3, #0
 8005420:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005424:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005428:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800542c:	ebb2 040a 	subs.w	r4, r2, sl
 8005430:	eb63 050b 	sbc.w	r5, r3, fp
 8005434:	f04f 0200 	mov.w	r2, #0
 8005438:	f04f 0300 	mov.w	r3, #0
 800543c:	00eb      	lsls	r3, r5, #3
 800543e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005442:	00e2      	lsls	r2, r4, #3
 8005444:	4614      	mov	r4, r2
 8005446:	461d      	mov	r5, r3
 8005448:	4643      	mov	r3, r8
 800544a:	18e3      	adds	r3, r4, r3
 800544c:	603b      	str	r3, [r7, #0]
 800544e:	464b      	mov	r3, r9
 8005450:	eb45 0303 	adc.w	r3, r5, r3
 8005454:	607b      	str	r3, [r7, #4]
 8005456:	f04f 0200 	mov.w	r2, #0
 800545a:	f04f 0300 	mov.w	r3, #0
 800545e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005462:	4629      	mov	r1, r5
 8005464:	028b      	lsls	r3, r1, #10
 8005466:	4621      	mov	r1, r4
 8005468:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800546c:	4621      	mov	r1, r4
 800546e:	028a      	lsls	r2, r1, #10
 8005470:	4610      	mov	r0, r2
 8005472:	4619      	mov	r1, r3
 8005474:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005476:	2200      	movs	r2, #0
 8005478:	61bb      	str	r3, [r7, #24]
 800547a:	61fa      	str	r2, [r7, #28]
 800547c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005480:	f7fb fb92 	bl	8000ba8 <__aeabi_uldivmod>
 8005484:	4602      	mov	r2, r0
 8005486:	460b      	mov	r3, r1
 8005488:	4613      	mov	r3, r2
 800548a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800548c:	4b0b      	ldr	r3, [pc, #44]	@ (80054bc <HAL_RCC_GetSysClockFreq+0x200>)
 800548e:	685b      	ldr	r3, [r3, #4]
 8005490:	0c1b      	lsrs	r3, r3, #16
 8005492:	f003 0303 	and.w	r3, r3, #3
 8005496:	3301      	adds	r3, #1
 8005498:	005b      	lsls	r3, r3, #1
 800549a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 800549c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800549e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80054a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80054a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80054a6:	e002      	b.n	80054ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80054a8:	4b05      	ldr	r3, [pc, #20]	@ (80054c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80054aa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80054ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80054ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3750      	adds	r7, #80	@ 0x50
 80054b4:	46bd      	mov	sp, r7
 80054b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054ba:	bf00      	nop
 80054bc:	40023800 	.word	0x40023800
 80054c0:	00f42400 	.word	0x00f42400
 80054c4:	007a1200 	.word	0x007a1200

080054c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80054c8:	b480      	push	{r7}
 80054ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80054cc:	4b03      	ldr	r3, [pc, #12]	@ (80054dc <HAL_RCC_GetHCLKFreq+0x14>)
 80054ce:	681b      	ldr	r3, [r3, #0]
}
 80054d0:	4618      	mov	r0, r3
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr
 80054da:	bf00      	nop
 80054dc:	2000000c 	.word	0x2000000c

080054e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80054e0:	b580      	push	{r7, lr}
 80054e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80054e4:	f7ff fff0 	bl	80054c8 <HAL_RCC_GetHCLKFreq>
 80054e8:	4602      	mov	r2, r0
 80054ea:	4b05      	ldr	r3, [pc, #20]	@ (8005500 <HAL_RCC_GetPCLK1Freq+0x20>)
 80054ec:	689b      	ldr	r3, [r3, #8]
 80054ee:	0a9b      	lsrs	r3, r3, #10
 80054f0:	f003 0307 	and.w	r3, r3, #7
 80054f4:	4903      	ldr	r1, [pc, #12]	@ (8005504 <HAL_RCC_GetPCLK1Freq+0x24>)
 80054f6:	5ccb      	ldrb	r3, [r1, r3]
 80054f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	bd80      	pop	{r7, pc}
 8005500:	40023800 	.word	0x40023800
 8005504:	0800b950 	.word	0x0800b950

08005508 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800550c:	f7ff ffdc 	bl	80054c8 <HAL_RCC_GetHCLKFreq>
 8005510:	4602      	mov	r2, r0
 8005512:	4b05      	ldr	r3, [pc, #20]	@ (8005528 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005514:	689b      	ldr	r3, [r3, #8]
 8005516:	0b5b      	lsrs	r3, r3, #13
 8005518:	f003 0307 	and.w	r3, r3, #7
 800551c:	4903      	ldr	r1, [pc, #12]	@ (800552c <HAL_RCC_GetPCLK2Freq+0x24>)
 800551e:	5ccb      	ldrb	r3, [r1, r3]
 8005520:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005524:	4618      	mov	r0, r3
 8005526:	bd80      	pop	{r7, pc}
 8005528:	40023800 	.word	0x40023800
 800552c:	0800b950 	.word	0x0800b950

08005530 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b082      	sub	sp, #8
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d101      	bne.n	8005542 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800553e:	2301      	movs	r3, #1
 8005540:	e041      	b.n	80055c6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005548:	b2db      	uxtb	r3, r3
 800554a:	2b00      	cmp	r3, #0
 800554c:	d106      	bne.n	800555c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f7fd f914 	bl	8002784 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2202      	movs	r2, #2
 8005560:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	3304      	adds	r3, #4
 800556c:	4619      	mov	r1, r3
 800556e:	4610      	mov	r0, r2
 8005570:	f001 f828 	bl	80065c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2201      	movs	r2, #1
 80055a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2201      	movs	r2, #1
 80055a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	2201      	movs	r2, #1
 80055b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2201      	movs	r2, #1
 80055b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055c4:	2300      	movs	r3, #0
}
 80055c6:	4618      	mov	r0, r3
 80055c8:	3708      	adds	r7, #8
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}
	...

080055d0 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b085      	sub	sp, #20
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d001      	beq.n	80055e8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e046      	b.n	8005676 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2202      	movs	r2, #2
 80055ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a23      	ldr	r2, [pc, #140]	@ (8005684 <HAL_TIM_Base_Start+0xb4>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d022      	beq.n	8005640 <HAL_TIM_Base_Start+0x70>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005602:	d01d      	beq.n	8005640 <HAL_TIM_Base_Start+0x70>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a1f      	ldr	r2, [pc, #124]	@ (8005688 <HAL_TIM_Base_Start+0xb8>)
 800560a:	4293      	cmp	r3, r2
 800560c:	d018      	beq.n	8005640 <HAL_TIM_Base_Start+0x70>
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4a1e      	ldr	r2, [pc, #120]	@ (800568c <HAL_TIM_Base_Start+0xbc>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d013      	beq.n	8005640 <HAL_TIM_Base_Start+0x70>
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	4a1c      	ldr	r2, [pc, #112]	@ (8005690 <HAL_TIM_Base_Start+0xc0>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d00e      	beq.n	8005640 <HAL_TIM_Base_Start+0x70>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	4a1b      	ldr	r2, [pc, #108]	@ (8005694 <HAL_TIM_Base_Start+0xc4>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d009      	beq.n	8005640 <HAL_TIM_Base_Start+0x70>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a19      	ldr	r2, [pc, #100]	@ (8005698 <HAL_TIM_Base_Start+0xc8>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d004      	beq.n	8005640 <HAL_TIM_Base_Start+0x70>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a18      	ldr	r2, [pc, #96]	@ (800569c <HAL_TIM_Base_Start+0xcc>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d111      	bne.n	8005664 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	689b      	ldr	r3, [r3, #8]
 8005646:	f003 0307 	and.w	r3, r3, #7
 800564a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	2b06      	cmp	r3, #6
 8005650:	d010      	beq.n	8005674 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681a      	ldr	r2, [r3, #0]
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f042 0201 	orr.w	r2, r2, #1
 8005660:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005662:	e007      	b.n	8005674 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	681a      	ldr	r2, [r3, #0]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f042 0201 	orr.w	r2, r2, #1
 8005672:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	3714      	adds	r7, #20
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr
 8005682:	bf00      	nop
 8005684:	40010000 	.word	0x40010000
 8005688:	40000400 	.word	0x40000400
 800568c:	40000800 	.word	0x40000800
 8005690:	40000c00 	.word	0x40000c00
 8005694:	40010400 	.word	0x40010400
 8005698:	40014000 	.word	0x40014000
 800569c:	40001800 	.word	0x40001800

080056a0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b082      	sub	sp, #8
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d101      	bne.n	80056b2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80056ae:	2301      	movs	r3, #1
 80056b0:	e041      	b.n	8005736 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056b8:	b2db      	uxtb	r3, r3
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d106      	bne.n	80056cc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80056c6:	6878      	ldr	r0, [r7, #4]
 80056c8:	f000 f839 	bl	800573e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2202      	movs	r2, #2
 80056d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	3304      	adds	r3, #4
 80056dc:	4619      	mov	r1, r3
 80056de:	4610      	mov	r0, r2
 80056e0:	f000 ff70 	bl	80065c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	2201      	movs	r2, #1
 80056f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2201      	movs	r2, #1
 80056f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2201      	movs	r2, #1
 8005700:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2201      	movs	r2, #1
 8005708:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2201      	movs	r2, #1
 8005710:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2201      	movs	r2, #1
 8005720:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2201      	movs	r2, #1
 8005728:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	2201      	movs	r2, #1
 8005730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005734:	2300      	movs	r3, #0
}
 8005736:	4618      	mov	r0, r3
 8005738:	3708      	adds	r7, #8
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}

0800573e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800573e:	b480      	push	{r7}
 8005740:	b083      	sub	sp, #12
 8005742:	af00      	add	r7, sp, #0
 8005744:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005746:	bf00      	nop
 8005748:	370c      	adds	r7, #12
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr
	...

08005754 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	b084      	sub	sp, #16
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	2b00      	cmp	r3, #0
 8005762:	d109      	bne.n	8005778 <HAL_TIM_PWM_Start+0x24>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800576a:	b2db      	uxtb	r3, r3
 800576c:	2b01      	cmp	r3, #1
 800576e:	bf14      	ite	ne
 8005770:	2301      	movne	r3, #1
 8005772:	2300      	moveq	r3, #0
 8005774:	b2db      	uxtb	r3, r3
 8005776:	e022      	b.n	80057be <HAL_TIM_PWM_Start+0x6a>
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	2b04      	cmp	r3, #4
 800577c:	d109      	bne.n	8005792 <HAL_TIM_PWM_Start+0x3e>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005784:	b2db      	uxtb	r3, r3
 8005786:	2b01      	cmp	r3, #1
 8005788:	bf14      	ite	ne
 800578a:	2301      	movne	r3, #1
 800578c:	2300      	moveq	r3, #0
 800578e:	b2db      	uxtb	r3, r3
 8005790:	e015      	b.n	80057be <HAL_TIM_PWM_Start+0x6a>
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	2b08      	cmp	r3, #8
 8005796:	d109      	bne.n	80057ac <HAL_TIM_PWM_Start+0x58>
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800579e:	b2db      	uxtb	r3, r3
 80057a0:	2b01      	cmp	r3, #1
 80057a2:	bf14      	ite	ne
 80057a4:	2301      	movne	r3, #1
 80057a6:	2300      	moveq	r3, #0
 80057a8:	b2db      	uxtb	r3, r3
 80057aa:	e008      	b.n	80057be <HAL_TIM_PWM_Start+0x6a>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	bf14      	ite	ne
 80057b8:	2301      	movne	r3, #1
 80057ba:	2300      	moveq	r3, #0
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d001      	beq.n	80057c6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e07c      	b.n	80058c0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d104      	bne.n	80057d6 <HAL_TIM_PWM_Start+0x82>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	2202      	movs	r2, #2
 80057d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057d4:	e013      	b.n	80057fe <HAL_TIM_PWM_Start+0xaa>
 80057d6:	683b      	ldr	r3, [r7, #0]
 80057d8:	2b04      	cmp	r3, #4
 80057da:	d104      	bne.n	80057e6 <HAL_TIM_PWM_Start+0x92>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	2202      	movs	r2, #2
 80057e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057e4:	e00b      	b.n	80057fe <HAL_TIM_PWM_Start+0xaa>
 80057e6:	683b      	ldr	r3, [r7, #0]
 80057e8:	2b08      	cmp	r3, #8
 80057ea:	d104      	bne.n	80057f6 <HAL_TIM_PWM_Start+0xa2>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	2202      	movs	r2, #2
 80057f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057f4:	e003      	b.n	80057fe <HAL_TIM_PWM_Start+0xaa>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2202      	movs	r2, #2
 80057fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	2201      	movs	r2, #1
 8005804:	6839      	ldr	r1, [r7, #0]
 8005806:	4618      	mov	r0, r3
 8005808:	f001 faf0 	bl	8006dec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a2d      	ldr	r2, [pc, #180]	@ (80058c8 <HAL_TIM_PWM_Start+0x174>)
 8005812:	4293      	cmp	r3, r2
 8005814:	d004      	beq.n	8005820 <HAL_TIM_PWM_Start+0xcc>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	4a2c      	ldr	r2, [pc, #176]	@ (80058cc <HAL_TIM_PWM_Start+0x178>)
 800581c:	4293      	cmp	r3, r2
 800581e:	d101      	bne.n	8005824 <HAL_TIM_PWM_Start+0xd0>
 8005820:	2301      	movs	r3, #1
 8005822:	e000      	b.n	8005826 <HAL_TIM_PWM_Start+0xd2>
 8005824:	2300      	movs	r3, #0
 8005826:	2b00      	cmp	r3, #0
 8005828:	d007      	beq.n	800583a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005838:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4a22      	ldr	r2, [pc, #136]	@ (80058c8 <HAL_TIM_PWM_Start+0x174>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d022      	beq.n	800588a <HAL_TIM_PWM_Start+0x136>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800584c:	d01d      	beq.n	800588a <HAL_TIM_PWM_Start+0x136>
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	4a1f      	ldr	r2, [pc, #124]	@ (80058d0 <HAL_TIM_PWM_Start+0x17c>)
 8005854:	4293      	cmp	r3, r2
 8005856:	d018      	beq.n	800588a <HAL_TIM_PWM_Start+0x136>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	4a1d      	ldr	r2, [pc, #116]	@ (80058d4 <HAL_TIM_PWM_Start+0x180>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d013      	beq.n	800588a <HAL_TIM_PWM_Start+0x136>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	4a1c      	ldr	r2, [pc, #112]	@ (80058d8 <HAL_TIM_PWM_Start+0x184>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d00e      	beq.n	800588a <HAL_TIM_PWM_Start+0x136>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a16      	ldr	r2, [pc, #88]	@ (80058cc <HAL_TIM_PWM_Start+0x178>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d009      	beq.n	800588a <HAL_TIM_PWM_Start+0x136>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	4a18      	ldr	r2, [pc, #96]	@ (80058dc <HAL_TIM_PWM_Start+0x188>)
 800587c:	4293      	cmp	r3, r2
 800587e:	d004      	beq.n	800588a <HAL_TIM_PWM_Start+0x136>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4a16      	ldr	r2, [pc, #88]	@ (80058e0 <HAL_TIM_PWM_Start+0x18c>)
 8005886:	4293      	cmp	r3, r2
 8005888:	d111      	bne.n	80058ae <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	f003 0307 	and.w	r3, r3, #7
 8005894:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2b06      	cmp	r3, #6
 800589a:	d010      	beq.n	80058be <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f042 0201 	orr.w	r2, r2, #1
 80058aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058ac:	e007      	b.n	80058be <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	681a      	ldr	r2, [r3, #0]
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f042 0201 	orr.w	r2, r2, #1
 80058bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058be:	2300      	movs	r3, #0
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	3710      	adds	r7, #16
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd80      	pop	{r7, pc}
 80058c8:	40010000 	.word	0x40010000
 80058cc:	40010400 	.word	0x40010400
 80058d0:	40000400 	.word	0x40000400
 80058d4:	40000800 	.word	0x40000800
 80058d8:	40000c00 	.word	0x40000c00
 80058dc:	40014000 	.word	0x40014000
 80058e0:	40001800 	.word	0x40001800

080058e4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b082      	sub	sp, #8
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d101      	bne.n	80058f6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	e041      	b.n	800597a <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058fc:	b2db      	uxtb	r3, r3
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d106      	bne.n	8005910 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	2200      	movs	r2, #0
 8005906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f000 f839 	bl	8005982 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2202      	movs	r2, #2
 8005914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681a      	ldr	r2, [r3, #0]
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	3304      	adds	r3, #4
 8005920:	4619      	mov	r1, r3
 8005922:	4610      	mov	r0, r2
 8005924:	f000 fe4e 	bl	80065c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2201      	movs	r2, #1
 800592c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005978:	2300      	movs	r3, #0
}
 800597a:	4618      	mov	r0, r3
 800597c:	3708      	adds	r7, #8
 800597e:	46bd      	mov	sp, r7
 8005980:	bd80      	pop	{r7, pc}

08005982 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8005982:	b480      	push	{r7}
 8005984:	b083      	sub	sp, #12
 8005986:	af00      	add	r7, sp, #0
 8005988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800598a:	bf00      	nop
 800598c:	370c      	adds	r7, #12
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
	...

08005998 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b084      	sub	sp, #16
 800599c:	af00      	add	r7, sp, #0
 800599e:	6078      	str	r0, [r7, #4]
 80059a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80059a2:	2300      	movs	r3, #0
 80059a4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d104      	bne.n	80059b6 <HAL_TIM_IC_Start_IT+0x1e>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059b2:	b2db      	uxtb	r3, r3
 80059b4:	e013      	b.n	80059de <HAL_TIM_IC_Start_IT+0x46>
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	2b04      	cmp	r3, #4
 80059ba:	d104      	bne.n	80059c6 <HAL_TIM_IC_Start_IT+0x2e>
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	e00b      	b.n	80059de <HAL_TIM_IC_Start_IT+0x46>
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	2b08      	cmp	r3, #8
 80059ca:	d104      	bne.n	80059d6 <HAL_TIM_IC_Start_IT+0x3e>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059d2:	b2db      	uxtb	r3, r3
 80059d4:	e003      	b.n	80059de <HAL_TIM_IC_Start_IT+0x46>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d104      	bne.n	80059f0 <HAL_TIM_IC_Start_IT+0x58>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	e013      	b.n	8005a18 <HAL_TIM_IC_Start_IT+0x80>
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	2b04      	cmp	r3, #4
 80059f4:	d104      	bne.n	8005a00 <HAL_TIM_IC_Start_IT+0x68>
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80059fc:	b2db      	uxtb	r3, r3
 80059fe:	e00b      	b.n	8005a18 <HAL_TIM_IC_Start_IT+0x80>
 8005a00:	683b      	ldr	r3, [r7, #0]
 8005a02:	2b08      	cmp	r3, #8
 8005a04:	d104      	bne.n	8005a10 <HAL_TIM_IC_Start_IT+0x78>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	e003      	b.n	8005a18 <HAL_TIM_IC_Start_IT+0x80>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005a1a:	7bbb      	ldrb	r3, [r7, #14]
 8005a1c:	2b01      	cmp	r3, #1
 8005a1e:	d102      	bne.n	8005a26 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005a20:	7b7b      	ldrb	r3, [r7, #13]
 8005a22:	2b01      	cmp	r3, #1
 8005a24:	d001      	beq.n	8005a2a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005a26:	2301      	movs	r3, #1
 8005a28:	e0cc      	b.n	8005bc4 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a2a:	683b      	ldr	r3, [r7, #0]
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d104      	bne.n	8005a3a <HAL_TIM_IC_Start_IT+0xa2>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	2202      	movs	r2, #2
 8005a34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a38:	e013      	b.n	8005a62 <HAL_TIM_IC_Start_IT+0xca>
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	2b04      	cmp	r3, #4
 8005a3e:	d104      	bne.n	8005a4a <HAL_TIM_IC_Start_IT+0xb2>
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	2202      	movs	r2, #2
 8005a44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a48:	e00b      	b.n	8005a62 <HAL_TIM_IC_Start_IT+0xca>
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	2b08      	cmp	r3, #8
 8005a4e:	d104      	bne.n	8005a5a <HAL_TIM_IC_Start_IT+0xc2>
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2202      	movs	r2, #2
 8005a54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a58:	e003      	b.n	8005a62 <HAL_TIM_IC_Start_IT+0xca>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2202      	movs	r2, #2
 8005a5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d104      	bne.n	8005a72 <HAL_TIM_IC_Start_IT+0xda>
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2202      	movs	r2, #2
 8005a6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a70:	e013      	b.n	8005a9a <HAL_TIM_IC_Start_IT+0x102>
 8005a72:	683b      	ldr	r3, [r7, #0]
 8005a74:	2b04      	cmp	r3, #4
 8005a76:	d104      	bne.n	8005a82 <HAL_TIM_IC_Start_IT+0xea>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	2202      	movs	r2, #2
 8005a7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a80:	e00b      	b.n	8005a9a <HAL_TIM_IC_Start_IT+0x102>
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	2b08      	cmp	r3, #8
 8005a86:	d104      	bne.n	8005a92 <HAL_TIM_IC_Start_IT+0xfa>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2202      	movs	r2, #2
 8005a8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a90:	e003      	b.n	8005a9a <HAL_TIM_IC_Start_IT+0x102>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2202      	movs	r2, #2
 8005a96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8005a9a:	683b      	ldr	r3, [r7, #0]
 8005a9c:	2b0c      	cmp	r3, #12
 8005a9e:	d841      	bhi.n	8005b24 <HAL_TIM_IC_Start_IT+0x18c>
 8005aa0:	a201      	add	r2, pc, #4	@ (adr r2, 8005aa8 <HAL_TIM_IC_Start_IT+0x110>)
 8005aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005aa6:	bf00      	nop
 8005aa8:	08005add 	.word	0x08005add
 8005aac:	08005b25 	.word	0x08005b25
 8005ab0:	08005b25 	.word	0x08005b25
 8005ab4:	08005b25 	.word	0x08005b25
 8005ab8:	08005aef 	.word	0x08005aef
 8005abc:	08005b25 	.word	0x08005b25
 8005ac0:	08005b25 	.word	0x08005b25
 8005ac4:	08005b25 	.word	0x08005b25
 8005ac8:	08005b01 	.word	0x08005b01
 8005acc:	08005b25 	.word	0x08005b25
 8005ad0:	08005b25 	.word	0x08005b25
 8005ad4:	08005b25 	.word	0x08005b25
 8005ad8:	08005b13 	.word	0x08005b13
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	68da      	ldr	r2, [r3, #12]
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f042 0202 	orr.w	r2, r2, #2
 8005aea:	60da      	str	r2, [r3, #12]
      break;
 8005aec:	e01d      	b.n	8005b2a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68da      	ldr	r2, [r3, #12]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	f042 0204 	orr.w	r2, r2, #4
 8005afc:	60da      	str	r2, [r3, #12]
      break;
 8005afe:	e014      	b.n	8005b2a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	68da      	ldr	r2, [r3, #12]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f042 0208 	orr.w	r2, r2, #8
 8005b0e:	60da      	str	r2, [r3, #12]
      break;
 8005b10:	e00b      	b.n	8005b2a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	68da      	ldr	r2, [r3, #12]
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	f042 0210 	orr.w	r2, r2, #16
 8005b20:	60da      	str	r2, [r3, #12]
      break;
 8005b22:	e002      	b.n	8005b2a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	73fb      	strb	r3, [r7, #15]
      break;
 8005b28:	bf00      	nop
  }

  if (status == HAL_OK)
 8005b2a:	7bfb      	ldrb	r3, [r7, #15]
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d148      	bne.n	8005bc2 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	2201      	movs	r2, #1
 8005b36:	6839      	ldr	r1, [r7, #0]
 8005b38:	4618      	mov	r0, r3
 8005b3a:	f001 f957 	bl	8006dec <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a22      	ldr	r2, [pc, #136]	@ (8005bcc <HAL_TIM_IC_Start_IT+0x234>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d022      	beq.n	8005b8e <HAL_TIM_IC_Start_IT+0x1f6>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b50:	d01d      	beq.n	8005b8e <HAL_TIM_IC_Start_IT+0x1f6>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a1e      	ldr	r2, [pc, #120]	@ (8005bd0 <HAL_TIM_IC_Start_IT+0x238>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d018      	beq.n	8005b8e <HAL_TIM_IC_Start_IT+0x1f6>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a1c      	ldr	r2, [pc, #112]	@ (8005bd4 <HAL_TIM_IC_Start_IT+0x23c>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d013      	beq.n	8005b8e <HAL_TIM_IC_Start_IT+0x1f6>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a1b      	ldr	r2, [pc, #108]	@ (8005bd8 <HAL_TIM_IC_Start_IT+0x240>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d00e      	beq.n	8005b8e <HAL_TIM_IC_Start_IT+0x1f6>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a19      	ldr	r2, [pc, #100]	@ (8005bdc <HAL_TIM_IC_Start_IT+0x244>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d009      	beq.n	8005b8e <HAL_TIM_IC_Start_IT+0x1f6>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a18      	ldr	r2, [pc, #96]	@ (8005be0 <HAL_TIM_IC_Start_IT+0x248>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d004      	beq.n	8005b8e <HAL_TIM_IC_Start_IT+0x1f6>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a16      	ldr	r2, [pc, #88]	@ (8005be4 <HAL_TIM_IC_Start_IT+0x24c>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d111      	bne.n	8005bb2 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	f003 0307 	and.w	r3, r3, #7
 8005b98:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	2b06      	cmp	r3, #6
 8005b9e:	d010      	beq.n	8005bc2 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f042 0201 	orr.w	r2, r2, #1
 8005bae:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bb0:	e007      	b.n	8005bc2 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f042 0201 	orr.w	r2, r2, #1
 8005bc0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005bc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3710      	adds	r7, #16
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}
 8005bcc:	40010000 	.word	0x40010000
 8005bd0:	40000400 	.word	0x40000400
 8005bd4:	40000800 	.word	0x40000800
 8005bd8:	40000c00 	.word	0x40000c00
 8005bdc:	40010400 	.word	0x40010400
 8005be0:	40014000 	.word	0x40014000
 8005be4:	40001800 	.word	0x40001800

08005be8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b086      	sub	sp, #24
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d101      	bne.n	8005bfc <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005bf8:	2301      	movs	r3, #1
 8005bfa:	e097      	b.n	8005d2c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d106      	bne.n	8005c16 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005c10:	6878      	ldr	r0, [r7, #4]
 8005c12:	f7fc fe5f 	bl	80028d4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2202      	movs	r2, #2
 8005c1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	687a      	ldr	r2, [r7, #4]
 8005c26:	6812      	ldr	r2, [r2, #0]
 8005c28:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c2c:	f023 0307 	bic.w	r3, r3, #7
 8005c30:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	3304      	adds	r3, #4
 8005c3a:	4619      	mov	r1, r3
 8005c3c:	4610      	mov	r0, r2
 8005c3e:	f000 fcc1 	bl	80065c4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	689b      	ldr	r3, [r3, #8]
 8005c48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	699b      	ldr	r3, [r3, #24]
 8005c50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	6a1b      	ldr	r3, [r3, #32]
 8005c58:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005c5a:	683b      	ldr	r3, [r7, #0]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	697a      	ldr	r2, [r7, #20]
 8005c60:	4313      	orrs	r3, r2
 8005c62:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005c64:	693b      	ldr	r3, [r7, #16]
 8005c66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c6a:	f023 0303 	bic.w	r3, r3, #3
 8005c6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	689a      	ldr	r2, [r3, #8]
 8005c74:	683b      	ldr	r3, [r7, #0]
 8005c76:	699b      	ldr	r3, [r3, #24]
 8005c78:	021b      	lsls	r3, r3, #8
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	693a      	ldr	r2, [r7, #16]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005c88:	f023 030c 	bic.w	r3, r3, #12
 8005c8c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005c94:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c98:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	68da      	ldr	r2, [r3, #12]
 8005c9e:	683b      	ldr	r3, [r7, #0]
 8005ca0:	69db      	ldr	r3, [r3, #28]
 8005ca2:	021b      	lsls	r3, r3, #8
 8005ca4:	4313      	orrs	r3, r2
 8005ca6:	693a      	ldr	r2, [r7, #16]
 8005ca8:	4313      	orrs	r3, r2
 8005caa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	691b      	ldr	r3, [r3, #16]
 8005cb0:	011a      	lsls	r2, r3, #4
 8005cb2:	683b      	ldr	r3, [r7, #0]
 8005cb4:	6a1b      	ldr	r3, [r3, #32]
 8005cb6:	031b      	lsls	r3, r3, #12
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	693a      	ldr	r2, [r7, #16]
 8005cbc:	4313      	orrs	r3, r2
 8005cbe:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005cc6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005cce:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	685a      	ldr	r2, [r3, #4]
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	695b      	ldr	r3, [r3, #20]
 8005cd8:	011b      	lsls	r3, r3, #4
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	68fa      	ldr	r2, [r7, #12]
 8005cde:	4313      	orrs	r3, r2
 8005ce0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	697a      	ldr	r2, [r7, #20]
 8005ce8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	693a      	ldr	r2, [r7, #16]
 8005cf0:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	68fa      	ldr	r2, [r7, #12]
 8005cf8:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2201      	movs	r2, #1
 8005d06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2201      	movs	r2, #1
 8005d16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2201      	movs	r2, #1
 8005d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d2a:	2300      	movs	r3, #0
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	3718      	adds	r7, #24
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}

08005d34 <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d34:	b580      	push	{r7, lr}
 8005d36:	b084      	sub	sp, #16
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
 8005d3c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d44:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d4c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d54:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005d5c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d110      	bne.n	8005d86 <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d64:	7bfb      	ldrb	r3, [r7, #15]
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d102      	bne.n	8005d70 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d6a:	7b7b      	ldrb	r3, [r7, #13]
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d001      	beq.n	8005d74 <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8005d70:	2301      	movs	r3, #1
 8005d72:	e089      	b.n	8005e88 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2202      	movs	r2, #2
 8005d78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2202      	movs	r2, #2
 8005d80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d84:	e031      	b.n	8005dea <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	2b04      	cmp	r3, #4
 8005d8a:	d110      	bne.n	8005dae <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d8c:	7bbb      	ldrb	r3, [r7, #14]
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	d102      	bne.n	8005d98 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d92:	7b3b      	ldrb	r3, [r7, #12]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d001      	beq.n	8005d9c <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e075      	b.n	8005e88 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2202      	movs	r2, #2
 8005da0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2202      	movs	r2, #2
 8005da8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005dac:	e01d      	b.n	8005dea <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005dae:	7bfb      	ldrb	r3, [r7, #15]
 8005db0:	2b01      	cmp	r3, #1
 8005db2:	d108      	bne.n	8005dc6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005db4:	7bbb      	ldrb	r3, [r7, #14]
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d105      	bne.n	8005dc6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005dba:	7b7b      	ldrb	r3, [r7, #13]
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d102      	bne.n	8005dc6 <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005dc0:	7b3b      	ldrb	r3, [r7, #12]
 8005dc2:	2b01      	cmp	r3, #1
 8005dc4:	d001      	beq.n	8005dca <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	e05e      	b.n	8005e88 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2202      	movs	r2, #2
 8005dce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2202      	movs	r2, #2
 8005dd6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	2202      	movs	r2, #2
 8005dde:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	2202      	movs	r2, #2
 8005de6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8005dea:	683b      	ldr	r3, [r7, #0]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d003      	beq.n	8005df8 <HAL_TIM_Encoder_Start_IT+0xc4>
 8005df0:	683b      	ldr	r3, [r7, #0]
 8005df2:	2b04      	cmp	r3, #4
 8005df4:	d010      	beq.n	8005e18 <HAL_TIM_Encoder_Start_IT+0xe4>
 8005df6:	e01f      	b.n	8005e38 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	2201      	movs	r2, #1
 8005dfe:	2100      	movs	r1, #0
 8005e00:	4618      	mov	r0, r3
 8005e02:	f000 fff3 	bl	8006dec <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	68da      	ldr	r2, [r3, #12]
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f042 0202 	orr.w	r2, r2, #2
 8005e14:	60da      	str	r2, [r3, #12]
      break;
 8005e16:	e02e      	b.n	8005e76 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	2201      	movs	r2, #1
 8005e1e:	2104      	movs	r1, #4
 8005e20:	4618      	mov	r0, r3
 8005e22:	f000 ffe3 	bl	8006dec <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	68da      	ldr	r2, [r3, #12]
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f042 0204 	orr.w	r2, r2, #4
 8005e34:	60da      	str	r2, [r3, #12]
      break;
 8005e36:	e01e      	b.n	8005e76 <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	2201      	movs	r2, #1
 8005e3e:	2100      	movs	r1, #0
 8005e40:	4618      	mov	r0, r3
 8005e42:	f000 ffd3 	bl	8006dec <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	2201      	movs	r2, #1
 8005e4c:	2104      	movs	r1, #4
 8005e4e:	4618      	mov	r0, r3
 8005e50:	f000 ffcc 	bl	8006dec <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	68da      	ldr	r2, [r3, #12]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f042 0202 	orr.w	r2, r2, #2
 8005e62:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	68da      	ldr	r2, [r3, #12]
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f042 0204 	orr.w	r2, r2, #4
 8005e72:	60da      	str	r2, [r3, #12]
      break;
 8005e74:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	681a      	ldr	r2, [r3, #0]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	f042 0201 	orr.w	r2, r2, #1
 8005e84:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005e86:	2300      	movs	r3, #0
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	3710      	adds	r7, #16
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bd80      	pop	{r7, pc}

08005e90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b082      	sub	sp, #8
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	691b      	ldr	r3, [r3, #16]
 8005e9e:	f003 0302 	and.w	r3, r3, #2
 8005ea2:	2b02      	cmp	r3, #2
 8005ea4:	d122      	bne.n	8005eec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	68db      	ldr	r3, [r3, #12]
 8005eac:	f003 0302 	and.w	r3, r3, #2
 8005eb0:	2b02      	cmp	r3, #2
 8005eb2:	d11b      	bne.n	8005eec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f06f 0202 	mvn.w	r2, #2
 8005ebc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	699b      	ldr	r3, [r3, #24]
 8005eca:	f003 0303 	and.w	r3, r3, #3
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d003      	beq.n	8005eda <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ed2:	6878      	ldr	r0, [r7, #4]
 8005ed4:	f7fb f972 	bl	80011bc <HAL_TIM_IC_CaptureCallback>
 8005ed8:	e005      	b.n	8005ee6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eda:	6878      	ldr	r0, [r7, #4]
 8005edc:	f000 fb54 	bl	8006588 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ee0:	6878      	ldr	r0, [r7, #4]
 8005ee2:	f000 fb5b 	bl	800659c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2200      	movs	r2, #0
 8005eea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	f003 0304 	and.w	r3, r3, #4
 8005ef6:	2b04      	cmp	r3, #4
 8005ef8:	d122      	bne.n	8005f40 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	f003 0304 	and.w	r3, r3, #4
 8005f04:	2b04      	cmp	r3, #4
 8005f06:	d11b      	bne.n	8005f40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	f06f 0204 	mvn.w	r2, #4
 8005f10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2202      	movs	r2, #2
 8005f16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	699b      	ldr	r3, [r3, #24]
 8005f1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d003      	beq.n	8005f2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f7fb f948 	bl	80011bc <HAL_TIM_IC_CaptureCallback>
 8005f2c:	e005      	b.n	8005f3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 fb2a 	bl	8006588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f34:	6878      	ldr	r0, [r7, #4]
 8005f36:	f000 fb31 	bl	800659c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	691b      	ldr	r3, [r3, #16]
 8005f46:	f003 0308 	and.w	r3, r3, #8
 8005f4a:	2b08      	cmp	r3, #8
 8005f4c:	d122      	bne.n	8005f94 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	68db      	ldr	r3, [r3, #12]
 8005f54:	f003 0308 	and.w	r3, r3, #8
 8005f58:	2b08      	cmp	r3, #8
 8005f5a:	d11b      	bne.n	8005f94 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f06f 0208 	mvn.w	r2, #8
 8005f64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	2204      	movs	r2, #4
 8005f6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	69db      	ldr	r3, [r3, #28]
 8005f72:	f003 0303 	and.w	r3, r3, #3
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d003      	beq.n	8005f82 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f7fb f91e 	bl	80011bc <HAL_TIM_IC_CaptureCallback>
 8005f80:	e005      	b.n	8005f8e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f000 fb00 	bl	8006588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f88:	6878      	ldr	r0, [r7, #4]
 8005f8a:	f000 fb07 	bl	800659c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2200      	movs	r2, #0
 8005f92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	691b      	ldr	r3, [r3, #16]
 8005f9a:	f003 0310 	and.w	r3, r3, #16
 8005f9e:	2b10      	cmp	r3, #16
 8005fa0:	d122      	bne.n	8005fe8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	68db      	ldr	r3, [r3, #12]
 8005fa8:	f003 0310 	and.w	r3, r3, #16
 8005fac:	2b10      	cmp	r3, #16
 8005fae:	d11b      	bne.n	8005fe8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f06f 0210 	mvn.w	r2, #16
 8005fb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2208      	movs	r2, #8
 8005fbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	69db      	ldr	r3, [r3, #28]
 8005fc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d003      	beq.n	8005fd6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f7fb f8f4 	bl	80011bc <HAL_TIM_IC_CaptureCallback>
 8005fd4:	e005      	b.n	8005fe2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f000 fad6 	bl	8006588 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fdc:	6878      	ldr	r0, [r7, #4]
 8005fde:	f000 fadd 	bl	800659c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	691b      	ldr	r3, [r3, #16]
 8005fee:	f003 0301 	and.w	r3, r3, #1
 8005ff2:	2b01      	cmp	r3, #1
 8005ff4:	d10e      	bne.n	8006014 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	68db      	ldr	r3, [r3, #12]
 8005ffc:	f003 0301 	and.w	r3, r3, #1
 8006000:	2b01      	cmp	r3, #1
 8006002:	d107      	bne.n	8006014 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f06f 0201 	mvn.w	r2, #1
 800600c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f000 fab0 	bl	8006574 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	691b      	ldr	r3, [r3, #16]
 800601a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800601e:	2b80      	cmp	r3, #128	@ 0x80
 8006020:	d10e      	bne.n	8006040 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	68db      	ldr	r3, [r3, #12]
 8006028:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800602c:	2b80      	cmp	r3, #128	@ 0x80
 800602e:	d107      	bne.n	8006040 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006038:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	f000 ffd4 	bl	8006fe8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	691b      	ldr	r3, [r3, #16]
 8006046:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800604a:	2b40      	cmp	r3, #64	@ 0x40
 800604c:	d10e      	bne.n	800606c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	68db      	ldr	r3, [r3, #12]
 8006054:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006058:	2b40      	cmp	r3, #64	@ 0x40
 800605a:	d107      	bne.n	800606c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006064:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f000 faa2 	bl	80065b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	691b      	ldr	r3, [r3, #16]
 8006072:	f003 0320 	and.w	r3, r3, #32
 8006076:	2b20      	cmp	r3, #32
 8006078:	d10e      	bne.n	8006098 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68db      	ldr	r3, [r3, #12]
 8006080:	f003 0320 	and.w	r3, r3, #32
 8006084:	2b20      	cmp	r3, #32
 8006086:	d107      	bne.n	8006098 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	f06f 0220 	mvn.w	r2, #32
 8006090:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 ff9e 	bl	8006fd4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006098:	bf00      	nop
 800609a:	3708      	adds	r7, #8
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}

080060a0 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b086      	sub	sp, #24
 80060a4:	af00      	add	r7, sp, #0
 80060a6:	60f8      	str	r0, [r7, #12]
 80060a8:	60b9      	str	r1, [r7, #8]
 80060aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80060ac:	2300      	movs	r3, #0
 80060ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80060b6:	2b01      	cmp	r3, #1
 80060b8:	d101      	bne.n	80060be <HAL_TIM_IC_ConfigChannel+0x1e>
 80060ba:	2302      	movs	r3, #2
 80060bc:	e088      	b.n	80061d0 <HAL_TIM_IC_ConfigChannel+0x130>
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	2201      	movs	r2, #1
 80060c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d11b      	bne.n	8006104 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	6818      	ldr	r0, [r3, #0]
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	6819      	ldr	r1, [r3, #0]
 80060d4:	68bb      	ldr	r3, [r7, #8]
 80060d6:	685a      	ldr	r2, [r3, #4]
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	68db      	ldr	r3, [r3, #12]
 80060dc:	f000 fcc2 	bl	8006a64 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	699a      	ldr	r2, [r3, #24]
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f022 020c 	bic.w	r2, r2, #12
 80060ee:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	6999      	ldr	r1, [r3, #24]
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	689a      	ldr	r2, [r3, #8]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	430a      	orrs	r2, r1
 8006100:	619a      	str	r2, [r3, #24]
 8006102:	e060      	b.n	80061c6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2b04      	cmp	r3, #4
 8006108:	d11c      	bne.n	8006144 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	6818      	ldr	r0, [r3, #0]
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	6819      	ldr	r1, [r3, #0]
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	685a      	ldr	r2, [r3, #4]
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	68db      	ldr	r3, [r3, #12]
 800611a:	f000 fd46 	bl	8006baa <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	699a      	ldr	r2, [r3, #24]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800612c:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	6999      	ldr	r1, [r3, #24]
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	021a      	lsls	r2, r3, #8
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	430a      	orrs	r2, r1
 8006140:	619a      	str	r2, [r3, #24]
 8006142:	e040      	b.n	80061c6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2b08      	cmp	r3, #8
 8006148:	d11b      	bne.n	8006182 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	6818      	ldr	r0, [r3, #0]
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	6819      	ldr	r1, [r3, #0]
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	685a      	ldr	r2, [r3, #4]
 8006156:	68bb      	ldr	r3, [r7, #8]
 8006158:	68db      	ldr	r3, [r3, #12]
 800615a:	f000 fd93 	bl	8006c84 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	69da      	ldr	r2, [r3, #28]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f022 020c 	bic.w	r2, r2, #12
 800616c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	69d9      	ldr	r1, [r3, #28]
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	689a      	ldr	r2, [r3, #8]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	430a      	orrs	r2, r1
 800617e:	61da      	str	r2, [r3, #28]
 8006180:	e021      	b.n	80061c6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2b0c      	cmp	r3, #12
 8006186:	d11c      	bne.n	80061c2 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	6818      	ldr	r0, [r3, #0]
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	6819      	ldr	r1, [r3, #0]
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	685a      	ldr	r2, [r3, #4]
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	68db      	ldr	r3, [r3, #12]
 8006198:	f000 fdb0 	bl	8006cfc <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	69da      	ldr	r2, [r3, #28]
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80061aa:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	69d9      	ldr	r1, [r3, #28]
 80061b2:	68bb      	ldr	r3, [r7, #8]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	021a      	lsls	r2, r3, #8
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	430a      	orrs	r2, r1
 80061be:	61da      	str	r2, [r3, #28]
 80061c0:	e001      	b.n	80061c6 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2200      	movs	r2, #0
 80061ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80061ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3718      	adds	r7, #24
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b086      	sub	sp, #24
 80061dc:	af00      	add	r7, sp, #0
 80061de:	60f8      	str	r0, [r7, #12]
 80061e0:	60b9      	str	r1, [r7, #8]
 80061e2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80061e4:	2300      	movs	r3, #0
 80061e6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061ee:	2b01      	cmp	r3, #1
 80061f0:	d101      	bne.n	80061f6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80061f2:	2302      	movs	r3, #2
 80061f4:	e0ae      	b.n	8006354 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2201      	movs	r2, #1
 80061fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2b0c      	cmp	r3, #12
 8006202:	f200 809f 	bhi.w	8006344 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006206:	a201      	add	r2, pc, #4	@ (adr r2, 800620c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800620c:	08006241 	.word	0x08006241
 8006210:	08006345 	.word	0x08006345
 8006214:	08006345 	.word	0x08006345
 8006218:	08006345 	.word	0x08006345
 800621c:	08006281 	.word	0x08006281
 8006220:	08006345 	.word	0x08006345
 8006224:	08006345 	.word	0x08006345
 8006228:	08006345 	.word	0x08006345
 800622c:	080062c3 	.word	0x080062c3
 8006230:	08006345 	.word	0x08006345
 8006234:	08006345 	.word	0x08006345
 8006238:	08006345 	.word	0x08006345
 800623c:	08006303 	.word	0x08006303
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	68b9      	ldr	r1, [r7, #8]
 8006246:	4618      	mov	r0, r3
 8006248:	f000 fa5c 	bl	8006704 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	699a      	ldr	r2, [r3, #24]
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f042 0208 	orr.w	r2, r2, #8
 800625a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	699a      	ldr	r2, [r3, #24]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f022 0204 	bic.w	r2, r2, #4
 800626a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	6999      	ldr	r1, [r3, #24]
 8006272:	68bb      	ldr	r3, [r7, #8]
 8006274:	691a      	ldr	r2, [r3, #16]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	430a      	orrs	r2, r1
 800627c:	619a      	str	r2, [r3, #24]
      break;
 800627e:	e064      	b.n	800634a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68b9      	ldr	r1, [r7, #8]
 8006286:	4618      	mov	r0, r3
 8006288:	f000 faac 	bl	80067e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	699a      	ldr	r2, [r3, #24]
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800629a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	699a      	ldr	r2, [r3, #24]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	6999      	ldr	r1, [r3, #24]
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	021a      	lsls	r2, r3, #8
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	430a      	orrs	r2, r1
 80062be:	619a      	str	r2, [r3, #24]
      break;
 80062c0:	e043      	b.n	800634a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	68b9      	ldr	r1, [r7, #8]
 80062c8:	4618      	mov	r0, r3
 80062ca:	f000 fb01 	bl	80068d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	69da      	ldr	r2, [r3, #28]
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f042 0208 	orr.w	r2, r2, #8
 80062dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	69da      	ldr	r2, [r3, #28]
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f022 0204 	bic.w	r2, r2, #4
 80062ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	69d9      	ldr	r1, [r3, #28]
 80062f4:	68bb      	ldr	r3, [r7, #8]
 80062f6:	691a      	ldr	r2, [r3, #16]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	430a      	orrs	r2, r1
 80062fe:	61da      	str	r2, [r3, #28]
      break;
 8006300:	e023      	b.n	800634a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	68b9      	ldr	r1, [r7, #8]
 8006308:	4618      	mov	r0, r3
 800630a:	f000 fb55 	bl	80069b8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	69da      	ldr	r2, [r3, #28]
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800631c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	69da      	ldr	r2, [r3, #28]
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800632c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	69d9      	ldr	r1, [r3, #28]
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	691b      	ldr	r3, [r3, #16]
 8006338:	021a      	lsls	r2, r3, #8
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	430a      	orrs	r2, r1
 8006340:	61da      	str	r2, [r3, #28]
      break;
 8006342:	e002      	b.n	800634a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006344:	2301      	movs	r3, #1
 8006346:	75fb      	strb	r3, [r7, #23]
      break;
 8006348:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	2200      	movs	r2, #0
 800634e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006352:	7dfb      	ldrb	r3, [r7, #23]
}
 8006354:	4618      	mov	r0, r3
 8006356:	3718      	adds	r7, #24
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}

0800635c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800635c:	b580      	push	{r7, lr}
 800635e:	b084      	sub	sp, #16
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
 8006364:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006366:	2300      	movs	r3, #0
 8006368:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006370:	2b01      	cmp	r3, #1
 8006372:	d101      	bne.n	8006378 <HAL_TIM_ConfigClockSource+0x1c>
 8006374:	2302      	movs	r3, #2
 8006376:	e0b4      	b.n	80064e2 <HAL_TIM_ConfigClockSource+0x186>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2201      	movs	r2, #1
 800637c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2202      	movs	r2, #2
 8006384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006390:	68bb      	ldr	r3, [r7, #8]
 8006392:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006396:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006398:	68bb      	ldr	r3, [r7, #8]
 800639a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800639e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	68ba      	ldr	r2, [r7, #8]
 80063a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063b0:	d03e      	beq.n	8006430 <HAL_TIM_ConfigClockSource+0xd4>
 80063b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063b6:	f200 8087 	bhi.w	80064c8 <HAL_TIM_ConfigClockSource+0x16c>
 80063ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063be:	f000 8086 	beq.w	80064ce <HAL_TIM_ConfigClockSource+0x172>
 80063c2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063c6:	d87f      	bhi.n	80064c8 <HAL_TIM_ConfigClockSource+0x16c>
 80063c8:	2b70      	cmp	r3, #112	@ 0x70
 80063ca:	d01a      	beq.n	8006402 <HAL_TIM_ConfigClockSource+0xa6>
 80063cc:	2b70      	cmp	r3, #112	@ 0x70
 80063ce:	d87b      	bhi.n	80064c8 <HAL_TIM_ConfigClockSource+0x16c>
 80063d0:	2b60      	cmp	r3, #96	@ 0x60
 80063d2:	d050      	beq.n	8006476 <HAL_TIM_ConfigClockSource+0x11a>
 80063d4:	2b60      	cmp	r3, #96	@ 0x60
 80063d6:	d877      	bhi.n	80064c8 <HAL_TIM_ConfigClockSource+0x16c>
 80063d8:	2b50      	cmp	r3, #80	@ 0x50
 80063da:	d03c      	beq.n	8006456 <HAL_TIM_ConfigClockSource+0xfa>
 80063dc:	2b50      	cmp	r3, #80	@ 0x50
 80063de:	d873      	bhi.n	80064c8 <HAL_TIM_ConfigClockSource+0x16c>
 80063e0:	2b40      	cmp	r3, #64	@ 0x40
 80063e2:	d058      	beq.n	8006496 <HAL_TIM_ConfigClockSource+0x13a>
 80063e4:	2b40      	cmp	r3, #64	@ 0x40
 80063e6:	d86f      	bhi.n	80064c8 <HAL_TIM_ConfigClockSource+0x16c>
 80063e8:	2b30      	cmp	r3, #48	@ 0x30
 80063ea:	d064      	beq.n	80064b6 <HAL_TIM_ConfigClockSource+0x15a>
 80063ec:	2b30      	cmp	r3, #48	@ 0x30
 80063ee:	d86b      	bhi.n	80064c8 <HAL_TIM_ConfigClockSource+0x16c>
 80063f0:	2b20      	cmp	r3, #32
 80063f2:	d060      	beq.n	80064b6 <HAL_TIM_ConfigClockSource+0x15a>
 80063f4:	2b20      	cmp	r3, #32
 80063f6:	d867      	bhi.n	80064c8 <HAL_TIM_ConfigClockSource+0x16c>
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d05c      	beq.n	80064b6 <HAL_TIM_ConfigClockSource+0x15a>
 80063fc:	2b10      	cmp	r3, #16
 80063fe:	d05a      	beq.n	80064b6 <HAL_TIM_ConfigClockSource+0x15a>
 8006400:	e062      	b.n	80064c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6818      	ldr	r0, [r3, #0]
 8006406:	683b      	ldr	r3, [r7, #0]
 8006408:	6899      	ldr	r1, [r3, #8]
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	685a      	ldr	r2, [r3, #4]
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	68db      	ldr	r3, [r3, #12]
 8006412:	f000 fccb 	bl	8006dac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800641e:	68bb      	ldr	r3, [r7, #8]
 8006420:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006424:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	68ba      	ldr	r2, [r7, #8]
 800642c:	609a      	str	r2, [r3, #8]
      break;
 800642e:	e04f      	b.n	80064d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	6818      	ldr	r0, [r3, #0]
 8006434:	683b      	ldr	r3, [r7, #0]
 8006436:	6899      	ldr	r1, [r3, #8]
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	685a      	ldr	r2, [r3, #4]
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	68db      	ldr	r3, [r3, #12]
 8006440:	f000 fcb4 	bl	8006dac <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	689a      	ldr	r2, [r3, #8]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006452:	609a      	str	r2, [r3, #8]
      break;
 8006454:	e03c      	b.n	80064d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6818      	ldr	r0, [r3, #0]
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	6859      	ldr	r1, [r3, #4]
 800645e:	683b      	ldr	r3, [r7, #0]
 8006460:	68db      	ldr	r3, [r3, #12]
 8006462:	461a      	mov	r2, r3
 8006464:	f000 fb72 	bl	8006b4c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	2150      	movs	r1, #80	@ 0x50
 800646e:	4618      	mov	r0, r3
 8006470:	f000 fc81 	bl	8006d76 <TIM_ITRx_SetConfig>
      break;
 8006474:	e02c      	b.n	80064d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6818      	ldr	r0, [r3, #0]
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	6859      	ldr	r1, [r3, #4]
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	461a      	mov	r2, r3
 8006484:	f000 fbce 	bl	8006c24 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	2160      	movs	r1, #96	@ 0x60
 800648e:	4618      	mov	r0, r3
 8006490:	f000 fc71 	bl	8006d76 <TIM_ITRx_SetConfig>
      break;
 8006494:	e01c      	b.n	80064d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6818      	ldr	r0, [r3, #0]
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	6859      	ldr	r1, [r3, #4]
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	461a      	mov	r2, r3
 80064a4:	f000 fb52 	bl	8006b4c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	2140      	movs	r1, #64	@ 0x40
 80064ae:	4618      	mov	r0, r3
 80064b0:	f000 fc61 	bl	8006d76 <TIM_ITRx_SetConfig>
      break;
 80064b4:	e00c      	b.n	80064d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681a      	ldr	r2, [r3, #0]
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4619      	mov	r1, r3
 80064c0:	4610      	mov	r0, r2
 80064c2:	f000 fc58 	bl	8006d76 <TIM_ITRx_SetConfig>
      break;
 80064c6:	e003      	b.n	80064d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80064c8:	2301      	movs	r3, #1
 80064ca:	73fb      	strb	r3, [r7, #15]
      break;
 80064cc:	e000      	b.n	80064d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80064ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80064e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3710      	adds	r7, #16
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
	...

080064ec <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064ec:	b480      	push	{r7}
 80064ee:	b085      	sub	sp, #20
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80064f6:	2300      	movs	r3, #0
 80064f8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80064fa:	683b      	ldr	r3, [r7, #0]
 80064fc:	2b0c      	cmp	r3, #12
 80064fe:	d831      	bhi.n	8006564 <HAL_TIM_ReadCapturedValue+0x78>
 8006500:	a201      	add	r2, pc, #4	@ (adr r2, 8006508 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006502:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006506:	bf00      	nop
 8006508:	0800653d 	.word	0x0800653d
 800650c:	08006565 	.word	0x08006565
 8006510:	08006565 	.word	0x08006565
 8006514:	08006565 	.word	0x08006565
 8006518:	08006547 	.word	0x08006547
 800651c:	08006565 	.word	0x08006565
 8006520:	08006565 	.word	0x08006565
 8006524:	08006565 	.word	0x08006565
 8006528:	08006551 	.word	0x08006551
 800652c:	08006565 	.word	0x08006565
 8006530:	08006565 	.word	0x08006565
 8006534:	08006565 	.word	0x08006565
 8006538:	0800655b 	.word	0x0800655b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006542:	60fb      	str	r3, [r7, #12]

      break;
 8006544:	e00f      	b.n	8006566 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800654c:	60fb      	str	r3, [r7, #12]

      break;
 800654e:	e00a      	b.n	8006566 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006556:	60fb      	str	r3, [r7, #12]

      break;
 8006558:	e005      	b.n	8006566 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006560:	60fb      	str	r3, [r7, #12]

      break;
 8006562:	e000      	b.n	8006566 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006564:	bf00      	nop
  }

  return tmpreg;
 8006566:	68fb      	ldr	r3, [r7, #12]
}
 8006568:	4618      	mov	r0, r3
 800656a:	3714      	adds	r7, #20
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006574:	b480      	push	{r7}
 8006576:	b083      	sub	sp, #12
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800657c:	bf00      	nop
 800657e:	370c      	adds	r7, #12
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006590:	bf00      	nop
 8006592:	370c      	adds	r7, #12
 8006594:	46bd      	mov	sp, r7
 8006596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659a:	4770      	bx	lr

0800659c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800659c:	b480      	push	{r7}
 800659e:	b083      	sub	sp, #12
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80065a4:	bf00      	nop
 80065a6:	370c      	adds	r7, #12
 80065a8:	46bd      	mov	sp, r7
 80065aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ae:	4770      	bx	lr

080065b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80065b0:	b480      	push	{r7}
 80065b2:	b083      	sub	sp, #12
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80065b8:	bf00      	nop
 80065ba:	370c      	adds	r7, #12
 80065bc:	46bd      	mov	sp, r7
 80065be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c2:	4770      	bx	lr

080065c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80065c4:	b480      	push	{r7}
 80065c6:	b085      	sub	sp, #20
 80065c8:	af00      	add	r7, sp, #0
 80065ca:	6078      	str	r0, [r7, #4]
 80065cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	4a40      	ldr	r2, [pc, #256]	@ (80066d8 <TIM_Base_SetConfig+0x114>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d013      	beq.n	8006604 <TIM_Base_SetConfig+0x40>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065e2:	d00f      	beq.n	8006604 <TIM_Base_SetConfig+0x40>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	4a3d      	ldr	r2, [pc, #244]	@ (80066dc <TIM_Base_SetConfig+0x118>)
 80065e8:	4293      	cmp	r3, r2
 80065ea:	d00b      	beq.n	8006604 <TIM_Base_SetConfig+0x40>
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	4a3c      	ldr	r2, [pc, #240]	@ (80066e0 <TIM_Base_SetConfig+0x11c>)
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d007      	beq.n	8006604 <TIM_Base_SetConfig+0x40>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	4a3b      	ldr	r2, [pc, #236]	@ (80066e4 <TIM_Base_SetConfig+0x120>)
 80065f8:	4293      	cmp	r3, r2
 80065fa:	d003      	beq.n	8006604 <TIM_Base_SetConfig+0x40>
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	4a3a      	ldr	r2, [pc, #232]	@ (80066e8 <TIM_Base_SetConfig+0x124>)
 8006600:	4293      	cmp	r3, r2
 8006602:	d108      	bne.n	8006616 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800660a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	685b      	ldr	r3, [r3, #4]
 8006610:	68fa      	ldr	r2, [r7, #12]
 8006612:	4313      	orrs	r3, r2
 8006614:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	4a2f      	ldr	r2, [pc, #188]	@ (80066d8 <TIM_Base_SetConfig+0x114>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d02b      	beq.n	8006676 <TIM_Base_SetConfig+0xb2>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006624:	d027      	beq.n	8006676 <TIM_Base_SetConfig+0xb2>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	4a2c      	ldr	r2, [pc, #176]	@ (80066dc <TIM_Base_SetConfig+0x118>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d023      	beq.n	8006676 <TIM_Base_SetConfig+0xb2>
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	4a2b      	ldr	r2, [pc, #172]	@ (80066e0 <TIM_Base_SetConfig+0x11c>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d01f      	beq.n	8006676 <TIM_Base_SetConfig+0xb2>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	4a2a      	ldr	r2, [pc, #168]	@ (80066e4 <TIM_Base_SetConfig+0x120>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d01b      	beq.n	8006676 <TIM_Base_SetConfig+0xb2>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4a29      	ldr	r2, [pc, #164]	@ (80066e8 <TIM_Base_SetConfig+0x124>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d017      	beq.n	8006676 <TIM_Base_SetConfig+0xb2>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	4a28      	ldr	r2, [pc, #160]	@ (80066ec <TIM_Base_SetConfig+0x128>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d013      	beq.n	8006676 <TIM_Base_SetConfig+0xb2>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	4a27      	ldr	r2, [pc, #156]	@ (80066f0 <TIM_Base_SetConfig+0x12c>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d00f      	beq.n	8006676 <TIM_Base_SetConfig+0xb2>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	4a26      	ldr	r2, [pc, #152]	@ (80066f4 <TIM_Base_SetConfig+0x130>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d00b      	beq.n	8006676 <TIM_Base_SetConfig+0xb2>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	4a25      	ldr	r2, [pc, #148]	@ (80066f8 <TIM_Base_SetConfig+0x134>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d007      	beq.n	8006676 <TIM_Base_SetConfig+0xb2>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	4a24      	ldr	r2, [pc, #144]	@ (80066fc <TIM_Base_SetConfig+0x138>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d003      	beq.n	8006676 <TIM_Base_SetConfig+0xb2>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	4a23      	ldr	r2, [pc, #140]	@ (8006700 <TIM_Base_SetConfig+0x13c>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d108      	bne.n	8006688 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800667c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800667e:	683b      	ldr	r3, [r7, #0]
 8006680:	68db      	ldr	r3, [r3, #12]
 8006682:	68fa      	ldr	r2, [r7, #12]
 8006684:	4313      	orrs	r3, r2
 8006686:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800668e:	683b      	ldr	r3, [r7, #0]
 8006690:	695b      	ldr	r3, [r3, #20]
 8006692:	4313      	orrs	r3, r2
 8006694:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	68fa      	ldr	r2, [r7, #12]
 800669a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	689a      	ldr	r2, [r3, #8]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	4a0a      	ldr	r2, [pc, #40]	@ (80066d8 <TIM_Base_SetConfig+0x114>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d003      	beq.n	80066bc <TIM_Base_SetConfig+0xf8>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a0c      	ldr	r2, [pc, #48]	@ (80066e8 <TIM_Base_SetConfig+0x124>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d103      	bne.n	80066c4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	691a      	ldr	r2, [r3, #16]
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2201      	movs	r2, #1
 80066c8:	615a      	str	r2, [r3, #20]
}
 80066ca:	bf00      	nop
 80066cc:	3714      	adds	r7, #20
 80066ce:	46bd      	mov	sp, r7
 80066d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d4:	4770      	bx	lr
 80066d6:	bf00      	nop
 80066d8:	40010000 	.word	0x40010000
 80066dc:	40000400 	.word	0x40000400
 80066e0:	40000800 	.word	0x40000800
 80066e4:	40000c00 	.word	0x40000c00
 80066e8:	40010400 	.word	0x40010400
 80066ec:	40014000 	.word	0x40014000
 80066f0:	40014400 	.word	0x40014400
 80066f4:	40014800 	.word	0x40014800
 80066f8:	40001800 	.word	0x40001800
 80066fc:	40001c00 	.word	0x40001c00
 8006700:	40002000 	.word	0x40002000

08006704 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006704:	b480      	push	{r7}
 8006706:	b087      	sub	sp, #28
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6a1b      	ldr	r3, [r3, #32]
 8006712:	f023 0201 	bic.w	r2, r3, #1
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6a1b      	ldr	r3, [r3, #32]
 800671e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	699b      	ldr	r3, [r3, #24]
 800672a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800672c:	68fb      	ldr	r3, [r7, #12]
 800672e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006732:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	f023 0303 	bic.w	r3, r3, #3
 800673a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	681b      	ldr	r3, [r3, #0]
 8006740:	68fa      	ldr	r2, [r7, #12]
 8006742:	4313      	orrs	r3, r2
 8006744:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	f023 0302 	bic.w	r3, r3, #2
 800674c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	697a      	ldr	r2, [r7, #20]
 8006754:	4313      	orrs	r3, r2
 8006756:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	4a20      	ldr	r2, [pc, #128]	@ (80067dc <TIM_OC1_SetConfig+0xd8>)
 800675c:	4293      	cmp	r3, r2
 800675e:	d003      	beq.n	8006768 <TIM_OC1_SetConfig+0x64>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	4a1f      	ldr	r2, [pc, #124]	@ (80067e0 <TIM_OC1_SetConfig+0xdc>)
 8006764:	4293      	cmp	r3, r2
 8006766:	d10c      	bne.n	8006782 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	f023 0308 	bic.w	r3, r3, #8
 800676e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006770:	683b      	ldr	r3, [r7, #0]
 8006772:	68db      	ldr	r3, [r3, #12]
 8006774:	697a      	ldr	r2, [r7, #20]
 8006776:	4313      	orrs	r3, r2
 8006778:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	f023 0304 	bic.w	r3, r3, #4
 8006780:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	4a15      	ldr	r2, [pc, #84]	@ (80067dc <TIM_OC1_SetConfig+0xd8>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d003      	beq.n	8006792 <TIM_OC1_SetConfig+0x8e>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	4a14      	ldr	r2, [pc, #80]	@ (80067e0 <TIM_OC1_SetConfig+0xdc>)
 800678e:	4293      	cmp	r3, r2
 8006790:	d111      	bne.n	80067b6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006792:	693b      	ldr	r3, [r7, #16]
 8006794:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006798:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80067a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80067a2:	683b      	ldr	r3, [r7, #0]
 80067a4:	695b      	ldr	r3, [r3, #20]
 80067a6:	693a      	ldr	r2, [r7, #16]
 80067a8:	4313      	orrs	r3, r2
 80067aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	699b      	ldr	r3, [r3, #24]
 80067b0:	693a      	ldr	r2, [r7, #16]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	693a      	ldr	r2, [r7, #16]
 80067ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80067c2:	683b      	ldr	r3, [r7, #0]
 80067c4:	685a      	ldr	r2, [r3, #4]
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	697a      	ldr	r2, [r7, #20]
 80067ce:	621a      	str	r2, [r3, #32]
}
 80067d0:	bf00      	nop
 80067d2:	371c      	adds	r7, #28
 80067d4:	46bd      	mov	sp, r7
 80067d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067da:	4770      	bx	lr
 80067dc:	40010000 	.word	0x40010000
 80067e0:	40010400 	.word	0x40010400

080067e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80067e4:	b480      	push	{r7}
 80067e6:	b087      	sub	sp, #28
 80067e8:	af00      	add	r7, sp, #0
 80067ea:	6078      	str	r0, [r7, #4]
 80067ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6a1b      	ldr	r3, [r3, #32]
 80067f2:	f023 0210 	bic.w	r2, r3, #16
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6a1b      	ldr	r3, [r3, #32]
 80067fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	685b      	ldr	r3, [r3, #4]
 8006804:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	699b      	ldr	r3, [r3, #24]
 800680a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006812:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800681a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	021b      	lsls	r3, r3, #8
 8006822:	68fa      	ldr	r2, [r7, #12]
 8006824:	4313      	orrs	r3, r2
 8006826:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006828:	697b      	ldr	r3, [r7, #20]
 800682a:	f023 0320 	bic.w	r3, r3, #32
 800682e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006830:	683b      	ldr	r3, [r7, #0]
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	011b      	lsls	r3, r3, #4
 8006836:	697a      	ldr	r2, [r7, #20]
 8006838:	4313      	orrs	r3, r2
 800683a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	4a22      	ldr	r2, [pc, #136]	@ (80068c8 <TIM_OC2_SetConfig+0xe4>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d003      	beq.n	800684c <TIM_OC2_SetConfig+0x68>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	4a21      	ldr	r2, [pc, #132]	@ (80068cc <TIM_OC2_SetConfig+0xe8>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d10d      	bne.n	8006868 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800684c:	697b      	ldr	r3, [r7, #20]
 800684e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006852:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006854:	683b      	ldr	r3, [r7, #0]
 8006856:	68db      	ldr	r3, [r3, #12]
 8006858:	011b      	lsls	r3, r3, #4
 800685a:	697a      	ldr	r2, [r7, #20]
 800685c:	4313      	orrs	r3, r2
 800685e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006866:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	4a17      	ldr	r2, [pc, #92]	@ (80068c8 <TIM_OC2_SetConfig+0xe4>)
 800686c:	4293      	cmp	r3, r2
 800686e:	d003      	beq.n	8006878 <TIM_OC2_SetConfig+0x94>
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	4a16      	ldr	r2, [pc, #88]	@ (80068cc <TIM_OC2_SetConfig+0xe8>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d113      	bne.n	80068a0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006878:	693b      	ldr	r3, [r7, #16]
 800687a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800687e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006880:	693b      	ldr	r3, [r7, #16]
 8006882:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006886:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006888:	683b      	ldr	r3, [r7, #0]
 800688a:	695b      	ldr	r3, [r3, #20]
 800688c:	009b      	lsls	r3, r3, #2
 800688e:	693a      	ldr	r2, [r7, #16]
 8006890:	4313      	orrs	r3, r2
 8006892:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006894:	683b      	ldr	r3, [r7, #0]
 8006896:	699b      	ldr	r3, [r3, #24]
 8006898:	009b      	lsls	r3, r3, #2
 800689a:	693a      	ldr	r2, [r7, #16]
 800689c:	4313      	orrs	r3, r2
 800689e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	693a      	ldr	r2, [r7, #16]
 80068a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	68fa      	ldr	r2, [r7, #12]
 80068aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	685a      	ldr	r2, [r3, #4]
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	697a      	ldr	r2, [r7, #20]
 80068b8:	621a      	str	r2, [r3, #32]
}
 80068ba:	bf00      	nop
 80068bc:	371c      	adds	r7, #28
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr
 80068c6:	bf00      	nop
 80068c8:	40010000 	.word	0x40010000
 80068cc:	40010400 	.word	0x40010400

080068d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b087      	sub	sp, #28
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6a1b      	ldr	r3, [r3, #32]
 80068de:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a1b      	ldr	r3, [r3, #32]
 80068ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	69db      	ldr	r3, [r3, #28]
 80068f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	f023 0303 	bic.w	r3, r3, #3
 8006906:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	68fa      	ldr	r2, [r7, #12]
 800690e:	4313      	orrs	r3, r2
 8006910:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006918:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800691a:	683b      	ldr	r3, [r7, #0]
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	021b      	lsls	r3, r3, #8
 8006920:	697a      	ldr	r2, [r7, #20]
 8006922:	4313      	orrs	r3, r2
 8006924:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a21      	ldr	r2, [pc, #132]	@ (80069b0 <TIM_OC3_SetConfig+0xe0>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d003      	beq.n	8006936 <TIM_OC3_SetConfig+0x66>
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	4a20      	ldr	r2, [pc, #128]	@ (80069b4 <TIM_OC3_SetConfig+0xe4>)
 8006932:	4293      	cmp	r3, r2
 8006934:	d10d      	bne.n	8006952 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800693c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	68db      	ldr	r3, [r3, #12]
 8006942:	021b      	lsls	r3, r3, #8
 8006944:	697a      	ldr	r2, [r7, #20]
 8006946:	4313      	orrs	r3, r2
 8006948:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800694a:	697b      	ldr	r3, [r7, #20]
 800694c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006950:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	4a16      	ldr	r2, [pc, #88]	@ (80069b0 <TIM_OC3_SetConfig+0xe0>)
 8006956:	4293      	cmp	r3, r2
 8006958:	d003      	beq.n	8006962 <TIM_OC3_SetConfig+0x92>
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	4a15      	ldr	r2, [pc, #84]	@ (80069b4 <TIM_OC3_SetConfig+0xe4>)
 800695e:	4293      	cmp	r3, r2
 8006960:	d113      	bne.n	800698a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006968:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006970:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006972:	683b      	ldr	r3, [r7, #0]
 8006974:	695b      	ldr	r3, [r3, #20]
 8006976:	011b      	lsls	r3, r3, #4
 8006978:	693a      	ldr	r2, [r7, #16]
 800697a:	4313      	orrs	r3, r2
 800697c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	699b      	ldr	r3, [r3, #24]
 8006982:	011b      	lsls	r3, r3, #4
 8006984:	693a      	ldr	r2, [r7, #16]
 8006986:	4313      	orrs	r3, r2
 8006988:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	693a      	ldr	r2, [r7, #16]
 800698e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	68fa      	ldr	r2, [r7, #12]
 8006994:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006996:	683b      	ldr	r3, [r7, #0]
 8006998:	685a      	ldr	r2, [r3, #4]
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	697a      	ldr	r2, [r7, #20]
 80069a2:	621a      	str	r2, [r3, #32]
}
 80069a4:	bf00      	nop
 80069a6:	371c      	adds	r7, #28
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr
 80069b0:	40010000 	.word	0x40010000
 80069b4:	40010400 	.word	0x40010400

080069b8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80069b8:	b480      	push	{r7}
 80069ba:	b087      	sub	sp, #28
 80069bc:	af00      	add	r7, sp, #0
 80069be:	6078      	str	r0, [r7, #4]
 80069c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6a1b      	ldr	r3, [r3, #32]
 80069c6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a1b      	ldr	r3, [r3, #32]
 80069d2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	685b      	ldr	r3, [r3, #4]
 80069d8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	69db      	ldr	r3, [r3, #28]
 80069de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80069ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	021b      	lsls	r3, r3, #8
 80069f6:	68fa      	ldr	r2, [r7, #12]
 80069f8:	4313      	orrs	r3, r2
 80069fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006a02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	031b      	lsls	r3, r3, #12
 8006a0a:	693a      	ldr	r2, [r7, #16]
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	4a12      	ldr	r2, [pc, #72]	@ (8006a5c <TIM_OC4_SetConfig+0xa4>)
 8006a14:	4293      	cmp	r3, r2
 8006a16:	d003      	beq.n	8006a20 <TIM_OC4_SetConfig+0x68>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	4a11      	ldr	r2, [pc, #68]	@ (8006a60 <TIM_OC4_SetConfig+0xa8>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d109      	bne.n	8006a34 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a26:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	695b      	ldr	r3, [r3, #20]
 8006a2c:	019b      	lsls	r3, r3, #6
 8006a2e:	697a      	ldr	r2, [r7, #20]
 8006a30:	4313      	orrs	r3, r2
 8006a32:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	697a      	ldr	r2, [r7, #20]
 8006a38:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	68fa      	ldr	r2, [r7, #12]
 8006a3e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	685a      	ldr	r2, [r3, #4]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	693a      	ldr	r2, [r7, #16]
 8006a4c:	621a      	str	r2, [r3, #32]
}
 8006a4e:	bf00      	nop
 8006a50:	371c      	adds	r7, #28
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr
 8006a5a:	bf00      	nop
 8006a5c:	40010000 	.word	0x40010000
 8006a60:	40010400 	.word	0x40010400

08006a64 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b087      	sub	sp, #28
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	60f8      	str	r0, [r7, #12]
 8006a6c:	60b9      	str	r1, [r7, #8]
 8006a6e:	607a      	str	r2, [r7, #4]
 8006a70:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	6a1b      	ldr	r3, [r3, #32]
 8006a76:	f023 0201 	bic.w	r2, r3, #1
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	699b      	ldr	r3, [r3, #24]
 8006a82:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	6a1b      	ldr	r3, [r3, #32]
 8006a88:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	4a28      	ldr	r2, [pc, #160]	@ (8006b30 <TIM_TI1_SetConfig+0xcc>)
 8006a8e:	4293      	cmp	r3, r2
 8006a90:	d01b      	beq.n	8006aca <TIM_TI1_SetConfig+0x66>
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a98:	d017      	beq.n	8006aca <TIM_TI1_SetConfig+0x66>
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	4a25      	ldr	r2, [pc, #148]	@ (8006b34 <TIM_TI1_SetConfig+0xd0>)
 8006a9e:	4293      	cmp	r3, r2
 8006aa0:	d013      	beq.n	8006aca <TIM_TI1_SetConfig+0x66>
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	4a24      	ldr	r2, [pc, #144]	@ (8006b38 <TIM_TI1_SetConfig+0xd4>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d00f      	beq.n	8006aca <TIM_TI1_SetConfig+0x66>
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	4a23      	ldr	r2, [pc, #140]	@ (8006b3c <TIM_TI1_SetConfig+0xd8>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d00b      	beq.n	8006aca <TIM_TI1_SetConfig+0x66>
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	4a22      	ldr	r2, [pc, #136]	@ (8006b40 <TIM_TI1_SetConfig+0xdc>)
 8006ab6:	4293      	cmp	r3, r2
 8006ab8:	d007      	beq.n	8006aca <TIM_TI1_SetConfig+0x66>
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	4a21      	ldr	r2, [pc, #132]	@ (8006b44 <TIM_TI1_SetConfig+0xe0>)
 8006abe:	4293      	cmp	r3, r2
 8006ac0:	d003      	beq.n	8006aca <TIM_TI1_SetConfig+0x66>
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	4a20      	ldr	r2, [pc, #128]	@ (8006b48 <TIM_TI1_SetConfig+0xe4>)
 8006ac6:	4293      	cmp	r3, r2
 8006ac8:	d101      	bne.n	8006ace <TIM_TI1_SetConfig+0x6a>
 8006aca:	2301      	movs	r3, #1
 8006acc:	e000      	b.n	8006ad0 <TIM_TI1_SetConfig+0x6c>
 8006ace:	2300      	movs	r3, #0
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d008      	beq.n	8006ae6 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8006ad4:	697b      	ldr	r3, [r7, #20]
 8006ad6:	f023 0303 	bic.w	r3, r3, #3
 8006ada:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8006adc:	697a      	ldr	r2, [r7, #20]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	4313      	orrs	r3, r2
 8006ae2:	617b      	str	r3, [r7, #20]
 8006ae4:	e003      	b.n	8006aee <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8006ae6:	697b      	ldr	r3, [r7, #20]
 8006ae8:	f043 0301 	orr.w	r3, r3, #1
 8006aec:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006af4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	011b      	lsls	r3, r3, #4
 8006afa:	b2db      	uxtb	r3, r3
 8006afc:	697a      	ldr	r2, [r7, #20]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b02:	693b      	ldr	r3, [r7, #16]
 8006b04:	f023 030a 	bic.w	r3, r3, #10
 8006b08:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	f003 030a 	and.w	r3, r3, #10
 8006b10:	693a      	ldr	r2, [r7, #16]
 8006b12:	4313      	orrs	r3, r2
 8006b14:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	697a      	ldr	r2, [r7, #20]
 8006b1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	693a      	ldr	r2, [r7, #16]
 8006b20:	621a      	str	r2, [r3, #32]
}
 8006b22:	bf00      	nop
 8006b24:	371c      	adds	r7, #28
 8006b26:	46bd      	mov	sp, r7
 8006b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2c:	4770      	bx	lr
 8006b2e:	bf00      	nop
 8006b30:	40010000 	.word	0x40010000
 8006b34:	40000400 	.word	0x40000400
 8006b38:	40000800 	.word	0x40000800
 8006b3c:	40000c00 	.word	0x40000c00
 8006b40:	40010400 	.word	0x40010400
 8006b44:	40014000 	.word	0x40014000
 8006b48:	40001800 	.word	0x40001800

08006b4c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b087      	sub	sp, #28
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	60f8      	str	r0, [r7, #12]
 8006b54:	60b9      	str	r1, [r7, #8]
 8006b56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6a1b      	ldr	r3, [r3, #32]
 8006b5c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6a1b      	ldr	r3, [r3, #32]
 8006b62:	f023 0201 	bic.w	r2, r3, #1
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	699b      	ldr	r3, [r3, #24]
 8006b6e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006b76:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	011b      	lsls	r3, r3, #4
 8006b7c:	693a      	ldr	r2, [r7, #16]
 8006b7e:	4313      	orrs	r3, r2
 8006b80:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b82:	697b      	ldr	r3, [r7, #20]
 8006b84:	f023 030a 	bic.w	r3, r3, #10
 8006b88:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006b8a:	697a      	ldr	r2, [r7, #20]
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	4313      	orrs	r3, r2
 8006b90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	693a      	ldr	r2, [r7, #16]
 8006b96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	697a      	ldr	r2, [r7, #20]
 8006b9c:	621a      	str	r2, [r3, #32]
}
 8006b9e:	bf00      	nop
 8006ba0:	371c      	adds	r7, #28
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr

08006baa <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006baa:	b480      	push	{r7}
 8006bac:	b087      	sub	sp, #28
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	60f8      	str	r0, [r7, #12]
 8006bb2:	60b9      	str	r1, [r7, #8]
 8006bb4:	607a      	str	r2, [r7, #4]
 8006bb6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	6a1b      	ldr	r3, [r3, #32]
 8006bbc:	f023 0210 	bic.w	r2, r3, #16
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	699b      	ldr	r3, [r3, #24]
 8006bc8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	6a1b      	ldr	r3, [r3, #32]
 8006bce:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006bd0:	697b      	ldr	r3, [r7, #20]
 8006bd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006bd6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	021b      	lsls	r3, r3, #8
 8006bdc:	697a      	ldr	r2, [r7, #20]
 8006bde:	4313      	orrs	r3, r2
 8006be0:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006be8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8006bea:	683b      	ldr	r3, [r7, #0]
 8006bec:	031b      	lsls	r3, r3, #12
 8006bee:	b29b      	uxth	r3, r3
 8006bf0:	697a      	ldr	r2, [r7, #20]
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006bf6:	693b      	ldr	r3, [r7, #16]
 8006bf8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006bfc:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	011b      	lsls	r3, r3, #4
 8006c02:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8006c06:	693a      	ldr	r2, [r7, #16]
 8006c08:	4313      	orrs	r3, r2
 8006c0a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	697a      	ldr	r2, [r7, #20]
 8006c10:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c12:	68fb      	ldr	r3, [r7, #12]
 8006c14:	693a      	ldr	r2, [r7, #16]
 8006c16:	621a      	str	r2, [r3, #32]
}
 8006c18:	bf00      	nop
 8006c1a:	371c      	adds	r7, #28
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr

08006c24 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b087      	sub	sp, #28
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	60f8      	str	r0, [r7, #12]
 8006c2c:	60b9      	str	r1, [r7, #8]
 8006c2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	6a1b      	ldr	r3, [r3, #32]
 8006c34:	f023 0210 	bic.w	r2, r3, #16
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	699b      	ldr	r3, [r3, #24]
 8006c40:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6a1b      	ldr	r3, [r3, #32]
 8006c46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c48:	697b      	ldr	r3, [r7, #20]
 8006c4a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006c4e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	031b      	lsls	r3, r3, #12
 8006c54:	697a      	ldr	r2, [r7, #20]
 8006c56:	4313      	orrs	r3, r2
 8006c58:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c5a:	693b      	ldr	r3, [r7, #16]
 8006c5c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006c60:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c62:	68bb      	ldr	r3, [r7, #8]
 8006c64:	011b      	lsls	r3, r3, #4
 8006c66:	693a      	ldr	r2, [r7, #16]
 8006c68:	4313      	orrs	r3, r2
 8006c6a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	697a      	ldr	r2, [r7, #20]
 8006c70:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	693a      	ldr	r2, [r7, #16]
 8006c76:	621a      	str	r2, [r3, #32]
}
 8006c78:	bf00      	nop
 8006c7a:	371c      	adds	r7, #28
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c82:	4770      	bx	lr

08006c84 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006c84:	b480      	push	{r7}
 8006c86:	b087      	sub	sp, #28
 8006c88:	af00      	add	r7, sp, #0
 8006c8a:	60f8      	str	r0, [r7, #12]
 8006c8c:	60b9      	str	r1, [r7, #8]
 8006c8e:	607a      	str	r2, [r7, #4]
 8006c90:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	6a1b      	ldr	r3, [r3, #32]
 8006c96:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	69db      	ldr	r3, [r3, #28]
 8006ca2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	6a1b      	ldr	r3, [r3, #32]
 8006ca8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006caa:	697b      	ldr	r3, [r7, #20]
 8006cac:	f023 0303 	bic.w	r3, r3, #3
 8006cb0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8006cb2:	697a      	ldr	r2, [r7, #20]
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	4313      	orrs	r3, r2
 8006cb8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006cc0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006cc2:	683b      	ldr	r3, [r7, #0]
 8006cc4:	011b      	lsls	r3, r3, #4
 8006cc6:	b2db      	uxtb	r3, r3
 8006cc8:	697a      	ldr	r2, [r7, #20]
 8006cca:	4313      	orrs	r3, r2
 8006ccc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006cce:	693b      	ldr	r3, [r7, #16]
 8006cd0:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8006cd4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8006cd6:	68bb      	ldr	r3, [r7, #8]
 8006cd8:	021b      	lsls	r3, r3, #8
 8006cda:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006cde:	693a      	ldr	r2, [r7, #16]
 8006ce0:	4313      	orrs	r3, r2
 8006ce2:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	697a      	ldr	r2, [r7, #20]
 8006ce8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	693a      	ldr	r2, [r7, #16]
 8006cee:	621a      	str	r2, [r3, #32]
}
 8006cf0:	bf00      	nop
 8006cf2:	371c      	adds	r7, #28
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfa:	4770      	bx	lr

08006cfc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b087      	sub	sp, #28
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	60b9      	str	r1, [r7, #8]
 8006d06:	607a      	str	r2, [r7, #4]
 8006d08:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	6a1b      	ldr	r3, [r3, #32]
 8006d0e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	69db      	ldr	r3, [r3, #28]
 8006d1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	6a1b      	ldr	r3, [r3, #32]
 8006d20:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006d22:	697b      	ldr	r3, [r7, #20]
 8006d24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006d28:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	021b      	lsls	r3, r3, #8
 8006d2e:	697a      	ldr	r2, [r7, #20]
 8006d30:	4313      	orrs	r3, r2
 8006d32:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006d3a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	031b      	lsls	r3, r3, #12
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	697a      	ldr	r2, [r7, #20]
 8006d44:	4313      	orrs	r3, r2
 8006d46:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8006d4e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	031b      	lsls	r3, r3, #12
 8006d54:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8006d58:	693a      	ldr	r2, [r7, #16]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	697a      	ldr	r2, [r7, #20]
 8006d62:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	693a      	ldr	r2, [r7, #16]
 8006d68:	621a      	str	r2, [r3, #32]
}
 8006d6a:	bf00      	nop
 8006d6c:	371c      	adds	r7, #28
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr

08006d76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006d76:	b480      	push	{r7}
 8006d78:	b085      	sub	sp, #20
 8006d7a:	af00      	add	r7, sp, #0
 8006d7c:	6078      	str	r0, [r7, #4]
 8006d7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	689b      	ldr	r3, [r3, #8]
 8006d84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d8e:	683a      	ldr	r2, [r7, #0]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	4313      	orrs	r3, r2
 8006d94:	f043 0307 	orr.w	r3, r3, #7
 8006d98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	68fa      	ldr	r2, [r7, #12]
 8006d9e:	609a      	str	r2, [r3, #8]
}
 8006da0:	bf00      	nop
 8006da2:	3714      	adds	r7, #20
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr

08006dac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006dac:	b480      	push	{r7}
 8006dae:	b087      	sub	sp, #28
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	60f8      	str	r0, [r7, #12]
 8006db4:	60b9      	str	r1, [r7, #8]
 8006db6:	607a      	str	r2, [r7, #4]
 8006db8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	689b      	ldr	r3, [r3, #8]
 8006dbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006dc0:	697b      	ldr	r3, [r7, #20]
 8006dc2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006dc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	021a      	lsls	r2, r3, #8
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	431a      	orrs	r2, r3
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	4313      	orrs	r3, r2
 8006dd4:	697a      	ldr	r2, [r7, #20]
 8006dd6:	4313      	orrs	r3, r2
 8006dd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	697a      	ldr	r2, [r7, #20]
 8006dde:	609a      	str	r2, [r3, #8]
}
 8006de0:	bf00      	nop
 8006de2:	371c      	adds	r7, #28
 8006de4:	46bd      	mov	sp, r7
 8006de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dea:	4770      	bx	lr

08006dec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006dec:	b480      	push	{r7}
 8006dee:	b087      	sub	sp, #28
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	60b9      	str	r1, [r7, #8]
 8006df6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	f003 031f 	and.w	r3, r3, #31
 8006dfe:	2201      	movs	r2, #1
 8006e00:	fa02 f303 	lsl.w	r3, r2, r3
 8006e04:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	6a1a      	ldr	r2, [r3, #32]
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	43db      	mvns	r3, r3
 8006e0e:	401a      	ands	r2, r3
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	6a1a      	ldr	r2, [r3, #32]
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	f003 031f 	and.w	r3, r3, #31
 8006e1e:	6879      	ldr	r1, [r7, #4]
 8006e20:	fa01 f303 	lsl.w	r3, r1, r3
 8006e24:	431a      	orrs	r2, r3
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	621a      	str	r2, [r3, #32]
}
 8006e2a:	bf00      	nop
 8006e2c:	371c      	adds	r7, #28
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e34:	4770      	bx	lr
	...

08006e38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006e38:	b480      	push	{r7}
 8006e3a:	b085      	sub	sp, #20
 8006e3c:	af00      	add	r7, sp, #0
 8006e3e:	6078      	str	r0, [r7, #4]
 8006e40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e48:	2b01      	cmp	r3, #1
 8006e4a:	d101      	bne.n	8006e50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006e4c:	2302      	movs	r3, #2
 8006e4e:	e05a      	b.n	8006f06 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2201      	movs	r2, #1
 8006e54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2202      	movs	r2, #2
 8006e5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	68fa      	ldr	r2, [r7, #12]
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	68fa      	ldr	r2, [r7, #12]
 8006e88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	4a21      	ldr	r2, [pc, #132]	@ (8006f14 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d022      	beq.n	8006eda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e9c:	d01d      	beq.n	8006eda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4a1d      	ldr	r2, [pc, #116]	@ (8006f18 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d018      	beq.n	8006eda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	4a1b      	ldr	r2, [pc, #108]	@ (8006f1c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006eae:	4293      	cmp	r3, r2
 8006eb0:	d013      	beq.n	8006eda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	4a1a      	ldr	r2, [pc, #104]	@ (8006f20 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d00e      	beq.n	8006eda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4a18      	ldr	r2, [pc, #96]	@ (8006f24 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d009      	beq.n	8006eda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a17      	ldr	r2, [pc, #92]	@ (8006f28 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d004      	beq.n	8006eda <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4a15      	ldr	r2, [pc, #84]	@ (8006f2c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d10c      	bne.n	8006ef4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006ee0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	68ba      	ldr	r2, [r7, #8]
 8006ee8:	4313      	orrs	r3, r2
 8006eea:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	68ba      	ldr	r2, [r7, #8]
 8006ef2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2200      	movs	r2, #0
 8006f00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006f04:	2300      	movs	r3, #0
}
 8006f06:	4618      	mov	r0, r3
 8006f08:	3714      	adds	r7, #20
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	40010000 	.word	0x40010000
 8006f18:	40000400 	.word	0x40000400
 8006f1c:	40000800 	.word	0x40000800
 8006f20:	40000c00 	.word	0x40000c00
 8006f24:	40010400 	.word	0x40010400
 8006f28:	40014000 	.word	0x40014000
 8006f2c:	40001800 	.word	0x40001800

08006f30 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006f30:	b480      	push	{r7}
 8006f32:	b085      	sub	sp, #20
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006f3a:	2300      	movs	r3, #0
 8006f3c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d101      	bne.n	8006f4c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006f48:	2302      	movs	r3, #2
 8006f4a:	e03d      	b.n	8006fc8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	68db      	ldr	r3, [r3, #12]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	689b      	ldr	r3, [r3, #8]
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006f84:	683b      	ldr	r3, [r7, #0]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	4313      	orrs	r3, r2
 8006f8a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	691b      	ldr	r3, [r3, #16]
 8006f96:	4313      	orrs	r3, r2
 8006f98:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	695b      	ldr	r3, [r3, #20]
 8006fa4:	4313      	orrs	r3, r2
 8006fa6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	69db      	ldr	r3, [r3, #28]
 8006fb2:	4313      	orrs	r3, r2
 8006fb4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	68fa      	ldr	r2, [r7, #12]
 8006fbc:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	2200      	movs	r2, #0
 8006fc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006fc6:	2300      	movs	r3, #0
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3714      	adds	r7, #20
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd2:	4770      	bx	lr

08006fd4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b083      	sub	sp, #12
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006fdc:	bf00      	nop
 8006fde:	370c      	adds	r7, #12
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fe6:	4770      	bx	lr

08006fe8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006fe8:	b480      	push	{r7}
 8006fea:	b083      	sub	sp, #12
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ff0:	bf00      	nop
 8006ff2:	370c      	adds	r7, #12
 8006ff4:	46bd      	mov	sp, r7
 8006ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffa:	4770      	bx	lr

08006ffc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b082      	sub	sp, #8
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d101      	bne.n	800700e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800700a:	2301      	movs	r3, #1
 800700c:	e03f      	b.n	800708e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007014:	b2db      	uxtb	r3, r3
 8007016:	2b00      	cmp	r3, #0
 8007018:	d106      	bne.n	8007028 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2200      	movs	r2, #0
 800701e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007022:	6878      	ldr	r0, [r7, #4]
 8007024:	f7fb fd82 	bl	8002b2c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2224      	movs	r2, #36	@ 0x24
 800702c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	68da      	ldr	r2, [r3, #12]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800703e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f000 fddf 	bl	8007c04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	691a      	ldr	r2, [r3, #16]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007054:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	695a      	ldr	r2, [r3, #20]
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007064:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	68da      	ldr	r2, [r3, #12]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007074:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2200      	movs	r2, #0
 800707a:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	2220      	movs	r2, #32
 8007080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	2220      	movs	r2, #32
 8007088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 800708c:	2300      	movs	r3, #0
}
 800708e:	4618      	mov	r0, r3
 8007090:	3708      	adds	r7, #8
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}

08007096 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007096:	b580      	push	{r7, lr}
 8007098:	b08a      	sub	sp, #40	@ 0x28
 800709a:	af02      	add	r7, sp, #8
 800709c:	60f8      	str	r0, [r7, #12]
 800709e:	60b9      	str	r1, [r7, #8]
 80070a0:	603b      	str	r3, [r7, #0]
 80070a2:	4613      	mov	r3, r2
 80070a4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80070a6:	2300      	movs	r3, #0
 80070a8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070b0:	b2db      	uxtb	r3, r3
 80070b2:	2b20      	cmp	r3, #32
 80070b4:	d17c      	bne.n	80071b0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d002      	beq.n	80070c2 <HAL_UART_Transmit+0x2c>
 80070bc:	88fb      	ldrh	r3, [r7, #6]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d101      	bne.n	80070c6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e075      	b.n	80071b2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80070cc:	2b01      	cmp	r3, #1
 80070ce:	d101      	bne.n	80070d4 <HAL_UART_Transmit+0x3e>
 80070d0:	2302      	movs	r3, #2
 80070d2:	e06e      	b.n	80071b2 <HAL_UART_Transmit+0x11c>
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2201      	movs	r2, #1
 80070d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2200      	movs	r2, #0
 80070e0:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	2221      	movs	r2, #33	@ 0x21
 80070e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80070ea:	f7fb ff77 	bl	8002fdc <HAL_GetTick>
 80070ee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	88fa      	ldrh	r2, [r7, #6]
 80070f4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	88fa      	ldrh	r2, [r7, #6]
 80070fa:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	689b      	ldr	r3, [r3, #8]
 8007100:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007104:	d108      	bne.n	8007118 <HAL_UART_Transmit+0x82>
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	691b      	ldr	r3, [r3, #16]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d104      	bne.n	8007118 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800710e:	2300      	movs	r3, #0
 8007110:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	61bb      	str	r3, [r7, #24]
 8007116:	e003      	b.n	8007120 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007118:	68bb      	ldr	r3, [r7, #8]
 800711a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800711c:	2300      	movs	r3, #0
 800711e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	2200      	movs	r2, #0
 8007124:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8007128:	e02a      	b.n	8007180 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	9300      	str	r3, [sp, #0]
 800712e:	697b      	ldr	r3, [r7, #20]
 8007130:	2200      	movs	r2, #0
 8007132:	2180      	movs	r1, #128	@ 0x80
 8007134:	68f8      	ldr	r0, [r7, #12]
 8007136:	f000 fb1f 	bl	8007778 <UART_WaitOnFlagUntilTimeout>
 800713a:	4603      	mov	r3, r0
 800713c:	2b00      	cmp	r3, #0
 800713e:	d001      	beq.n	8007144 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007140:	2303      	movs	r3, #3
 8007142:	e036      	b.n	80071b2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007144:	69fb      	ldr	r3, [r7, #28]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d10b      	bne.n	8007162 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800714a:	69bb      	ldr	r3, [r7, #24]
 800714c:	881b      	ldrh	r3, [r3, #0]
 800714e:	461a      	mov	r2, r3
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007158:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800715a:	69bb      	ldr	r3, [r7, #24]
 800715c:	3302      	adds	r3, #2
 800715e:	61bb      	str	r3, [r7, #24]
 8007160:	e007      	b.n	8007172 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007162:	69fb      	ldr	r3, [r7, #28]
 8007164:	781a      	ldrb	r2, [r3, #0]
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800716c:	69fb      	ldr	r3, [r7, #28]
 800716e:	3301      	adds	r3, #1
 8007170:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007176:	b29b      	uxth	r3, r3
 8007178:	3b01      	subs	r3, #1
 800717a:	b29a      	uxth	r2, r3
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007184:	b29b      	uxth	r3, r3
 8007186:	2b00      	cmp	r3, #0
 8007188:	d1cf      	bne.n	800712a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	9300      	str	r3, [sp, #0]
 800718e:	697b      	ldr	r3, [r7, #20]
 8007190:	2200      	movs	r2, #0
 8007192:	2140      	movs	r1, #64	@ 0x40
 8007194:	68f8      	ldr	r0, [r7, #12]
 8007196:	f000 faef 	bl	8007778 <UART_WaitOnFlagUntilTimeout>
 800719a:	4603      	mov	r3, r0
 800719c:	2b00      	cmp	r3, #0
 800719e:	d001      	beq.n	80071a4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80071a0:	2303      	movs	r3, #3
 80071a2:	e006      	b.n	80071b2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	2220      	movs	r2, #32
 80071a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80071ac:	2300      	movs	r3, #0
 80071ae:	e000      	b.n	80071b2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80071b0:	2302      	movs	r3, #2
  }
}
 80071b2:	4618      	mov	r0, r3
 80071b4:	3720      	adds	r7, #32
 80071b6:	46bd      	mov	sp, r7
 80071b8:	bd80      	pop	{r7, pc}

080071ba <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80071ba:	b580      	push	{r7, lr}
 80071bc:	b084      	sub	sp, #16
 80071be:	af00      	add	r7, sp, #0
 80071c0:	60f8      	str	r0, [r7, #12]
 80071c2:	60b9      	str	r1, [r7, #8]
 80071c4:	4613      	mov	r3, r2
 80071c6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80071ce:	b2db      	uxtb	r3, r3
 80071d0:	2b20      	cmp	r3, #32
 80071d2:	d11d      	bne.n	8007210 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d002      	beq.n	80071e0 <HAL_UART_Receive_IT+0x26>
 80071da:	88fb      	ldrh	r3, [r7, #6]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d101      	bne.n	80071e4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80071e0:	2301      	movs	r3, #1
 80071e2:	e016      	b.n	8007212 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d101      	bne.n	80071f2 <HAL_UART_Receive_IT+0x38>
 80071ee:	2302      	movs	r3, #2
 80071f0:	e00f      	b.n	8007212 <HAL_UART_Receive_IT+0x58>
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2201      	movs	r2, #1
 80071f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2200      	movs	r2, #0
 80071fe:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007200:	88fb      	ldrh	r3, [r7, #6]
 8007202:	461a      	mov	r2, r3
 8007204:	68b9      	ldr	r1, [r7, #8]
 8007206:	68f8      	ldr	r0, [r7, #12]
 8007208:	f000 fb24 	bl	8007854 <UART_Start_Receive_IT>
 800720c:	4603      	mov	r3, r0
 800720e:	e000      	b.n	8007212 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007210:	2302      	movs	r3, #2
  }
}
 8007212:	4618      	mov	r0, r3
 8007214:	3710      	adds	r7, #16
 8007216:	46bd      	mov	sp, r7
 8007218:	bd80      	pop	{r7, pc}
	...

0800721c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b0ba      	sub	sp, #232	@ 0xe8
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	68db      	ldr	r3, [r3, #12]
 8007234:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	695b      	ldr	r3, [r3, #20]
 800723e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007242:	2300      	movs	r3, #0
 8007244:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007248:	2300      	movs	r3, #0
 800724a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800724e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007252:	f003 030f 	and.w	r3, r3, #15
 8007256:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800725a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800725e:	2b00      	cmp	r3, #0
 8007260:	d10f      	bne.n	8007282 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007262:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007266:	f003 0320 	and.w	r3, r3, #32
 800726a:	2b00      	cmp	r3, #0
 800726c:	d009      	beq.n	8007282 <HAL_UART_IRQHandler+0x66>
 800726e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007272:	f003 0320 	and.w	r3, r3, #32
 8007276:	2b00      	cmp	r3, #0
 8007278:	d003      	beq.n	8007282 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f000 fc07 	bl	8007a8e <UART_Receive_IT>
      return;
 8007280:	e256      	b.n	8007730 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007282:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007286:	2b00      	cmp	r3, #0
 8007288:	f000 80de 	beq.w	8007448 <HAL_UART_IRQHandler+0x22c>
 800728c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007290:	f003 0301 	and.w	r3, r3, #1
 8007294:	2b00      	cmp	r3, #0
 8007296:	d106      	bne.n	80072a6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800729c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	f000 80d1 	beq.w	8007448 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80072a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072aa:	f003 0301 	and.w	r3, r3, #1
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d00b      	beq.n	80072ca <HAL_UART_IRQHandler+0xae>
 80072b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d005      	beq.n	80072ca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072c2:	f043 0201 	orr.w	r2, r3, #1
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80072ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072ce:	f003 0304 	and.w	r3, r3, #4
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d00b      	beq.n	80072ee <HAL_UART_IRQHandler+0xd2>
 80072d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072da:	f003 0301 	and.w	r3, r3, #1
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d005      	beq.n	80072ee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072e6:	f043 0202 	orr.w	r2, r3, #2
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80072ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072f2:	f003 0302 	and.w	r3, r3, #2
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d00b      	beq.n	8007312 <HAL_UART_IRQHandler+0xf6>
 80072fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072fe:	f003 0301 	and.w	r3, r3, #1
 8007302:	2b00      	cmp	r3, #0
 8007304:	d005      	beq.n	8007312 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800730a:	f043 0204 	orr.w	r2, r3, #4
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007316:	f003 0308 	and.w	r3, r3, #8
 800731a:	2b00      	cmp	r3, #0
 800731c:	d011      	beq.n	8007342 <HAL_UART_IRQHandler+0x126>
 800731e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007322:	f003 0320 	and.w	r3, r3, #32
 8007326:	2b00      	cmp	r3, #0
 8007328:	d105      	bne.n	8007336 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800732a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800732e:	f003 0301 	and.w	r3, r3, #1
 8007332:	2b00      	cmp	r3, #0
 8007334:	d005      	beq.n	8007342 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800733a:	f043 0208 	orr.w	r2, r3, #8
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007346:	2b00      	cmp	r3, #0
 8007348:	f000 81ed 	beq.w	8007726 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800734c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007350:	f003 0320 	and.w	r3, r3, #32
 8007354:	2b00      	cmp	r3, #0
 8007356:	d008      	beq.n	800736a <HAL_UART_IRQHandler+0x14e>
 8007358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800735c:	f003 0320 	and.w	r3, r3, #32
 8007360:	2b00      	cmp	r3, #0
 8007362:	d002      	beq.n	800736a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007364:	6878      	ldr	r0, [r7, #4]
 8007366:	f000 fb92 	bl	8007a8e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	695b      	ldr	r3, [r3, #20]
 8007370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007374:	2b40      	cmp	r3, #64	@ 0x40
 8007376:	bf0c      	ite	eq
 8007378:	2301      	moveq	r3, #1
 800737a:	2300      	movne	r3, #0
 800737c:	b2db      	uxtb	r3, r3
 800737e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007386:	f003 0308 	and.w	r3, r3, #8
 800738a:	2b00      	cmp	r3, #0
 800738c:	d103      	bne.n	8007396 <HAL_UART_IRQHandler+0x17a>
 800738e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007392:	2b00      	cmp	r3, #0
 8007394:	d04f      	beq.n	8007436 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007396:	6878      	ldr	r0, [r7, #4]
 8007398:	f000 fa9a 	bl	80078d0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	695b      	ldr	r3, [r3, #20]
 80073a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073a6:	2b40      	cmp	r3, #64	@ 0x40
 80073a8:	d141      	bne.n	800742e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	3314      	adds	r3, #20
 80073b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80073b8:	e853 3f00 	ldrex	r3, [r3]
 80073bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80073c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80073c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80073c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	3314      	adds	r3, #20
 80073d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80073d6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80073da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80073e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80073e6:	e841 2300 	strex	r3, r2, [r1]
 80073ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80073ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1d9      	bne.n	80073aa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d013      	beq.n	8007426 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007402:	4a7d      	ldr	r2, [pc, #500]	@ (80075f8 <HAL_UART_IRQHandler+0x3dc>)
 8007404:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800740a:	4618      	mov	r0, r3
 800740c:	f7fc f9f9 	bl	8003802 <HAL_DMA_Abort_IT>
 8007410:	4603      	mov	r3, r0
 8007412:	2b00      	cmp	r3, #0
 8007414:	d016      	beq.n	8007444 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800741a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800741c:	687a      	ldr	r2, [r7, #4]
 800741e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007420:	4610      	mov	r0, r2
 8007422:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007424:	e00e      	b.n	8007444 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	f000 f990 	bl	800774c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800742c:	e00a      	b.n	8007444 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800742e:	6878      	ldr	r0, [r7, #4]
 8007430:	f000 f98c 	bl	800774c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007434:	e006      	b.n	8007444 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f000 f988 	bl	800774c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2200      	movs	r2, #0
 8007440:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8007442:	e170      	b.n	8007726 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007444:	bf00      	nop
    return;
 8007446:	e16e      	b.n	8007726 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800744c:	2b01      	cmp	r3, #1
 800744e:	f040 814a 	bne.w	80076e6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007456:	f003 0310 	and.w	r3, r3, #16
 800745a:	2b00      	cmp	r3, #0
 800745c:	f000 8143 	beq.w	80076e6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007460:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007464:	f003 0310 	and.w	r3, r3, #16
 8007468:	2b00      	cmp	r3, #0
 800746a:	f000 813c 	beq.w	80076e6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800746e:	2300      	movs	r3, #0
 8007470:	60bb      	str	r3, [r7, #8]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	60bb      	str	r3, [r7, #8]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	685b      	ldr	r3, [r3, #4]
 8007480:	60bb      	str	r3, [r7, #8]
 8007482:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	695b      	ldr	r3, [r3, #20]
 800748a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800748e:	2b40      	cmp	r3, #64	@ 0x40
 8007490:	f040 80b4 	bne.w	80075fc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	685b      	ldr	r3, [r3, #4]
 800749c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80074a0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	f000 8140 	beq.w	800772a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80074ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80074b2:	429a      	cmp	r2, r3
 80074b4:	f080 8139 	bcs.w	800772a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80074be:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074c4:	69db      	ldr	r3, [r3, #28]
 80074c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074ca:	f000 8088 	beq.w	80075de <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	330c      	adds	r3, #12
 80074d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80074dc:	e853 3f00 	ldrex	r3, [r3]
 80074e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80074e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80074e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80074ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	330c      	adds	r3, #12
 80074f6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80074fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80074fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007502:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007506:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800750a:	e841 2300 	strex	r3, r2, [r1]
 800750e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007512:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007516:	2b00      	cmp	r3, #0
 8007518:	d1d9      	bne.n	80074ce <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	3314      	adds	r3, #20
 8007520:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007522:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007524:	e853 3f00 	ldrex	r3, [r3]
 8007528:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800752a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800752c:	f023 0301 	bic.w	r3, r3, #1
 8007530:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	3314      	adds	r3, #20
 800753a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800753e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007542:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007544:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007546:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800754a:	e841 2300 	strex	r3, r2, [r1]
 800754e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007550:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1e1      	bne.n	800751a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	3314      	adds	r3, #20
 800755c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007560:	e853 3f00 	ldrex	r3, [r3]
 8007564:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007566:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007568:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800756c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	3314      	adds	r3, #20
 8007576:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800757a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800757c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800757e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007580:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007582:	e841 2300 	strex	r3, r2, [r1]
 8007586:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007588:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800758a:	2b00      	cmp	r3, #0
 800758c:	d1e3      	bne.n	8007556 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2220      	movs	r2, #32
 8007592:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	330c      	adds	r3, #12
 80075a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075a6:	e853 3f00 	ldrex	r3, [r3]
 80075aa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80075ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80075ae:	f023 0310 	bic.w	r3, r3, #16
 80075b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	330c      	adds	r3, #12
 80075bc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80075c0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80075c2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80075c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80075c8:	e841 2300 	strex	r3, r2, [r1]
 80075cc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80075ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d1e3      	bne.n	800759c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075d8:	4618      	mov	r0, r3
 80075da:	f7fc f8a2 	bl	8003722 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80075e6:	b29b      	uxth	r3, r3
 80075e8:	1ad3      	subs	r3, r2, r3
 80075ea:	b29b      	uxth	r3, r3
 80075ec:	4619      	mov	r1, r3
 80075ee:	6878      	ldr	r0, [r7, #4]
 80075f0:	f000 f8b6 	bl	8007760 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80075f4:	e099      	b.n	800772a <HAL_UART_IRQHandler+0x50e>
 80075f6:	bf00      	nop
 80075f8:	08007997 	.word	0x08007997
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007604:	b29b      	uxth	r3, r3
 8007606:	1ad3      	subs	r3, r2, r3
 8007608:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007610:	b29b      	uxth	r3, r3
 8007612:	2b00      	cmp	r3, #0
 8007614:	f000 808b 	beq.w	800772e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007618:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800761c:	2b00      	cmp	r3, #0
 800761e:	f000 8086 	beq.w	800772e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	330c      	adds	r3, #12
 8007628:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800762a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800762c:	e853 3f00 	ldrex	r3, [r3]
 8007630:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007632:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007634:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007638:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	330c      	adds	r3, #12
 8007642:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007646:	647a      	str	r2, [r7, #68]	@ 0x44
 8007648:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800764a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800764c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800764e:	e841 2300 	strex	r3, r2, [r1]
 8007652:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007654:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007656:	2b00      	cmp	r3, #0
 8007658:	d1e3      	bne.n	8007622 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	3314      	adds	r3, #20
 8007660:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007662:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007664:	e853 3f00 	ldrex	r3, [r3]
 8007668:	623b      	str	r3, [r7, #32]
   return(result);
 800766a:	6a3b      	ldr	r3, [r7, #32]
 800766c:	f023 0301 	bic.w	r3, r3, #1
 8007670:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	3314      	adds	r3, #20
 800767a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800767e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007680:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007682:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007684:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007686:	e841 2300 	strex	r3, r2, [r1]
 800768a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800768c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800768e:	2b00      	cmp	r3, #0
 8007690:	d1e3      	bne.n	800765a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2220      	movs	r2, #32
 8007696:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	2200      	movs	r2, #0
 800769e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	330c      	adds	r3, #12
 80076a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	e853 3f00 	ldrex	r3, [r3]
 80076ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f023 0310 	bic.w	r3, r3, #16
 80076b6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	330c      	adds	r3, #12
 80076c0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80076c4:	61fa      	str	r2, [r7, #28]
 80076c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076c8:	69b9      	ldr	r1, [r7, #24]
 80076ca:	69fa      	ldr	r2, [r7, #28]
 80076cc:	e841 2300 	strex	r3, r2, [r1]
 80076d0:	617b      	str	r3, [r7, #20]
   return(result);
 80076d2:	697b      	ldr	r3, [r7, #20]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d1e3      	bne.n	80076a0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80076d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80076dc:	4619      	mov	r1, r3
 80076de:	6878      	ldr	r0, [r7, #4]
 80076e0:	f000 f83e 	bl	8007760 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80076e4:	e023      	b.n	800772e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80076e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d009      	beq.n	8007706 <HAL_UART_IRQHandler+0x4ea>
 80076f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d003      	beq.n	8007706 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f000 f95d 	bl	80079be <UART_Transmit_IT>
    return;
 8007704:	e014      	b.n	8007730 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007706:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800770a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800770e:	2b00      	cmp	r3, #0
 8007710:	d00e      	beq.n	8007730 <HAL_UART_IRQHandler+0x514>
 8007712:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007716:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800771a:	2b00      	cmp	r3, #0
 800771c:	d008      	beq.n	8007730 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f000 f99d 	bl	8007a5e <UART_EndTransmit_IT>
    return;
 8007724:	e004      	b.n	8007730 <HAL_UART_IRQHandler+0x514>
    return;
 8007726:	bf00      	nop
 8007728:	e002      	b.n	8007730 <HAL_UART_IRQHandler+0x514>
      return;
 800772a:	bf00      	nop
 800772c:	e000      	b.n	8007730 <HAL_UART_IRQHandler+0x514>
      return;
 800772e:	bf00      	nop
  }
}
 8007730:	37e8      	adds	r7, #232	@ 0xe8
 8007732:	46bd      	mov	sp, r7
 8007734:	bd80      	pop	{r7, pc}
 8007736:	bf00      	nop

08007738 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007738:	b480      	push	{r7}
 800773a:	b083      	sub	sp, #12
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007740:	bf00      	nop
 8007742:	370c      	adds	r7, #12
 8007744:	46bd      	mov	sp, r7
 8007746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774a:	4770      	bx	lr

0800774c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800774c:	b480      	push	{r7}
 800774e:	b083      	sub	sp, #12
 8007750:	af00      	add	r7, sp, #0
 8007752:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007754:	bf00      	nop
 8007756:	370c      	adds	r7, #12
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr

08007760 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007760:	b480      	push	{r7}
 8007762:	b083      	sub	sp, #12
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
 8007768:	460b      	mov	r3, r1
 800776a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800776c:	bf00      	nop
 800776e:	370c      	adds	r7, #12
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr

08007778 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b090      	sub	sp, #64	@ 0x40
 800777c:	af00      	add	r7, sp, #0
 800777e:	60f8      	str	r0, [r7, #12]
 8007780:	60b9      	str	r1, [r7, #8]
 8007782:	603b      	str	r3, [r7, #0]
 8007784:	4613      	mov	r3, r2
 8007786:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007788:	e050      	b.n	800782c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800778a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800778c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007790:	d04c      	beq.n	800782c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007792:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007794:	2b00      	cmp	r3, #0
 8007796:	d007      	beq.n	80077a8 <UART_WaitOnFlagUntilTimeout+0x30>
 8007798:	f7fb fc20 	bl	8002fdc <HAL_GetTick>
 800779c:	4602      	mov	r2, r0
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	1ad3      	subs	r3, r2, r3
 80077a2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80077a4:	429a      	cmp	r2, r3
 80077a6:	d241      	bcs.n	800782c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	330c      	adds	r3, #12
 80077ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077b2:	e853 3f00 	ldrex	r3, [r3]
 80077b6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80077b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ba:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80077be:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	330c      	adds	r3, #12
 80077c6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80077c8:	637a      	str	r2, [r7, #52]	@ 0x34
 80077ca:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077cc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80077ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80077d0:	e841 2300 	strex	r3, r2, [r1]
 80077d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 80077d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d1e5      	bne.n	80077a8 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077dc:	68fb      	ldr	r3, [r7, #12]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	3314      	adds	r3, #20
 80077e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077e4:	697b      	ldr	r3, [r7, #20]
 80077e6:	e853 3f00 	ldrex	r3, [r3]
 80077ea:	613b      	str	r3, [r7, #16]
   return(result);
 80077ec:	693b      	ldr	r3, [r7, #16]
 80077ee:	f023 0301 	bic.w	r3, r3, #1
 80077f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	3314      	adds	r3, #20
 80077fa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80077fc:	623a      	str	r2, [r7, #32]
 80077fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007800:	69f9      	ldr	r1, [r7, #28]
 8007802:	6a3a      	ldr	r2, [r7, #32]
 8007804:	e841 2300 	strex	r3, r2, [r1]
 8007808:	61bb      	str	r3, [r7, #24]
   return(result);
 800780a:	69bb      	ldr	r3, [r7, #24]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d1e5      	bne.n	80077dc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	2220      	movs	r2, #32
 8007814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2220      	movs	r2, #32
 800781c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	2200      	movs	r2, #0
 8007824:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 8007828:	2303      	movs	r3, #3
 800782a:	e00f      	b.n	800784c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800782c:	68fb      	ldr	r3, [r7, #12]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	681a      	ldr	r2, [r3, #0]
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	4013      	ands	r3, r2
 8007836:	68ba      	ldr	r2, [r7, #8]
 8007838:	429a      	cmp	r2, r3
 800783a:	bf0c      	ite	eq
 800783c:	2301      	moveq	r3, #1
 800783e:	2300      	movne	r3, #0
 8007840:	b2db      	uxtb	r3, r3
 8007842:	461a      	mov	r2, r3
 8007844:	79fb      	ldrb	r3, [r7, #7]
 8007846:	429a      	cmp	r2, r3
 8007848:	d09f      	beq.n	800778a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800784a:	2300      	movs	r3, #0
}
 800784c:	4618      	mov	r0, r3
 800784e:	3740      	adds	r7, #64	@ 0x40
 8007850:	46bd      	mov	sp, r7
 8007852:	bd80      	pop	{r7, pc}

08007854 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007854:	b480      	push	{r7}
 8007856:	b085      	sub	sp, #20
 8007858:	af00      	add	r7, sp, #0
 800785a:	60f8      	str	r0, [r7, #12]
 800785c:	60b9      	str	r1, [r7, #8]
 800785e:	4613      	mov	r3, r2
 8007860:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	68ba      	ldr	r2, [r7, #8]
 8007866:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	88fa      	ldrh	r2, [r7, #6]
 800786c:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	88fa      	ldrh	r2, [r7, #6]
 8007872:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2200      	movs	r2, #0
 8007878:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	2222      	movs	r2, #34	@ 0x22
 800787e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2200      	movs	r2, #0
 8007886:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	691b      	ldr	r3, [r3, #16]
 800788e:	2b00      	cmp	r3, #0
 8007890:	d007      	beq.n	80078a2 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	68da      	ldr	r2, [r3, #12]
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80078a0:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	695a      	ldr	r2, [r3, #20]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f042 0201 	orr.w	r2, r2, #1
 80078b0:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	68da      	ldr	r2, [r3, #12]
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f042 0220 	orr.w	r2, r2, #32
 80078c0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80078c2:	2300      	movs	r3, #0
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	3714      	adds	r7, #20
 80078c8:	46bd      	mov	sp, r7
 80078ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ce:	4770      	bx	lr

080078d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b095      	sub	sp, #84	@ 0x54
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	330c      	adds	r3, #12
 80078de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80078e2:	e853 3f00 	ldrex	r3, [r3]
 80078e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80078e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	330c      	adds	r3, #12
 80078f6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80078f8:	643a      	str	r2, [r7, #64]	@ 0x40
 80078fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80078fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007900:	e841 2300 	strex	r3, r2, [r1]
 8007904:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007908:	2b00      	cmp	r3, #0
 800790a:	d1e5      	bne.n	80078d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	3314      	adds	r3, #20
 8007912:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007914:	6a3b      	ldr	r3, [r7, #32]
 8007916:	e853 3f00 	ldrex	r3, [r3]
 800791a:	61fb      	str	r3, [r7, #28]
   return(result);
 800791c:	69fb      	ldr	r3, [r7, #28]
 800791e:	f023 0301 	bic.w	r3, r3, #1
 8007922:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	3314      	adds	r3, #20
 800792a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800792c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800792e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007930:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007932:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007934:	e841 2300 	strex	r3, r2, [r1]
 8007938:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800793a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800793c:	2b00      	cmp	r3, #0
 800793e:	d1e5      	bne.n	800790c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007944:	2b01      	cmp	r3, #1
 8007946:	d119      	bne.n	800797c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	330c      	adds	r3, #12
 800794e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	e853 3f00 	ldrex	r3, [r3]
 8007956:	60bb      	str	r3, [r7, #8]
   return(result);
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	f023 0310 	bic.w	r3, r3, #16
 800795e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	330c      	adds	r3, #12
 8007966:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007968:	61ba      	str	r2, [r7, #24]
 800796a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800796c:	6979      	ldr	r1, [r7, #20]
 800796e:	69ba      	ldr	r2, [r7, #24]
 8007970:	e841 2300 	strex	r3, r2, [r1]
 8007974:	613b      	str	r3, [r7, #16]
   return(result);
 8007976:	693b      	ldr	r3, [r7, #16]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d1e5      	bne.n	8007948 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2220      	movs	r2, #32
 8007980:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2200      	movs	r2, #0
 8007988:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800798a:	bf00      	nop
 800798c:	3754      	adds	r7, #84	@ 0x54
 800798e:	46bd      	mov	sp, r7
 8007990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007994:	4770      	bx	lr

08007996 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007996:	b580      	push	{r7, lr}
 8007998:	b084      	sub	sp, #16
 800799a:	af00      	add	r7, sp, #0
 800799c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80079a2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	2200      	movs	r2, #0
 80079a8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2200      	movs	r2, #0
 80079ae:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80079b0:	68f8      	ldr	r0, [r7, #12]
 80079b2:	f7ff fecb 	bl	800774c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079b6:	bf00      	nop
 80079b8:	3710      	adds	r7, #16
 80079ba:	46bd      	mov	sp, r7
 80079bc:	bd80      	pop	{r7, pc}

080079be <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80079be:	b480      	push	{r7}
 80079c0:	b085      	sub	sp, #20
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80079cc:	b2db      	uxtb	r3, r3
 80079ce:	2b21      	cmp	r3, #33	@ 0x21
 80079d0:	d13e      	bne.n	8007a50 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80079da:	d114      	bne.n	8007a06 <UART_Transmit_IT+0x48>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	691b      	ldr	r3, [r3, #16]
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d110      	bne.n	8007a06 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6a1b      	ldr	r3, [r3, #32]
 80079e8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	881b      	ldrh	r3, [r3, #0]
 80079ee:	461a      	mov	r2, r3
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079f8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6a1b      	ldr	r3, [r3, #32]
 80079fe:	1c9a      	adds	r2, r3, #2
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	621a      	str	r2, [r3, #32]
 8007a04:	e008      	b.n	8007a18 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	6a1b      	ldr	r3, [r3, #32]
 8007a0a:	1c59      	adds	r1, r3, #1
 8007a0c:	687a      	ldr	r2, [r7, #4]
 8007a0e:	6211      	str	r1, [r2, #32]
 8007a10:	781a      	ldrb	r2, [r3, #0]
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007a1c:	b29b      	uxth	r3, r3
 8007a1e:	3b01      	subs	r3, #1
 8007a20:	b29b      	uxth	r3, r3
 8007a22:	687a      	ldr	r2, [r7, #4]
 8007a24:	4619      	mov	r1, r3
 8007a26:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d10f      	bne.n	8007a4c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	68da      	ldr	r2, [r3, #12]
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007a3a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	68da      	ldr	r2, [r3, #12]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007a4a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007a4c:	2300      	movs	r3, #0
 8007a4e:	e000      	b.n	8007a52 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007a50:	2302      	movs	r3, #2
  }
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3714      	adds	r7, #20
 8007a56:	46bd      	mov	sp, r7
 8007a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5c:	4770      	bx	lr

08007a5e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a5e:	b580      	push	{r7, lr}
 8007a60:	b082      	sub	sp, #8
 8007a62:	af00      	add	r7, sp, #0
 8007a64:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	68da      	ldr	r2, [r3, #12]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a74:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2220      	movs	r2, #32
 8007a7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a7e:	6878      	ldr	r0, [r7, #4]
 8007a80:	f7ff fe5a 	bl	8007738 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007a84:	2300      	movs	r3, #0
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	3708      	adds	r7, #8
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}

08007a8e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007a8e:	b580      	push	{r7, lr}
 8007a90:	b08c      	sub	sp, #48	@ 0x30
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007a9c:	b2db      	uxtb	r3, r3
 8007a9e:	2b22      	cmp	r3, #34	@ 0x22
 8007aa0:	f040 80ab 	bne.w	8007bfa <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007aac:	d117      	bne.n	8007ade <UART_Receive_IT+0x50>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	691b      	ldr	r3, [r3, #16]
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d113      	bne.n	8007ade <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007abe:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	685b      	ldr	r3, [r3, #4]
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007acc:	b29a      	uxth	r2, r3
 8007ace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ad6:	1c9a      	adds	r2, r3, #2
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	629a      	str	r2, [r3, #40]	@ 0x28
 8007adc:	e026      	b.n	8007b2c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	689b      	ldr	r3, [r3, #8]
 8007aec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007af0:	d007      	beq.n	8007b02 <UART_Receive_IT+0x74>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	689b      	ldr	r3, [r3, #8]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d10a      	bne.n	8007b10 <UART_Receive_IT+0x82>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	691b      	ldr	r3, [r3, #16]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d106      	bne.n	8007b10 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	685b      	ldr	r3, [r3, #4]
 8007b08:	b2da      	uxtb	r2, r3
 8007b0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b0c:	701a      	strb	r2, [r3, #0]
 8007b0e:	e008      	b.n	8007b22 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b1c:	b2da      	uxtb	r2, r3
 8007b1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b20:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b26:	1c5a      	adds	r2, r3, #1
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	3b01      	subs	r3, #1
 8007b34:	b29b      	uxth	r3, r3
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	4619      	mov	r1, r3
 8007b3a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d15a      	bne.n	8007bf6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	68da      	ldr	r2, [r3, #12]
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	f022 0220 	bic.w	r2, r2, #32
 8007b4e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	681b      	ldr	r3, [r3, #0]
 8007b54:	68da      	ldr	r2, [r3, #12]
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007b5e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	695a      	ldr	r2, [r3, #20]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f022 0201 	bic.w	r2, r2, #1
 8007b6e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2220      	movs	r2, #32
 8007b74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d135      	bne.n	8007bec <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2200      	movs	r2, #0
 8007b84:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	330c      	adds	r3, #12
 8007b8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	e853 3f00 	ldrex	r3, [r3]
 8007b94:	613b      	str	r3, [r7, #16]
   return(result);
 8007b96:	693b      	ldr	r3, [r7, #16]
 8007b98:	f023 0310 	bic.w	r3, r3, #16
 8007b9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	330c      	adds	r3, #12
 8007ba4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ba6:	623a      	str	r2, [r7, #32]
 8007ba8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007baa:	69f9      	ldr	r1, [r7, #28]
 8007bac:	6a3a      	ldr	r2, [r7, #32]
 8007bae:	e841 2300 	strex	r3, r2, [r1]
 8007bb2:	61bb      	str	r3, [r7, #24]
   return(result);
 8007bb4:	69bb      	ldr	r3, [r7, #24]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d1e5      	bne.n	8007b86 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	f003 0310 	and.w	r3, r3, #16
 8007bc4:	2b10      	cmp	r3, #16
 8007bc6:	d10a      	bne.n	8007bde <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007bc8:	2300      	movs	r3, #0
 8007bca:	60fb      	str	r3, [r7, #12]
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	60fb      	str	r3, [r7, #12]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	685b      	ldr	r3, [r3, #4]
 8007bda:	60fb      	str	r3, [r7, #12]
 8007bdc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007be2:	4619      	mov	r1, r3
 8007be4:	6878      	ldr	r0, [r7, #4]
 8007be6:	f7ff fdbb 	bl	8007760 <HAL_UARTEx_RxEventCallback>
 8007bea:	e002      	b.n	8007bf2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007bec:	6878      	ldr	r0, [r7, #4]
 8007bee:	f7f9 fc0f 	bl	8001410 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007bf2:	2300      	movs	r3, #0
 8007bf4:	e002      	b.n	8007bfc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	e000      	b.n	8007bfc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007bfa:	2302      	movs	r3, #2
  }
}
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	3730      	adds	r7, #48	@ 0x30
 8007c00:	46bd      	mov	sp, r7
 8007c02:	bd80      	pop	{r7, pc}

08007c04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c08:	b0c0      	sub	sp, #256	@ 0x100
 8007c0a:	af00      	add	r7, sp, #0
 8007c0c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	691b      	ldr	r3, [r3, #16]
 8007c18:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c20:	68d9      	ldr	r1, [r3, #12]
 8007c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c26:	681a      	ldr	r2, [r3, #0]
 8007c28:	ea40 0301 	orr.w	r3, r0, r1
 8007c2c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007c2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c32:	689a      	ldr	r2, [r3, #8]
 8007c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c38:	691b      	ldr	r3, [r3, #16]
 8007c3a:	431a      	orrs	r2, r3
 8007c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c40:	695b      	ldr	r3, [r3, #20]
 8007c42:	431a      	orrs	r2, r3
 8007c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c48:	69db      	ldr	r3, [r3, #28]
 8007c4a:	4313      	orrs	r3, r2
 8007c4c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	68db      	ldr	r3, [r3, #12]
 8007c58:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007c5c:	f021 010c 	bic.w	r1, r1, #12
 8007c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c64:	681a      	ldr	r2, [r3, #0]
 8007c66:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007c6a:	430b      	orrs	r3, r1
 8007c6c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	695b      	ldr	r3, [r3, #20]
 8007c76:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007c7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c7e:	6999      	ldr	r1, [r3, #24]
 8007c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c84:	681a      	ldr	r2, [r3, #0]
 8007c86:	ea40 0301 	orr.w	r3, r0, r1
 8007c8a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c90:	681a      	ldr	r2, [r3, #0]
 8007c92:	4b8f      	ldr	r3, [pc, #572]	@ (8007ed0 <UART_SetConfig+0x2cc>)
 8007c94:	429a      	cmp	r2, r3
 8007c96:	d005      	beq.n	8007ca4 <UART_SetConfig+0xa0>
 8007c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c9c:	681a      	ldr	r2, [r3, #0]
 8007c9e:	4b8d      	ldr	r3, [pc, #564]	@ (8007ed4 <UART_SetConfig+0x2d0>)
 8007ca0:	429a      	cmp	r2, r3
 8007ca2:	d104      	bne.n	8007cae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007ca4:	f7fd fc30 	bl	8005508 <HAL_RCC_GetPCLK2Freq>
 8007ca8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8007cac:	e003      	b.n	8007cb6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007cae:	f7fd fc17 	bl	80054e0 <HAL_RCC_GetPCLK1Freq>
 8007cb2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007cba:	69db      	ldr	r3, [r3, #28]
 8007cbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cc0:	f040 810c 	bne.w	8007edc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007cc4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007cc8:	2200      	movs	r2, #0
 8007cca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007cce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007cd2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007cd6:	4622      	mov	r2, r4
 8007cd8:	462b      	mov	r3, r5
 8007cda:	1891      	adds	r1, r2, r2
 8007cdc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007cde:	415b      	adcs	r3, r3
 8007ce0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007ce2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007ce6:	4621      	mov	r1, r4
 8007ce8:	eb12 0801 	adds.w	r8, r2, r1
 8007cec:	4629      	mov	r1, r5
 8007cee:	eb43 0901 	adc.w	r9, r3, r1
 8007cf2:	f04f 0200 	mov.w	r2, #0
 8007cf6:	f04f 0300 	mov.w	r3, #0
 8007cfa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007cfe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007d02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007d06:	4690      	mov	r8, r2
 8007d08:	4699      	mov	r9, r3
 8007d0a:	4623      	mov	r3, r4
 8007d0c:	eb18 0303 	adds.w	r3, r8, r3
 8007d10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007d14:	462b      	mov	r3, r5
 8007d16:	eb49 0303 	adc.w	r3, r9, r3
 8007d1a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d22:	685b      	ldr	r3, [r3, #4]
 8007d24:	2200      	movs	r2, #0
 8007d26:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007d2a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007d2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007d32:	460b      	mov	r3, r1
 8007d34:	18db      	adds	r3, r3, r3
 8007d36:	653b      	str	r3, [r7, #80]	@ 0x50
 8007d38:	4613      	mov	r3, r2
 8007d3a:	eb42 0303 	adc.w	r3, r2, r3
 8007d3e:	657b      	str	r3, [r7, #84]	@ 0x54
 8007d40:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007d44:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007d48:	f7f8 ff2e 	bl	8000ba8 <__aeabi_uldivmod>
 8007d4c:	4602      	mov	r2, r0
 8007d4e:	460b      	mov	r3, r1
 8007d50:	4b61      	ldr	r3, [pc, #388]	@ (8007ed8 <UART_SetConfig+0x2d4>)
 8007d52:	fba3 2302 	umull	r2, r3, r3, r2
 8007d56:	095b      	lsrs	r3, r3, #5
 8007d58:	011c      	lsls	r4, r3, #4
 8007d5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007d64:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007d68:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007d6c:	4642      	mov	r2, r8
 8007d6e:	464b      	mov	r3, r9
 8007d70:	1891      	adds	r1, r2, r2
 8007d72:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007d74:	415b      	adcs	r3, r3
 8007d76:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007d78:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007d7c:	4641      	mov	r1, r8
 8007d7e:	eb12 0a01 	adds.w	sl, r2, r1
 8007d82:	4649      	mov	r1, r9
 8007d84:	eb43 0b01 	adc.w	fp, r3, r1
 8007d88:	f04f 0200 	mov.w	r2, #0
 8007d8c:	f04f 0300 	mov.w	r3, #0
 8007d90:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007d94:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007d98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007d9c:	4692      	mov	sl, r2
 8007d9e:	469b      	mov	fp, r3
 8007da0:	4643      	mov	r3, r8
 8007da2:	eb1a 0303 	adds.w	r3, sl, r3
 8007da6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007daa:	464b      	mov	r3, r9
 8007dac:	eb4b 0303 	adc.w	r3, fp, r3
 8007db0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007db8:	685b      	ldr	r3, [r3, #4]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007dc0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007dc4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007dc8:	460b      	mov	r3, r1
 8007dca:	18db      	adds	r3, r3, r3
 8007dcc:	643b      	str	r3, [r7, #64]	@ 0x40
 8007dce:	4613      	mov	r3, r2
 8007dd0:	eb42 0303 	adc.w	r3, r2, r3
 8007dd4:	647b      	str	r3, [r7, #68]	@ 0x44
 8007dd6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007dda:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007dde:	f7f8 fee3 	bl	8000ba8 <__aeabi_uldivmod>
 8007de2:	4602      	mov	r2, r0
 8007de4:	460b      	mov	r3, r1
 8007de6:	4611      	mov	r1, r2
 8007de8:	4b3b      	ldr	r3, [pc, #236]	@ (8007ed8 <UART_SetConfig+0x2d4>)
 8007dea:	fba3 2301 	umull	r2, r3, r3, r1
 8007dee:	095b      	lsrs	r3, r3, #5
 8007df0:	2264      	movs	r2, #100	@ 0x64
 8007df2:	fb02 f303 	mul.w	r3, r2, r3
 8007df6:	1acb      	subs	r3, r1, r3
 8007df8:	00db      	lsls	r3, r3, #3
 8007dfa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007dfe:	4b36      	ldr	r3, [pc, #216]	@ (8007ed8 <UART_SetConfig+0x2d4>)
 8007e00:	fba3 2302 	umull	r2, r3, r3, r2
 8007e04:	095b      	lsrs	r3, r3, #5
 8007e06:	005b      	lsls	r3, r3, #1
 8007e08:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007e0c:	441c      	add	r4, r3
 8007e0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007e12:	2200      	movs	r2, #0
 8007e14:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007e18:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007e1c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007e20:	4642      	mov	r2, r8
 8007e22:	464b      	mov	r3, r9
 8007e24:	1891      	adds	r1, r2, r2
 8007e26:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007e28:	415b      	adcs	r3, r3
 8007e2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e2c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007e30:	4641      	mov	r1, r8
 8007e32:	1851      	adds	r1, r2, r1
 8007e34:	6339      	str	r1, [r7, #48]	@ 0x30
 8007e36:	4649      	mov	r1, r9
 8007e38:	414b      	adcs	r3, r1
 8007e3a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e3c:	f04f 0200 	mov.w	r2, #0
 8007e40:	f04f 0300 	mov.w	r3, #0
 8007e44:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007e48:	4659      	mov	r1, fp
 8007e4a:	00cb      	lsls	r3, r1, #3
 8007e4c:	4651      	mov	r1, sl
 8007e4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e52:	4651      	mov	r1, sl
 8007e54:	00ca      	lsls	r2, r1, #3
 8007e56:	4610      	mov	r0, r2
 8007e58:	4619      	mov	r1, r3
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	4642      	mov	r2, r8
 8007e5e:	189b      	adds	r3, r3, r2
 8007e60:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007e64:	464b      	mov	r3, r9
 8007e66:	460a      	mov	r2, r1
 8007e68:	eb42 0303 	adc.w	r3, r2, r3
 8007e6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	2200      	movs	r2, #0
 8007e78:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007e7c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007e80:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007e84:	460b      	mov	r3, r1
 8007e86:	18db      	adds	r3, r3, r3
 8007e88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007e8a:	4613      	mov	r3, r2
 8007e8c:	eb42 0303 	adc.w	r3, r2, r3
 8007e90:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007e92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007e96:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007e9a:	f7f8 fe85 	bl	8000ba8 <__aeabi_uldivmod>
 8007e9e:	4602      	mov	r2, r0
 8007ea0:	460b      	mov	r3, r1
 8007ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8007ed8 <UART_SetConfig+0x2d4>)
 8007ea4:	fba3 1302 	umull	r1, r3, r3, r2
 8007ea8:	095b      	lsrs	r3, r3, #5
 8007eaa:	2164      	movs	r1, #100	@ 0x64
 8007eac:	fb01 f303 	mul.w	r3, r1, r3
 8007eb0:	1ad3      	subs	r3, r2, r3
 8007eb2:	00db      	lsls	r3, r3, #3
 8007eb4:	3332      	adds	r3, #50	@ 0x32
 8007eb6:	4a08      	ldr	r2, [pc, #32]	@ (8007ed8 <UART_SetConfig+0x2d4>)
 8007eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8007ebc:	095b      	lsrs	r3, r3, #5
 8007ebe:	f003 0207 	and.w	r2, r3, #7
 8007ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	4422      	add	r2, r4
 8007eca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007ecc:	e106      	b.n	80080dc <UART_SetConfig+0x4d8>
 8007ece:	bf00      	nop
 8007ed0:	40011000 	.word	0x40011000
 8007ed4:	40011400 	.word	0x40011400
 8007ed8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007edc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007ee6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007eea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007eee:	4642      	mov	r2, r8
 8007ef0:	464b      	mov	r3, r9
 8007ef2:	1891      	adds	r1, r2, r2
 8007ef4:	6239      	str	r1, [r7, #32]
 8007ef6:	415b      	adcs	r3, r3
 8007ef8:	627b      	str	r3, [r7, #36]	@ 0x24
 8007efa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007efe:	4641      	mov	r1, r8
 8007f00:	1854      	adds	r4, r2, r1
 8007f02:	4649      	mov	r1, r9
 8007f04:	eb43 0501 	adc.w	r5, r3, r1
 8007f08:	f04f 0200 	mov.w	r2, #0
 8007f0c:	f04f 0300 	mov.w	r3, #0
 8007f10:	00eb      	lsls	r3, r5, #3
 8007f12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007f16:	00e2      	lsls	r2, r4, #3
 8007f18:	4614      	mov	r4, r2
 8007f1a:	461d      	mov	r5, r3
 8007f1c:	4643      	mov	r3, r8
 8007f1e:	18e3      	adds	r3, r4, r3
 8007f20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007f24:	464b      	mov	r3, r9
 8007f26:	eb45 0303 	adc.w	r3, r5, r3
 8007f2a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	2200      	movs	r2, #0
 8007f36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007f3a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007f3e:	f04f 0200 	mov.w	r2, #0
 8007f42:	f04f 0300 	mov.w	r3, #0
 8007f46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007f4a:	4629      	mov	r1, r5
 8007f4c:	008b      	lsls	r3, r1, #2
 8007f4e:	4621      	mov	r1, r4
 8007f50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f54:	4621      	mov	r1, r4
 8007f56:	008a      	lsls	r2, r1, #2
 8007f58:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007f5c:	f7f8 fe24 	bl	8000ba8 <__aeabi_uldivmod>
 8007f60:	4602      	mov	r2, r0
 8007f62:	460b      	mov	r3, r1
 8007f64:	4b60      	ldr	r3, [pc, #384]	@ (80080e8 <UART_SetConfig+0x4e4>)
 8007f66:	fba3 2302 	umull	r2, r3, r3, r2
 8007f6a:	095b      	lsrs	r3, r3, #5
 8007f6c:	011c      	lsls	r4, r3, #4
 8007f6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007f72:	2200      	movs	r2, #0
 8007f74:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007f78:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007f7c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007f80:	4642      	mov	r2, r8
 8007f82:	464b      	mov	r3, r9
 8007f84:	1891      	adds	r1, r2, r2
 8007f86:	61b9      	str	r1, [r7, #24]
 8007f88:	415b      	adcs	r3, r3
 8007f8a:	61fb      	str	r3, [r7, #28]
 8007f8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007f90:	4641      	mov	r1, r8
 8007f92:	1851      	adds	r1, r2, r1
 8007f94:	6139      	str	r1, [r7, #16]
 8007f96:	4649      	mov	r1, r9
 8007f98:	414b      	adcs	r3, r1
 8007f9a:	617b      	str	r3, [r7, #20]
 8007f9c:	f04f 0200 	mov.w	r2, #0
 8007fa0:	f04f 0300 	mov.w	r3, #0
 8007fa4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007fa8:	4659      	mov	r1, fp
 8007faa:	00cb      	lsls	r3, r1, #3
 8007fac:	4651      	mov	r1, sl
 8007fae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007fb2:	4651      	mov	r1, sl
 8007fb4:	00ca      	lsls	r2, r1, #3
 8007fb6:	4610      	mov	r0, r2
 8007fb8:	4619      	mov	r1, r3
 8007fba:	4603      	mov	r3, r0
 8007fbc:	4642      	mov	r2, r8
 8007fbe:	189b      	adds	r3, r3, r2
 8007fc0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007fc4:	464b      	mov	r3, r9
 8007fc6:	460a      	mov	r2, r1
 8007fc8:	eb42 0303 	adc.w	r3, r2, r3
 8007fcc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007fd4:	685b      	ldr	r3, [r3, #4]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007fda:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007fdc:	f04f 0200 	mov.w	r2, #0
 8007fe0:	f04f 0300 	mov.w	r3, #0
 8007fe4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007fe8:	4649      	mov	r1, r9
 8007fea:	008b      	lsls	r3, r1, #2
 8007fec:	4641      	mov	r1, r8
 8007fee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007ff2:	4641      	mov	r1, r8
 8007ff4:	008a      	lsls	r2, r1, #2
 8007ff6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007ffa:	f7f8 fdd5 	bl	8000ba8 <__aeabi_uldivmod>
 8007ffe:	4602      	mov	r2, r0
 8008000:	460b      	mov	r3, r1
 8008002:	4611      	mov	r1, r2
 8008004:	4b38      	ldr	r3, [pc, #224]	@ (80080e8 <UART_SetConfig+0x4e4>)
 8008006:	fba3 2301 	umull	r2, r3, r3, r1
 800800a:	095b      	lsrs	r3, r3, #5
 800800c:	2264      	movs	r2, #100	@ 0x64
 800800e:	fb02 f303 	mul.w	r3, r2, r3
 8008012:	1acb      	subs	r3, r1, r3
 8008014:	011b      	lsls	r3, r3, #4
 8008016:	3332      	adds	r3, #50	@ 0x32
 8008018:	4a33      	ldr	r2, [pc, #204]	@ (80080e8 <UART_SetConfig+0x4e4>)
 800801a:	fba2 2303 	umull	r2, r3, r2, r3
 800801e:	095b      	lsrs	r3, r3, #5
 8008020:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008024:	441c      	add	r4, r3
 8008026:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800802a:	2200      	movs	r2, #0
 800802c:	673b      	str	r3, [r7, #112]	@ 0x70
 800802e:	677a      	str	r2, [r7, #116]	@ 0x74
 8008030:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008034:	4642      	mov	r2, r8
 8008036:	464b      	mov	r3, r9
 8008038:	1891      	adds	r1, r2, r2
 800803a:	60b9      	str	r1, [r7, #8]
 800803c:	415b      	adcs	r3, r3
 800803e:	60fb      	str	r3, [r7, #12]
 8008040:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008044:	4641      	mov	r1, r8
 8008046:	1851      	adds	r1, r2, r1
 8008048:	6039      	str	r1, [r7, #0]
 800804a:	4649      	mov	r1, r9
 800804c:	414b      	adcs	r3, r1
 800804e:	607b      	str	r3, [r7, #4]
 8008050:	f04f 0200 	mov.w	r2, #0
 8008054:	f04f 0300 	mov.w	r3, #0
 8008058:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800805c:	4659      	mov	r1, fp
 800805e:	00cb      	lsls	r3, r1, #3
 8008060:	4651      	mov	r1, sl
 8008062:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008066:	4651      	mov	r1, sl
 8008068:	00ca      	lsls	r2, r1, #3
 800806a:	4610      	mov	r0, r2
 800806c:	4619      	mov	r1, r3
 800806e:	4603      	mov	r3, r0
 8008070:	4642      	mov	r2, r8
 8008072:	189b      	adds	r3, r3, r2
 8008074:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008076:	464b      	mov	r3, r9
 8008078:	460a      	mov	r2, r1
 800807a:	eb42 0303 	adc.w	r3, r2, r3
 800807e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008084:	685b      	ldr	r3, [r3, #4]
 8008086:	2200      	movs	r2, #0
 8008088:	663b      	str	r3, [r7, #96]	@ 0x60
 800808a:	667a      	str	r2, [r7, #100]	@ 0x64
 800808c:	f04f 0200 	mov.w	r2, #0
 8008090:	f04f 0300 	mov.w	r3, #0
 8008094:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008098:	4649      	mov	r1, r9
 800809a:	008b      	lsls	r3, r1, #2
 800809c:	4641      	mov	r1, r8
 800809e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80080a2:	4641      	mov	r1, r8
 80080a4:	008a      	lsls	r2, r1, #2
 80080a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80080aa:	f7f8 fd7d 	bl	8000ba8 <__aeabi_uldivmod>
 80080ae:	4602      	mov	r2, r0
 80080b0:	460b      	mov	r3, r1
 80080b2:	4b0d      	ldr	r3, [pc, #52]	@ (80080e8 <UART_SetConfig+0x4e4>)
 80080b4:	fba3 1302 	umull	r1, r3, r3, r2
 80080b8:	095b      	lsrs	r3, r3, #5
 80080ba:	2164      	movs	r1, #100	@ 0x64
 80080bc:	fb01 f303 	mul.w	r3, r1, r3
 80080c0:	1ad3      	subs	r3, r2, r3
 80080c2:	011b      	lsls	r3, r3, #4
 80080c4:	3332      	adds	r3, #50	@ 0x32
 80080c6:	4a08      	ldr	r2, [pc, #32]	@ (80080e8 <UART_SetConfig+0x4e4>)
 80080c8:	fba2 2303 	umull	r2, r3, r2, r3
 80080cc:	095b      	lsrs	r3, r3, #5
 80080ce:	f003 020f 	and.w	r2, r3, #15
 80080d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80080d6:	681b      	ldr	r3, [r3, #0]
 80080d8:	4422      	add	r2, r4
 80080da:	609a      	str	r2, [r3, #8]
}
 80080dc:	bf00      	nop
 80080de:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80080e2:	46bd      	mov	sp, r7
 80080e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80080e8:	51eb851f 	.word	0x51eb851f

080080ec <__cvt>:
 80080ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080f0:	ec57 6b10 	vmov	r6, r7, d0
 80080f4:	2f00      	cmp	r7, #0
 80080f6:	460c      	mov	r4, r1
 80080f8:	4619      	mov	r1, r3
 80080fa:	463b      	mov	r3, r7
 80080fc:	bfbb      	ittet	lt
 80080fe:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8008102:	461f      	movlt	r7, r3
 8008104:	2300      	movge	r3, #0
 8008106:	232d      	movlt	r3, #45	@ 0x2d
 8008108:	700b      	strb	r3, [r1, #0]
 800810a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800810c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8008110:	4691      	mov	r9, r2
 8008112:	f023 0820 	bic.w	r8, r3, #32
 8008116:	bfbc      	itt	lt
 8008118:	4632      	movlt	r2, r6
 800811a:	4616      	movlt	r6, r2
 800811c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008120:	d005      	beq.n	800812e <__cvt+0x42>
 8008122:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008126:	d100      	bne.n	800812a <__cvt+0x3e>
 8008128:	3401      	adds	r4, #1
 800812a:	2102      	movs	r1, #2
 800812c:	e000      	b.n	8008130 <__cvt+0x44>
 800812e:	2103      	movs	r1, #3
 8008130:	ab03      	add	r3, sp, #12
 8008132:	9301      	str	r3, [sp, #4]
 8008134:	ab02      	add	r3, sp, #8
 8008136:	9300      	str	r3, [sp, #0]
 8008138:	ec47 6b10 	vmov	d0, r6, r7
 800813c:	4653      	mov	r3, sl
 800813e:	4622      	mov	r2, r4
 8008140:	f000 fe6e 	bl	8008e20 <_dtoa_r>
 8008144:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008148:	4605      	mov	r5, r0
 800814a:	d119      	bne.n	8008180 <__cvt+0x94>
 800814c:	f019 0f01 	tst.w	r9, #1
 8008150:	d00e      	beq.n	8008170 <__cvt+0x84>
 8008152:	eb00 0904 	add.w	r9, r0, r4
 8008156:	2200      	movs	r2, #0
 8008158:	2300      	movs	r3, #0
 800815a:	4630      	mov	r0, r6
 800815c:	4639      	mov	r1, r7
 800815e:	f7f8 fcb3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008162:	b108      	cbz	r0, 8008168 <__cvt+0x7c>
 8008164:	f8cd 900c 	str.w	r9, [sp, #12]
 8008168:	2230      	movs	r2, #48	@ 0x30
 800816a:	9b03      	ldr	r3, [sp, #12]
 800816c:	454b      	cmp	r3, r9
 800816e:	d31e      	bcc.n	80081ae <__cvt+0xc2>
 8008170:	9b03      	ldr	r3, [sp, #12]
 8008172:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008174:	1b5b      	subs	r3, r3, r5
 8008176:	4628      	mov	r0, r5
 8008178:	6013      	str	r3, [r2, #0]
 800817a:	b004      	add	sp, #16
 800817c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008180:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008184:	eb00 0904 	add.w	r9, r0, r4
 8008188:	d1e5      	bne.n	8008156 <__cvt+0x6a>
 800818a:	7803      	ldrb	r3, [r0, #0]
 800818c:	2b30      	cmp	r3, #48	@ 0x30
 800818e:	d10a      	bne.n	80081a6 <__cvt+0xba>
 8008190:	2200      	movs	r2, #0
 8008192:	2300      	movs	r3, #0
 8008194:	4630      	mov	r0, r6
 8008196:	4639      	mov	r1, r7
 8008198:	f7f8 fc96 	bl	8000ac8 <__aeabi_dcmpeq>
 800819c:	b918      	cbnz	r0, 80081a6 <__cvt+0xba>
 800819e:	f1c4 0401 	rsb	r4, r4, #1
 80081a2:	f8ca 4000 	str.w	r4, [sl]
 80081a6:	f8da 3000 	ldr.w	r3, [sl]
 80081aa:	4499      	add	r9, r3
 80081ac:	e7d3      	b.n	8008156 <__cvt+0x6a>
 80081ae:	1c59      	adds	r1, r3, #1
 80081b0:	9103      	str	r1, [sp, #12]
 80081b2:	701a      	strb	r2, [r3, #0]
 80081b4:	e7d9      	b.n	800816a <__cvt+0x7e>

080081b6 <__exponent>:
 80081b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80081b8:	2900      	cmp	r1, #0
 80081ba:	bfba      	itte	lt
 80081bc:	4249      	neglt	r1, r1
 80081be:	232d      	movlt	r3, #45	@ 0x2d
 80081c0:	232b      	movge	r3, #43	@ 0x2b
 80081c2:	2909      	cmp	r1, #9
 80081c4:	7002      	strb	r2, [r0, #0]
 80081c6:	7043      	strb	r3, [r0, #1]
 80081c8:	dd29      	ble.n	800821e <__exponent+0x68>
 80081ca:	f10d 0307 	add.w	r3, sp, #7
 80081ce:	461d      	mov	r5, r3
 80081d0:	270a      	movs	r7, #10
 80081d2:	461a      	mov	r2, r3
 80081d4:	fbb1 f6f7 	udiv	r6, r1, r7
 80081d8:	fb07 1416 	mls	r4, r7, r6, r1
 80081dc:	3430      	adds	r4, #48	@ 0x30
 80081de:	f802 4c01 	strb.w	r4, [r2, #-1]
 80081e2:	460c      	mov	r4, r1
 80081e4:	2c63      	cmp	r4, #99	@ 0x63
 80081e6:	f103 33ff 	add.w	r3, r3, #4294967295
 80081ea:	4631      	mov	r1, r6
 80081ec:	dcf1      	bgt.n	80081d2 <__exponent+0x1c>
 80081ee:	3130      	adds	r1, #48	@ 0x30
 80081f0:	1e94      	subs	r4, r2, #2
 80081f2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80081f6:	1c41      	adds	r1, r0, #1
 80081f8:	4623      	mov	r3, r4
 80081fa:	42ab      	cmp	r3, r5
 80081fc:	d30a      	bcc.n	8008214 <__exponent+0x5e>
 80081fe:	f10d 0309 	add.w	r3, sp, #9
 8008202:	1a9b      	subs	r3, r3, r2
 8008204:	42ac      	cmp	r4, r5
 8008206:	bf88      	it	hi
 8008208:	2300      	movhi	r3, #0
 800820a:	3302      	adds	r3, #2
 800820c:	4403      	add	r3, r0
 800820e:	1a18      	subs	r0, r3, r0
 8008210:	b003      	add	sp, #12
 8008212:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008214:	f813 6b01 	ldrb.w	r6, [r3], #1
 8008218:	f801 6f01 	strb.w	r6, [r1, #1]!
 800821c:	e7ed      	b.n	80081fa <__exponent+0x44>
 800821e:	2330      	movs	r3, #48	@ 0x30
 8008220:	3130      	adds	r1, #48	@ 0x30
 8008222:	7083      	strb	r3, [r0, #2]
 8008224:	70c1      	strb	r1, [r0, #3]
 8008226:	1d03      	adds	r3, r0, #4
 8008228:	e7f1      	b.n	800820e <__exponent+0x58>
	...

0800822c <_printf_float>:
 800822c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008230:	b08d      	sub	sp, #52	@ 0x34
 8008232:	460c      	mov	r4, r1
 8008234:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008238:	4616      	mov	r6, r2
 800823a:	461f      	mov	r7, r3
 800823c:	4605      	mov	r5, r0
 800823e:	f000 fcef 	bl	8008c20 <_localeconv_r>
 8008242:	6803      	ldr	r3, [r0, #0]
 8008244:	9304      	str	r3, [sp, #16]
 8008246:	4618      	mov	r0, r3
 8008248:	f7f8 f812 	bl	8000270 <strlen>
 800824c:	2300      	movs	r3, #0
 800824e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008250:	f8d8 3000 	ldr.w	r3, [r8]
 8008254:	9005      	str	r0, [sp, #20]
 8008256:	3307      	adds	r3, #7
 8008258:	f023 0307 	bic.w	r3, r3, #7
 800825c:	f103 0208 	add.w	r2, r3, #8
 8008260:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008264:	f8d4 b000 	ldr.w	fp, [r4]
 8008268:	f8c8 2000 	str.w	r2, [r8]
 800826c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008270:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008274:	9307      	str	r3, [sp, #28]
 8008276:	f8cd 8018 	str.w	r8, [sp, #24]
 800827a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800827e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008282:	4b9c      	ldr	r3, [pc, #624]	@ (80084f4 <_printf_float+0x2c8>)
 8008284:	f04f 32ff 	mov.w	r2, #4294967295
 8008288:	f7f8 fc50 	bl	8000b2c <__aeabi_dcmpun>
 800828c:	bb70      	cbnz	r0, 80082ec <_printf_float+0xc0>
 800828e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008292:	4b98      	ldr	r3, [pc, #608]	@ (80084f4 <_printf_float+0x2c8>)
 8008294:	f04f 32ff 	mov.w	r2, #4294967295
 8008298:	f7f8 fc2a 	bl	8000af0 <__aeabi_dcmple>
 800829c:	bb30      	cbnz	r0, 80082ec <_printf_float+0xc0>
 800829e:	2200      	movs	r2, #0
 80082a0:	2300      	movs	r3, #0
 80082a2:	4640      	mov	r0, r8
 80082a4:	4649      	mov	r1, r9
 80082a6:	f7f8 fc19 	bl	8000adc <__aeabi_dcmplt>
 80082aa:	b110      	cbz	r0, 80082b2 <_printf_float+0x86>
 80082ac:	232d      	movs	r3, #45	@ 0x2d
 80082ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80082b2:	4a91      	ldr	r2, [pc, #580]	@ (80084f8 <_printf_float+0x2cc>)
 80082b4:	4b91      	ldr	r3, [pc, #580]	@ (80084fc <_printf_float+0x2d0>)
 80082b6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80082ba:	bf8c      	ite	hi
 80082bc:	4690      	movhi	r8, r2
 80082be:	4698      	movls	r8, r3
 80082c0:	2303      	movs	r3, #3
 80082c2:	6123      	str	r3, [r4, #16]
 80082c4:	f02b 0304 	bic.w	r3, fp, #4
 80082c8:	6023      	str	r3, [r4, #0]
 80082ca:	f04f 0900 	mov.w	r9, #0
 80082ce:	9700      	str	r7, [sp, #0]
 80082d0:	4633      	mov	r3, r6
 80082d2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80082d4:	4621      	mov	r1, r4
 80082d6:	4628      	mov	r0, r5
 80082d8:	f000 f9d2 	bl	8008680 <_printf_common>
 80082dc:	3001      	adds	r0, #1
 80082de:	f040 808d 	bne.w	80083fc <_printf_float+0x1d0>
 80082e2:	f04f 30ff 	mov.w	r0, #4294967295
 80082e6:	b00d      	add	sp, #52	@ 0x34
 80082e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ec:	4642      	mov	r2, r8
 80082ee:	464b      	mov	r3, r9
 80082f0:	4640      	mov	r0, r8
 80082f2:	4649      	mov	r1, r9
 80082f4:	f7f8 fc1a 	bl	8000b2c <__aeabi_dcmpun>
 80082f8:	b140      	cbz	r0, 800830c <_printf_float+0xe0>
 80082fa:	464b      	mov	r3, r9
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	bfbc      	itt	lt
 8008300:	232d      	movlt	r3, #45	@ 0x2d
 8008302:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8008306:	4a7e      	ldr	r2, [pc, #504]	@ (8008500 <_printf_float+0x2d4>)
 8008308:	4b7e      	ldr	r3, [pc, #504]	@ (8008504 <_printf_float+0x2d8>)
 800830a:	e7d4      	b.n	80082b6 <_printf_float+0x8a>
 800830c:	6863      	ldr	r3, [r4, #4]
 800830e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008312:	9206      	str	r2, [sp, #24]
 8008314:	1c5a      	adds	r2, r3, #1
 8008316:	d13b      	bne.n	8008390 <_printf_float+0x164>
 8008318:	2306      	movs	r3, #6
 800831a:	6063      	str	r3, [r4, #4]
 800831c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008320:	2300      	movs	r3, #0
 8008322:	6022      	str	r2, [r4, #0]
 8008324:	9303      	str	r3, [sp, #12]
 8008326:	ab0a      	add	r3, sp, #40	@ 0x28
 8008328:	e9cd a301 	strd	sl, r3, [sp, #4]
 800832c:	ab09      	add	r3, sp, #36	@ 0x24
 800832e:	9300      	str	r3, [sp, #0]
 8008330:	6861      	ldr	r1, [r4, #4]
 8008332:	ec49 8b10 	vmov	d0, r8, r9
 8008336:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800833a:	4628      	mov	r0, r5
 800833c:	f7ff fed6 	bl	80080ec <__cvt>
 8008340:	9b06      	ldr	r3, [sp, #24]
 8008342:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008344:	2b47      	cmp	r3, #71	@ 0x47
 8008346:	4680      	mov	r8, r0
 8008348:	d129      	bne.n	800839e <_printf_float+0x172>
 800834a:	1cc8      	adds	r0, r1, #3
 800834c:	db02      	blt.n	8008354 <_printf_float+0x128>
 800834e:	6863      	ldr	r3, [r4, #4]
 8008350:	4299      	cmp	r1, r3
 8008352:	dd41      	ble.n	80083d8 <_printf_float+0x1ac>
 8008354:	f1aa 0a02 	sub.w	sl, sl, #2
 8008358:	fa5f fa8a 	uxtb.w	sl, sl
 800835c:	3901      	subs	r1, #1
 800835e:	4652      	mov	r2, sl
 8008360:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008364:	9109      	str	r1, [sp, #36]	@ 0x24
 8008366:	f7ff ff26 	bl	80081b6 <__exponent>
 800836a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800836c:	1813      	adds	r3, r2, r0
 800836e:	2a01      	cmp	r2, #1
 8008370:	4681      	mov	r9, r0
 8008372:	6123      	str	r3, [r4, #16]
 8008374:	dc02      	bgt.n	800837c <_printf_float+0x150>
 8008376:	6822      	ldr	r2, [r4, #0]
 8008378:	07d2      	lsls	r2, r2, #31
 800837a:	d501      	bpl.n	8008380 <_printf_float+0x154>
 800837c:	3301      	adds	r3, #1
 800837e:	6123      	str	r3, [r4, #16]
 8008380:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008384:	2b00      	cmp	r3, #0
 8008386:	d0a2      	beq.n	80082ce <_printf_float+0xa2>
 8008388:	232d      	movs	r3, #45	@ 0x2d
 800838a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800838e:	e79e      	b.n	80082ce <_printf_float+0xa2>
 8008390:	9a06      	ldr	r2, [sp, #24]
 8008392:	2a47      	cmp	r2, #71	@ 0x47
 8008394:	d1c2      	bne.n	800831c <_printf_float+0xf0>
 8008396:	2b00      	cmp	r3, #0
 8008398:	d1c0      	bne.n	800831c <_printf_float+0xf0>
 800839a:	2301      	movs	r3, #1
 800839c:	e7bd      	b.n	800831a <_printf_float+0xee>
 800839e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80083a2:	d9db      	bls.n	800835c <_printf_float+0x130>
 80083a4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80083a8:	d118      	bne.n	80083dc <_printf_float+0x1b0>
 80083aa:	2900      	cmp	r1, #0
 80083ac:	6863      	ldr	r3, [r4, #4]
 80083ae:	dd0b      	ble.n	80083c8 <_printf_float+0x19c>
 80083b0:	6121      	str	r1, [r4, #16]
 80083b2:	b913      	cbnz	r3, 80083ba <_printf_float+0x18e>
 80083b4:	6822      	ldr	r2, [r4, #0]
 80083b6:	07d0      	lsls	r0, r2, #31
 80083b8:	d502      	bpl.n	80083c0 <_printf_float+0x194>
 80083ba:	3301      	adds	r3, #1
 80083bc:	440b      	add	r3, r1
 80083be:	6123      	str	r3, [r4, #16]
 80083c0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80083c2:	f04f 0900 	mov.w	r9, #0
 80083c6:	e7db      	b.n	8008380 <_printf_float+0x154>
 80083c8:	b913      	cbnz	r3, 80083d0 <_printf_float+0x1a4>
 80083ca:	6822      	ldr	r2, [r4, #0]
 80083cc:	07d2      	lsls	r2, r2, #31
 80083ce:	d501      	bpl.n	80083d4 <_printf_float+0x1a8>
 80083d0:	3302      	adds	r3, #2
 80083d2:	e7f4      	b.n	80083be <_printf_float+0x192>
 80083d4:	2301      	movs	r3, #1
 80083d6:	e7f2      	b.n	80083be <_printf_float+0x192>
 80083d8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80083dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80083de:	4299      	cmp	r1, r3
 80083e0:	db05      	blt.n	80083ee <_printf_float+0x1c2>
 80083e2:	6823      	ldr	r3, [r4, #0]
 80083e4:	6121      	str	r1, [r4, #16]
 80083e6:	07d8      	lsls	r0, r3, #31
 80083e8:	d5ea      	bpl.n	80083c0 <_printf_float+0x194>
 80083ea:	1c4b      	adds	r3, r1, #1
 80083ec:	e7e7      	b.n	80083be <_printf_float+0x192>
 80083ee:	2900      	cmp	r1, #0
 80083f0:	bfd4      	ite	le
 80083f2:	f1c1 0202 	rsble	r2, r1, #2
 80083f6:	2201      	movgt	r2, #1
 80083f8:	4413      	add	r3, r2
 80083fa:	e7e0      	b.n	80083be <_printf_float+0x192>
 80083fc:	6823      	ldr	r3, [r4, #0]
 80083fe:	055a      	lsls	r2, r3, #21
 8008400:	d407      	bmi.n	8008412 <_printf_float+0x1e6>
 8008402:	6923      	ldr	r3, [r4, #16]
 8008404:	4642      	mov	r2, r8
 8008406:	4631      	mov	r1, r6
 8008408:	4628      	mov	r0, r5
 800840a:	47b8      	blx	r7
 800840c:	3001      	adds	r0, #1
 800840e:	d12b      	bne.n	8008468 <_printf_float+0x23c>
 8008410:	e767      	b.n	80082e2 <_printf_float+0xb6>
 8008412:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008416:	f240 80dd 	bls.w	80085d4 <_printf_float+0x3a8>
 800841a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800841e:	2200      	movs	r2, #0
 8008420:	2300      	movs	r3, #0
 8008422:	f7f8 fb51 	bl	8000ac8 <__aeabi_dcmpeq>
 8008426:	2800      	cmp	r0, #0
 8008428:	d033      	beq.n	8008492 <_printf_float+0x266>
 800842a:	4a37      	ldr	r2, [pc, #220]	@ (8008508 <_printf_float+0x2dc>)
 800842c:	2301      	movs	r3, #1
 800842e:	4631      	mov	r1, r6
 8008430:	4628      	mov	r0, r5
 8008432:	47b8      	blx	r7
 8008434:	3001      	adds	r0, #1
 8008436:	f43f af54 	beq.w	80082e2 <_printf_float+0xb6>
 800843a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800843e:	4543      	cmp	r3, r8
 8008440:	db02      	blt.n	8008448 <_printf_float+0x21c>
 8008442:	6823      	ldr	r3, [r4, #0]
 8008444:	07d8      	lsls	r0, r3, #31
 8008446:	d50f      	bpl.n	8008468 <_printf_float+0x23c>
 8008448:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800844c:	4631      	mov	r1, r6
 800844e:	4628      	mov	r0, r5
 8008450:	47b8      	blx	r7
 8008452:	3001      	adds	r0, #1
 8008454:	f43f af45 	beq.w	80082e2 <_printf_float+0xb6>
 8008458:	f04f 0900 	mov.w	r9, #0
 800845c:	f108 38ff 	add.w	r8, r8, #4294967295
 8008460:	f104 0a1a 	add.w	sl, r4, #26
 8008464:	45c8      	cmp	r8, r9
 8008466:	dc09      	bgt.n	800847c <_printf_float+0x250>
 8008468:	6823      	ldr	r3, [r4, #0]
 800846a:	079b      	lsls	r3, r3, #30
 800846c:	f100 8103 	bmi.w	8008676 <_printf_float+0x44a>
 8008470:	68e0      	ldr	r0, [r4, #12]
 8008472:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008474:	4298      	cmp	r0, r3
 8008476:	bfb8      	it	lt
 8008478:	4618      	movlt	r0, r3
 800847a:	e734      	b.n	80082e6 <_printf_float+0xba>
 800847c:	2301      	movs	r3, #1
 800847e:	4652      	mov	r2, sl
 8008480:	4631      	mov	r1, r6
 8008482:	4628      	mov	r0, r5
 8008484:	47b8      	blx	r7
 8008486:	3001      	adds	r0, #1
 8008488:	f43f af2b 	beq.w	80082e2 <_printf_float+0xb6>
 800848c:	f109 0901 	add.w	r9, r9, #1
 8008490:	e7e8      	b.n	8008464 <_printf_float+0x238>
 8008492:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008494:	2b00      	cmp	r3, #0
 8008496:	dc39      	bgt.n	800850c <_printf_float+0x2e0>
 8008498:	4a1b      	ldr	r2, [pc, #108]	@ (8008508 <_printf_float+0x2dc>)
 800849a:	2301      	movs	r3, #1
 800849c:	4631      	mov	r1, r6
 800849e:	4628      	mov	r0, r5
 80084a0:	47b8      	blx	r7
 80084a2:	3001      	adds	r0, #1
 80084a4:	f43f af1d 	beq.w	80082e2 <_printf_float+0xb6>
 80084a8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80084ac:	ea59 0303 	orrs.w	r3, r9, r3
 80084b0:	d102      	bne.n	80084b8 <_printf_float+0x28c>
 80084b2:	6823      	ldr	r3, [r4, #0]
 80084b4:	07d9      	lsls	r1, r3, #31
 80084b6:	d5d7      	bpl.n	8008468 <_printf_float+0x23c>
 80084b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80084bc:	4631      	mov	r1, r6
 80084be:	4628      	mov	r0, r5
 80084c0:	47b8      	blx	r7
 80084c2:	3001      	adds	r0, #1
 80084c4:	f43f af0d 	beq.w	80082e2 <_printf_float+0xb6>
 80084c8:	f04f 0a00 	mov.w	sl, #0
 80084cc:	f104 0b1a 	add.w	fp, r4, #26
 80084d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084d2:	425b      	negs	r3, r3
 80084d4:	4553      	cmp	r3, sl
 80084d6:	dc01      	bgt.n	80084dc <_printf_float+0x2b0>
 80084d8:	464b      	mov	r3, r9
 80084da:	e793      	b.n	8008404 <_printf_float+0x1d8>
 80084dc:	2301      	movs	r3, #1
 80084de:	465a      	mov	r2, fp
 80084e0:	4631      	mov	r1, r6
 80084e2:	4628      	mov	r0, r5
 80084e4:	47b8      	blx	r7
 80084e6:	3001      	adds	r0, #1
 80084e8:	f43f aefb 	beq.w	80082e2 <_printf_float+0xb6>
 80084ec:	f10a 0a01 	add.w	sl, sl, #1
 80084f0:	e7ee      	b.n	80084d0 <_printf_float+0x2a4>
 80084f2:	bf00      	nop
 80084f4:	7fefffff 	.word	0x7fefffff
 80084f8:	0800b95c 	.word	0x0800b95c
 80084fc:	0800b958 	.word	0x0800b958
 8008500:	0800b964 	.word	0x0800b964
 8008504:	0800b960 	.word	0x0800b960
 8008508:	0800b968 	.word	0x0800b968
 800850c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800850e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008512:	4553      	cmp	r3, sl
 8008514:	bfa8      	it	ge
 8008516:	4653      	movge	r3, sl
 8008518:	2b00      	cmp	r3, #0
 800851a:	4699      	mov	r9, r3
 800851c:	dc36      	bgt.n	800858c <_printf_float+0x360>
 800851e:	f04f 0b00 	mov.w	fp, #0
 8008522:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008526:	f104 021a 	add.w	r2, r4, #26
 800852a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800852c:	9306      	str	r3, [sp, #24]
 800852e:	eba3 0309 	sub.w	r3, r3, r9
 8008532:	455b      	cmp	r3, fp
 8008534:	dc31      	bgt.n	800859a <_printf_float+0x36e>
 8008536:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008538:	459a      	cmp	sl, r3
 800853a:	dc3a      	bgt.n	80085b2 <_printf_float+0x386>
 800853c:	6823      	ldr	r3, [r4, #0]
 800853e:	07da      	lsls	r2, r3, #31
 8008540:	d437      	bmi.n	80085b2 <_printf_float+0x386>
 8008542:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008544:	ebaa 0903 	sub.w	r9, sl, r3
 8008548:	9b06      	ldr	r3, [sp, #24]
 800854a:	ebaa 0303 	sub.w	r3, sl, r3
 800854e:	4599      	cmp	r9, r3
 8008550:	bfa8      	it	ge
 8008552:	4699      	movge	r9, r3
 8008554:	f1b9 0f00 	cmp.w	r9, #0
 8008558:	dc33      	bgt.n	80085c2 <_printf_float+0x396>
 800855a:	f04f 0800 	mov.w	r8, #0
 800855e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008562:	f104 0b1a 	add.w	fp, r4, #26
 8008566:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008568:	ebaa 0303 	sub.w	r3, sl, r3
 800856c:	eba3 0309 	sub.w	r3, r3, r9
 8008570:	4543      	cmp	r3, r8
 8008572:	f77f af79 	ble.w	8008468 <_printf_float+0x23c>
 8008576:	2301      	movs	r3, #1
 8008578:	465a      	mov	r2, fp
 800857a:	4631      	mov	r1, r6
 800857c:	4628      	mov	r0, r5
 800857e:	47b8      	blx	r7
 8008580:	3001      	adds	r0, #1
 8008582:	f43f aeae 	beq.w	80082e2 <_printf_float+0xb6>
 8008586:	f108 0801 	add.w	r8, r8, #1
 800858a:	e7ec      	b.n	8008566 <_printf_float+0x33a>
 800858c:	4642      	mov	r2, r8
 800858e:	4631      	mov	r1, r6
 8008590:	4628      	mov	r0, r5
 8008592:	47b8      	blx	r7
 8008594:	3001      	adds	r0, #1
 8008596:	d1c2      	bne.n	800851e <_printf_float+0x2f2>
 8008598:	e6a3      	b.n	80082e2 <_printf_float+0xb6>
 800859a:	2301      	movs	r3, #1
 800859c:	4631      	mov	r1, r6
 800859e:	4628      	mov	r0, r5
 80085a0:	9206      	str	r2, [sp, #24]
 80085a2:	47b8      	blx	r7
 80085a4:	3001      	adds	r0, #1
 80085a6:	f43f ae9c 	beq.w	80082e2 <_printf_float+0xb6>
 80085aa:	9a06      	ldr	r2, [sp, #24]
 80085ac:	f10b 0b01 	add.w	fp, fp, #1
 80085b0:	e7bb      	b.n	800852a <_printf_float+0x2fe>
 80085b2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085b6:	4631      	mov	r1, r6
 80085b8:	4628      	mov	r0, r5
 80085ba:	47b8      	blx	r7
 80085bc:	3001      	adds	r0, #1
 80085be:	d1c0      	bne.n	8008542 <_printf_float+0x316>
 80085c0:	e68f      	b.n	80082e2 <_printf_float+0xb6>
 80085c2:	9a06      	ldr	r2, [sp, #24]
 80085c4:	464b      	mov	r3, r9
 80085c6:	4442      	add	r2, r8
 80085c8:	4631      	mov	r1, r6
 80085ca:	4628      	mov	r0, r5
 80085cc:	47b8      	blx	r7
 80085ce:	3001      	adds	r0, #1
 80085d0:	d1c3      	bne.n	800855a <_printf_float+0x32e>
 80085d2:	e686      	b.n	80082e2 <_printf_float+0xb6>
 80085d4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80085d8:	f1ba 0f01 	cmp.w	sl, #1
 80085dc:	dc01      	bgt.n	80085e2 <_printf_float+0x3b6>
 80085de:	07db      	lsls	r3, r3, #31
 80085e0:	d536      	bpl.n	8008650 <_printf_float+0x424>
 80085e2:	2301      	movs	r3, #1
 80085e4:	4642      	mov	r2, r8
 80085e6:	4631      	mov	r1, r6
 80085e8:	4628      	mov	r0, r5
 80085ea:	47b8      	blx	r7
 80085ec:	3001      	adds	r0, #1
 80085ee:	f43f ae78 	beq.w	80082e2 <_printf_float+0xb6>
 80085f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085f6:	4631      	mov	r1, r6
 80085f8:	4628      	mov	r0, r5
 80085fa:	47b8      	blx	r7
 80085fc:	3001      	adds	r0, #1
 80085fe:	f43f ae70 	beq.w	80082e2 <_printf_float+0xb6>
 8008602:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008606:	2200      	movs	r2, #0
 8008608:	2300      	movs	r3, #0
 800860a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800860e:	f7f8 fa5b 	bl	8000ac8 <__aeabi_dcmpeq>
 8008612:	b9c0      	cbnz	r0, 8008646 <_printf_float+0x41a>
 8008614:	4653      	mov	r3, sl
 8008616:	f108 0201 	add.w	r2, r8, #1
 800861a:	4631      	mov	r1, r6
 800861c:	4628      	mov	r0, r5
 800861e:	47b8      	blx	r7
 8008620:	3001      	adds	r0, #1
 8008622:	d10c      	bne.n	800863e <_printf_float+0x412>
 8008624:	e65d      	b.n	80082e2 <_printf_float+0xb6>
 8008626:	2301      	movs	r3, #1
 8008628:	465a      	mov	r2, fp
 800862a:	4631      	mov	r1, r6
 800862c:	4628      	mov	r0, r5
 800862e:	47b8      	blx	r7
 8008630:	3001      	adds	r0, #1
 8008632:	f43f ae56 	beq.w	80082e2 <_printf_float+0xb6>
 8008636:	f108 0801 	add.w	r8, r8, #1
 800863a:	45d0      	cmp	r8, sl
 800863c:	dbf3      	blt.n	8008626 <_printf_float+0x3fa>
 800863e:	464b      	mov	r3, r9
 8008640:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008644:	e6df      	b.n	8008406 <_printf_float+0x1da>
 8008646:	f04f 0800 	mov.w	r8, #0
 800864a:	f104 0b1a 	add.w	fp, r4, #26
 800864e:	e7f4      	b.n	800863a <_printf_float+0x40e>
 8008650:	2301      	movs	r3, #1
 8008652:	4642      	mov	r2, r8
 8008654:	e7e1      	b.n	800861a <_printf_float+0x3ee>
 8008656:	2301      	movs	r3, #1
 8008658:	464a      	mov	r2, r9
 800865a:	4631      	mov	r1, r6
 800865c:	4628      	mov	r0, r5
 800865e:	47b8      	blx	r7
 8008660:	3001      	adds	r0, #1
 8008662:	f43f ae3e 	beq.w	80082e2 <_printf_float+0xb6>
 8008666:	f108 0801 	add.w	r8, r8, #1
 800866a:	68e3      	ldr	r3, [r4, #12]
 800866c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800866e:	1a5b      	subs	r3, r3, r1
 8008670:	4543      	cmp	r3, r8
 8008672:	dcf0      	bgt.n	8008656 <_printf_float+0x42a>
 8008674:	e6fc      	b.n	8008470 <_printf_float+0x244>
 8008676:	f04f 0800 	mov.w	r8, #0
 800867a:	f104 0919 	add.w	r9, r4, #25
 800867e:	e7f4      	b.n	800866a <_printf_float+0x43e>

08008680 <_printf_common>:
 8008680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008684:	4616      	mov	r6, r2
 8008686:	4698      	mov	r8, r3
 8008688:	688a      	ldr	r2, [r1, #8]
 800868a:	690b      	ldr	r3, [r1, #16]
 800868c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008690:	4293      	cmp	r3, r2
 8008692:	bfb8      	it	lt
 8008694:	4613      	movlt	r3, r2
 8008696:	6033      	str	r3, [r6, #0]
 8008698:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800869c:	4607      	mov	r7, r0
 800869e:	460c      	mov	r4, r1
 80086a0:	b10a      	cbz	r2, 80086a6 <_printf_common+0x26>
 80086a2:	3301      	adds	r3, #1
 80086a4:	6033      	str	r3, [r6, #0]
 80086a6:	6823      	ldr	r3, [r4, #0]
 80086a8:	0699      	lsls	r1, r3, #26
 80086aa:	bf42      	ittt	mi
 80086ac:	6833      	ldrmi	r3, [r6, #0]
 80086ae:	3302      	addmi	r3, #2
 80086b0:	6033      	strmi	r3, [r6, #0]
 80086b2:	6825      	ldr	r5, [r4, #0]
 80086b4:	f015 0506 	ands.w	r5, r5, #6
 80086b8:	d106      	bne.n	80086c8 <_printf_common+0x48>
 80086ba:	f104 0a19 	add.w	sl, r4, #25
 80086be:	68e3      	ldr	r3, [r4, #12]
 80086c0:	6832      	ldr	r2, [r6, #0]
 80086c2:	1a9b      	subs	r3, r3, r2
 80086c4:	42ab      	cmp	r3, r5
 80086c6:	dc26      	bgt.n	8008716 <_printf_common+0x96>
 80086c8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80086cc:	6822      	ldr	r2, [r4, #0]
 80086ce:	3b00      	subs	r3, #0
 80086d0:	bf18      	it	ne
 80086d2:	2301      	movne	r3, #1
 80086d4:	0692      	lsls	r2, r2, #26
 80086d6:	d42b      	bmi.n	8008730 <_printf_common+0xb0>
 80086d8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80086dc:	4641      	mov	r1, r8
 80086de:	4638      	mov	r0, r7
 80086e0:	47c8      	blx	r9
 80086e2:	3001      	adds	r0, #1
 80086e4:	d01e      	beq.n	8008724 <_printf_common+0xa4>
 80086e6:	6823      	ldr	r3, [r4, #0]
 80086e8:	6922      	ldr	r2, [r4, #16]
 80086ea:	f003 0306 	and.w	r3, r3, #6
 80086ee:	2b04      	cmp	r3, #4
 80086f0:	bf02      	ittt	eq
 80086f2:	68e5      	ldreq	r5, [r4, #12]
 80086f4:	6833      	ldreq	r3, [r6, #0]
 80086f6:	1aed      	subeq	r5, r5, r3
 80086f8:	68a3      	ldr	r3, [r4, #8]
 80086fa:	bf0c      	ite	eq
 80086fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008700:	2500      	movne	r5, #0
 8008702:	4293      	cmp	r3, r2
 8008704:	bfc4      	itt	gt
 8008706:	1a9b      	subgt	r3, r3, r2
 8008708:	18ed      	addgt	r5, r5, r3
 800870a:	2600      	movs	r6, #0
 800870c:	341a      	adds	r4, #26
 800870e:	42b5      	cmp	r5, r6
 8008710:	d11a      	bne.n	8008748 <_printf_common+0xc8>
 8008712:	2000      	movs	r0, #0
 8008714:	e008      	b.n	8008728 <_printf_common+0xa8>
 8008716:	2301      	movs	r3, #1
 8008718:	4652      	mov	r2, sl
 800871a:	4641      	mov	r1, r8
 800871c:	4638      	mov	r0, r7
 800871e:	47c8      	blx	r9
 8008720:	3001      	adds	r0, #1
 8008722:	d103      	bne.n	800872c <_printf_common+0xac>
 8008724:	f04f 30ff 	mov.w	r0, #4294967295
 8008728:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800872c:	3501      	adds	r5, #1
 800872e:	e7c6      	b.n	80086be <_printf_common+0x3e>
 8008730:	18e1      	adds	r1, r4, r3
 8008732:	1c5a      	adds	r2, r3, #1
 8008734:	2030      	movs	r0, #48	@ 0x30
 8008736:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800873a:	4422      	add	r2, r4
 800873c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008740:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008744:	3302      	adds	r3, #2
 8008746:	e7c7      	b.n	80086d8 <_printf_common+0x58>
 8008748:	2301      	movs	r3, #1
 800874a:	4622      	mov	r2, r4
 800874c:	4641      	mov	r1, r8
 800874e:	4638      	mov	r0, r7
 8008750:	47c8      	blx	r9
 8008752:	3001      	adds	r0, #1
 8008754:	d0e6      	beq.n	8008724 <_printf_common+0xa4>
 8008756:	3601      	adds	r6, #1
 8008758:	e7d9      	b.n	800870e <_printf_common+0x8e>
	...

0800875c <_printf_i>:
 800875c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008760:	7e0f      	ldrb	r7, [r1, #24]
 8008762:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008764:	2f78      	cmp	r7, #120	@ 0x78
 8008766:	4691      	mov	r9, r2
 8008768:	4680      	mov	r8, r0
 800876a:	460c      	mov	r4, r1
 800876c:	469a      	mov	sl, r3
 800876e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008772:	d807      	bhi.n	8008784 <_printf_i+0x28>
 8008774:	2f62      	cmp	r7, #98	@ 0x62
 8008776:	d80a      	bhi.n	800878e <_printf_i+0x32>
 8008778:	2f00      	cmp	r7, #0
 800877a:	f000 80d1 	beq.w	8008920 <_printf_i+0x1c4>
 800877e:	2f58      	cmp	r7, #88	@ 0x58
 8008780:	f000 80b8 	beq.w	80088f4 <_printf_i+0x198>
 8008784:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008788:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800878c:	e03a      	b.n	8008804 <_printf_i+0xa8>
 800878e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008792:	2b15      	cmp	r3, #21
 8008794:	d8f6      	bhi.n	8008784 <_printf_i+0x28>
 8008796:	a101      	add	r1, pc, #4	@ (adr r1, 800879c <_printf_i+0x40>)
 8008798:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800879c:	080087f5 	.word	0x080087f5
 80087a0:	08008809 	.word	0x08008809
 80087a4:	08008785 	.word	0x08008785
 80087a8:	08008785 	.word	0x08008785
 80087ac:	08008785 	.word	0x08008785
 80087b0:	08008785 	.word	0x08008785
 80087b4:	08008809 	.word	0x08008809
 80087b8:	08008785 	.word	0x08008785
 80087bc:	08008785 	.word	0x08008785
 80087c0:	08008785 	.word	0x08008785
 80087c4:	08008785 	.word	0x08008785
 80087c8:	08008907 	.word	0x08008907
 80087cc:	08008833 	.word	0x08008833
 80087d0:	080088c1 	.word	0x080088c1
 80087d4:	08008785 	.word	0x08008785
 80087d8:	08008785 	.word	0x08008785
 80087dc:	08008929 	.word	0x08008929
 80087e0:	08008785 	.word	0x08008785
 80087e4:	08008833 	.word	0x08008833
 80087e8:	08008785 	.word	0x08008785
 80087ec:	08008785 	.word	0x08008785
 80087f0:	080088c9 	.word	0x080088c9
 80087f4:	6833      	ldr	r3, [r6, #0]
 80087f6:	1d1a      	adds	r2, r3, #4
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	6032      	str	r2, [r6, #0]
 80087fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008800:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008804:	2301      	movs	r3, #1
 8008806:	e09c      	b.n	8008942 <_printf_i+0x1e6>
 8008808:	6833      	ldr	r3, [r6, #0]
 800880a:	6820      	ldr	r0, [r4, #0]
 800880c:	1d19      	adds	r1, r3, #4
 800880e:	6031      	str	r1, [r6, #0]
 8008810:	0606      	lsls	r6, r0, #24
 8008812:	d501      	bpl.n	8008818 <_printf_i+0xbc>
 8008814:	681d      	ldr	r5, [r3, #0]
 8008816:	e003      	b.n	8008820 <_printf_i+0xc4>
 8008818:	0645      	lsls	r5, r0, #25
 800881a:	d5fb      	bpl.n	8008814 <_printf_i+0xb8>
 800881c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008820:	2d00      	cmp	r5, #0
 8008822:	da03      	bge.n	800882c <_printf_i+0xd0>
 8008824:	232d      	movs	r3, #45	@ 0x2d
 8008826:	426d      	negs	r5, r5
 8008828:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800882c:	4858      	ldr	r0, [pc, #352]	@ (8008990 <_printf_i+0x234>)
 800882e:	230a      	movs	r3, #10
 8008830:	e011      	b.n	8008856 <_printf_i+0xfa>
 8008832:	6821      	ldr	r1, [r4, #0]
 8008834:	6833      	ldr	r3, [r6, #0]
 8008836:	0608      	lsls	r0, r1, #24
 8008838:	f853 5b04 	ldr.w	r5, [r3], #4
 800883c:	d402      	bmi.n	8008844 <_printf_i+0xe8>
 800883e:	0649      	lsls	r1, r1, #25
 8008840:	bf48      	it	mi
 8008842:	b2ad      	uxthmi	r5, r5
 8008844:	2f6f      	cmp	r7, #111	@ 0x6f
 8008846:	4852      	ldr	r0, [pc, #328]	@ (8008990 <_printf_i+0x234>)
 8008848:	6033      	str	r3, [r6, #0]
 800884a:	bf14      	ite	ne
 800884c:	230a      	movne	r3, #10
 800884e:	2308      	moveq	r3, #8
 8008850:	2100      	movs	r1, #0
 8008852:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008856:	6866      	ldr	r6, [r4, #4]
 8008858:	60a6      	str	r6, [r4, #8]
 800885a:	2e00      	cmp	r6, #0
 800885c:	db05      	blt.n	800886a <_printf_i+0x10e>
 800885e:	6821      	ldr	r1, [r4, #0]
 8008860:	432e      	orrs	r6, r5
 8008862:	f021 0104 	bic.w	r1, r1, #4
 8008866:	6021      	str	r1, [r4, #0]
 8008868:	d04b      	beq.n	8008902 <_printf_i+0x1a6>
 800886a:	4616      	mov	r6, r2
 800886c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008870:	fb03 5711 	mls	r7, r3, r1, r5
 8008874:	5dc7      	ldrb	r7, [r0, r7]
 8008876:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800887a:	462f      	mov	r7, r5
 800887c:	42bb      	cmp	r3, r7
 800887e:	460d      	mov	r5, r1
 8008880:	d9f4      	bls.n	800886c <_printf_i+0x110>
 8008882:	2b08      	cmp	r3, #8
 8008884:	d10b      	bne.n	800889e <_printf_i+0x142>
 8008886:	6823      	ldr	r3, [r4, #0]
 8008888:	07df      	lsls	r7, r3, #31
 800888a:	d508      	bpl.n	800889e <_printf_i+0x142>
 800888c:	6923      	ldr	r3, [r4, #16]
 800888e:	6861      	ldr	r1, [r4, #4]
 8008890:	4299      	cmp	r1, r3
 8008892:	bfde      	ittt	le
 8008894:	2330      	movle	r3, #48	@ 0x30
 8008896:	f806 3c01 	strble.w	r3, [r6, #-1]
 800889a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800889e:	1b92      	subs	r2, r2, r6
 80088a0:	6122      	str	r2, [r4, #16]
 80088a2:	f8cd a000 	str.w	sl, [sp]
 80088a6:	464b      	mov	r3, r9
 80088a8:	aa03      	add	r2, sp, #12
 80088aa:	4621      	mov	r1, r4
 80088ac:	4640      	mov	r0, r8
 80088ae:	f7ff fee7 	bl	8008680 <_printf_common>
 80088b2:	3001      	adds	r0, #1
 80088b4:	d14a      	bne.n	800894c <_printf_i+0x1f0>
 80088b6:	f04f 30ff 	mov.w	r0, #4294967295
 80088ba:	b004      	add	sp, #16
 80088bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088c0:	6823      	ldr	r3, [r4, #0]
 80088c2:	f043 0320 	orr.w	r3, r3, #32
 80088c6:	6023      	str	r3, [r4, #0]
 80088c8:	4832      	ldr	r0, [pc, #200]	@ (8008994 <_printf_i+0x238>)
 80088ca:	2778      	movs	r7, #120	@ 0x78
 80088cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80088d0:	6823      	ldr	r3, [r4, #0]
 80088d2:	6831      	ldr	r1, [r6, #0]
 80088d4:	061f      	lsls	r7, r3, #24
 80088d6:	f851 5b04 	ldr.w	r5, [r1], #4
 80088da:	d402      	bmi.n	80088e2 <_printf_i+0x186>
 80088dc:	065f      	lsls	r7, r3, #25
 80088de:	bf48      	it	mi
 80088e0:	b2ad      	uxthmi	r5, r5
 80088e2:	6031      	str	r1, [r6, #0]
 80088e4:	07d9      	lsls	r1, r3, #31
 80088e6:	bf44      	itt	mi
 80088e8:	f043 0320 	orrmi.w	r3, r3, #32
 80088ec:	6023      	strmi	r3, [r4, #0]
 80088ee:	b11d      	cbz	r5, 80088f8 <_printf_i+0x19c>
 80088f0:	2310      	movs	r3, #16
 80088f2:	e7ad      	b.n	8008850 <_printf_i+0xf4>
 80088f4:	4826      	ldr	r0, [pc, #152]	@ (8008990 <_printf_i+0x234>)
 80088f6:	e7e9      	b.n	80088cc <_printf_i+0x170>
 80088f8:	6823      	ldr	r3, [r4, #0]
 80088fa:	f023 0320 	bic.w	r3, r3, #32
 80088fe:	6023      	str	r3, [r4, #0]
 8008900:	e7f6      	b.n	80088f0 <_printf_i+0x194>
 8008902:	4616      	mov	r6, r2
 8008904:	e7bd      	b.n	8008882 <_printf_i+0x126>
 8008906:	6833      	ldr	r3, [r6, #0]
 8008908:	6825      	ldr	r5, [r4, #0]
 800890a:	6961      	ldr	r1, [r4, #20]
 800890c:	1d18      	adds	r0, r3, #4
 800890e:	6030      	str	r0, [r6, #0]
 8008910:	062e      	lsls	r6, r5, #24
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	d501      	bpl.n	800891a <_printf_i+0x1be>
 8008916:	6019      	str	r1, [r3, #0]
 8008918:	e002      	b.n	8008920 <_printf_i+0x1c4>
 800891a:	0668      	lsls	r0, r5, #25
 800891c:	d5fb      	bpl.n	8008916 <_printf_i+0x1ba>
 800891e:	8019      	strh	r1, [r3, #0]
 8008920:	2300      	movs	r3, #0
 8008922:	6123      	str	r3, [r4, #16]
 8008924:	4616      	mov	r6, r2
 8008926:	e7bc      	b.n	80088a2 <_printf_i+0x146>
 8008928:	6833      	ldr	r3, [r6, #0]
 800892a:	1d1a      	adds	r2, r3, #4
 800892c:	6032      	str	r2, [r6, #0]
 800892e:	681e      	ldr	r6, [r3, #0]
 8008930:	6862      	ldr	r2, [r4, #4]
 8008932:	2100      	movs	r1, #0
 8008934:	4630      	mov	r0, r6
 8008936:	f7f7 fc4b 	bl	80001d0 <memchr>
 800893a:	b108      	cbz	r0, 8008940 <_printf_i+0x1e4>
 800893c:	1b80      	subs	r0, r0, r6
 800893e:	6060      	str	r0, [r4, #4]
 8008940:	6863      	ldr	r3, [r4, #4]
 8008942:	6123      	str	r3, [r4, #16]
 8008944:	2300      	movs	r3, #0
 8008946:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800894a:	e7aa      	b.n	80088a2 <_printf_i+0x146>
 800894c:	6923      	ldr	r3, [r4, #16]
 800894e:	4632      	mov	r2, r6
 8008950:	4649      	mov	r1, r9
 8008952:	4640      	mov	r0, r8
 8008954:	47d0      	blx	sl
 8008956:	3001      	adds	r0, #1
 8008958:	d0ad      	beq.n	80088b6 <_printf_i+0x15a>
 800895a:	6823      	ldr	r3, [r4, #0]
 800895c:	079b      	lsls	r3, r3, #30
 800895e:	d413      	bmi.n	8008988 <_printf_i+0x22c>
 8008960:	68e0      	ldr	r0, [r4, #12]
 8008962:	9b03      	ldr	r3, [sp, #12]
 8008964:	4298      	cmp	r0, r3
 8008966:	bfb8      	it	lt
 8008968:	4618      	movlt	r0, r3
 800896a:	e7a6      	b.n	80088ba <_printf_i+0x15e>
 800896c:	2301      	movs	r3, #1
 800896e:	4632      	mov	r2, r6
 8008970:	4649      	mov	r1, r9
 8008972:	4640      	mov	r0, r8
 8008974:	47d0      	blx	sl
 8008976:	3001      	adds	r0, #1
 8008978:	d09d      	beq.n	80088b6 <_printf_i+0x15a>
 800897a:	3501      	adds	r5, #1
 800897c:	68e3      	ldr	r3, [r4, #12]
 800897e:	9903      	ldr	r1, [sp, #12]
 8008980:	1a5b      	subs	r3, r3, r1
 8008982:	42ab      	cmp	r3, r5
 8008984:	dcf2      	bgt.n	800896c <_printf_i+0x210>
 8008986:	e7eb      	b.n	8008960 <_printf_i+0x204>
 8008988:	2500      	movs	r5, #0
 800898a:	f104 0619 	add.w	r6, r4, #25
 800898e:	e7f5      	b.n	800897c <_printf_i+0x220>
 8008990:	0800b96a 	.word	0x0800b96a
 8008994:	0800b97b 	.word	0x0800b97b

08008998 <std>:
 8008998:	2300      	movs	r3, #0
 800899a:	b510      	push	{r4, lr}
 800899c:	4604      	mov	r4, r0
 800899e:	e9c0 3300 	strd	r3, r3, [r0]
 80089a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80089a6:	6083      	str	r3, [r0, #8]
 80089a8:	8181      	strh	r1, [r0, #12]
 80089aa:	6643      	str	r3, [r0, #100]	@ 0x64
 80089ac:	81c2      	strh	r2, [r0, #14]
 80089ae:	6183      	str	r3, [r0, #24]
 80089b0:	4619      	mov	r1, r3
 80089b2:	2208      	movs	r2, #8
 80089b4:	305c      	adds	r0, #92	@ 0x5c
 80089b6:	f000 f92a 	bl	8008c0e <memset>
 80089ba:	4b0d      	ldr	r3, [pc, #52]	@ (80089f0 <std+0x58>)
 80089bc:	6263      	str	r3, [r4, #36]	@ 0x24
 80089be:	4b0d      	ldr	r3, [pc, #52]	@ (80089f4 <std+0x5c>)
 80089c0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80089c2:	4b0d      	ldr	r3, [pc, #52]	@ (80089f8 <std+0x60>)
 80089c4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80089c6:	4b0d      	ldr	r3, [pc, #52]	@ (80089fc <std+0x64>)
 80089c8:	6323      	str	r3, [r4, #48]	@ 0x30
 80089ca:	4b0d      	ldr	r3, [pc, #52]	@ (8008a00 <std+0x68>)
 80089cc:	6224      	str	r4, [r4, #32]
 80089ce:	429c      	cmp	r4, r3
 80089d0:	d006      	beq.n	80089e0 <std+0x48>
 80089d2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80089d6:	4294      	cmp	r4, r2
 80089d8:	d002      	beq.n	80089e0 <std+0x48>
 80089da:	33d0      	adds	r3, #208	@ 0xd0
 80089dc:	429c      	cmp	r4, r3
 80089de:	d105      	bne.n	80089ec <std+0x54>
 80089e0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80089e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089e8:	f000 b98e 	b.w	8008d08 <__retarget_lock_init_recursive>
 80089ec:	bd10      	pop	{r4, pc}
 80089ee:	bf00      	nop
 80089f0:	08008b89 	.word	0x08008b89
 80089f4:	08008bab 	.word	0x08008bab
 80089f8:	08008be3 	.word	0x08008be3
 80089fc:	08008c07 	.word	0x08008c07
 8008a00:	200009c0 	.word	0x200009c0

08008a04 <stdio_exit_handler>:
 8008a04:	4a02      	ldr	r2, [pc, #8]	@ (8008a10 <stdio_exit_handler+0xc>)
 8008a06:	4903      	ldr	r1, [pc, #12]	@ (8008a14 <stdio_exit_handler+0x10>)
 8008a08:	4803      	ldr	r0, [pc, #12]	@ (8008a18 <stdio_exit_handler+0x14>)
 8008a0a:	f000 b869 	b.w	8008ae0 <_fwalk_sglue>
 8008a0e:	bf00      	nop
 8008a10:	20000018 	.word	0x20000018
 8008a14:	0800a66d 	.word	0x0800a66d
 8008a18:	20000028 	.word	0x20000028

08008a1c <cleanup_stdio>:
 8008a1c:	6841      	ldr	r1, [r0, #4]
 8008a1e:	4b0c      	ldr	r3, [pc, #48]	@ (8008a50 <cleanup_stdio+0x34>)
 8008a20:	4299      	cmp	r1, r3
 8008a22:	b510      	push	{r4, lr}
 8008a24:	4604      	mov	r4, r0
 8008a26:	d001      	beq.n	8008a2c <cleanup_stdio+0x10>
 8008a28:	f001 fe20 	bl	800a66c <_fflush_r>
 8008a2c:	68a1      	ldr	r1, [r4, #8]
 8008a2e:	4b09      	ldr	r3, [pc, #36]	@ (8008a54 <cleanup_stdio+0x38>)
 8008a30:	4299      	cmp	r1, r3
 8008a32:	d002      	beq.n	8008a3a <cleanup_stdio+0x1e>
 8008a34:	4620      	mov	r0, r4
 8008a36:	f001 fe19 	bl	800a66c <_fflush_r>
 8008a3a:	68e1      	ldr	r1, [r4, #12]
 8008a3c:	4b06      	ldr	r3, [pc, #24]	@ (8008a58 <cleanup_stdio+0x3c>)
 8008a3e:	4299      	cmp	r1, r3
 8008a40:	d004      	beq.n	8008a4c <cleanup_stdio+0x30>
 8008a42:	4620      	mov	r0, r4
 8008a44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a48:	f001 be10 	b.w	800a66c <_fflush_r>
 8008a4c:	bd10      	pop	{r4, pc}
 8008a4e:	bf00      	nop
 8008a50:	200009c0 	.word	0x200009c0
 8008a54:	20000a28 	.word	0x20000a28
 8008a58:	20000a90 	.word	0x20000a90

08008a5c <global_stdio_init.part.0>:
 8008a5c:	b510      	push	{r4, lr}
 8008a5e:	4b0b      	ldr	r3, [pc, #44]	@ (8008a8c <global_stdio_init.part.0+0x30>)
 8008a60:	4c0b      	ldr	r4, [pc, #44]	@ (8008a90 <global_stdio_init.part.0+0x34>)
 8008a62:	4a0c      	ldr	r2, [pc, #48]	@ (8008a94 <global_stdio_init.part.0+0x38>)
 8008a64:	601a      	str	r2, [r3, #0]
 8008a66:	4620      	mov	r0, r4
 8008a68:	2200      	movs	r2, #0
 8008a6a:	2104      	movs	r1, #4
 8008a6c:	f7ff ff94 	bl	8008998 <std>
 8008a70:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008a74:	2201      	movs	r2, #1
 8008a76:	2109      	movs	r1, #9
 8008a78:	f7ff ff8e 	bl	8008998 <std>
 8008a7c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008a80:	2202      	movs	r2, #2
 8008a82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a86:	2112      	movs	r1, #18
 8008a88:	f7ff bf86 	b.w	8008998 <std>
 8008a8c:	20000af8 	.word	0x20000af8
 8008a90:	200009c0 	.word	0x200009c0
 8008a94:	08008a05 	.word	0x08008a05

08008a98 <__sfp_lock_acquire>:
 8008a98:	4801      	ldr	r0, [pc, #4]	@ (8008aa0 <__sfp_lock_acquire+0x8>)
 8008a9a:	f000 b936 	b.w	8008d0a <__retarget_lock_acquire_recursive>
 8008a9e:	bf00      	nop
 8008aa0:	20000b01 	.word	0x20000b01

08008aa4 <__sfp_lock_release>:
 8008aa4:	4801      	ldr	r0, [pc, #4]	@ (8008aac <__sfp_lock_release+0x8>)
 8008aa6:	f000 b931 	b.w	8008d0c <__retarget_lock_release_recursive>
 8008aaa:	bf00      	nop
 8008aac:	20000b01 	.word	0x20000b01

08008ab0 <__sinit>:
 8008ab0:	b510      	push	{r4, lr}
 8008ab2:	4604      	mov	r4, r0
 8008ab4:	f7ff fff0 	bl	8008a98 <__sfp_lock_acquire>
 8008ab8:	6a23      	ldr	r3, [r4, #32]
 8008aba:	b11b      	cbz	r3, 8008ac4 <__sinit+0x14>
 8008abc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ac0:	f7ff bff0 	b.w	8008aa4 <__sfp_lock_release>
 8008ac4:	4b04      	ldr	r3, [pc, #16]	@ (8008ad8 <__sinit+0x28>)
 8008ac6:	6223      	str	r3, [r4, #32]
 8008ac8:	4b04      	ldr	r3, [pc, #16]	@ (8008adc <__sinit+0x2c>)
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d1f5      	bne.n	8008abc <__sinit+0xc>
 8008ad0:	f7ff ffc4 	bl	8008a5c <global_stdio_init.part.0>
 8008ad4:	e7f2      	b.n	8008abc <__sinit+0xc>
 8008ad6:	bf00      	nop
 8008ad8:	08008a1d 	.word	0x08008a1d
 8008adc:	20000af8 	.word	0x20000af8

08008ae0 <_fwalk_sglue>:
 8008ae0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ae4:	4607      	mov	r7, r0
 8008ae6:	4688      	mov	r8, r1
 8008ae8:	4614      	mov	r4, r2
 8008aea:	2600      	movs	r6, #0
 8008aec:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008af0:	f1b9 0901 	subs.w	r9, r9, #1
 8008af4:	d505      	bpl.n	8008b02 <_fwalk_sglue+0x22>
 8008af6:	6824      	ldr	r4, [r4, #0]
 8008af8:	2c00      	cmp	r4, #0
 8008afa:	d1f7      	bne.n	8008aec <_fwalk_sglue+0xc>
 8008afc:	4630      	mov	r0, r6
 8008afe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b02:	89ab      	ldrh	r3, [r5, #12]
 8008b04:	2b01      	cmp	r3, #1
 8008b06:	d907      	bls.n	8008b18 <_fwalk_sglue+0x38>
 8008b08:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008b0c:	3301      	adds	r3, #1
 8008b0e:	d003      	beq.n	8008b18 <_fwalk_sglue+0x38>
 8008b10:	4629      	mov	r1, r5
 8008b12:	4638      	mov	r0, r7
 8008b14:	47c0      	blx	r8
 8008b16:	4306      	orrs	r6, r0
 8008b18:	3568      	adds	r5, #104	@ 0x68
 8008b1a:	e7e9      	b.n	8008af0 <_fwalk_sglue+0x10>

08008b1c <sniprintf>:
 8008b1c:	b40c      	push	{r2, r3}
 8008b1e:	b530      	push	{r4, r5, lr}
 8008b20:	4b18      	ldr	r3, [pc, #96]	@ (8008b84 <sniprintf+0x68>)
 8008b22:	1e0c      	subs	r4, r1, #0
 8008b24:	681d      	ldr	r5, [r3, #0]
 8008b26:	b09d      	sub	sp, #116	@ 0x74
 8008b28:	da08      	bge.n	8008b3c <sniprintf+0x20>
 8008b2a:	238b      	movs	r3, #139	@ 0x8b
 8008b2c:	602b      	str	r3, [r5, #0]
 8008b2e:	f04f 30ff 	mov.w	r0, #4294967295
 8008b32:	b01d      	add	sp, #116	@ 0x74
 8008b34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b38:	b002      	add	sp, #8
 8008b3a:	4770      	bx	lr
 8008b3c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008b40:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008b44:	f04f 0300 	mov.w	r3, #0
 8008b48:	931b      	str	r3, [sp, #108]	@ 0x6c
 8008b4a:	bf14      	ite	ne
 8008b4c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008b50:	4623      	moveq	r3, r4
 8008b52:	9304      	str	r3, [sp, #16]
 8008b54:	9307      	str	r3, [sp, #28]
 8008b56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8008b5a:	9002      	str	r0, [sp, #8]
 8008b5c:	9006      	str	r0, [sp, #24]
 8008b5e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8008b62:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8008b64:	ab21      	add	r3, sp, #132	@ 0x84
 8008b66:	a902      	add	r1, sp, #8
 8008b68:	4628      	mov	r0, r5
 8008b6a:	9301      	str	r3, [sp, #4]
 8008b6c:	f001 fbfe 	bl	800a36c <_svfiprintf_r>
 8008b70:	1c43      	adds	r3, r0, #1
 8008b72:	bfbc      	itt	lt
 8008b74:	238b      	movlt	r3, #139	@ 0x8b
 8008b76:	602b      	strlt	r3, [r5, #0]
 8008b78:	2c00      	cmp	r4, #0
 8008b7a:	d0da      	beq.n	8008b32 <sniprintf+0x16>
 8008b7c:	9b02      	ldr	r3, [sp, #8]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	701a      	strb	r2, [r3, #0]
 8008b82:	e7d6      	b.n	8008b32 <sniprintf+0x16>
 8008b84:	20000024 	.word	0x20000024

08008b88 <__sread>:
 8008b88:	b510      	push	{r4, lr}
 8008b8a:	460c      	mov	r4, r1
 8008b8c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b90:	f000 f86c 	bl	8008c6c <_read_r>
 8008b94:	2800      	cmp	r0, #0
 8008b96:	bfab      	itete	ge
 8008b98:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008b9a:	89a3      	ldrhlt	r3, [r4, #12]
 8008b9c:	181b      	addge	r3, r3, r0
 8008b9e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008ba2:	bfac      	ite	ge
 8008ba4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008ba6:	81a3      	strhlt	r3, [r4, #12]
 8008ba8:	bd10      	pop	{r4, pc}

08008baa <__swrite>:
 8008baa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bae:	461f      	mov	r7, r3
 8008bb0:	898b      	ldrh	r3, [r1, #12]
 8008bb2:	05db      	lsls	r3, r3, #23
 8008bb4:	4605      	mov	r5, r0
 8008bb6:	460c      	mov	r4, r1
 8008bb8:	4616      	mov	r6, r2
 8008bba:	d505      	bpl.n	8008bc8 <__swrite+0x1e>
 8008bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bc0:	2302      	movs	r3, #2
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f000 f840 	bl	8008c48 <_lseek_r>
 8008bc8:	89a3      	ldrh	r3, [r4, #12]
 8008bca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008bce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008bd2:	81a3      	strh	r3, [r4, #12]
 8008bd4:	4632      	mov	r2, r6
 8008bd6:	463b      	mov	r3, r7
 8008bd8:	4628      	mov	r0, r5
 8008bda:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008bde:	f000 b857 	b.w	8008c90 <_write_r>

08008be2 <__sseek>:
 8008be2:	b510      	push	{r4, lr}
 8008be4:	460c      	mov	r4, r1
 8008be6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008bea:	f000 f82d 	bl	8008c48 <_lseek_r>
 8008bee:	1c43      	adds	r3, r0, #1
 8008bf0:	89a3      	ldrh	r3, [r4, #12]
 8008bf2:	bf15      	itete	ne
 8008bf4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008bf6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008bfa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008bfe:	81a3      	strheq	r3, [r4, #12]
 8008c00:	bf18      	it	ne
 8008c02:	81a3      	strhne	r3, [r4, #12]
 8008c04:	bd10      	pop	{r4, pc}

08008c06 <__sclose>:
 8008c06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008c0a:	f000 b80d 	b.w	8008c28 <_close_r>

08008c0e <memset>:
 8008c0e:	4402      	add	r2, r0
 8008c10:	4603      	mov	r3, r0
 8008c12:	4293      	cmp	r3, r2
 8008c14:	d100      	bne.n	8008c18 <memset+0xa>
 8008c16:	4770      	bx	lr
 8008c18:	f803 1b01 	strb.w	r1, [r3], #1
 8008c1c:	e7f9      	b.n	8008c12 <memset+0x4>
	...

08008c20 <_localeconv_r>:
 8008c20:	4800      	ldr	r0, [pc, #0]	@ (8008c24 <_localeconv_r+0x4>)
 8008c22:	4770      	bx	lr
 8008c24:	20000164 	.word	0x20000164

08008c28 <_close_r>:
 8008c28:	b538      	push	{r3, r4, r5, lr}
 8008c2a:	4d06      	ldr	r5, [pc, #24]	@ (8008c44 <_close_r+0x1c>)
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	4604      	mov	r4, r0
 8008c30:	4608      	mov	r0, r1
 8008c32:	602b      	str	r3, [r5, #0]
 8008c34:	f7fa f8c6 	bl	8002dc4 <_close>
 8008c38:	1c43      	adds	r3, r0, #1
 8008c3a:	d102      	bne.n	8008c42 <_close_r+0x1a>
 8008c3c:	682b      	ldr	r3, [r5, #0]
 8008c3e:	b103      	cbz	r3, 8008c42 <_close_r+0x1a>
 8008c40:	6023      	str	r3, [r4, #0]
 8008c42:	bd38      	pop	{r3, r4, r5, pc}
 8008c44:	20000afc 	.word	0x20000afc

08008c48 <_lseek_r>:
 8008c48:	b538      	push	{r3, r4, r5, lr}
 8008c4a:	4d07      	ldr	r5, [pc, #28]	@ (8008c68 <_lseek_r+0x20>)
 8008c4c:	4604      	mov	r4, r0
 8008c4e:	4608      	mov	r0, r1
 8008c50:	4611      	mov	r1, r2
 8008c52:	2200      	movs	r2, #0
 8008c54:	602a      	str	r2, [r5, #0]
 8008c56:	461a      	mov	r2, r3
 8008c58:	f7fa f8db 	bl	8002e12 <_lseek>
 8008c5c:	1c43      	adds	r3, r0, #1
 8008c5e:	d102      	bne.n	8008c66 <_lseek_r+0x1e>
 8008c60:	682b      	ldr	r3, [r5, #0]
 8008c62:	b103      	cbz	r3, 8008c66 <_lseek_r+0x1e>
 8008c64:	6023      	str	r3, [r4, #0]
 8008c66:	bd38      	pop	{r3, r4, r5, pc}
 8008c68:	20000afc 	.word	0x20000afc

08008c6c <_read_r>:
 8008c6c:	b538      	push	{r3, r4, r5, lr}
 8008c6e:	4d07      	ldr	r5, [pc, #28]	@ (8008c8c <_read_r+0x20>)
 8008c70:	4604      	mov	r4, r0
 8008c72:	4608      	mov	r0, r1
 8008c74:	4611      	mov	r1, r2
 8008c76:	2200      	movs	r2, #0
 8008c78:	602a      	str	r2, [r5, #0]
 8008c7a:	461a      	mov	r2, r3
 8008c7c:	f7fa f869 	bl	8002d52 <_read>
 8008c80:	1c43      	adds	r3, r0, #1
 8008c82:	d102      	bne.n	8008c8a <_read_r+0x1e>
 8008c84:	682b      	ldr	r3, [r5, #0]
 8008c86:	b103      	cbz	r3, 8008c8a <_read_r+0x1e>
 8008c88:	6023      	str	r3, [r4, #0]
 8008c8a:	bd38      	pop	{r3, r4, r5, pc}
 8008c8c:	20000afc 	.word	0x20000afc

08008c90 <_write_r>:
 8008c90:	b538      	push	{r3, r4, r5, lr}
 8008c92:	4d07      	ldr	r5, [pc, #28]	@ (8008cb0 <_write_r+0x20>)
 8008c94:	4604      	mov	r4, r0
 8008c96:	4608      	mov	r0, r1
 8008c98:	4611      	mov	r1, r2
 8008c9a:	2200      	movs	r2, #0
 8008c9c:	602a      	str	r2, [r5, #0]
 8008c9e:	461a      	mov	r2, r3
 8008ca0:	f7fa f874 	bl	8002d8c <_write>
 8008ca4:	1c43      	adds	r3, r0, #1
 8008ca6:	d102      	bne.n	8008cae <_write_r+0x1e>
 8008ca8:	682b      	ldr	r3, [r5, #0]
 8008caa:	b103      	cbz	r3, 8008cae <_write_r+0x1e>
 8008cac:	6023      	str	r3, [r4, #0]
 8008cae:	bd38      	pop	{r3, r4, r5, pc}
 8008cb0:	20000afc 	.word	0x20000afc

08008cb4 <__errno>:
 8008cb4:	4b01      	ldr	r3, [pc, #4]	@ (8008cbc <__errno+0x8>)
 8008cb6:	6818      	ldr	r0, [r3, #0]
 8008cb8:	4770      	bx	lr
 8008cba:	bf00      	nop
 8008cbc:	20000024 	.word	0x20000024

08008cc0 <__libc_init_array>:
 8008cc0:	b570      	push	{r4, r5, r6, lr}
 8008cc2:	4d0d      	ldr	r5, [pc, #52]	@ (8008cf8 <__libc_init_array+0x38>)
 8008cc4:	4c0d      	ldr	r4, [pc, #52]	@ (8008cfc <__libc_init_array+0x3c>)
 8008cc6:	1b64      	subs	r4, r4, r5
 8008cc8:	10a4      	asrs	r4, r4, #2
 8008cca:	2600      	movs	r6, #0
 8008ccc:	42a6      	cmp	r6, r4
 8008cce:	d109      	bne.n	8008ce4 <__libc_init_array+0x24>
 8008cd0:	4d0b      	ldr	r5, [pc, #44]	@ (8008d00 <__libc_init_array+0x40>)
 8008cd2:	4c0c      	ldr	r4, [pc, #48]	@ (8008d04 <__libc_init_array+0x44>)
 8008cd4:	f002 f868 	bl	800ada8 <_init>
 8008cd8:	1b64      	subs	r4, r4, r5
 8008cda:	10a4      	asrs	r4, r4, #2
 8008cdc:	2600      	movs	r6, #0
 8008cde:	42a6      	cmp	r6, r4
 8008ce0:	d105      	bne.n	8008cee <__libc_init_array+0x2e>
 8008ce2:	bd70      	pop	{r4, r5, r6, pc}
 8008ce4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ce8:	4798      	blx	r3
 8008cea:	3601      	adds	r6, #1
 8008cec:	e7ee      	b.n	8008ccc <__libc_init_array+0xc>
 8008cee:	f855 3b04 	ldr.w	r3, [r5], #4
 8008cf2:	4798      	blx	r3
 8008cf4:	3601      	adds	r6, #1
 8008cf6:	e7f2      	b.n	8008cde <__libc_init_array+0x1e>
 8008cf8:	0800bcd4 	.word	0x0800bcd4
 8008cfc:	0800bcd4 	.word	0x0800bcd4
 8008d00:	0800bcd4 	.word	0x0800bcd4
 8008d04:	0800bcd8 	.word	0x0800bcd8

08008d08 <__retarget_lock_init_recursive>:
 8008d08:	4770      	bx	lr

08008d0a <__retarget_lock_acquire_recursive>:
 8008d0a:	4770      	bx	lr

08008d0c <__retarget_lock_release_recursive>:
 8008d0c:	4770      	bx	lr

08008d0e <quorem>:
 8008d0e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d12:	6903      	ldr	r3, [r0, #16]
 8008d14:	690c      	ldr	r4, [r1, #16]
 8008d16:	42a3      	cmp	r3, r4
 8008d18:	4607      	mov	r7, r0
 8008d1a:	db7e      	blt.n	8008e1a <quorem+0x10c>
 8008d1c:	3c01      	subs	r4, #1
 8008d1e:	f101 0814 	add.w	r8, r1, #20
 8008d22:	00a3      	lsls	r3, r4, #2
 8008d24:	f100 0514 	add.w	r5, r0, #20
 8008d28:	9300      	str	r3, [sp, #0]
 8008d2a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008d2e:	9301      	str	r3, [sp, #4]
 8008d30:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008d34:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d38:	3301      	adds	r3, #1
 8008d3a:	429a      	cmp	r2, r3
 8008d3c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008d40:	fbb2 f6f3 	udiv	r6, r2, r3
 8008d44:	d32e      	bcc.n	8008da4 <quorem+0x96>
 8008d46:	f04f 0a00 	mov.w	sl, #0
 8008d4a:	46c4      	mov	ip, r8
 8008d4c:	46ae      	mov	lr, r5
 8008d4e:	46d3      	mov	fp, sl
 8008d50:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008d54:	b298      	uxth	r0, r3
 8008d56:	fb06 a000 	mla	r0, r6, r0, sl
 8008d5a:	0c02      	lsrs	r2, r0, #16
 8008d5c:	0c1b      	lsrs	r3, r3, #16
 8008d5e:	fb06 2303 	mla	r3, r6, r3, r2
 8008d62:	f8de 2000 	ldr.w	r2, [lr]
 8008d66:	b280      	uxth	r0, r0
 8008d68:	b292      	uxth	r2, r2
 8008d6a:	1a12      	subs	r2, r2, r0
 8008d6c:	445a      	add	r2, fp
 8008d6e:	f8de 0000 	ldr.w	r0, [lr]
 8008d72:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008d76:	b29b      	uxth	r3, r3
 8008d78:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008d7c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008d80:	b292      	uxth	r2, r2
 8008d82:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008d86:	45e1      	cmp	r9, ip
 8008d88:	f84e 2b04 	str.w	r2, [lr], #4
 8008d8c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008d90:	d2de      	bcs.n	8008d50 <quorem+0x42>
 8008d92:	9b00      	ldr	r3, [sp, #0]
 8008d94:	58eb      	ldr	r3, [r5, r3]
 8008d96:	b92b      	cbnz	r3, 8008da4 <quorem+0x96>
 8008d98:	9b01      	ldr	r3, [sp, #4]
 8008d9a:	3b04      	subs	r3, #4
 8008d9c:	429d      	cmp	r5, r3
 8008d9e:	461a      	mov	r2, r3
 8008da0:	d32f      	bcc.n	8008e02 <quorem+0xf4>
 8008da2:	613c      	str	r4, [r7, #16]
 8008da4:	4638      	mov	r0, r7
 8008da6:	f001 f97d 	bl	800a0a4 <__mcmp>
 8008daa:	2800      	cmp	r0, #0
 8008dac:	db25      	blt.n	8008dfa <quorem+0xec>
 8008dae:	4629      	mov	r1, r5
 8008db0:	2000      	movs	r0, #0
 8008db2:	f858 2b04 	ldr.w	r2, [r8], #4
 8008db6:	f8d1 c000 	ldr.w	ip, [r1]
 8008dba:	fa1f fe82 	uxth.w	lr, r2
 8008dbe:	fa1f f38c 	uxth.w	r3, ip
 8008dc2:	eba3 030e 	sub.w	r3, r3, lr
 8008dc6:	4403      	add	r3, r0
 8008dc8:	0c12      	lsrs	r2, r2, #16
 8008dca:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008dce:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008dd2:	b29b      	uxth	r3, r3
 8008dd4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008dd8:	45c1      	cmp	r9, r8
 8008dda:	f841 3b04 	str.w	r3, [r1], #4
 8008dde:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008de2:	d2e6      	bcs.n	8008db2 <quorem+0xa4>
 8008de4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008de8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008dec:	b922      	cbnz	r2, 8008df8 <quorem+0xea>
 8008dee:	3b04      	subs	r3, #4
 8008df0:	429d      	cmp	r5, r3
 8008df2:	461a      	mov	r2, r3
 8008df4:	d30b      	bcc.n	8008e0e <quorem+0x100>
 8008df6:	613c      	str	r4, [r7, #16]
 8008df8:	3601      	adds	r6, #1
 8008dfa:	4630      	mov	r0, r6
 8008dfc:	b003      	add	sp, #12
 8008dfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e02:	6812      	ldr	r2, [r2, #0]
 8008e04:	3b04      	subs	r3, #4
 8008e06:	2a00      	cmp	r2, #0
 8008e08:	d1cb      	bne.n	8008da2 <quorem+0x94>
 8008e0a:	3c01      	subs	r4, #1
 8008e0c:	e7c6      	b.n	8008d9c <quorem+0x8e>
 8008e0e:	6812      	ldr	r2, [r2, #0]
 8008e10:	3b04      	subs	r3, #4
 8008e12:	2a00      	cmp	r2, #0
 8008e14:	d1ef      	bne.n	8008df6 <quorem+0xe8>
 8008e16:	3c01      	subs	r4, #1
 8008e18:	e7ea      	b.n	8008df0 <quorem+0xe2>
 8008e1a:	2000      	movs	r0, #0
 8008e1c:	e7ee      	b.n	8008dfc <quorem+0xee>
	...

08008e20 <_dtoa_r>:
 8008e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e24:	69c7      	ldr	r7, [r0, #28]
 8008e26:	b097      	sub	sp, #92	@ 0x5c
 8008e28:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008e2c:	ec55 4b10 	vmov	r4, r5, d0
 8008e30:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008e32:	9107      	str	r1, [sp, #28]
 8008e34:	4681      	mov	r9, r0
 8008e36:	920c      	str	r2, [sp, #48]	@ 0x30
 8008e38:	9311      	str	r3, [sp, #68]	@ 0x44
 8008e3a:	b97f      	cbnz	r7, 8008e5c <_dtoa_r+0x3c>
 8008e3c:	2010      	movs	r0, #16
 8008e3e:	f000 fe09 	bl	8009a54 <malloc>
 8008e42:	4602      	mov	r2, r0
 8008e44:	f8c9 001c 	str.w	r0, [r9, #28]
 8008e48:	b920      	cbnz	r0, 8008e54 <_dtoa_r+0x34>
 8008e4a:	4ba9      	ldr	r3, [pc, #676]	@ (80090f0 <_dtoa_r+0x2d0>)
 8008e4c:	21ef      	movs	r1, #239	@ 0xef
 8008e4e:	48a9      	ldr	r0, [pc, #676]	@ (80090f4 <_dtoa_r+0x2d4>)
 8008e50:	f001 fc6c 	bl	800a72c <__assert_func>
 8008e54:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008e58:	6007      	str	r7, [r0, #0]
 8008e5a:	60c7      	str	r7, [r0, #12]
 8008e5c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008e60:	6819      	ldr	r1, [r3, #0]
 8008e62:	b159      	cbz	r1, 8008e7c <_dtoa_r+0x5c>
 8008e64:	685a      	ldr	r2, [r3, #4]
 8008e66:	604a      	str	r2, [r1, #4]
 8008e68:	2301      	movs	r3, #1
 8008e6a:	4093      	lsls	r3, r2
 8008e6c:	608b      	str	r3, [r1, #8]
 8008e6e:	4648      	mov	r0, r9
 8008e70:	f000 fee6 	bl	8009c40 <_Bfree>
 8008e74:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008e78:	2200      	movs	r2, #0
 8008e7a:	601a      	str	r2, [r3, #0]
 8008e7c:	1e2b      	subs	r3, r5, #0
 8008e7e:	bfb9      	ittee	lt
 8008e80:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008e84:	9305      	strlt	r3, [sp, #20]
 8008e86:	2300      	movge	r3, #0
 8008e88:	6033      	strge	r3, [r6, #0]
 8008e8a:	9f05      	ldr	r7, [sp, #20]
 8008e8c:	4b9a      	ldr	r3, [pc, #616]	@ (80090f8 <_dtoa_r+0x2d8>)
 8008e8e:	bfbc      	itt	lt
 8008e90:	2201      	movlt	r2, #1
 8008e92:	6032      	strlt	r2, [r6, #0]
 8008e94:	43bb      	bics	r3, r7
 8008e96:	d112      	bne.n	8008ebe <_dtoa_r+0x9e>
 8008e98:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008e9a:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008e9e:	6013      	str	r3, [r2, #0]
 8008ea0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008ea4:	4323      	orrs	r3, r4
 8008ea6:	f000 855a 	beq.w	800995e <_dtoa_r+0xb3e>
 8008eaa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008eac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800910c <_dtoa_r+0x2ec>
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	f000 855c 	beq.w	800996e <_dtoa_r+0xb4e>
 8008eb6:	f10a 0303 	add.w	r3, sl, #3
 8008eba:	f000 bd56 	b.w	800996a <_dtoa_r+0xb4a>
 8008ebe:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008ec2:	2200      	movs	r2, #0
 8008ec4:	ec51 0b17 	vmov	r0, r1, d7
 8008ec8:	2300      	movs	r3, #0
 8008eca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008ece:	f7f7 fdfb 	bl	8000ac8 <__aeabi_dcmpeq>
 8008ed2:	4680      	mov	r8, r0
 8008ed4:	b158      	cbz	r0, 8008eee <_dtoa_r+0xce>
 8008ed6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008ed8:	2301      	movs	r3, #1
 8008eda:	6013      	str	r3, [r2, #0]
 8008edc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008ede:	b113      	cbz	r3, 8008ee6 <_dtoa_r+0xc6>
 8008ee0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008ee2:	4b86      	ldr	r3, [pc, #536]	@ (80090fc <_dtoa_r+0x2dc>)
 8008ee4:	6013      	str	r3, [r2, #0]
 8008ee6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8009110 <_dtoa_r+0x2f0>
 8008eea:	f000 bd40 	b.w	800996e <_dtoa_r+0xb4e>
 8008eee:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008ef2:	aa14      	add	r2, sp, #80	@ 0x50
 8008ef4:	a915      	add	r1, sp, #84	@ 0x54
 8008ef6:	4648      	mov	r0, r9
 8008ef8:	f001 f984 	bl	800a204 <__d2b>
 8008efc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008f00:	9002      	str	r0, [sp, #8]
 8008f02:	2e00      	cmp	r6, #0
 8008f04:	d078      	beq.n	8008ff8 <_dtoa_r+0x1d8>
 8008f06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f08:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008f0c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008f14:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008f18:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008f1c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008f20:	4619      	mov	r1, r3
 8008f22:	2200      	movs	r2, #0
 8008f24:	4b76      	ldr	r3, [pc, #472]	@ (8009100 <_dtoa_r+0x2e0>)
 8008f26:	f7f7 f9af 	bl	8000288 <__aeabi_dsub>
 8008f2a:	a36b      	add	r3, pc, #428	@ (adr r3, 80090d8 <_dtoa_r+0x2b8>)
 8008f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f30:	f7f7 fb62 	bl	80005f8 <__aeabi_dmul>
 8008f34:	a36a      	add	r3, pc, #424	@ (adr r3, 80090e0 <_dtoa_r+0x2c0>)
 8008f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f3a:	f7f7 f9a7 	bl	800028c <__adddf3>
 8008f3e:	4604      	mov	r4, r0
 8008f40:	4630      	mov	r0, r6
 8008f42:	460d      	mov	r5, r1
 8008f44:	f7f7 faee 	bl	8000524 <__aeabi_i2d>
 8008f48:	a367      	add	r3, pc, #412	@ (adr r3, 80090e8 <_dtoa_r+0x2c8>)
 8008f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f4e:	f7f7 fb53 	bl	80005f8 <__aeabi_dmul>
 8008f52:	4602      	mov	r2, r0
 8008f54:	460b      	mov	r3, r1
 8008f56:	4620      	mov	r0, r4
 8008f58:	4629      	mov	r1, r5
 8008f5a:	f7f7 f997 	bl	800028c <__adddf3>
 8008f5e:	4604      	mov	r4, r0
 8008f60:	460d      	mov	r5, r1
 8008f62:	f7f7 fdf9 	bl	8000b58 <__aeabi_d2iz>
 8008f66:	2200      	movs	r2, #0
 8008f68:	4607      	mov	r7, r0
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	4620      	mov	r0, r4
 8008f6e:	4629      	mov	r1, r5
 8008f70:	f7f7 fdb4 	bl	8000adc <__aeabi_dcmplt>
 8008f74:	b140      	cbz	r0, 8008f88 <_dtoa_r+0x168>
 8008f76:	4638      	mov	r0, r7
 8008f78:	f7f7 fad4 	bl	8000524 <__aeabi_i2d>
 8008f7c:	4622      	mov	r2, r4
 8008f7e:	462b      	mov	r3, r5
 8008f80:	f7f7 fda2 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f84:	b900      	cbnz	r0, 8008f88 <_dtoa_r+0x168>
 8008f86:	3f01      	subs	r7, #1
 8008f88:	2f16      	cmp	r7, #22
 8008f8a:	d852      	bhi.n	8009032 <_dtoa_r+0x212>
 8008f8c:	4b5d      	ldr	r3, [pc, #372]	@ (8009104 <_dtoa_r+0x2e4>)
 8008f8e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008f9a:	f7f7 fd9f 	bl	8000adc <__aeabi_dcmplt>
 8008f9e:	2800      	cmp	r0, #0
 8008fa0:	d049      	beq.n	8009036 <_dtoa_r+0x216>
 8008fa2:	3f01      	subs	r7, #1
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	9310      	str	r3, [sp, #64]	@ 0x40
 8008fa8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008faa:	1b9b      	subs	r3, r3, r6
 8008fac:	1e5a      	subs	r2, r3, #1
 8008fae:	bf45      	ittet	mi
 8008fb0:	f1c3 0301 	rsbmi	r3, r3, #1
 8008fb4:	9300      	strmi	r3, [sp, #0]
 8008fb6:	2300      	movpl	r3, #0
 8008fb8:	2300      	movmi	r3, #0
 8008fba:	9206      	str	r2, [sp, #24]
 8008fbc:	bf54      	ite	pl
 8008fbe:	9300      	strpl	r3, [sp, #0]
 8008fc0:	9306      	strmi	r3, [sp, #24]
 8008fc2:	2f00      	cmp	r7, #0
 8008fc4:	db39      	blt.n	800903a <_dtoa_r+0x21a>
 8008fc6:	9b06      	ldr	r3, [sp, #24]
 8008fc8:	970d      	str	r7, [sp, #52]	@ 0x34
 8008fca:	443b      	add	r3, r7
 8008fcc:	9306      	str	r3, [sp, #24]
 8008fce:	2300      	movs	r3, #0
 8008fd0:	9308      	str	r3, [sp, #32]
 8008fd2:	9b07      	ldr	r3, [sp, #28]
 8008fd4:	2b09      	cmp	r3, #9
 8008fd6:	d863      	bhi.n	80090a0 <_dtoa_r+0x280>
 8008fd8:	2b05      	cmp	r3, #5
 8008fda:	bfc4      	itt	gt
 8008fdc:	3b04      	subgt	r3, #4
 8008fde:	9307      	strgt	r3, [sp, #28]
 8008fe0:	9b07      	ldr	r3, [sp, #28]
 8008fe2:	f1a3 0302 	sub.w	r3, r3, #2
 8008fe6:	bfcc      	ite	gt
 8008fe8:	2400      	movgt	r4, #0
 8008fea:	2401      	movle	r4, #1
 8008fec:	2b03      	cmp	r3, #3
 8008fee:	d863      	bhi.n	80090b8 <_dtoa_r+0x298>
 8008ff0:	e8df f003 	tbb	[pc, r3]
 8008ff4:	2b375452 	.word	0x2b375452
 8008ff8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008ffc:	441e      	add	r6, r3
 8008ffe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009002:	2b20      	cmp	r3, #32
 8009004:	bfc1      	itttt	gt
 8009006:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800900a:	409f      	lslgt	r7, r3
 800900c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8009010:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009014:	bfd6      	itet	le
 8009016:	f1c3 0320 	rsble	r3, r3, #32
 800901a:	ea47 0003 	orrgt.w	r0, r7, r3
 800901e:	fa04 f003 	lslle.w	r0, r4, r3
 8009022:	f7f7 fa6f 	bl	8000504 <__aeabi_ui2d>
 8009026:	2201      	movs	r2, #1
 8009028:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800902c:	3e01      	subs	r6, #1
 800902e:	9212      	str	r2, [sp, #72]	@ 0x48
 8009030:	e776      	b.n	8008f20 <_dtoa_r+0x100>
 8009032:	2301      	movs	r3, #1
 8009034:	e7b7      	b.n	8008fa6 <_dtoa_r+0x186>
 8009036:	9010      	str	r0, [sp, #64]	@ 0x40
 8009038:	e7b6      	b.n	8008fa8 <_dtoa_r+0x188>
 800903a:	9b00      	ldr	r3, [sp, #0]
 800903c:	1bdb      	subs	r3, r3, r7
 800903e:	9300      	str	r3, [sp, #0]
 8009040:	427b      	negs	r3, r7
 8009042:	9308      	str	r3, [sp, #32]
 8009044:	2300      	movs	r3, #0
 8009046:	930d      	str	r3, [sp, #52]	@ 0x34
 8009048:	e7c3      	b.n	8008fd2 <_dtoa_r+0x1b2>
 800904a:	2301      	movs	r3, #1
 800904c:	9309      	str	r3, [sp, #36]	@ 0x24
 800904e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009050:	eb07 0b03 	add.w	fp, r7, r3
 8009054:	f10b 0301 	add.w	r3, fp, #1
 8009058:	2b01      	cmp	r3, #1
 800905a:	9303      	str	r3, [sp, #12]
 800905c:	bfb8      	it	lt
 800905e:	2301      	movlt	r3, #1
 8009060:	e006      	b.n	8009070 <_dtoa_r+0x250>
 8009062:	2301      	movs	r3, #1
 8009064:	9309      	str	r3, [sp, #36]	@ 0x24
 8009066:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009068:	2b00      	cmp	r3, #0
 800906a:	dd28      	ble.n	80090be <_dtoa_r+0x29e>
 800906c:	469b      	mov	fp, r3
 800906e:	9303      	str	r3, [sp, #12]
 8009070:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8009074:	2100      	movs	r1, #0
 8009076:	2204      	movs	r2, #4
 8009078:	f102 0514 	add.w	r5, r2, #20
 800907c:	429d      	cmp	r5, r3
 800907e:	d926      	bls.n	80090ce <_dtoa_r+0x2ae>
 8009080:	6041      	str	r1, [r0, #4]
 8009082:	4648      	mov	r0, r9
 8009084:	f000 fd9c 	bl	8009bc0 <_Balloc>
 8009088:	4682      	mov	sl, r0
 800908a:	2800      	cmp	r0, #0
 800908c:	d142      	bne.n	8009114 <_dtoa_r+0x2f4>
 800908e:	4b1e      	ldr	r3, [pc, #120]	@ (8009108 <_dtoa_r+0x2e8>)
 8009090:	4602      	mov	r2, r0
 8009092:	f240 11af 	movw	r1, #431	@ 0x1af
 8009096:	e6da      	b.n	8008e4e <_dtoa_r+0x2e>
 8009098:	2300      	movs	r3, #0
 800909a:	e7e3      	b.n	8009064 <_dtoa_r+0x244>
 800909c:	2300      	movs	r3, #0
 800909e:	e7d5      	b.n	800904c <_dtoa_r+0x22c>
 80090a0:	2401      	movs	r4, #1
 80090a2:	2300      	movs	r3, #0
 80090a4:	9307      	str	r3, [sp, #28]
 80090a6:	9409      	str	r4, [sp, #36]	@ 0x24
 80090a8:	f04f 3bff 	mov.w	fp, #4294967295
 80090ac:	2200      	movs	r2, #0
 80090ae:	f8cd b00c 	str.w	fp, [sp, #12]
 80090b2:	2312      	movs	r3, #18
 80090b4:	920c      	str	r2, [sp, #48]	@ 0x30
 80090b6:	e7db      	b.n	8009070 <_dtoa_r+0x250>
 80090b8:	2301      	movs	r3, #1
 80090ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80090bc:	e7f4      	b.n	80090a8 <_dtoa_r+0x288>
 80090be:	f04f 0b01 	mov.w	fp, #1
 80090c2:	f8cd b00c 	str.w	fp, [sp, #12]
 80090c6:	465b      	mov	r3, fp
 80090c8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80090cc:	e7d0      	b.n	8009070 <_dtoa_r+0x250>
 80090ce:	3101      	adds	r1, #1
 80090d0:	0052      	lsls	r2, r2, #1
 80090d2:	e7d1      	b.n	8009078 <_dtoa_r+0x258>
 80090d4:	f3af 8000 	nop.w
 80090d8:	636f4361 	.word	0x636f4361
 80090dc:	3fd287a7 	.word	0x3fd287a7
 80090e0:	8b60c8b3 	.word	0x8b60c8b3
 80090e4:	3fc68a28 	.word	0x3fc68a28
 80090e8:	509f79fb 	.word	0x509f79fb
 80090ec:	3fd34413 	.word	0x3fd34413
 80090f0:	0800b999 	.word	0x0800b999
 80090f4:	0800b9b0 	.word	0x0800b9b0
 80090f8:	7ff00000 	.word	0x7ff00000
 80090fc:	0800b969 	.word	0x0800b969
 8009100:	3ff80000 	.word	0x3ff80000
 8009104:	0800bb00 	.word	0x0800bb00
 8009108:	0800ba08 	.word	0x0800ba08
 800910c:	0800b995 	.word	0x0800b995
 8009110:	0800b968 	.word	0x0800b968
 8009114:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8009118:	6018      	str	r0, [r3, #0]
 800911a:	9b03      	ldr	r3, [sp, #12]
 800911c:	2b0e      	cmp	r3, #14
 800911e:	f200 80a1 	bhi.w	8009264 <_dtoa_r+0x444>
 8009122:	2c00      	cmp	r4, #0
 8009124:	f000 809e 	beq.w	8009264 <_dtoa_r+0x444>
 8009128:	2f00      	cmp	r7, #0
 800912a:	dd33      	ble.n	8009194 <_dtoa_r+0x374>
 800912c:	4b9c      	ldr	r3, [pc, #624]	@ (80093a0 <_dtoa_r+0x580>)
 800912e:	f007 020f 	and.w	r2, r7, #15
 8009132:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009136:	ed93 7b00 	vldr	d7, [r3]
 800913a:	05f8      	lsls	r0, r7, #23
 800913c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009140:	ea4f 1427 	mov.w	r4, r7, asr #4
 8009144:	d516      	bpl.n	8009174 <_dtoa_r+0x354>
 8009146:	4b97      	ldr	r3, [pc, #604]	@ (80093a4 <_dtoa_r+0x584>)
 8009148:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800914c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009150:	f7f7 fb7c 	bl	800084c <__aeabi_ddiv>
 8009154:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009158:	f004 040f 	and.w	r4, r4, #15
 800915c:	2603      	movs	r6, #3
 800915e:	4d91      	ldr	r5, [pc, #580]	@ (80093a4 <_dtoa_r+0x584>)
 8009160:	b954      	cbnz	r4, 8009178 <_dtoa_r+0x358>
 8009162:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009166:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800916a:	f7f7 fb6f 	bl	800084c <__aeabi_ddiv>
 800916e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009172:	e028      	b.n	80091c6 <_dtoa_r+0x3a6>
 8009174:	2602      	movs	r6, #2
 8009176:	e7f2      	b.n	800915e <_dtoa_r+0x33e>
 8009178:	07e1      	lsls	r1, r4, #31
 800917a:	d508      	bpl.n	800918e <_dtoa_r+0x36e>
 800917c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009180:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009184:	f7f7 fa38 	bl	80005f8 <__aeabi_dmul>
 8009188:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800918c:	3601      	adds	r6, #1
 800918e:	1064      	asrs	r4, r4, #1
 8009190:	3508      	adds	r5, #8
 8009192:	e7e5      	b.n	8009160 <_dtoa_r+0x340>
 8009194:	f000 80af 	beq.w	80092f6 <_dtoa_r+0x4d6>
 8009198:	427c      	negs	r4, r7
 800919a:	4b81      	ldr	r3, [pc, #516]	@ (80093a0 <_dtoa_r+0x580>)
 800919c:	4d81      	ldr	r5, [pc, #516]	@ (80093a4 <_dtoa_r+0x584>)
 800919e:	f004 020f 	and.w	r2, r4, #15
 80091a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091aa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80091ae:	f7f7 fa23 	bl	80005f8 <__aeabi_dmul>
 80091b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80091b6:	1124      	asrs	r4, r4, #4
 80091b8:	2300      	movs	r3, #0
 80091ba:	2602      	movs	r6, #2
 80091bc:	2c00      	cmp	r4, #0
 80091be:	f040 808f 	bne.w	80092e0 <_dtoa_r+0x4c0>
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d1d3      	bne.n	800916e <_dtoa_r+0x34e>
 80091c6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80091c8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	f000 8094 	beq.w	80092fa <_dtoa_r+0x4da>
 80091d2:	4b75      	ldr	r3, [pc, #468]	@ (80093a8 <_dtoa_r+0x588>)
 80091d4:	2200      	movs	r2, #0
 80091d6:	4620      	mov	r0, r4
 80091d8:	4629      	mov	r1, r5
 80091da:	f7f7 fc7f 	bl	8000adc <__aeabi_dcmplt>
 80091de:	2800      	cmp	r0, #0
 80091e0:	f000 808b 	beq.w	80092fa <_dtoa_r+0x4da>
 80091e4:	9b03      	ldr	r3, [sp, #12]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	f000 8087 	beq.w	80092fa <_dtoa_r+0x4da>
 80091ec:	f1bb 0f00 	cmp.w	fp, #0
 80091f0:	dd34      	ble.n	800925c <_dtoa_r+0x43c>
 80091f2:	4620      	mov	r0, r4
 80091f4:	4b6d      	ldr	r3, [pc, #436]	@ (80093ac <_dtoa_r+0x58c>)
 80091f6:	2200      	movs	r2, #0
 80091f8:	4629      	mov	r1, r5
 80091fa:	f7f7 f9fd 	bl	80005f8 <__aeabi_dmul>
 80091fe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009202:	f107 38ff 	add.w	r8, r7, #4294967295
 8009206:	3601      	adds	r6, #1
 8009208:	465c      	mov	r4, fp
 800920a:	4630      	mov	r0, r6
 800920c:	f7f7 f98a 	bl	8000524 <__aeabi_i2d>
 8009210:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009214:	f7f7 f9f0 	bl	80005f8 <__aeabi_dmul>
 8009218:	4b65      	ldr	r3, [pc, #404]	@ (80093b0 <_dtoa_r+0x590>)
 800921a:	2200      	movs	r2, #0
 800921c:	f7f7 f836 	bl	800028c <__adddf3>
 8009220:	4605      	mov	r5, r0
 8009222:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8009226:	2c00      	cmp	r4, #0
 8009228:	d16a      	bne.n	8009300 <_dtoa_r+0x4e0>
 800922a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800922e:	4b61      	ldr	r3, [pc, #388]	@ (80093b4 <_dtoa_r+0x594>)
 8009230:	2200      	movs	r2, #0
 8009232:	f7f7 f829 	bl	8000288 <__aeabi_dsub>
 8009236:	4602      	mov	r2, r0
 8009238:	460b      	mov	r3, r1
 800923a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800923e:	462a      	mov	r2, r5
 8009240:	4633      	mov	r3, r6
 8009242:	f7f7 fc69 	bl	8000b18 <__aeabi_dcmpgt>
 8009246:	2800      	cmp	r0, #0
 8009248:	f040 8298 	bne.w	800977c <_dtoa_r+0x95c>
 800924c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009250:	462a      	mov	r2, r5
 8009252:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8009256:	f7f7 fc41 	bl	8000adc <__aeabi_dcmplt>
 800925a:	bb38      	cbnz	r0, 80092ac <_dtoa_r+0x48c>
 800925c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009260:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009264:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009266:	2b00      	cmp	r3, #0
 8009268:	f2c0 8157 	blt.w	800951a <_dtoa_r+0x6fa>
 800926c:	2f0e      	cmp	r7, #14
 800926e:	f300 8154 	bgt.w	800951a <_dtoa_r+0x6fa>
 8009272:	4b4b      	ldr	r3, [pc, #300]	@ (80093a0 <_dtoa_r+0x580>)
 8009274:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009278:	ed93 7b00 	vldr	d7, [r3]
 800927c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800927e:	2b00      	cmp	r3, #0
 8009280:	ed8d 7b00 	vstr	d7, [sp]
 8009284:	f280 80e5 	bge.w	8009452 <_dtoa_r+0x632>
 8009288:	9b03      	ldr	r3, [sp, #12]
 800928a:	2b00      	cmp	r3, #0
 800928c:	f300 80e1 	bgt.w	8009452 <_dtoa_r+0x632>
 8009290:	d10c      	bne.n	80092ac <_dtoa_r+0x48c>
 8009292:	4b48      	ldr	r3, [pc, #288]	@ (80093b4 <_dtoa_r+0x594>)
 8009294:	2200      	movs	r2, #0
 8009296:	ec51 0b17 	vmov	r0, r1, d7
 800929a:	f7f7 f9ad 	bl	80005f8 <__aeabi_dmul>
 800929e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092a2:	f7f7 fc2f 	bl	8000b04 <__aeabi_dcmpge>
 80092a6:	2800      	cmp	r0, #0
 80092a8:	f000 8266 	beq.w	8009778 <_dtoa_r+0x958>
 80092ac:	2400      	movs	r4, #0
 80092ae:	4625      	mov	r5, r4
 80092b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80092b2:	4656      	mov	r6, sl
 80092b4:	ea6f 0803 	mvn.w	r8, r3
 80092b8:	2700      	movs	r7, #0
 80092ba:	4621      	mov	r1, r4
 80092bc:	4648      	mov	r0, r9
 80092be:	f000 fcbf 	bl	8009c40 <_Bfree>
 80092c2:	2d00      	cmp	r5, #0
 80092c4:	f000 80bd 	beq.w	8009442 <_dtoa_r+0x622>
 80092c8:	b12f      	cbz	r7, 80092d6 <_dtoa_r+0x4b6>
 80092ca:	42af      	cmp	r7, r5
 80092cc:	d003      	beq.n	80092d6 <_dtoa_r+0x4b6>
 80092ce:	4639      	mov	r1, r7
 80092d0:	4648      	mov	r0, r9
 80092d2:	f000 fcb5 	bl	8009c40 <_Bfree>
 80092d6:	4629      	mov	r1, r5
 80092d8:	4648      	mov	r0, r9
 80092da:	f000 fcb1 	bl	8009c40 <_Bfree>
 80092de:	e0b0      	b.n	8009442 <_dtoa_r+0x622>
 80092e0:	07e2      	lsls	r2, r4, #31
 80092e2:	d505      	bpl.n	80092f0 <_dtoa_r+0x4d0>
 80092e4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80092e8:	f7f7 f986 	bl	80005f8 <__aeabi_dmul>
 80092ec:	3601      	adds	r6, #1
 80092ee:	2301      	movs	r3, #1
 80092f0:	1064      	asrs	r4, r4, #1
 80092f2:	3508      	adds	r5, #8
 80092f4:	e762      	b.n	80091bc <_dtoa_r+0x39c>
 80092f6:	2602      	movs	r6, #2
 80092f8:	e765      	b.n	80091c6 <_dtoa_r+0x3a6>
 80092fa:	9c03      	ldr	r4, [sp, #12]
 80092fc:	46b8      	mov	r8, r7
 80092fe:	e784      	b.n	800920a <_dtoa_r+0x3ea>
 8009300:	4b27      	ldr	r3, [pc, #156]	@ (80093a0 <_dtoa_r+0x580>)
 8009302:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009304:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009308:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800930c:	4454      	add	r4, sl
 800930e:	2900      	cmp	r1, #0
 8009310:	d054      	beq.n	80093bc <_dtoa_r+0x59c>
 8009312:	4929      	ldr	r1, [pc, #164]	@ (80093b8 <_dtoa_r+0x598>)
 8009314:	2000      	movs	r0, #0
 8009316:	f7f7 fa99 	bl	800084c <__aeabi_ddiv>
 800931a:	4633      	mov	r3, r6
 800931c:	462a      	mov	r2, r5
 800931e:	f7f6 ffb3 	bl	8000288 <__aeabi_dsub>
 8009322:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009326:	4656      	mov	r6, sl
 8009328:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800932c:	f7f7 fc14 	bl	8000b58 <__aeabi_d2iz>
 8009330:	4605      	mov	r5, r0
 8009332:	f7f7 f8f7 	bl	8000524 <__aeabi_i2d>
 8009336:	4602      	mov	r2, r0
 8009338:	460b      	mov	r3, r1
 800933a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800933e:	f7f6 ffa3 	bl	8000288 <__aeabi_dsub>
 8009342:	3530      	adds	r5, #48	@ 0x30
 8009344:	4602      	mov	r2, r0
 8009346:	460b      	mov	r3, r1
 8009348:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800934c:	f806 5b01 	strb.w	r5, [r6], #1
 8009350:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009354:	f7f7 fbc2 	bl	8000adc <__aeabi_dcmplt>
 8009358:	2800      	cmp	r0, #0
 800935a:	d172      	bne.n	8009442 <_dtoa_r+0x622>
 800935c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009360:	4911      	ldr	r1, [pc, #68]	@ (80093a8 <_dtoa_r+0x588>)
 8009362:	2000      	movs	r0, #0
 8009364:	f7f6 ff90 	bl	8000288 <__aeabi_dsub>
 8009368:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800936c:	f7f7 fbb6 	bl	8000adc <__aeabi_dcmplt>
 8009370:	2800      	cmp	r0, #0
 8009372:	f040 80b4 	bne.w	80094de <_dtoa_r+0x6be>
 8009376:	42a6      	cmp	r6, r4
 8009378:	f43f af70 	beq.w	800925c <_dtoa_r+0x43c>
 800937c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009380:	4b0a      	ldr	r3, [pc, #40]	@ (80093ac <_dtoa_r+0x58c>)
 8009382:	2200      	movs	r2, #0
 8009384:	f7f7 f938 	bl	80005f8 <__aeabi_dmul>
 8009388:	4b08      	ldr	r3, [pc, #32]	@ (80093ac <_dtoa_r+0x58c>)
 800938a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800938e:	2200      	movs	r2, #0
 8009390:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009394:	f7f7 f930 	bl	80005f8 <__aeabi_dmul>
 8009398:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800939c:	e7c4      	b.n	8009328 <_dtoa_r+0x508>
 800939e:	bf00      	nop
 80093a0:	0800bb00 	.word	0x0800bb00
 80093a4:	0800bad8 	.word	0x0800bad8
 80093a8:	3ff00000 	.word	0x3ff00000
 80093ac:	40240000 	.word	0x40240000
 80093b0:	401c0000 	.word	0x401c0000
 80093b4:	40140000 	.word	0x40140000
 80093b8:	3fe00000 	.word	0x3fe00000
 80093bc:	4631      	mov	r1, r6
 80093be:	4628      	mov	r0, r5
 80093c0:	f7f7 f91a 	bl	80005f8 <__aeabi_dmul>
 80093c4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80093c8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80093ca:	4656      	mov	r6, sl
 80093cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093d0:	f7f7 fbc2 	bl	8000b58 <__aeabi_d2iz>
 80093d4:	4605      	mov	r5, r0
 80093d6:	f7f7 f8a5 	bl	8000524 <__aeabi_i2d>
 80093da:	4602      	mov	r2, r0
 80093dc:	460b      	mov	r3, r1
 80093de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093e2:	f7f6 ff51 	bl	8000288 <__aeabi_dsub>
 80093e6:	3530      	adds	r5, #48	@ 0x30
 80093e8:	f806 5b01 	strb.w	r5, [r6], #1
 80093ec:	4602      	mov	r2, r0
 80093ee:	460b      	mov	r3, r1
 80093f0:	42a6      	cmp	r6, r4
 80093f2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80093f6:	f04f 0200 	mov.w	r2, #0
 80093fa:	d124      	bne.n	8009446 <_dtoa_r+0x626>
 80093fc:	4baf      	ldr	r3, [pc, #700]	@ (80096bc <_dtoa_r+0x89c>)
 80093fe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009402:	f7f6 ff43 	bl	800028c <__adddf3>
 8009406:	4602      	mov	r2, r0
 8009408:	460b      	mov	r3, r1
 800940a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800940e:	f7f7 fb83 	bl	8000b18 <__aeabi_dcmpgt>
 8009412:	2800      	cmp	r0, #0
 8009414:	d163      	bne.n	80094de <_dtoa_r+0x6be>
 8009416:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800941a:	49a8      	ldr	r1, [pc, #672]	@ (80096bc <_dtoa_r+0x89c>)
 800941c:	2000      	movs	r0, #0
 800941e:	f7f6 ff33 	bl	8000288 <__aeabi_dsub>
 8009422:	4602      	mov	r2, r0
 8009424:	460b      	mov	r3, r1
 8009426:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800942a:	f7f7 fb57 	bl	8000adc <__aeabi_dcmplt>
 800942e:	2800      	cmp	r0, #0
 8009430:	f43f af14 	beq.w	800925c <_dtoa_r+0x43c>
 8009434:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009436:	1e73      	subs	r3, r6, #1
 8009438:	9313      	str	r3, [sp, #76]	@ 0x4c
 800943a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800943e:	2b30      	cmp	r3, #48	@ 0x30
 8009440:	d0f8      	beq.n	8009434 <_dtoa_r+0x614>
 8009442:	4647      	mov	r7, r8
 8009444:	e03b      	b.n	80094be <_dtoa_r+0x69e>
 8009446:	4b9e      	ldr	r3, [pc, #632]	@ (80096c0 <_dtoa_r+0x8a0>)
 8009448:	f7f7 f8d6 	bl	80005f8 <__aeabi_dmul>
 800944c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009450:	e7bc      	b.n	80093cc <_dtoa_r+0x5ac>
 8009452:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009456:	4656      	mov	r6, sl
 8009458:	e9dd 2300 	ldrd	r2, r3, [sp]
 800945c:	4620      	mov	r0, r4
 800945e:	4629      	mov	r1, r5
 8009460:	f7f7 f9f4 	bl	800084c <__aeabi_ddiv>
 8009464:	f7f7 fb78 	bl	8000b58 <__aeabi_d2iz>
 8009468:	4680      	mov	r8, r0
 800946a:	f7f7 f85b 	bl	8000524 <__aeabi_i2d>
 800946e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009472:	f7f7 f8c1 	bl	80005f8 <__aeabi_dmul>
 8009476:	4602      	mov	r2, r0
 8009478:	460b      	mov	r3, r1
 800947a:	4620      	mov	r0, r4
 800947c:	4629      	mov	r1, r5
 800947e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8009482:	f7f6 ff01 	bl	8000288 <__aeabi_dsub>
 8009486:	f806 4b01 	strb.w	r4, [r6], #1
 800948a:	9d03      	ldr	r5, [sp, #12]
 800948c:	eba6 040a 	sub.w	r4, r6, sl
 8009490:	42a5      	cmp	r5, r4
 8009492:	4602      	mov	r2, r0
 8009494:	460b      	mov	r3, r1
 8009496:	d133      	bne.n	8009500 <_dtoa_r+0x6e0>
 8009498:	f7f6 fef8 	bl	800028c <__adddf3>
 800949c:	e9dd 2300 	ldrd	r2, r3, [sp]
 80094a0:	4604      	mov	r4, r0
 80094a2:	460d      	mov	r5, r1
 80094a4:	f7f7 fb38 	bl	8000b18 <__aeabi_dcmpgt>
 80094a8:	b9c0      	cbnz	r0, 80094dc <_dtoa_r+0x6bc>
 80094aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80094ae:	4620      	mov	r0, r4
 80094b0:	4629      	mov	r1, r5
 80094b2:	f7f7 fb09 	bl	8000ac8 <__aeabi_dcmpeq>
 80094b6:	b110      	cbz	r0, 80094be <_dtoa_r+0x69e>
 80094b8:	f018 0f01 	tst.w	r8, #1
 80094bc:	d10e      	bne.n	80094dc <_dtoa_r+0x6bc>
 80094be:	9902      	ldr	r1, [sp, #8]
 80094c0:	4648      	mov	r0, r9
 80094c2:	f000 fbbd 	bl	8009c40 <_Bfree>
 80094c6:	2300      	movs	r3, #0
 80094c8:	7033      	strb	r3, [r6, #0]
 80094ca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80094cc:	3701      	adds	r7, #1
 80094ce:	601f      	str	r7, [r3, #0]
 80094d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	f000 824b 	beq.w	800996e <_dtoa_r+0xb4e>
 80094d8:	601e      	str	r6, [r3, #0]
 80094da:	e248      	b.n	800996e <_dtoa_r+0xb4e>
 80094dc:	46b8      	mov	r8, r7
 80094de:	4633      	mov	r3, r6
 80094e0:	461e      	mov	r6, r3
 80094e2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80094e6:	2a39      	cmp	r2, #57	@ 0x39
 80094e8:	d106      	bne.n	80094f8 <_dtoa_r+0x6d8>
 80094ea:	459a      	cmp	sl, r3
 80094ec:	d1f8      	bne.n	80094e0 <_dtoa_r+0x6c0>
 80094ee:	2230      	movs	r2, #48	@ 0x30
 80094f0:	f108 0801 	add.w	r8, r8, #1
 80094f4:	f88a 2000 	strb.w	r2, [sl]
 80094f8:	781a      	ldrb	r2, [r3, #0]
 80094fa:	3201      	adds	r2, #1
 80094fc:	701a      	strb	r2, [r3, #0]
 80094fe:	e7a0      	b.n	8009442 <_dtoa_r+0x622>
 8009500:	4b6f      	ldr	r3, [pc, #444]	@ (80096c0 <_dtoa_r+0x8a0>)
 8009502:	2200      	movs	r2, #0
 8009504:	f7f7 f878 	bl	80005f8 <__aeabi_dmul>
 8009508:	2200      	movs	r2, #0
 800950a:	2300      	movs	r3, #0
 800950c:	4604      	mov	r4, r0
 800950e:	460d      	mov	r5, r1
 8009510:	f7f7 fada 	bl	8000ac8 <__aeabi_dcmpeq>
 8009514:	2800      	cmp	r0, #0
 8009516:	d09f      	beq.n	8009458 <_dtoa_r+0x638>
 8009518:	e7d1      	b.n	80094be <_dtoa_r+0x69e>
 800951a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800951c:	2a00      	cmp	r2, #0
 800951e:	f000 80ea 	beq.w	80096f6 <_dtoa_r+0x8d6>
 8009522:	9a07      	ldr	r2, [sp, #28]
 8009524:	2a01      	cmp	r2, #1
 8009526:	f300 80cd 	bgt.w	80096c4 <_dtoa_r+0x8a4>
 800952a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800952c:	2a00      	cmp	r2, #0
 800952e:	f000 80c1 	beq.w	80096b4 <_dtoa_r+0x894>
 8009532:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009536:	9c08      	ldr	r4, [sp, #32]
 8009538:	9e00      	ldr	r6, [sp, #0]
 800953a:	9a00      	ldr	r2, [sp, #0]
 800953c:	441a      	add	r2, r3
 800953e:	9200      	str	r2, [sp, #0]
 8009540:	9a06      	ldr	r2, [sp, #24]
 8009542:	2101      	movs	r1, #1
 8009544:	441a      	add	r2, r3
 8009546:	4648      	mov	r0, r9
 8009548:	9206      	str	r2, [sp, #24]
 800954a:	f000 fc2d 	bl	8009da8 <__i2b>
 800954e:	4605      	mov	r5, r0
 8009550:	b166      	cbz	r6, 800956c <_dtoa_r+0x74c>
 8009552:	9b06      	ldr	r3, [sp, #24]
 8009554:	2b00      	cmp	r3, #0
 8009556:	dd09      	ble.n	800956c <_dtoa_r+0x74c>
 8009558:	42b3      	cmp	r3, r6
 800955a:	9a00      	ldr	r2, [sp, #0]
 800955c:	bfa8      	it	ge
 800955e:	4633      	movge	r3, r6
 8009560:	1ad2      	subs	r2, r2, r3
 8009562:	9200      	str	r2, [sp, #0]
 8009564:	9a06      	ldr	r2, [sp, #24]
 8009566:	1af6      	subs	r6, r6, r3
 8009568:	1ad3      	subs	r3, r2, r3
 800956a:	9306      	str	r3, [sp, #24]
 800956c:	9b08      	ldr	r3, [sp, #32]
 800956e:	b30b      	cbz	r3, 80095b4 <_dtoa_r+0x794>
 8009570:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009572:	2b00      	cmp	r3, #0
 8009574:	f000 80c6 	beq.w	8009704 <_dtoa_r+0x8e4>
 8009578:	2c00      	cmp	r4, #0
 800957a:	f000 80c0 	beq.w	80096fe <_dtoa_r+0x8de>
 800957e:	4629      	mov	r1, r5
 8009580:	4622      	mov	r2, r4
 8009582:	4648      	mov	r0, r9
 8009584:	f000 fcc8 	bl	8009f18 <__pow5mult>
 8009588:	9a02      	ldr	r2, [sp, #8]
 800958a:	4601      	mov	r1, r0
 800958c:	4605      	mov	r5, r0
 800958e:	4648      	mov	r0, r9
 8009590:	f000 fc20 	bl	8009dd4 <__multiply>
 8009594:	9902      	ldr	r1, [sp, #8]
 8009596:	4680      	mov	r8, r0
 8009598:	4648      	mov	r0, r9
 800959a:	f000 fb51 	bl	8009c40 <_Bfree>
 800959e:	9b08      	ldr	r3, [sp, #32]
 80095a0:	1b1b      	subs	r3, r3, r4
 80095a2:	9308      	str	r3, [sp, #32]
 80095a4:	f000 80b1 	beq.w	800970a <_dtoa_r+0x8ea>
 80095a8:	9a08      	ldr	r2, [sp, #32]
 80095aa:	4641      	mov	r1, r8
 80095ac:	4648      	mov	r0, r9
 80095ae:	f000 fcb3 	bl	8009f18 <__pow5mult>
 80095b2:	9002      	str	r0, [sp, #8]
 80095b4:	2101      	movs	r1, #1
 80095b6:	4648      	mov	r0, r9
 80095b8:	f000 fbf6 	bl	8009da8 <__i2b>
 80095bc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80095be:	4604      	mov	r4, r0
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	f000 81d8 	beq.w	8009976 <_dtoa_r+0xb56>
 80095c6:	461a      	mov	r2, r3
 80095c8:	4601      	mov	r1, r0
 80095ca:	4648      	mov	r0, r9
 80095cc:	f000 fca4 	bl	8009f18 <__pow5mult>
 80095d0:	9b07      	ldr	r3, [sp, #28]
 80095d2:	2b01      	cmp	r3, #1
 80095d4:	4604      	mov	r4, r0
 80095d6:	f300 809f 	bgt.w	8009718 <_dtoa_r+0x8f8>
 80095da:	9b04      	ldr	r3, [sp, #16]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	f040 8097 	bne.w	8009710 <_dtoa_r+0x8f0>
 80095e2:	9b05      	ldr	r3, [sp, #20]
 80095e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	f040 8093 	bne.w	8009714 <_dtoa_r+0x8f4>
 80095ee:	9b05      	ldr	r3, [sp, #20]
 80095f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80095f4:	0d1b      	lsrs	r3, r3, #20
 80095f6:	051b      	lsls	r3, r3, #20
 80095f8:	b133      	cbz	r3, 8009608 <_dtoa_r+0x7e8>
 80095fa:	9b00      	ldr	r3, [sp, #0]
 80095fc:	3301      	adds	r3, #1
 80095fe:	9300      	str	r3, [sp, #0]
 8009600:	9b06      	ldr	r3, [sp, #24]
 8009602:	3301      	adds	r3, #1
 8009604:	9306      	str	r3, [sp, #24]
 8009606:	2301      	movs	r3, #1
 8009608:	9308      	str	r3, [sp, #32]
 800960a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800960c:	2b00      	cmp	r3, #0
 800960e:	f000 81b8 	beq.w	8009982 <_dtoa_r+0xb62>
 8009612:	6923      	ldr	r3, [r4, #16]
 8009614:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009618:	6918      	ldr	r0, [r3, #16]
 800961a:	f000 fb79 	bl	8009d10 <__hi0bits>
 800961e:	f1c0 0020 	rsb	r0, r0, #32
 8009622:	9b06      	ldr	r3, [sp, #24]
 8009624:	4418      	add	r0, r3
 8009626:	f010 001f 	ands.w	r0, r0, #31
 800962a:	f000 8082 	beq.w	8009732 <_dtoa_r+0x912>
 800962e:	f1c0 0320 	rsb	r3, r0, #32
 8009632:	2b04      	cmp	r3, #4
 8009634:	dd73      	ble.n	800971e <_dtoa_r+0x8fe>
 8009636:	9b00      	ldr	r3, [sp, #0]
 8009638:	f1c0 001c 	rsb	r0, r0, #28
 800963c:	4403      	add	r3, r0
 800963e:	9300      	str	r3, [sp, #0]
 8009640:	9b06      	ldr	r3, [sp, #24]
 8009642:	4403      	add	r3, r0
 8009644:	4406      	add	r6, r0
 8009646:	9306      	str	r3, [sp, #24]
 8009648:	9b00      	ldr	r3, [sp, #0]
 800964a:	2b00      	cmp	r3, #0
 800964c:	dd05      	ble.n	800965a <_dtoa_r+0x83a>
 800964e:	9902      	ldr	r1, [sp, #8]
 8009650:	461a      	mov	r2, r3
 8009652:	4648      	mov	r0, r9
 8009654:	f000 fcba 	bl	8009fcc <__lshift>
 8009658:	9002      	str	r0, [sp, #8]
 800965a:	9b06      	ldr	r3, [sp, #24]
 800965c:	2b00      	cmp	r3, #0
 800965e:	dd05      	ble.n	800966c <_dtoa_r+0x84c>
 8009660:	4621      	mov	r1, r4
 8009662:	461a      	mov	r2, r3
 8009664:	4648      	mov	r0, r9
 8009666:	f000 fcb1 	bl	8009fcc <__lshift>
 800966a:	4604      	mov	r4, r0
 800966c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800966e:	2b00      	cmp	r3, #0
 8009670:	d061      	beq.n	8009736 <_dtoa_r+0x916>
 8009672:	9802      	ldr	r0, [sp, #8]
 8009674:	4621      	mov	r1, r4
 8009676:	f000 fd15 	bl	800a0a4 <__mcmp>
 800967a:	2800      	cmp	r0, #0
 800967c:	da5b      	bge.n	8009736 <_dtoa_r+0x916>
 800967e:	2300      	movs	r3, #0
 8009680:	9902      	ldr	r1, [sp, #8]
 8009682:	220a      	movs	r2, #10
 8009684:	4648      	mov	r0, r9
 8009686:	f000 fafd 	bl	8009c84 <__multadd>
 800968a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800968c:	9002      	str	r0, [sp, #8]
 800968e:	f107 38ff 	add.w	r8, r7, #4294967295
 8009692:	2b00      	cmp	r3, #0
 8009694:	f000 8177 	beq.w	8009986 <_dtoa_r+0xb66>
 8009698:	4629      	mov	r1, r5
 800969a:	2300      	movs	r3, #0
 800969c:	220a      	movs	r2, #10
 800969e:	4648      	mov	r0, r9
 80096a0:	f000 faf0 	bl	8009c84 <__multadd>
 80096a4:	f1bb 0f00 	cmp.w	fp, #0
 80096a8:	4605      	mov	r5, r0
 80096aa:	dc6f      	bgt.n	800978c <_dtoa_r+0x96c>
 80096ac:	9b07      	ldr	r3, [sp, #28]
 80096ae:	2b02      	cmp	r3, #2
 80096b0:	dc49      	bgt.n	8009746 <_dtoa_r+0x926>
 80096b2:	e06b      	b.n	800978c <_dtoa_r+0x96c>
 80096b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80096b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80096ba:	e73c      	b.n	8009536 <_dtoa_r+0x716>
 80096bc:	3fe00000 	.word	0x3fe00000
 80096c0:	40240000 	.word	0x40240000
 80096c4:	9b03      	ldr	r3, [sp, #12]
 80096c6:	1e5c      	subs	r4, r3, #1
 80096c8:	9b08      	ldr	r3, [sp, #32]
 80096ca:	42a3      	cmp	r3, r4
 80096cc:	db09      	blt.n	80096e2 <_dtoa_r+0x8c2>
 80096ce:	1b1c      	subs	r4, r3, r4
 80096d0:	9b03      	ldr	r3, [sp, #12]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	f6bf af30 	bge.w	8009538 <_dtoa_r+0x718>
 80096d8:	9b00      	ldr	r3, [sp, #0]
 80096da:	9a03      	ldr	r2, [sp, #12]
 80096dc:	1a9e      	subs	r6, r3, r2
 80096de:	2300      	movs	r3, #0
 80096e0:	e72b      	b.n	800953a <_dtoa_r+0x71a>
 80096e2:	9b08      	ldr	r3, [sp, #32]
 80096e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80096e6:	9408      	str	r4, [sp, #32]
 80096e8:	1ae3      	subs	r3, r4, r3
 80096ea:	441a      	add	r2, r3
 80096ec:	9e00      	ldr	r6, [sp, #0]
 80096ee:	9b03      	ldr	r3, [sp, #12]
 80096f0:	920d      	str	r2, [sp, #52]	@ 0x34
 80096f2:	2400      	movs	r4, #0
 80096f4:	e721      	b.n	800953a <_dtoa_r+0x71a>
 80096f6:	9c08      	ldr	r4, [sp, #32]
 80096f8:	9e00      	ldr	r6, [sp, #0]
 80096fa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80096fc:	e728      	b.n	8009550 <_dtoa_r+0x730>
 80096fe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009702:	e751      	b.n	80095a8 <_dtoa_r+0x788>
 8009704:	9a08      	ldr	r2, [sp, #32]
 8009706:	9902      	ldr	r1, [sp, #8]
 8009708:	e750      	b.n	80095ac <_dtoa_r+0x78c>
 800970a:	f8cd 8008 	str.w	r8, [sp, #8]
 800970e:	e751      	b.n	80095b4 <_dtoa_r+0x794>
 8009710:	2300      	movs	r3, #0
 8009712:	e779      	b.n	8009608 <_dtoa_r+0x7e8>
 8009714:	9b04      	ldr	r3, [sp, #16]
 8009716:	e777      	b.n	8009608 <_dtoa_r+0x7e8>
 8009718:	2300      	movs	r3, #0
 800971a:	9308      	str	r3, [sp, #32]
 800971c:	e779      	b.n	8009612 <_dtoa_r+0x7f2>
 800971e:	d093      	beq.n	8009648 <_dtoa_r+0x828>
 8009720:	9a00      	ldr	r2, [sp, #0]
 8009722:	331c      	adds	r3, #28
 8009724:	441a      	add	r2, r3
 8009726:	9200      	str	r2, [sp, #0]
 8009728:	9a06      	ldr	r2, [sp, #24]
 800972a:	441a      	add	r2, r3
 800972c:	441e      	add	r6, r3
 800972e:	9206      	str	r2, [sp, #24]
 8009730:	e78a      	b.n	8009648 <_dtoa_r+0x828>
 8009732:	4603      	mov	r3, r0
 8009734:	e7f4      	b.n	8009720 <_dtoa_r+0x900>
 8009736:	9b03      	ldr	r3, [sp, #12]
 8009738:	2b00      	cmp	r3, #0
 800973a:	46b8      	mov	r8, r7
 800973c:	dc20      	bgt.n	8009780 <_dtoa_r+0x960>
 800973e:	469b      	mov	fp, r3
 8009740:	9b07      	ldr	r3, [sp, #28]
 8009742:	2b02      	cmp	r3, #2
 8009744:	dd1e      	ble.n	8009784 <_dtoa_r+0x964>
 8009746:	f1bb 0f00 	cmp.w	fp, #0
 800974a:	f47f adb1 	bne.w	80092b0 <_dtoa_r+0x490>
 800974e:	4621      	mov	r1, r4
 8009750:	465b      	mov	r3, fp
 8009752:	2205      	movs	r2, #5
 8009754:	4648      	mov	r0, r9
 8009756:	f000 fa95 	bl	8009c84 <__multadd>
 800975a:	4601      	mov	r1, r0
 800975c:	4604      	mov	r4, r0
 800975e:	9802      	ldr	r0, [sp, #8]
 8009760:	f000 fca0 	bl	800a0a4 <__mcmp>
 8009764:	2800      	cmp	r0, #0
 8009766:	f77f ada3 	ble.w	80092b0 <_dtoa_r+0x490>
 800976a:	4656      	mov	r6, sl
 800976c:	2331      	movs	r3, #49	@ 0x31
 800976e:	f806 3b01 	strb.w	r3, [r6], #1
 8009772:	f108 0801 	add.w	r8, r8, #1
 8009776:	e59f      	b.n	80092b8 <_dtoa_r+0x498>
 8009778:	9c03      	ldr	r4, [sp, #12]
 800977a:	46b8      	mov	r8, r7
 800977c:	4625      	mov	r5, r4
 800977e:	e7f4      	b.n	800976a <_dtoa_r+0x94a>
 8009780:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009784:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009786:	2b00      	cmp	r3, #0
 8009788:	f000 8101 	beq.w	800998e <_dtoa_r+0xb6e>
 800978c:	2e00      	cmp	r6, #0
 800978e:	dd05      	ble.n	800979c <_dtoa_r+0x97c>
 8009790:	4629      	mov	r1, r5
 8009792:	4632      	mov	r2, r6
 8009794:	4648      	mov	r0, r9
 8009796:	f000 fc19 	bl	8009fcc <__lshift>
 800979a:	4605      	mov	r5, r0
 800979c:	9b08      	ldr	r3, [sp, #32]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d05c      	beq.n	800985c <_dtoa_r+0xa3c>
 80097a2:	6869      	ldr	r1, [r5, #4]
 80097a4:	4648      	mov	r0, r9
 80097a6:	f000 fa0b 	bl	8009bc0 <_Balloc>
 80097aa:	4606      	mov	r6, r0
 80097ac:	b928      	cbnz	r0, 80097ba <_dtoa_r+0x99a>
 80097ae:	4b82      	ldr	r3, [pc, #520]	@ (80099b8 <_dtoa_r+0xb98>)
 80097b0:	4602      	mov	r2, r0
 80097b2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80097b6:	f7ff bb4a 	b.w	8008e4e <_dtoa_r+0x2e>
 80097ba:	692a      	ldr	r2, [r5, #16]
 80097bc:	3202      	adds	r2, #2
 80097be:	0092      	lsls	r2, r2, #2
 80097c0:	f105 010c 	add.w	r1, r5, #12
 80097c4:	300c      	adds	r0, #12
 80097c6:	f000 ffa3 	bl	800a710 <memcpy>
 80097ca:	2201      	movs	r2, #1
 80097cc:	4631      	mov	r1, r6
 80097ce:	4648      	mov	r0, r9
 80097d0:	f000 fbfc 	bl	8009fcc <__lshift>
 80097d4:	f10a 0301 	add.w	r3, sl, #1
 80097d8:	9300      	str	r3, [sp, #0]
 80097da:	eb0a 030b 	add.w	r3, sl, fp
 80097de:	9308      	str	r3, [sp, #32]
 80097e0:	9b04      	ldr	r3, [sp, #16]
 80097e2:	f003 0301 	and.w	r3, r3, #1
 80097e6:	462f      	mov	r7, r5
 80097e8:	9306      	str	r3, [sp, #24]
 80097ea:	4605      	mov	r5, r0
 80097ec:	9b00      	ldr	r3, [sp, #0]
 80097ee:	9802      	ldr	r0, [sp, #8]
 80097f0:	4621      	mov	r1, r4
 80097f2:	f103 3bff 	add.w	fp, r3, #4294967295
 80097f6:	f7ff fa8a 	bl	8008d0e <quorem>
 80097fa:	4603      	mov	r3, r0
 80097fc:	3330      	adds	r3, #48	@ 0x30
 80097fe:	9003      	str	r0, [sp, #12]
 8009800:	4639      	mov	r1, r7
 8009802:	9802      	ldr	r0, [sp, #8]
 8009804:	9309      	str	r3, [sp, #36]	@ 0x24
 8009806:	f000 fc4d 	bl	800a0a4 <__mcmp>
 800980a:	462a      	mov	r2, r5
 800980c:	9004      	str	r0, [sp, #16]
 800980e:	4621      	mov	r1, r4
 8009810:	4648      	mov	r0, r9
 8009812:	f000 fc63 	bl	800a0dc <__mdiff>
 8009816:	68c2      	ldr	r2, [r0, #12]
 8009818:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800981a:	4606      	mov	r6, r0
 800981c:	bb02      	cbnz	r2, 8009860 <_dtoa_r+0xa40>
 800981e:	4601      	mov	r1, r0
 8009820:	9802      	ldr	r0, [sp, #8]
 8009822:	f000 fc3f 	bl	800a0a4 <__mcmp>
 8009826:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009828:	4602      	mov	r2, r0
 800982a:	4631      	mov	r1, r6
 800982c:	4648      	mov	r0, r9
 800982e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009830:	9309      	str	r3, [sp, #36]	@ 0x24
 8009832:	f000 fa05 	bl	8009c40 <_Bfree>
 8009836:	9b07      	ldr	r3, [sp, #28]
 8009838:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800983a:	9e00      	ldr	r6, [sp, #0]
 800983c:	ea42 0103 	orr.w	r1, r2, r3
 8009840:	9b06      	ldr	r3, [sp, #24]
 8009842:	4319      	orrs	r1, r3
 8009844:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009846:	d10d      	bne.n	8009864 <_dtoa_r+0xa44>
 8009848:	2b39      	cmp	r3, #57	@ 0x39
 800984a:	d027      	beq.n	800989c <_dtoa_r+0xa7c>
 800984c:	9a04      	ldr	r2, [sp, #16]
 800984e:	2a00      	cmp	r2, #0
 8009850:	dd01      	ble.n	8009856 <_dtoa_r+0xa36>
 8009852:	9b03      	ldr	r3, [sp, #12]
 8009854:	3331      	adds	r3, #49	@ 0x31
 8009856:	f88b 3000 	strb.w	r3, [fp]
 800985a:	e52e      	b.n	80092ba <_dtoa_r+0x49a>
 800985c:	4628      	mov	r0, r5
 800985e:	e7b9      	b.n	80097d4 <_dtoa_r+0x9b4>
 8009860:	2201      	movs	r2, #1
 8009862:	e7e2      	b.n	800982a <_dtoa_r+0xa0a>
 8009864:	9904      	ldr	r1, [sp, #16]
 8009866:	2900      	cmp	r1, #0
 8009868:	db04      	blt.n	8009874 <_dtoa_r+0xa54>
 800986a:	9807      	ldr	r0, [sp, #28]
 800986c:	4301      	orrs	r1, r0
 800986e:	9806      	ldr	r0, [sp, #24]
 8009870:	4301      	orrs	r1, r0
 8009872:	d120      	bne.n	80098b6 <_dtoa_r+0xa96>
 8009874:	2a00      	cmp	r2, #0
 8009876:	ddee      	ble.n	8009856 <_dtoa_r+0xa36>
 8009878:	9902      	ldr	r1, [sp, #8]
 800987a:	9300      	str	r3, [sp, #0]
 800987c:	2201      	movs	r2, #1
 800987e:	4648      	mov	r0, r9
 8009880:	f000 fba4 	bl	8009fcc <__lshift>
 8009884:	4621      	mov	r1, r4
 8009886:	9002      	str	r0, [sp, #8]
 8009888:	f000 fc0c 	bl	800a0a4 <__mcmp>
 800988c:	2800      	cmp	r0, #0
 800988e:	9b00      	ldr	r3, [sp, #0]
 8009890:	dc02      	bgt.n	8009898 <_dtoa_r+0xa78>
 8009892:	d1e0      	bne.n	8009856 <_dtoa_r+0xa36>
 8009894:	07da      	lsls	r2, r3, #31
 8009896:	d5de      	bpl.n	8009856 <_dtoa_r+0xa36>
 8009898:	2b39      	cmp	r3, #57	@ 0x39
 800989a:	d1da      	bne.n	8009852 <_dtoa_r+0xa32>
 800989c:	2339      	movs	r3, #57	@ 0x39
 800989e:	f88b 3000 	strb.w	r3, [fp]
 80098a2:	4633      	mov	r3, r6
 80098a4:	461e      	mov	r6, r3
 80098a6:	3b01      	subs	r3, #1
 80098a8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80098ac:	2a39      	cmp	r2, #57	@ 0x39
 80098ae:	d04e      	beq.n	800994e <_dtoa_r+0xb2e>
 80098b0:	3201      	adds	r2, #1
 80098b2:	701a      	strb	r2, [r3, #0]
 80098b4:	e501      	b.n	80092ba <_dtoa_r+0x49a>
 80098b6:	2a00      	cmp	r2, #0
 80098b8:	dd03      	ble.n	80098c2 <_dtoa_r+0xaa2>
 80098ba:	2b39      	cmp	r3, #57	@ 0x39
 80098bc:	d0ee      	beq.n	800989c <_dtoa_r+0xa7c>
 80098be:	3301      	adds	r3, #1
 80098c0:	e7c9      	b.n	8009856 <_dtoa_r+0xa36>
 80098c2:	9a00      	ldr	r2, [sp, #0]
 80098c4:	9908      	ldr	r1, [sp, #32]
 80098c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80098ca:	428a      	cmp	r2, r1
 80098cc:	d028      	beq.n	8009920 <_dtoa_r+0xb00>
 80098ce:	9902      	ldr	r1, [sp, #8]
 80098d0:	2300      	movs	r3, #0
 80098d2:	220a      	movs	r2, #10
 80098d4:	4648      	mov	r0, r9
 80098d6:	f000 f9d5 	bl	8009c84 <__multadd>
 80098da:	42af      	cmp	r7, r5
 80098dc:	9002      	str	r0, [sp, #8]
 80098de:	f04f 0300 	mov.w	r3, #0
 80098e2:	f04f 020a 	mov.w	r2, #10
 80098e6:	4639      	mov	r1, r7
 80098e8:	4648      	mov	r0, r9
 80098ea:	d107      	bne.n	80098fc <_dtoa_r+0xadc>
 80098ec:	f000 f9ca 	bl	8009c84 <__multadd>
 80098f0:	4607      	mov	r7, r0
 80098f2:	4605      	mov	r5, r0
 80098f4:	9b00      	ldr	r3, [sp, #0]
 80098f6:	3301      	adds	r3, #1
 80098f8:	9300      	str	r3, [sp, #0]
 80098fa:	e777      	b.n	80097ec <_dtoa_r+0x9cc>
 80098fc:	f000 f9c2 	bl	8009c84 <__multadd>
 8009900:	4629      	mov	r1, r5
 8009902:	4607      	mov	r7, r0
 8009904:	2300      	movs	r3, #0
 8009906:	220a      	movs	r2, #10
 8009908:	4648      	mov	r0, r9
 800990a:	f000 f9bb 	bl	8009c84 <__multadd>
 800990e:	4605      	mov	r5, r0
 8009910:	e7f0      	b.n	80098f4 <_dtoa_r+0xad4>
 8009912:	f1bb 0f00 	cmp.w	fp, #0
 8009916:	bfcc      	ite	gt
 8009918:	465e      	movgt	r6, fp
 800991a:	2601      	movle	r6, #1
 800991c:	4456      	add	r6, sl
 800991e:	2700      	movs	r7, #0
 8009920:	9902      	ldr	r1, [sp, #8]
 8009922:	9300      	str	r3, [sp, #0]
 8009924:	2201      	movs	r2, #1
 8009926:	4648      	mov	r0, r9
 8009928:	f000 fb50 	bl	8009fcc <__lshift>
 800992c:	4621      	mov	r1, r4
 800992e:	9002      	str	r0, [sp, #8]
 8009930:	f000 fbb8 	bl	800a0a4 <__mcmp>
 8009934:	2800      	cmp	r0, #0
 8009936:	dcb4      	bgt.n	80098a2 <_dtoa_r+0xa82>
 8009938:	d102      	bne.n	8009940 <_dtoa_r+0xb20>
 800993a:	9b00      	ldr	r3, [sp, #0]
 800993c:	07db      	lsls	r3, r3, #31
 800993e:	d4b0      	bmi.n	80098a2 <_dtoa_r+0xa82>
 8009940:	4633      	mov	r3, r6
 8009942:	461e      	mov	r6, r3
 8009944:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009948:	2a30      	cmp	r2, #48	@ 0x30
 800994a:	d0fa      	beq.n	8009942 <_dtoa_r+0xb22>
 800994c:	e4b5      	b.n	80092ba <_dtoa_r+0x49a>
 800994e:	459a      	cmp	sl, r3
 8009950:	d1a8      	bne.n	80098a4 <_dtoa_r+0xa84>
 8009952:	2331      	movs	r3, #49	@ 0x31
 8009954:	f108 0801 	add.w	r8, r8, #1
 8009958:	f88a 3000 	strb.w	r3, [sl]
 800995c:	e4ad      	b.n	80092ba <_dtoa_r+0x49a>
 800995e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009960:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80099bc <_dtoa_r+0xb9c>
 8009964:	b11b      	cbz	r3, 800996e <_dtoa_r+0xb4e>
 8009966:	f10a 0308 	add.w	r3, sl, #8
 800996a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800996c:	6013      	str	r3, [r2, #0]
 800996e:	4650      	mov	r0, sl
 8009970:	b017      	add	sp, #92	@ 0x5c
 8009972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009976:	9b07      	ldr	r3, [sp, #28]
 8009978:	2b01      	cmp	r3, #1
 800997a:	f77f ae2e 	ble.w	80095da <_dtoa_r+0x7ba>
 800997e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009980:	9308      	str	r3, [sp, #32]
 8009982:	2001      	movs	r0, #1
 8009984:	e64d      	b.n	8009622 <_dtoa_r+0x802>
 8009986:	f1bb 0f00 	cmp.w	fp, #0
 800998a:	f77f aed9 	ble.w	8009740 <_dtoa_r+0x920>
 800998e:	4656      	mov	r6, sl
 8009990:	9802      	ldr	r0, [sp, #8]
 8009992:	4621      	mov	r1, r4
 8009994:	f7ff f9bb 	bl	8008d0e <quorem>
 8009998:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800999c:	f806 3b01 	strb.w	r3, [r6], #1
 80099a0:	eba6 020a 	sub.w	r2, r6, sl
 80099a4:	4593      	cmp	fp, r2
 80099a6:	ddb4      	ble.n	8009912 <_dtoa_r+0xaf2>
 80099a8:	9902      	ldr	r1, [sp, #8]
 80099aa:	2300      	movs	r3, #0
 80099ac:	220a      	movs	r2, #10
 80099ae:	4648      	mov	r0, r9
 80099b0:	f000 f968 	bl	8009c84 <__multadd>
 80099b4:	9002      	str	r0, [sp, #8]
 80099b6:	e7eb      	b.n	8009990 <_dtoa_r+0xb70>
 80099b8:	0800ba08 	.word	0x0800ba08
 80099bc:	0800b98c 	.word	0x0800b98c

080099c0 <_free_r>:
 80099c0:	b538      	push	{r3, r4, r5, lr}
 80099c2:	4605      	mov	r5, r0
 80099c4:	2900      	cmp	r1, #0
 80099c6:	d041      	beq.n	8009a4c <_free_r+0x8c>
 80099c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099cc:	1f0c      	subs	r4, r1, #4
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	bfb8      	it	lt
 80099d2:	18e4      	addlt	r4, r4, r3
 80099d4:	f000 f8e8 	bl	8009ba8 <__malloc_lock>
 80099d8:	4a1d      	ldr	r2, [pc, #116]	@ (8009a50 <_free_r+0x90>)
 80099da:	6813      	ldr	r3, [r2, #0]
 80099dc:	b933      	cbnz	r3, 80099ec <_free_r+0x2c>
 80099de:	6063      	str	r3, [r4, #4]
 80099e0:	6014      	str	r4, [r2, #0]
 80099e2:	4628      	mov	r0, r5
 80099e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099e8:	f000 b8e4 	b.w	8009bb4 <__malloc_unlock>
 80099ec:	42a3      	cmp	r3, r4
 80099ee:	d908      	bls.n	8009a02 <_free_r+0x42>
 80099f0:	6820      	ldr	r0, [r4, #0]
 80099f2:	1821      	adds	r1, r4, r0
 80099f4:	428b      	cmp	r3, r1
 80099f6:	bf01      	itttt	eq
 80099f8:	6819      	ldreq	r1, [r3, #0]
 80099fa:	685b      	ldreq	r3, [r3, #4]
 80099fc:	1809      	addeq	r1, r1, r0
 80099fe:	6021      	streq	r1, [r4, #0]
 8009a00:	e7ed      	b.n	80099de <_free_r+0x1e>
 8009a02:	461a      	mov	r2, r3
 8009a04:	685b      	ldr	r3, [r3, #4]
 8009a06:	b10b      	cbz	r3, 8009a0c <_free_r+0x4c>
 8009a08:	42a3      	cmp	r3, r4
 8009a0a:	d9fa      	bls.n	8009a02 <_free_r+0x42>
 8009a0c:	6811      	ldr	r1, [r2, #0]
 8009a0e:	1850      	adds	r0, r2, r1
 8009a10:	42a0      	cmp	r0, r4
 8009a12:	d10b      	bne.n	8009a2c <_free_r+0x6c>
 8009a14:	6820      	ldr	r0, [r4, #0]
 8009a16:	4401      	add	r1, r0
 8009a18:	1850      	adds	r0, r2, r1
 8009a1a:	4283      	cmp	r3, r0
 8009a1c:	6011      	str	r1, [r2, #0]
 8009a1e:	d1e0      	bne.n	80099e2 <_free_r+0x22>
 8009a20:	6818      	ldr	r0, [r3, #0]
 8009a22:	685b      	ldr	r3, [r3, #4]
 8009a24:	6053      	str	r3, [r2, #4]
 8009a26:	4408      	add	r0, r1
 8009a28:	6010      	str	r0, [r2, #0]
 8009a2a:	e7da      	b.n	80099e2 <_free_r+0x22>
 8009a2c:	d902      	bls.n	8009a34 <_free_r+0x74>
 8009a2e:	230c      	movs	r3, #12
 8009a30:	602b      	str	r3, [r5, #0]
 8009a32:	e7d6      	b.n	80099e2 <_free_r+0x22>
 8009a34:	6820      	ldr	r0, [r4, #0]
 8009a36:	1821      	adds	r1, r4, r0
 8009a38:	428b      	cmp	r3, r1
 8009a3a:	bf04      	itt	eq
 8009a3c:	6819      	ldreq	r1, [r3, #0]
 8009a3e:	685b      	ldreq	r3, [r3, #4]
 8009a40:	6063      	str	r3, [r4, #4]
 8009a42:	bf04      	itt	eq
 8009a44:	1809      	addeq	r1, r1, r0
 8009a46:	6021      	streq	r1, [r4, #0]
 8009a48:	6054      	str	r4, [r2, #4]
 8009a4a:	e7ca      	b.n	80099e2 <_free_r+0x22>
 8009a4c:	bd38      	pop	{r3, r4, r5, pc}
 8009a4e:	bf00      	nop
 8009a50:	20000b08 	.word	0x20000b08

08009a54 <malloc>:
 8009a54:	4b02      	ldr	r3, [pc, #8]	@ (8009a60 <malloc+0xc>)
 8009a56:	4601      	mov	r1, r0
 8009a58:	6818      	ldr	r0, [r3, #0]
 8009a5a:	f000 b825 	b.w	8009aa8 <_malloc_r>
 8009a5e:	bf00      	nop
 8009a60:	20000024 	.word	0x20000024

08009a64 <sbrk_aligned>:
 8009a64:	b570      	push	{r4, r5, r6, lr}
 8009a66:	4e0f      	ldr	r6, [pc, #60]	@ (8009aa4 <sbrk_aligned+0x40>)
 8009a68:	460c      	mov	r4, r1
 8009a6a:	6831      	ldr	r1, [r6, #0]
 8009a6c:	4605      	mov	r5, r0
 8009a6e:	b911      	cbnz	r1, 8009a76 <sbrk_aligned+0x12>
 8009a70:	f000 fe3e 	bl	800a6f0 <_sbrk_r>
 8009a74:	6030      	str	r0, [r6, #0]
 8009a76:	4621      	mov	r1, r4
 8009a78:	4628      	mov	r0, r5
 8009a7a:	f000 fe39 	bl	800a6f0 <_sbrk_r>
 8009a7e:	1c43      	adds	r3, r0, #1
 8009a80:	d103      	bne.n	8009a8a <sbrk_aligned+0x26>
 8009a82:	f04f 34ff 	mov.w	r4, #4294967295
 8009a86:	4620      	mov	r0, r4
 8009a88:	bd70      	pop	{r4, r5, r6, pc}
 8009a8a:	1cc4      	adds	r4, r0, #3
 8009a8c:	f024 0403 	bic.w	r4, r4, #3
 8009a90:	42a0      	cmp	r0, r4
 8009a92:	d0f8      	beq.n	8009a86 <sbrk_aligned+0x22>
 8009a94:	1a21      	subs	r1, r4, r0
 8009a96:	4628      	mov	r0, r5
 8009a98:	f000 fe2a 	bl	800a6f0 <_sbrk_r>
 8009a9c:	3001      	adds	r0, #1
 8009a9e:	d1f2      	bne.n	8009a86 <sbrk_aligned+0x22>
 8009aa0:	e7ef      	b.n	8009a82 <sbrk_aligned+0x1e>
 8009aa2:	bf00      	nop
 8009aa4:	20000b04 	.word	0x20000b04

08009aa8 <_malloc_r>:
 8009aa8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009aac:	1ccd      	adds	r5, r1, #3
 8009aae:	f025 0503 	bic.w	r5, r5, #3
 8009ab2:	3508      	adds	r5, #8
 8009ab4:	2d0c      	cmp	r5, #12
 8009ab6:	bf38      	it	cc
 8009ab8:	250c      	movcc	r5, #12
 8009aba:	2d00      	cmp	r5, #0
 8009abc:	4606      	mov	r6, r0
 8009abe:	db01      	blt.n	8009ac4 <_malloc_r+0x1c>
 8009ac0:	42a9      	cmp	r1, r5
 8009ac2:	d904      	bls.n	8009ace <_malloc_r+0x26>
 8009ac4:	230c      	movs	r3, #12
 8009ac6:	6033      	str	r3, [r6, #0]
 8009ac8:	2000      	movs	r0, #0
 8009aca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ace:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009ba4 <_malloc_r+0xfc>
 8009ad2:	f000 f869 	bl	8009ba8 <__malloc_lock>
 8009ad6:	f8d8 3000 	ldr.w	r3, [r8]
 8009ada:	461c      	mov	r4, r3
 8009adc:	bb44      	cbnz	r4, 8009b30 <_malloc_r+0x88>
 8009ade:	4629      	mov	r1, r5
 8009ae0:	4630      	mov	r0, r6
 8009ae2:	f7ff ffbf 	bl	8009a64 <sbrk_aligned>
 8009ae6:	1c43      	adds	r3, r0, #1
 8009ae8:	4604      	mov	r4, r0
 8009aea:	d158      	bne.n	8009b9e <_malloc_r+0xf6>
 8009aec:	f8d8 4000 	ldr.w	r4, [r8]
 8009af0:	4627      	mov	r7, r4
 8009af2:	2f00      	cmp	r7, #0
 8009af4:	d143      	bne.n	8009b7e <_malloc_r+0xd6>
 8009af6:	2c00      	cmp	r4, #0
 8009af8:	d04b      	beq.n	8009b92 <_malloc_r+0xea>
 8009afa:	6823      	ldr	r3, [r4, #0]
 8009afc:	4639      	mov	r1, r7
 8009afe:	4630      	mov	r0, r6
 8009b00:	eb04 0903 	add.w	r9, r4, r3
 8009b04:	f000 fdf4 	bl	800a6f0 <_sbrk_r>
 8009b08:	4581      	cmp	r9, r0
 8009b0a:	d142      	bne.n	8009b92 <_malloc_r+0xea>
 8009b0c:	6821      	ldr	r1, [r4, #0]
 8009b0e:	1a6d      	subs	r5, r5, r1
 8009b10:	4629      	mov	r1, r5
 8009b12:	4630      	mov	r0, r6
 8009b14:	f7ff ffa6 	bl	8009a64 <sbrk_aligned>
 8009b18:	3001      	adds	r0, #1
 8009b1a:	d03a      	beq.n	8009b92 <_malloc_r+0xea>
 8009b1c:	6823      	ldr	r3, [r4, #0]
 8009b1e:	442b      	add	r3, r5
 8009b20:	6023      	str	r3, [r4, #0]
 8009b22:	f8d8 3000 	ldr.w	r3, [r8]
 8009b26:	685a      	ldr	r2, [r3, #4]
 8009b28:	bb62      	cbnz	r2, 8009b84 <_malloc_r+0xdc>
 8009b2a:	f8c8 7000 	str.w	r7, [r8]
 8009b2e:	e00f      	b.n	8009b50 <_malloc_r+0xa8>
 8009b30:	6822      	ldr	r2, [r4, #0]
 8009b32:	1b52      	subs	r2, r2, r5
 8009b34:	d420      	bmi.n	8009b78 <_malloc_r+0xd0>
 8009b36:	2a0b      	cmp	r2, #11
 8009b38:	d917      	bls.n	8009b6a <_malloc_r+0xc2>
 8009b3a:	1961      	adds	r1, r4, r5
 8009b3c:	42a3      	cmp	r3, r4
 8009b3e:	6025      	str	r5, [r4, #0]
 8009b40:	bf18      	it	ne
 8009b42:	6059      	strne	r1, [r3, #4]
 8009b44:	6863      	ldr	r3, [r4, #4]
 8009b46:	bf08      	it	eq
 8009b48:	f8c8 1000 	streq.w	r1, [r8]
 8009b4c:	5162      	str	r2, [r4, r5]
 8009b4e:	604b      	str	r3, [r1, #4]
 8009b50:	4630      	mov	r0, r6
 8009b52:	f000 f82f 	bl	8009bb4 <__malloc_unlock>
 8009b56:	f104 000b 	add.w	r0, r4, #11
 8009b5a:	1d23      	adds	r3, r4, #4
 8009b5c:	f020 0007 	bic.w	r0, r0, #7
 8009b60:	1ac2      	subs	r2, r0, r3
 8009b62:	bf1c      	itt	ne
 8009b64:	1a1b      	subne	r3, r3, r0
 8009b66:	50a3      	strne	r3, [r4, r2]
 8009b68:	e7af      	b.n	8009aca <_malloc_r+0x22>
 8009b6a:	6862      	ldr	r2, [r4, #4]
 8009b6c:	42a3      	cmp	r3, r4
 8009b6e:	bf0c      	ite	eq
 8009b70:	f8c8 2000 	streq.w	r2, [r8]
 8009b74:	605a      	strne	r2, [r3, #4]
 8009b76:	e7eb      	b.n	8009b50 <_malloc_r+0xa8>
 8009b78:	4623      	mov	r3, r4
 8009b7a:	6864      	ldr	r4, [r4, #4]
 8009b7c:	e7ae      	b.n	8009adc <_malloc_r+0x34>
 8009b7e:	463c      	mov	r4, r7
 8009b80:	687f      	ldr	r7, [r7, #4]
 8009b82:	e7b6      	b.n	8009af2 <_malloc_r+0x4a>
 8009b84:	461a      	mov	r2, r3
 8009b86:	685b      	ldr	r3, [r3, #4]
 8009b88:	42a3      	cmp	r3, r4
 8009b8a:	d1fb      	bne.n	8009b84 <_malloc_r+0xdc>
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	6053      	str	r3, [r2, #4]
 8009b90:	e7de      	b.n	8009b50 <_malloc_r+0xa8>
 8009b92:	230c      	movs	r3, #12
 8009b94:	6033      	str	r3, [r6, #0]
 8009b96:	4630      	mov	r0, r6
 8009b98:	f000 f80c 	bl	8009bb4 <__malloc_unlock>
 8009b9c:	e794      	b.n	8009ac8 <_malloc_r+0x20>
 8009b9e:	6005      	str	r5, [r0, #0]
 8009ba0:	e7d6      	b.n	8009b50 <_malloc_r+0xa8>
 8009ba2:	bf00      	nop
 8009ba4:	20000b08 	.word	0x20000b08

08009ba8 <__malloc_lock>:
 8009ba8:	4801      	ldr	r0, [pc, #4]	@ (8009bb0 <__malloc_lock+0x8>)
 8009baa:	f7ff b8ae 	b.w	8008d0a <__retarget_lock_acquire_recursive>
 8009bae:	bf00      	nop
 8009bb0:	20000b00 	.word	0x20000b00

08009bb4 <__malloc_unlock>:
 8009bb4:	4801      	ldr	r0, [pc, #4]	@ (8009bbc <__malloc_unlock+0x8>)
 8009bb6:	f7ff b8a9 	b.w	8008d0c <__retarget_lock_release_recursive>
 8009bba:	bf00      	nop
 8009bbc:	20000b00 	.word	0x20000b00

08009bc0 <_Balloc>:
 8009bc0:	b570      	push	{r4, r5, r6, lr}
 8009bc2:	69c6      	ldr	r6, [r0, #28]
 8009bc4:	4604      	mov	r4, r0
 8009bc6:	460d      	mov	r5, r1
 8009bc8:	b976      	cbnz	r6, 8009be8 <_Balloc+0x28>
 8009bca:	2010      	movs	r0, #16
 8009bcc:	f7ff ff42 	bl	8009a54 <malloc>
 8009bd0:	4602      	mov	r2, r0
 8009bd2:	61e0      	str	r0, [r4, #28]
 8009bd4:	b920      	cbnz	r0, 8009be0 <_Balloc+0x20>
 8009bd6:	4b18      	ldr	r3, [pc, #96]	@ (8009c38 <_Balloc+0x78>)
 8009bd8:	4818      	ldr	r0, [pc, #96]	@ (8009c3c <_Balloc+0x7c>)
 8009bda:	216b      	movs	r1, #107	@ 0x6b
 8009bdc:	f000 fda6 	bl	800a72c <__assert_func>
 8009be0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009be4:	6006      	str	r6, [r0, #0]
 8009be6:	60c6      	str	r6, [r0, #12]
 8009be8:	69e6      	ldr	r6, [r4, #28]
 8009bea:	68f3      	ldr	r3, [r6, #12]
 8009bec:	b183      	cbz	r3, 8009c10 <_Balloc+0x50>
 8009bee:	69e3      	ldr	r3, [r4, #28]
 8009bf0:	68db      	ldr	r3, [r3, #12]
 8009bf2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009bf6:	b9b8      	cbnz	r0, 8009c28 <_Balloc+0x68>
 8009bf8:	2101      	movs	r1, #1
 8009bfa:	fa01 f605 	lsl.w	r6, r1, r5
 8009bfe:	1d72      	adds	r2, r6, #5
 8009c00:	0092      	lsls	r2, r2, #2
 8009c02:	4620      	mov	r0, r4
 8009c04:	f000 fdb0 	bl	800a768 <_calloc_r>
 8009c08:	b160      	cbz	r0, 8009c24 <_Balloc+0x64>
 8009c0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009c0e:	e00e      	b.n	8009c2e <_Balloc+0x6e>
 8009c10:	2221      	movs	r2, #33	@ 0x21
 8009c12:	2104      	movs	r1, #4
 8009c14:	4620      	mov	r0, r4
 8009c16:	f000 fda7 	bl	800a768 <_calloc_r>
 8009c1a:	69e3      	ldr	r3, [r4, #28]
 8009c1c:	60f0      	str	r0, [r6, #12]
 8009c1e:	68db      	ldr	r3, [r3, #12]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d1e4      	bne.n	8009bee <_Balloc+0x2e>
 8009c24:	2000      	movs	r0, #0
 8009c26:	bd70      	pop	{r4, r5, r6, pc}
 8009c28:	6802      	ldr	r2, [r0, #0]
 8009c2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009c2e:	2300      	movs	r3, #0
 8009c30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009c34:	e7f7      	b.n	8009c26 <_Balloc+0x66>
 8009c36:	bf00      	nop
 8009c38:	0800b999 	.word	0x0800b999
 8009c3c:	0800ba19 	.word	0x0800ba19

08009c40 <_Bfree>:
 8009c40:	b570      	push	{r4, r5, r6, lr}
 8009c42:	69c6      	ldr	r6, [r0, #28]
 8009c44:	4605      	mov	r5, r0
 8009c46:	460c      	mov	r4, r1
 8009c48:	b976      	cbnz	r6, 8009c68 <_Bfree+0x28>
 8009c4a:	2010      	movs	r0, #16
 8009c4c:	f7ff ff02 	bl	8009a54 <malloc>
 8009c50:	4602      	mov	r2, r0
 8009c52:	61e8      	str	r0, [r5, #28]
 8009c54:	b920      	cbnz	r0, 8009c60 <_Bfree+0x20>
 8009c56:	4b09      	ldr	r3, [pc, #36]	@ (8009c7c <_Bfree+0x3c>)
 8009c58:	4809      	ldr	r0, [pc, #36]	@ (8009c80 <_Bfree+0x40>)
 8009c5a:	218f      	movs	r1, #143	@ 0x8f
 8009c5c:	f000 fd66 	bl	800a72c <__assert_func>
 8009c60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009c64:	6006      	str	r6, [r0, #0]
 8009c66:	60c6      	str	r6, [r0, #12]
 8009c68:	b13c      	cbz	r4, 8009c7a <_Bfree+0x3a>
 8009c6a:	69eb      	ldr	r3, [r5, #28]
 8009c6c:	6862      	ldr	r2, [r4, #4]
 8009c6e:	68db      	ldr	r3, [r3, #12]
 8009c70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009c74:	6021      	str	r1, [r4, #0]
 8009c76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009c7a:	bd70      	pop	{r4, r5, r6, pc}
 8009c7c:	0800b999 	.word	0x0800b999
 8009c80:	0800ba19 	.word	0x0800ba19

08009c84 <__multadd>:
 8009c84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c88:	690d      	ldr	r5, [r1, #16]
 8009c8a:	4607      	mov	r7, r0
 8009c8c:	460c      	mov	r4, r1
 8009c8e:	461e      	mov	r6, r3
 8009c90:	f101 0c14 	add.w	ip, r1, #20
 8009c94:	2000      	movs	r0, #0
 8009c96:	f8dc 3000 	ldr.w	r3, [ip]
 8009c9a:	b299      	uxth	r1, r3
 8009c9c:	fb02 6101 	mla	r1, r2, r1, r6
 8009ca0:	0c1e      	lsrs	r6, r3, #16
 8009ca2:	0c0b      	lsrs	r3, r1, #16
 8009ca4:	fb02 3306 	mla	r3, r2, r6, r3
 8009ca8:	b289      	uxth	r1, r1
 8009caa:	3001      	adds	r0, #1
 8009cac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009cb0:	4285      	cmp	r5, r0
 8009cb2:	f84c 1b04 	str.w	r1, [ip], #4
 8009cb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009cba:	dcec      	bgt.n	8009c96 <__multadd+0x12>
 8009cbc:	b30e      	cbz	r6, 8009d02 <__multadd+0x7e>
 8009cbe:	68a3      	ldr	r3, [r4, #8]
 8009cc0:	42ab      	cmp	r3, r5
 8009cc2:	dc19      	bgt.n	8009cf8 <__multadd+0x74>
 8009cc4:	6861      	ldr	r1, [r4, #4]
 8009cc6:	4638      	mov	r0, r7
 8009cc8:	3101      	adds	r1, #1
 8009cca:	f7ff ff79 	bl	8009bc0 <_Balloc>
 8009cce:	4680      	mov	r8, r0
 8009cd0:	b928      	cbnz	r0, 8009cde <__multadd+0x5a>
 8009cd2:	4602      	mov	r2, r0
 8009cd4:	4b0c      	ldr	r3, [pc, #48]	@ (8009d08 <__multadd+0x84>)
 8009cd6:	480d      	ldr	r0, [pc, #52]	@ (8009d0c <__multadd+0x88>)
 8009cd8:	21ba      	movs	r1, #186	@ 0xba
 8009cda:	f000 fd27 	bl	800a72c <__assert_func>
 8009cde:	6922      	ldr	r2, [r4, #16]
 8009ce0:	3202      	adds	r2, #2
 8009ce2:	f104 010c 	add.w	r1, r4, #12
 8009ce6:	0092      	lsls	r2, r2, #2
 8009ce8:	300c      	adds	r0, #12
 8009cea:	f000 fd11 	bl	800a710 <memcpy>
 8009cee:	4621      	mov	r1, r4
 8009cf0:	4638      	mov	r0, r7
 8009cf2:	f7ff ffa5 	bl	8009c40 <_Bfree>
 8009cf6:	4644      	mov	r4, r8
 8009cf8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009cfc:	3501      	adds	r5, #1
 8009cfe:	615e      	str	r6, [r3, #20]
 8009d00:	6125      	str	r5, [r4, #16]
 8009d02:	4620      	mov	r0, r4
 8009d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d08:	0800ba08 	.word	0x0800ba08
 8009d0c:	0800ba19 	.word	0x0800ba19

08009d10 <__hi0bits>:
 8009d10:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009d14:	4603      	mov	r3, r0
 8009d16:	bf36      	itet	cc
 8009d18:	0403      	lslcc	r3, r0, #16
 8009d1a:	2000      	movcs	r0, #0
 8009d1c:	2010      	movcc	r0, #16
 8009d1e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009d22:	bf3c      	itt	cc
 8009d24:	021b      	lslcc	r3, r3, #8
 8009d26:	3008      	addcc	r0, #8
 8009d28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009d2c:	bf3c      	itt	cc
 8009d2e:	011b      	lslcc	r3, r3, #4
 8009d30:	3004      	addcc	r0, #4
 8009d32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d36:	bf3c      	itt	cc
 8009d38:	009b      	lslcc	r3, r3, #2
 8009d3a:	3002      	addcc	r0, #2
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	db05      	blt.n	8009d4c <__hi0bits+0x3c>
 8009d40:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009d44:	f100 0001 	add.w	r0, r0, #1
 8009d48:	bf08      	it	eq
 8009d4a:	2020      	moveq	r0, #32
 8009d4c:	4770      	bx	lr

08009d4e <__lo0bits>:
 8009d4e:	6803      	ldr	r3, [r0, #0]
 8009d50:	4602      	mov	r2, r0
 8009d52:	f013 0007 	ands.w	r0, r3, #7
 8009d56:	d00b      	beq.n	8009d70 <__lo0bits+0x22>
 8009d58:	07d9      	lsls	r1, r3, #31
 8009d5a:	d421      	bmi.n	8009da0 <__lo0bits+0x52>
 8009d5c:	0798      	lsls	r0, r3, #30
 8009d5e:	bf49      	itett	mi
 8009d60:	085b      	lsrmi	r3, r3, #1
 8009d62:	089b      	lsrpl	r3, r3, #2
 8009d64:	2001      	movmi	r0, #1
 8009d66:	6013      	strmi	r3, [r2, #0]
 8009d68:	bf5c      	itt	pl
 8009d6a:	6013      	strpl	r3, [r2, #0]
 8009d6c:	2002      	movpl	r0, #2
 8009d6e:	4770      	bx	lr
 8009d70:	b299      	uxth	r1, r3
 8009d72:	b909      	cbnz	r1, 8009d78 <__lo0bits+0x2a>
 8009d74:	0c1b      	lsrs	r3, r3, #16
 8009d76:	2010      	movs	r0, #16
 8009d78:	b2d9      	uxtb	r1, r3
 8009d7a:	b909      	cbnz	r1, 8009d80 <__lo0bits+0x32>
 8009d7c:	3008      	adds	r0, #8
 8009d7e:	0a1b      	lsrs	r3, r3, #8
 8009d80:	0719      	lsls	r1, r3, #28
 8009d82:	bf04      	itt	eq
 8009d84:	091b      	lsreq	r3, r3, #4
 8009d86:	3004      	addeq	r0, #4
 8009d88:	0799      	lsls	r1, r3, #30
 8009d8a:	bf04      	itt	eq
 8009d8c:	089b      	lsreq	r3, r3, #2
 8009d8e:	3002      	addeq	r0, #2
 8009d90:	07d9      	lsls	r1, r3, #31
 8009d92:	d403      	bmi.n	8009d9c <__lo0bits+0x4e>
 8009d94:	085b      	lsrs	r3, r3, #1
 8009d96:	f100 0001 	add.w	r0, r0, #1
 8009d9a:	d003      	beq.n	8009da4 <__lo0bits+0x56>
 8009d9c:	6013      	str	r3, [r2, #0]
 8009d9e:	4770      	bx	lr
 8009da0:	2000      	movs	r0, #0
 8009da2:	4770      	bx	lr
 8009da4:	2020      	movs	r0, #32
 8009da6:	4770      	bx	lr

08009da8 <__i2b>:
 8009da8:	b510      	push	{r4, lr}
 8009daa:	460c      	mov	r4, r1
 8009dac:	2101      	movs	r1, #1
 8009dae:	f7ff ff07 	bl	8009bc0 <_Balloc>
 8009db2:	4602      	mov	r2, r0
 8009db4:	b928      	cbnz	r0, 8009dc2 <__i2b+0x1a>
 8009db6:	4b05      	ldr	r3, [pc, #20]	@ (8009dcc <__i2b+0x24>)
 8009db8:	4805      	ldr	r0, [pc, #20]	@ (8009dd0 <__i2b+0x28>)
 8009dba:	f240 1145 	movw	r1, #325	@ 0x145
 8009dbe:	f000 fcb5 	bl	800a72c <__assert_func>
 8009dc2:	2301      	movs	r3, #1
 8009dc4:	6144      	str	r4, [r0, #20]
 8009dc6:	6103      	str	r3, [r0, #16]
 8009dc8:	bd10      	pop	{r4, pc}
 8009dca:	bf00      	nop
 8009dcc:	0800ba08 	.word	0x0800ba08
 8009dd0:	0800ba19 	.word	0x0800ba19

08009dd4 <__multiply>:
 8009dd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dd8:	4617      	mov	r7, r2
 8009dda:	690a      	ldr	r2, [r1, #16]
 8009ddc:	693b      	ldr	r3, [r7, #16]
 8009dde:	429a      	cmp	r2, r3
 8009de0:	bfa8      	it	ge
 8009de2:	463b      	movge	r3, r7
 8009de4:	4689      	mov	r9, r1
 8009de6:	bfa4      	itt	ge
 8009de8:	460f      	movge	r7, r1
 8009dea:	4699      	movge	r9, r3
 8009dec:	693d      	ldr	r5, [r7, #16]
 8009dee:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009df2:	68bb      	ldr	r3, [r7, #8]
 8009df4:	6879      	ldr	r1, [r7, #4]
 8009df6:	eb05 060a 	add.w	r6, r5, sl
 8009dfa:	42b3      	cmp	r3, r6
 8009dfc:	b085      	sub	sp, #20
 8009dfe:	bfb8      	it	lt
 8009e00:	3101      	addlt	r1, #1
 8009e02:	f7ff fedd 	bl	8009bc0 <_Balloc>
 8009e06:	b930      	cbnz	r0, 8009e16 <__multiply+0x42>
 8009e08:	4602      	mov	r2, r0
 8009e0a:	4b41      	ldr	r3, [pc, #260]	@ (8009f10 <__multiply+0x13c>)
 8009e0c:	4841      	ldr	r0, [pc, #260]	@ (8009f14 <__multiply+0x140>)
 8009e0e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009e12:	f000 fc8b 	bl	800a72c <__assert_func>
 8009e16:	f100 0414 	add.w	r4, r0, #20
 8009e1a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009e1e:	4623      	mov	r3, r4
 8009e20:	2200      	movs	r2, #0
 8009e22:	4573      	cmp	r3, lr
 8009e24:	d320      	bcc.n	8009e68 <__multiply+0x94>
 8009e26:	f107 0814 	add.w	r8, r7, #20
 8009e2a:	f109 0114 	add.w	r1, r9, #20
 8009e2e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009e32:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009e36:	9302      	str	r3, [sp, #8]
 8009e38:	1beb      	subs	r3, r5, r7
 8009e3a:	3b15      	subs	r3, #21
 8009e3c:	f023 0303 	bic.w	r3, r3, #3
 8009e40:	3304      	adds	r3, #4
 8009e42:	3715      	adds	r7, #21
 8009e44:	42bd      	cmp	r5, r7
 8009e46:	bf38      	it	cc
 8009e48:	2304      	movcc	r3, #4
 8009e4a:	9301      	str	r3, [sp, #4]
 8009e4c:	9b02      	ldr	r3, [sp, #8]
 8009e4e:	9103      	str	r1, [sp, #12]
 8009e50:	428b      	cmp	r3, r1
 8009e52:	d80c      	bhi.n	8009e6e <__multiply+0x9a>
 8009e54:	2e00      	cmp	r6, #0
 8009e56:	dd03      	ble.n	8009e60 <__multiply+0x8c>
 8009e58:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d055      	beq.n	8009f0c <__multiply+0x138>
 8009e60:	6106      	str	r6, [r0, #16]
 8009e62:	b005      	add	sp, #20
 8009e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e68:	f843 2b04 	str.w	r2, [r3], #4
 8009e6c:	e7d9      	b.n	8009e22 <__multiply+0x4e>
 8009e6e:	f8b1 a000 	ldrh.w	sl, [r1]
 8009e72:	f1ba 0f00 	cmp.w	sl, #0
 8009e76:	d01f      	beq.n	8009eb8 <__multiply+0xe4>
 8009e78:	46c4      	mov	ip, r8
 8009e7a:	46a1      	mov	r9, r4
 8009e7c:	2700      	movs	r7, #0
 8009e7e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009e82:	f8d9 3000 	ldr.w	r3, [r9]
 8009e86:	fa1f fb82 	uxth.w	fp, r2
 8009e8a:	b29b      	uxth	r3, r3
 8009e8c:	fb0a 330b 	mla	r3, sl, fp, r3
 8009e90:	443b      	add	r3, r7
 8009e92:	f8d9 7000 	ldr.w	r7, [r9]
 8009e96:	0c12      	lsrs	r2, r2, #16
 8009e98:	0c3f      	lsrs	r7, r7, #16
 8009e9a:	fb0a 7202 	mla	r2, sl, r2, r7
 8009e9e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009ea2:	b29b      	uxth	r3, r3
 8009ea4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ea8:	4565      	cmp	r5, ip
 8009eaa:	f849 3b04 	str.w	r3, [r9], #4
 8009eae:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009eb2:	d8e4      	bhi.n	8009e7e <__multiply+0xaa>
 8009eb4:	9b01      	ldr	r3, [sp, #4]
 8009eb6:	50e7      	str	r7, [r4, r3]
 8009eb8:	9b03      	ldr	r3, [sp, #12]
 8009eba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009ebe:	3104      	adds	r1, #4
 8009ec0:	f1b9 0f00 	cmp.w	r9, #0
 8009ec4:	d020      	beq.n	8009f08 <__multiply+0x134>
 8009ec6:	6823      	ldr	r3, [r4, #0]
 8009ec8:	4647      	mov	r7, r8
 8009eca:	46a4      	mov	ip, r4
 8009ecc:	f04f 0a00 	mov.w	sl, #0
 8009ed0:	f8b7 b000 	ldrh.w	fp, [r7]
 8009ed4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009ed8:	fb09 220b 	mla	r2, r9, fp, r2
 8009edc:	4452      	add	r2, sl
 8009ede:	b29b      	uxth	r3, r3
 8009ee0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ee4:	f84c 3b04 	str.w	r3, [ip], #4
 8009ee8:	f857 3b04 	ldr.w	r3, [r7], #4
 8009eec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009ef0:	f8bc 3000 	ldrh.w	r3, [ip]
 8009ef4:	fb09 330a 	mla	r3, r9, sl, r3
 8009ef8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009efc:	42bd      	cmp	r5, r7
 8009efe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009f02:	d8e5      	bhi.n	8009ed0 <__multiply+0xfc>
 8009f04:	9a01      	ldr	r2, [sp, #4]
 8009f06:	50a3      	str	r3, [r4, r2]
 8009f08:	3404      	adds	r4, #4
 8009f0a:	e79f      	b.n	8009e4c <__multiply+0x78>
 8009f0c:	3e01      	subs	r6, #1
 8009f0e:	e7a1      	b.n	8009e54 <__multiply+0x80>
 8009f10:	0800ba08 	.word	0x0800ba08
 8009f14:	0800ba19 	.word	0x0800ba19

08009f18 <__pow5mult>:
 8009f18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009f1c:	4615      	mov	r5, r2
 8009f1e:	f012 0203 	ands.w	r2, r2, #3
 8009f22:	4607      	mov	r7, r0
 8009f24:	460e      	mov	r6, r1
 8009f26:	d007      	beq.n	8009f38 <__pow5mult+0x20>
 8009f28:	4c25      	ldr	r4, [pc, #148]	@ (8009fc0 <__pow5mult+0xa8>)
 8009f2a:	3a01      	subs	r2, #1
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009f32:	f7ff fea7 	bl	8009c84 <__multadd>
 8009f36:	4606      	mov	r6, r0
 8009f38:	10ad      	asrs	r5, r5, #2
 8009f3a:	d03d      	beq.n	8009fb8 <__pow5mult+0xa0>
 8009f3c:	69fc      	ldr	r4, [r7, #28]
 8009f3e:	b97c      	cbnz	r4, 8009f60 <__pow5mult+0x48>
 8009f40:	2010      	movs	r0, #16
 8009f42:	f7ff fd87 	bl	8009a54 <malloc>
 8009f46:	4602      	mov	r2, r0
 8009f48:	61f8      	str	r0, [r7, #28]
 8009f4a:	b928      	cbnz	r0, 8009f58 <__pow5mult+0x40>
 8009f4c:	4b1d      	ldr	r3, [pc, #116]	@ (8009fc4 <__pow5mult+0xac>)
 8009f4e:	481e      	ldr	r0, [pc, #120]	@ (8009fc8 <__pow5mult+0xb0>)
 8009f50:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009f54:	f000 fbea 	bl	800a72c <__assert_func>
 8009f58:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009f5c:	6004      	str	r4, [r0, #0]
 8009f5e:	60c4      	str	r4, [r0, #12]
 8009f60:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009f64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009f68:	b94c      	cbnz	r4, 8009f7e <__pow5mult+0x66>
 8009f6a:	f240 2171 	movw	r1, #625	@ 0x271
 8009f6e:	4638      	mov	r0, r7
 8009f70:	f7ff ff1a 	bl	8009da8 <__i2b>
 8009f74:	2300      	movs	r3, #0
 8009f76:	f8c8 0008 	str.w	r0, [r8, #8]
 8009f7a:	4604      	mov	r4, r0
 8009f7c:	6003      	str	r3, [r0, #0]
 8009f7e:	f04f 0900 	mov.w	r9, #0
 8009f82:	07eb      	lsls	r3, r5, #31
 8009f84:	d50a      	bpl.n	8009f9c <__pow5mult+0x84>
 8009f86:	4631      	mov	r1, r6
 8009f88:	4622      	mov	r2, r4
 8009f8a:	4638      	mov	r0, r7
 8009f8c:	f7ff ff22 	bl	8009dd4 <__multiply>
 8009f90:	4631      	mov	r1, r6
 8009f92:	4680      	mov	r8, r0
 8009f94:	4638      	mov	r0, r7
 8009f96:	f7ff fe53 	bl	8009c40 <_Bfree>
 8009f9a:	4646      	mov	r6, r8
 8009f9c:	106d      	asrs	r5, r5, #1
 8009f9e:	d00b      	beq.n	8009fb8 <__pow5mult+0xa0>
 8009fa0:	6820      	ldr	r0, [r4, #0]
 8009fa2:	b938      	cbnz	r0, 8009fb4 <__pow5mult+0x9c>
 8009fa4:	4622      	mov	r2, r4
 8009fa6:	4621      	mov	r1, r4
 8009fa8:	4638      	mov	r0, r7
 8009faa:	f7ff ff13 	bl	8009dd4 <__multiply>
 8009fae:	6020      	str	r0, [r4, #0]
 8009fb0:	f8c0 9000 	str.w	r9, [r0]
 8009fb4:	4604      	mov	r4, r0
 8009fb6:	e7e4      	b.n	8009f82 <__pow5mult+0x6a>
 8009fb8:	4630      	mov	r0, r6
 8009fba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009fbe:	bf00      	nop
 8009fc0:	0800bacc 	.word	0x0800bacc
 8009fc4:	0800b999 	.word	0x0800b999
 8009fc8:	0800ba19 	.word	0x0800ba19

08009fcc <__lshift>:
 8009fcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fd0:	460c      	mov	r4, r1
 8009fd2:	6849      	ldr	r1, [r1, #4]
 8009fd4:	6923      	ldr	r3, [r4, #16]
 8009fd6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009fda:	68a3      	ldr	r3, [r4, #8]
 8009fdc:	4607      	mov	r7, r0
 8009fde:	4691      	mov	r9, r2
 8009fe0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009fe4:	f108 0601 	add.w	r6, r8, #1
 8009fe8:	42b3      	cmp	r3, r6
 8009fea:	db0b      	blt.n	800a004 <__lshift+0x38>
 8009fec:	4638      	mov	r0, r7
 8009fee:	f7ff fde7 	bl	8009bc0 <_Balloc>
 8009ff2:	4605      	mov	r5, r0
 8009ff4:	b948      	cbnz	r0, 800a00a <__lshift+0x3e>
 8009ff6:	4602      	mov	r2, r0
 8009ff8:	4b28      	ldr	r3, [pc, #160]	@ (800a09c <__lshift+0xd0>)
 8009ffa:	4829      	ldr	r0, [pc, #164]	@ (800a0a0 <__lshift+0xd4>)
 8009ffc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a000:	f000 fb94 	bl	800a72c <__assert_func>
 800a004:	3101      	adds	r1, #1
 800a006:	005b      	lsls	r3, r3, #1
 800a008:	e7ee      	b.n	8009fe8 <__lshift+0x1c>
 800a00a:	2300      	movs	r3, #0
 800a00c:	f100 0114 	add.w	r1, r0, #20
 800a010:	f100 0210 	add.w	r2, r0, #16
 800a014:	4618      	mov	r0, r3
 800a016:	4553      	cmp	r3, sl
 800a018:	db33      	blt.n	800a082 <__lshift+0xb6>
 800a01a:	6920      	ldr	r0, [r4, #16]
 800a01c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a020:	f104 0314 	add.w	r3, r4, #20
 800a024:	f019 091f 	ands.w	r9, r9, #31
 800a028:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a02c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a030:	d02b      	beq.n	800a08a <__lshift+0xbe>
 800a032:	f1c9 0e20 	rsb	lr, r9, #32
 800a036:	468a      	mov	sl, r1
 800a038:	2200      	movs	r2, #0
 800a03a:	6818      	ldr	r0, [r3, #0]
 800a03c:	fa00 f009 	lsl.w	r0, r0, r9
 800a040:	4310      	orrs	r0, r2
 800a042:	f84a 0b04 	str.w	r0, [sl], #4
 800a046:	f853 2b04 	ldr.w	r2, [r3], #4
 800a04a:	459c      	cmp	ip, r3
 800a04c:	fa22 f20e 	lsr.w	r2, r2, lr
 800a050:	d8f3      	bhi.n	800a03a <__lshift+0x6e>
 800a052:	ebac 0304 	sub.w	r3, ip, r4
 800a056:	3b15      	subs	r3, #21
 800a058:	f023 0303 	bic.w	r3, r3, #3
 800a05c:	3304      	adds	r3, #4
 800a05e:	f104 0015 	add.w	r0, r4, #21
 800a062:	4560      	cmp	r0, ip
 800a064:	bf88      	it	hi
 800a066:	2304      	movhi	r3, #4
 800a068:	50ca      	str	r2, [r1, r3]
 800a06a:	b10a      	cbz	r2, 800a070 <__lshift+0xa4>
 800a06c:	f108 0602 	add.w	r6, r8, #2
 800a070:	3e01      	subs	r6, #1
 800a072:	4638      	mov	r0, r7
 800a074:	612e      	str	r6, [r5, #16]
 800a076:	4621      	mov	r1, r4
 800a078:	f7ff fde2 	bl	8009c40 <_Bfree>
 800a07c:	4628      	mov	r0, r5
 800a07e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a082:	f842 0f04 	str.w	r0, [r2, #4]!
 800a086:	3301      	adds	r3, #1
 800a088:	e7c5      	b.n	800a016 <__lshift+0x4a>
 800a08a:	3904      	subs	r1, #4
 800a08c:	f853 2b04 	ldr.w	r2, [r3], #4
 800a090:	f841 2f04 	str.w	r2, [r1, #4]!
 800a094:	459c      	cmp	ip, r3
 800a096:	d8f9      	bhi.n	800a08c <__lshift+0xc0>
 800a098:	e7ea      	b.n	800a070 <__lshift+0xa4>
 800a09a:	bf00      	nop
 800a09c:	0800ba08 	.word	0x0800ba08
 800a0a0:	0800ba19 	.word	0x0800ba19

0800a0a4 <__mcmp>:
 800a0a4:	690a      	ldr	r2, [r1, #16]
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	6900      	ldr	r0, [r0, #16]
 800a0aa:	1a80      	subs	r0, r0, r2
 800a0ac:	b530      	push	{r4, r5, lr}
 800a0ae:	d10e      	bne.n	800a0ce <__mcmp+0x2a>
 800a0b0:	3314      	adds	r3, #20
 800a0b2:	3114      	adds	r1, #20
 800a0b4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a0b8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a0bc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a0c0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a0c4:	4295      	cmp	r5, r2
 800a0c6:	d003      	beq.n	800a0d0 <__mcmp+0x2c>
 800a0c8:	d205      	bcs.n	800a0d6 <__mcmp+0x32>
 800a0ca:	f04f 30ff 	mov.w	r0, #4294967295
 800a0ce:	bd30      	pop	{r4, r5, pc}
 800a0d0:	42a3      	cmp	r3, r4
 800a0d2:	d3f3      	bcc.n	800a0bc <__mcmp+0x18>
 800a0d4:	e7fb      	b.n	800a0ce <__mcmp+0x2a>
 800a0d6:	2001      	movs	r0, #1
 800a0d8:	e7f9      	b.n	800a0ce <__mcmp+0x2a>
	...

0800a0dc <__mdiff>:
 800a0dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0e0:	4689      	mov	r9, r1
 800a0e2:	4606      	mov	r6, r0
 800a0e4:	4611      	mov	r1, r2
 800a0e6:	4648      	mov	r0, r9
 800a0e8:	4614      	mov	r4, r2
 800a0ea:	f7ff ffdb 	bl	800a0a4 <__mcmp>
 800a0ee:	1e05      	subs	r5, r0, #0
 800a0f0:	d112      	bne.n	800a118 <__mdiff+0x3c>
 800a0f2:	4629      	mov	r1, r5
 800a0f4:	4630      	mov	r0, r6
 800a0f6:	f7ff fd63 	bl	8009bc0 <_Balloc>
 800a0fa:	4602      	mov	r2, r0
 800a0fc:	b928      	cbnz	r0, 800a10a <__mdiff+0x2e>
 800a0fe:	4b3f      	ldr	r3, [pc, #252]	@ (800a1fc <__mdiff+0x120>)
 800a100:	f240 2137 	movw	r1, #567	@ 0x237
 800a104:	483e      	ldr	r0, [pc, #248]	@ (800a200 <__mdiff+0x124>)
 800a106:	f000 fb11 	bl	800a72c <__assert_func>
 800a10a:	2301      	movs	r3, #1
 800a10c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a110:	4610      	mov	r0, r2
 800a112:	b003      	add	sp, #12
 800a114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a118:	bfbc      	itt	lt
 800a11a:	464b      	movlt	r3, r9
 800a11c:	46a1      	movlt	r9, r4
 800a11e:	4630      	mov	r0, r6
 800a120:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a124:	bfba      	itte	lt
 800a126:	461c      	movlt	r4, r3
 800a128:	2501      	movlt	r5, #1
 800a12a:	2500      	movge	r5, #0
 800a12c:	f7ff fd48 	bl	8009bc0 <_Balloc>
 800a130:	4602      	mov	r2, r0
 800a132:	b918      	cbnz	r0, 800a13c <__mdiff+0x60>
 800a134:	4b31      	ldr	r3, [pc, #196]	@ (800a1fc <__mdiff+0x120>)
 800a136:	f240 2145 	movw	r1, #581	@ 0x245
 800a13a:	e7e3      	b.n	800a104 <__mdiff+0x28>
 800a13c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a140:	6926      	ldr	r6, [r4, #16]
 800a142:	60c5      	str	r5, [r0, #12]
 800a144:	f109 0310 	add.w	r3, r9, #16
 800a148:	f109 0514 	add.w	r5, r9, #20
 800a14c:	f104 0e14 	add.w	lr, r4, #20
 800a150:	f100 0b14 	add.w	fp, r0, #20
 800a154:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a158:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a15c:	9301      	str	r3, [sp, #4]
 800a15e:	46d9      	mov	r9, fp
 800a160:	f04f 0c00 	mov.w	ip, #0
 800a164:	9b01      	ldr	r3, [sp, #4]
 800a166:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a16a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a16e:	9301      	str	r3, [sp, #4]
 800a170:	fa1f f38a 	uxth.w	r3, sl
 800a174:	4619      	mov	r1, r3
 800a176:	b283      	uxth	r3, r0
 800a178:	1acb      	subs	r3, r1, r3
 800a17a:	0c00      	lsrs	r0, r0, #16
 800a17c:	4463      	add	r3, ip
 800a17e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a182:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a186:	b29b      	uxth	r3, r3
 800a188:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a18c:	4576      	cmp	r6, lr
 800a18e:	f849 3b04 	str.w	r3, [r9], #4
 800a192:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a196:	d8e5      	bhi.n	800a164 <__mdiff+0x88>
 800a198:	1b33      	subs	r3, r6, r4
 800a19a:	3b15      	subs	r3, #21
 800a19c:	f023 0303 	bic.w	r3, r3, #3
 800a1a0:	3415      	adds	r4, #21
 800a1a2:	3304      	adds	r3, #4
 800a1a4:	42a6      	cmp	r6, r4
 800a1a6:	bf38      	it	cc
 800a1a8:	2304      	movcc	r3, #4
 800a1aa:	441d      	add	r5, r3
 800a1ac:	445b      	add	r3, fp
 800a1ae:	461e      	mov	r6, r3
 800a1b0:	462c      	mov	r4, r5
 800a1b2:	4544      	cmp	r4, r8
 800a1b4:	d30e      	bcc.n	800a1d4 <__mdiff+0xf8>
 800a1b6:	f108 0103 	add.w	r1, r8, #3
 800a1ba:	1b49      	subs	r1, r1, r5
 800a1bc:	f021 0103 	bic.w	r1, r1, #3
 800a1c0:	3d03      	subs	r5, #3
 800a1c2:	45a8      	cmp	r8, r5
 800a1c4:	bf38      	it	cc
 800a1c6:	2100      	movcc	r1, #0
 800a1c8:	440b      	add	r3, r1
 800a1ca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a1ce:	b191      	cbz	r1, 800a1f6 <__mdiff+0x11a>
 800a1d0:	6117      	str	r7, [r2, #16]
 800a1d2:	e79d      	b.n	800a110 <__mdiff+0x34>
 800a1d4:	f854 1b04 	ldr.w	r1, [r4], #4
 800a1d8:	46e6      	mov	lr, ip
 800a1da:	0c08      	lsrs	r0, r1, #16
 800a1dc:	fa1c fc81 	uxtah	ip, ip, r1
 800a1e0:	4471      	add	r1, lr
 800a1e2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a1e6:	b289      	uxth	r1, r1
 800a1e8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a1ec:	f846 1b04 	str.w	r1, [r6], #4
 800a1f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a1f4:	e7dd      	b.n	800a1b2 <__mdiff+0xd6>
 800a1f6:	3f01      	subs	r7, #1
 800a1f8:	e7e7      	b.n	800a1ca <__mdiff+0xee>
 800a1fa:	bf00      	nop
 800a1fc:	0800ba08 	.word	0x0800ba08
 800a200:	0800ba19 	.word	0x0800ba19

0800a204 <__d2b>:
 800a204:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a208:	460f      	mov	r7, r1
 800a20a:	2101      	movs	r1, #1
 800a20c:	ec59 8b10 	vmov	r8, r9, d0
 800a210:	4616      	mov	r6, r2
 800a212:	f7ff fcd5 	bl	8009bc0 <_Balloc>
 800a216:	4604      	mov	r4, r0
 800a218:	b930      	cbnz	r0, 800a228 <__d2b+0x24>
 800a21a:	4602      	mov	r2, r0
 800a21c:	4b23      	ldr	r3, [pc, #140]	@ (800a2ac <__d2b+0xa8>)
 800a21e:	4824      	ldr	r0, [pc, #144]	@ (800a2b0 <__d2b+0xac>)
 800a220:	f240 310f 	movw	r1, #783	@ 0x30f
 800a224:	f000 fa82 	bl	800a72c <__assert_func>
 800a228:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a22c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a230:	b10d      	cbz	r5, 800a236 <__d2b+0x32>
 800a232:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a236:	9301      	str	r3, [sp, #4]
 800a238:	f1b8 0300 	subs.w	r3, r8, #0
 800a23c:	d023      	beq.n	800a286 <__d2b+0x82>
 800a23e:	4668      	mov	r0, sp
 800a240:	9300      	str	r3, [sp, #0]
 800a242:	f7ff fd84 	bl	8009d4e <__lo0bits>
 800a246:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a24a:	b1d0      	cbz	r0, 800a282 <__d2b+0x7e>
 800a24c:	f1c0 0320 	rsb	r3, r0, #32
 800a250:	fa02 f303 	lsl.w	r3, r2, r3
 800a254:	430b      	orrs	r3, r1
 800a256:	40c2      	lsrs	r2, r0
 800a258:	6163      	str	r3, [r4, #20]
 800a25a:	9201      	str	r2, [sp, #4]
 800a25c:	9b01      	ldr	r3, [sp, #4]
 800a25e:	61a3      	str	r3, [r4, #24]
 800a260:	2b00      	cmp	r3, #0
 800a262:	bf0c      	ite	eq
 800a264:	2201      	moveq	r2, #1
 800a266:	2202      	movne	r2, #2
 800a268:	6122      	str	r2, [r4, #16]
 800a26a:	b1a5      	cbz	r5, 800a296 <__d2b+0x92>
 800a26c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a270:	4405      	add	r5, r0
 800a272:	603d      	str	r5, [r7, #0]
 800a274:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a278:	6030      	str	r0, [r6, #0]
 800a27a:	4620      	mov	r0, r4
 800a27c:	b003      	add	sp, #12
 800a27e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a282:	6161      	str	r1, [r4, #20]
 800a284:	e7ea      	b.n	800a25c <__d2b+0x58>
 800a286:	a801      	add	r0, sp, #4
 800a288:	f7ff fd61 	bl	8009d4e <__lo0bits>
 800a28c:	9b01      	ldr	r3, [sp, #4]
 800a28e:	6163      	str	r3, [r4, #20]
 800a290:	3020      	adds	r0, #32
 800a292:	2201      	movs	r2, #1
 800a294:	e7e8      	b.n	800a268 <__d2b+0x64>
 800a296:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a29a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a29e:	6038      	str	r0, [r7, #0]
 800a2a0:	6918      	ldr	r0, [r3, #16]
 800a2a2:	f7ff fd35 	bl	8009d10 <__hi0bits>
 800a2a6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a2aa:	e7e5      	b.n	800a278 <__d2b+0x74>
 800a2ac:	0800ba08 	.word	0x0800ba08
 800a2b0:	0800ba19 	.word	0x0800ba19

0800a2b4 <__ssputs_r>:
 800a2b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2b8:	688e      	ldr	r6, [r1, #8]
 800a2ba:	461f      	mov	r7, r3
 800a2bc:	42be      	cmp	r6, r7
 800a2be:	680b      	ldr	r3, [r1, #0]
 800a2c0:	4682      	mov	sl, r0
 800a2c2:	460c      	mov	r4, r1
 800a2c4:	4690      	mov	r8, r2
 800a2c6:	d82d      	bhi.n	800a324 <__ssputs_r+0x70>
 800a2c8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a2cc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a2d0:	d026      	beq.n	800a320 <__ssputs_r+0x6c>
 800a2d2:	6965      	ldr	r5, [r4, #20]
 800a2d4:	6909      	ldr	r1, [r1, #16]
 800a2d6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a2da:	eba3 0901 	sub.w	r9, r3, r1
 800a2de:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a2e2:	1c7b      	adds	r3, r7, #1
 800a2e4:	444b      	add	r3, r9
 800a2e6:	106d      	asrs	r5, r5, #1
 800a2e8:	429d      	cmp	r5, r3
 800a2ea:	bf38      	it	cc
 800a2ec:	461d      	movcc	r5, r3
 800a2ee:	0553      	lsls	r3, r2, #21
 800a2f0:	d527      	bpl.n	800a342 <__ssputs_r+0x8e>
 800a2f2:	4629      	mov	r1, r5
 800a2f4:	f7ff fbd8 	bl	8009aa8 <_malloc_r>
 800a2f8:	4606      	mov	r6, r0
 800a2fa:	b360      	cbz	r0, 800a356 <__ssputs_r+0xa2>
 800a2fc:	6921      	ldr	r1, [r4, #16]
 800a2fe:	464a      	mov	r2, r9
 800a300:	f000 fa06 	bl	800a710 <memcpy>
 800a304:	89a3      	ldrh	r3, [r4, #12]
 800a306:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a30a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a30e:	81a3      	strh	r3, [r4, #12]
 800a310:	6126      	str	r6, [r4, #16]
 800a312:	6165      	str	r5, [r4, #20]
 800a314:	444e      	add	r6, r9
 800a316:	eba5 0509 	sub.w	r5, r5, r9
 800a31a:	6026      	str	r6, [r4, #0]
 800a31c:	60a5      	str	r5, [r4, #8]
 800a31e:	463e      	mov	r6, r7
 800a320:	42be      	cmp	r6, r7
 800a322:	d900      	bls.n	800a326 <__ssputs_r+0x72>
 800a324:	463e      	mov	r6, r7
 800a326:	6820      	ldr	r0, [r4, #0]
 800a328:	4632      	mov	r2, r6
 800a32a:	4641      	mov	r1, r8
 800a32c:	f000 f9c6 	bl	800a6bc <memmove>
 800a330:	68a3      	ldr	r3, [r4, #8]
 800a332:	1b9b      	subs	r3, r3, r6
 800a334:	60a3      	str	r3, [r4, #8]
 800a336:	6823      	ldr	r3, [r4, #0]
 800a338:	4433      	add	r3, r6
 800a33a:	6023      	str	r3, [r4, #0]
 800a33c:	2000      	movs	r0, #0
 800a33e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a342:	462a      	mov	r2, r5
 800a344:	f000 fa36 	bl	800a7b4 <_realloc_r>
 800a348:	4606      	mov	r6, r0
 800a34a:	2800      	cmp	r0, #0
 800a34c:	d1e0      	bne.n	800a310 <__ssputs_r+0x5c>
 800a34e:	6921      	ldr	r1, [r4, #16]
 800a350:	4650      	mov	r0, sl
 800a352:	f7ff fb35 	bl	80099c0 <_free_r>
 800a356:	230c      	movs	r3, #12
 800a358:	f8ca 3000 	str.w	r3, [sl]
 800a35c:	89a3      	ldrh	r3, [r4, #12]
 800a35e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a362:	81a3      	strh	r3, [r4, #12]
 800a364:	f04f 30ff 	mov.w	r0, #4294967295
 800a368:	e7e9      	b.n	800a33e <__ssputs_r+0x8a>
	...

0800a36c <_svfiprintf_r>:
 800a36c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a370:	4698      	mov	r8, r3
 800a372:	898b      	ldrh	r3, [r1, #12]
 800a374:	061b      	lsls	r3, r3, #24
 800a376:	b09d      	sub	sp, #116	@ 0x74
 800a378:	4607      	mov	r7, r0
 800a37a:	460d      	mov	r5, r1
 800a37c:	4614      	mov	r4, r2
 800a37e:	d510      	bpl.n	800a3a2 <_svfiprintf_r+0x36>
 800a380:	690b      	ldr	r3, [r1, #16]
 800a382:	b973      	cbnz	r3, 800a3a2 <_svfiprintf_r+0x36>
 800a384:	2140      	movs	r1, #64	@ 0x40
 800a386:	f7ff fb8f 	bl	8009aa8 <_malloc_r>
 800a38a:	6028      	str	r0, [r5, #0]
 800a38c:	6128      	str	r0, [r5, #16]
 800a38e:	b930      	cbnz	r0, 800a39e <_svfiprintf_r+0x32>
 800a390:	230c      	movs	r3, #12
 800a392:	603b      	str	r3, [r7, #0]
 800a394:	f04f 30ff 	mov.w	r0, #4294967295
 800a398:	b01d      	add	sp, #116	@ 0x74
 800a39a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a39e:	2340      	movs	r3, #64	@ 0x40
 800a3a0:	616b      	str	r3, [r5, #20]
 800a3a2:	2300      	movs	r3, #0
 800a3a4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3a6:	2320      	movs	r3, #32
 800a3a8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a3ac:	f8cd 800c 	str.w	r8, [sp, #12]
 800a3b0:	2330      	movs	r3, #48	@ 0x30
 800a3b2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a550 <_svfiprintf_r+0x1e4>
 800a3b6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a3ba:	f04f 0901 	mov.w	r9, #1
 800a3be:	4623      	mov	r3, r4
 800a3c0:	469a      	mov	sl, r3
 800a3c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a3c6:	b10a      	cbz	r2, 800a3cc <_svfiprintf_r+0x60>
 800a3c8:	2a25      	cmp	r2, #37	@ 0x25
 800a3ca:	d1f9      	bne.n	800a3c0 <_svfiprintf_r+0x54>
 800a3cc:	ebba 0b04 	subs.w	fp, sl, r4
 800a3d0:	d00b      	beq.n	800a3ea <_svfiprintf_r+0x7e>
 800a3d2:	465b      	mov	r3, fp
 800a3d4:	4622      	mov	r2, r4
 800a3d6:	4629      	mov	r1, r5
 800a3d8:	4638      	mov	r0, r7
 800a3da:	f7ff ff6b 	bl	800a2b4 <__ssputs_r>
 800a3de:	3001      	adds	r0, #1
 800a3e0:	f000 80a7 	beq.w	800a532 <_svfiprintf_r+0x1c6>
 800a3e4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a3e6:	445a      	add	r2, fp
 800a3e8:	9209      	str	r2, [sp, #36]	@ 0x24
 800a3ea:	f89a 3000 	ldrb.w	r3, [sl]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	f000 809f 	beq.w	800a532 <_svfiprintf_r+0x1c6>
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	f04f 32ff 	mov.w	r2, #4294967295
 800a3fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a3fe:	f10a 0a01 	add.w	sl, sl, #1
 800a402:	9304      	str	r3, [sp, #16]
 800a404:	9307      	str	r3, [sp, #28]
 800a406:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a40a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a40c:	4654      	mov	r4, sl
 800a40e:	2205      	movs	r2, #5
 800a410:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a414:	484e      	ldr	r0, [pc, #312]	@ (800a550 <_svfiprintf_r+0x1e4>)
 800a416:	f7f5 fedb 	bl	80001d0 <memchr>
 800a41a:	9a04      	ldr	r2, [sp, #16]
 800a41c:	b9d8      	cbnz	r0, 800a456 <_svfiprintf_r+0xea>
 800a41e:	06d0      	lsls	r0, r2, #27
 800a420:	bf44      	itt	mi
 800a422:	2320      	movmi	r3, #32
 800a424:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a428:	0711      	lsls	r1, r2, #28
 800a42a:	bf44      	itt	mi
 800a42c:	232b      	movmi	r3, #43	@ 0x2b
 800a42e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a432:	f89a 3000 	ldrb.w	r3, [sl]
 800a436:	2b2a      	cmp	r3, #42	@ 0x2a
 800a438:	d015      	beq.n	800a466 <_svfiprintf_r+0xfa>
 800a43a:	9a07      	ldr	r2, [sp, #28]
 800a43c:	4654      	mov	r4, sl
 800a43e:	2000      	movs	r0, #0
 800a440:	f04f 0c0a 	mov.w	ip, #10
 800a444:	4621      	mov	r1, r4
 800a446:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a44a:	3b30      	subs	r3, #48	@ 0x30
 800a44c:	2b09      	cmp	r3, #9
 800a44e:	d94b      	bls.n	800a4e8 <_svfiprintf_r+0x17c>
 800a450:	b1b0      	cbz	r0, 800a480 <_svfiprintf_r+0x114>
 800a452:	9207      	str	r2, [sp, #28]
 800a454:	e014      	b.n	800a480 <_svfiprintf_r+0x114>
 800a456:	eba0 0308 	sub.w	r3, r0, r8
 800a45a:	fa09 f303 	lsl.w	r3, r9, r3
 800a45e:	4313      	orrs	r3, r2
 800a460:	9304      	str	r3, [sp, #16]
 800a462:	46a2      	mov	sl, r4
 800a464:	e7d2      	b.n	800a40c <_svfiprintf_r+0xa0>
 800a466:	9b03      	ldr	r3, [sp, #12]
 800a468:	1d19      	adds	r1, r3, #4
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	9103      	str	r1, [sp, #12]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	bfbb      	ittet	lt
 800a472:	425b      	neglt	r3, r3
 800a474:	f042 0202 	orrlt.w	r2, r2, #2
 800a478:	9307      	strge	r3, [sp, #28]
 800a47a:	9307      	strlt	r3, [sp, #28]
 800a47c:	bfb8      	it	lt
 800a47e:	9204      	strlt	r2, [sp, #16]
 800a480:	7823      	ldrb	r3, [r4, #0]
 800a482:	2b2e      	cmp	r3, #46	@ 0x2e
 800a484:	d10a      	bne.n	800a49c <_svfiprintf_r+0x130>
 800a486:	7863      	ldrb	r3, [r4, #1]
 800a488:	2b2a      	cmp	r3, #42	@ 0x2a
 800a48a:	d132      	bne.n	800a4f2 <_svfiprintf_r+0x186>
 800a48c:	9b03      	ldr	r3, [sp, #12]
 800a48e:	1d1a      	adds	r2, r3, #4
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	9203      	str	r2, [sp, #12]
 800a494:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a498:	3402      	adds	r4, #2
 800a49a:	9305      	str	r3, [sp, #20]
 800a49c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a560 <_svfiprintf_r+0x1f4>
 800a4a0:	7821      	ldrb	r1, [r4, #0]
 800a4a2:	2203      	movs	r2, #3
 800a4a4:	4650      	mov	r0, sl
 800a4a6:	f7f5 fe93 	bl	80001d0 <memchr>
 800a4aa:	b138      	cbz	r0, 800a4bc <_svfiprintf_r+0x150>
 800a4ac:	9b04      	ldr	r3, [sp, #16]
 800a4ae:	eba0 000a 	sub.w	r0, r0, sl
 800a4b2:	2240      	movs	r2, #64	@ 0x40
 800a4b4:	4082      	lsls	r2, r0
 800a4b6:	4313      	orrs	r3, r2
 800a4b8:	3401      	adds	r4, #1
 800a4ba:	9304      	str	r3, [sp, #16]
 800a4bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4c0:	4824      	ldr	r0, [pc, #144]	@ (800a554 <_svfiprintf_r+0x1e8>)
 800a4c2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a4c6:	2206      	movs	r2, #6
 800a4c8:	f7f5 fe82 	bl	80001d0 <memchr>
 800a4cc:	2800      	cmp	r0, #0
 800a4ce:	d036      	beq.n	800a53e <_svfiprintf_r+0x1d2>
 800a4d0:	4b21      	ldr	r3, [pc, #132]	@ (800a558 <_svfiprintf_r+0x1ec>)
 800a4d2:	bb1b      	cbnz	r3, 800a51c <_svfiprintf_r+0x1b0>
 800a4d4:	9b03      	ldr	r3, [sp, #12]
 800a4d6:	3307      	adds	r3, #7
 800a4d8:	f023 0307 	bic.w	r3, r3, #7
 800a4dc:	3308      	adds	r3, #8
 800a4de:	9303      	str	r3, [sp, #12]
 800a4e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a4e2:	4433      	add	r3, r6
 800a4e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a4e6:	e76a      	b.n	800a3be <_svfiprintf_r+0x52>
 800a4e8:	fb0c 3202 	mla	r2, ip, r2, r3
 800a4ec:	460c      	mov	r4, r1
 800a4ee:	2001      	movs	r0, #1
 800a4f0:	e7a8      	b.n	800a444 <_svfiprintf_r+0xd8>
 800a4f2:	2300      	movs	r3, #0
 800a4f4:	3401      	adds	r4, #1
 800a4f6:	9305      	str	r3, [sp, #20]
 800a4f8:	4619      	mov	r1, r3
 800a4fa:	f04f 0c0a 	mov.w	ip, #10
 800a4fe:	4620      	mov	r0, r4
 800a500:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a504:	3a30      	subs	r2, #48	@ 0x30
 800a506:	2a09      	cmp	r2, #9
 800a508:	d903      	bls.n	800a512 <_svfiprintf_r+0x1a6>
 800a50a:	2b00      	cmp	r3, #0
 800a50c:	d0c6      	beq.n	800a49c <_svfiprintf_r+0x130>
 800a50e:	9105      	str	r1, [sp, #20]
 800a510:	e7c4      	b.n	800a49c <_svfiprintf_r+0x130>
 800a512:	fb0c 2101 	mla	r1, ip, r1, r2
 800a516:	4604      	mov	r4, r0
 800a518:	2301      	movs	r3, #1
 800a51a:	e7f0      	b.n	800a4fe <_svfiprintf_r+0x192>
 800a51c:	ab03      	add	r3, sp, #12
 800a51e:	9300      	str	r3, [sp, #0]
 800a520:	462a      	mov	r2, r5
 800a522:	4b0e      	ldr	r3, [pc, #56]	@ (800a55c <_svfiprintf_r+0x1f0>)
 800a524:	a904      	add	r1, sp, #16
 800a526:	4638      	mov	r0, r7
 800a528:	f7fd fe80 	bl	800822c <_printf_float>
 800a52c:	1c42      	adds	r2, r0, #1
 800a52e:	4606      	mov	r6, r0
 800a530:	d1d6      	bne.n	800a4e0 <_svfiprintf_r+0x174>
 800a532:	89ab      	ldrh	r3, [r5, #12]
 800a534:	065b      	lsls	r3, r3, #25
 800a536:	f53f af2d 	bmi.w	800a394 <_svfiprintf_r+0x28>
 800a53a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a53c:	e72c      	b.n	800a398 <_svfiprintf_r+0x2c>
 800a53e:	ab03      	add	r3, sp, #12
 800a540:	9300      	str	r3, [sp, #0]
 800a542:	462a      	mov	r2, r5
 800a544:	4b05      	ldr	r3, [pc, #20]	@ (800a55c <_svfiprintf_r+0x1f0>)
 800a546:	a904      	add	r1, sp, #16
 800a548:	4638      	mov	r0, r7
 800a54a:	f7fe f907 	bl	800875c <_printf_i>
 800a54e:	e7ed      	b.n	800a52c <_svfiprintf_r+0x1c0>
 800a550:	0800ba72 	.word	0x0800ba72
 800a554:	0800ba7c 	.word	0x0800ba7c
 800a558:	0800822d 	.word	0x0800822d
 800a55c:	0800a2b5 	.word	0x0800a2b5
 800a560:	0800ba78 	.word	0x0800ba78

0800a564 <__sflush_r>:
 800a564:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a568:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a56c:	0716      	lsls	r6, r2, #28
 800a56e:	4605      	mov	r5, r0
 800a570:	460c      	mov	r4, r1
 800a572:	d454      	bmi.n	800a61e <__sflush_r+0xba>
 800a574:	684b      	ldr	r3, [r1, #4]
 800a576:	2b00      	cmp	r3, #0
 800a578:	dc02      	bgt.n	800a580 <__sflush_r+0x1c>
 800a57a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	dd48      	ble.n	800a612 <__sflush_r+0xae>
 800a580:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a582:	2e00      	cmp	r6, #0
 800a584:	d045      	beq.n	800a612 <__sflush_r+0xae>
 800a586:	2300      	movs	r3, #0
 800a588:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a58c:	682f      	ldr	r7, [r5, #0]
 800a58e:	6a21      	ldr	r1, [r4, #32]
 800a590:	602b      	str	r3, [r5, #0]
 800a592:	d030      	beq.n	800a5f6 <__sflush_r+0x92>
 800a594:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a596:	89a3      	ldrh	r3, [r4, #12]
 800a598:	0759      	lsls	r1, r3, #29
 800a59a:	d505      	bpl.n	800a5a8 <__sflush_r+0x44>
 800a59c:	6863      	ldr	r3, [r4, #4]
 800a59e:	1ad2      	subs	r2, r2, r3
 800a5a0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a5a2:	b10b      	cbz	r3, 800a5a8 <__sflush_r+0x44>
 800a5a4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a5a6:	1ad2      	subs	r2, r2, r3
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a5ac:	6a21      	ldr	r1, [r4, #32]
 800a5ae:	4628      	mov	r0, r5
 800a5b0:	47b0      	blx	r6
 800a5b2:	1c43      	adds	r3, r0, #1
 800a5b4:	89a3      	ldrh	r3, [r4, #12]
 800a5b6:	d106      	bne.n	800a5c6 <__sflush_r+0x62>
 800a5b8:	6829      	ldr	r1, [r5, #0]
 800a5ba:	291d      	cmp	r1, #29
 800a5bc:	d82b      	bhi.n	800a616 <__sflush_r+0xb2>
 800a5be:	4a2a      	ldr	r2, [pc, #168]	@ (800a668 <__sflush_r+0x104>)
 800a5c0:	40ca      	lsrs	r2, r1
 800a5c2:	07d6      	lsls	r6, r2, #31
 800a5c4:	d527      	bpl.n	800a616 <__sflush_r+0xb2>
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	6062      	str	r2, [r4, #4]
 800a5ca:	04d9      	lsls	r1, r3, #19
 800a5cc:	6922      	ldr	r2, [r4, #16]
 800a5ce:	6022      	str	r2, [r4, #0]
 800a5d0:	d504      	bpl.n	800a5dc <__sflush_r+0x78>
 800a5d2:	1c42      	adds	r2, r0, #1
 800a5d4:	d101      	bne.n	800a5da <__sflush_r+0x76>
 800a5d6:	682b      	ldr	r3, [r5, #0]
 800a5d8:	b903      	cbnz	r3, 800a5dc <__sflush_r+0x78>
 800a5da:	6560      	str	r0, [r4, #84]	@ 0x54
 800a5dc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a5de:	602f      	str	r7, [r5, #0]
 800a5e0:	b1b9      	cbz	r1, 800a612 <__sflush_r+0xae>
 800a5e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a5e6:	4299      	cmp	r1, r3
 800a5e8:	d002      	beq.n	800a5f0 <__sflush_r+0x8c>
 800a5ea:	4628      	mov	r0, r5
 800a5ec:	f7ff f9e8 	bl	80099c0 <_free_r>
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	6363      	str	r3, [r4, #52]	@ 0x34
 800a5f4:	e00d      	b.n	800a612 <__sflush_r+0xae>
 800a5f6:	2301      	movs	r3, #1
 800a5f8:	4628      	mov	r0, r5
 800a5fa:	47b0      	blx	r6
 800a5fc:	4602      	mov	r2, r0
 800a5fe:	1c50      	adds	r0, r2, #1
 800a600:	d1c9      	bne.n	800a596 <__sflush_r+0x32>
 800a602:	682b      	ldr	r3, [r5, #0]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d0c6      	beq.n	800a596 <__sflush_r+0x32>
 800a608:	2b1d      	cmp	r3, #29
 800a60a:	d001      	beq.n	800a610 <__sflush_r+0xac>
 800a60c:	2b16      	cmp	r3, #22
 800a60e:	d11e      	bne.n	800a64e <__sflush_r+0xea>
 800a610:	602f      	str	r7, [r5, #0]
 800a612:	2000      	movs	r0, #0
 800a614:	e022      	b.n	800a65c <__sflush_r+0xf8>
 800a616:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a61a:	b21b      	sxth	r3, r3
 800a61c:	e01b      	b.n	800a656 <__sflush_r+0xf2>
 800a61e:	690f      	ldr	r7, [r1, #16]
 800a620:	2f00      	cmp	r7, #0
 800a622:	d0f6      	beq.n	800a612 <__sflush_r+0xae>
 800a624:	0793      	lsls	r3, r2, #30
 800a626:	680e      	ldr	r6, [r1, #0]
 800a628:	bf08      	it	eq
 800a62a:	694b      	ldreq	r3, [r1, #20]
 800a62c:	600f      	str	r7, [r1, #0]
 800a62e:	bf18      	it	ne
 800a630:	2300      	movne	r3, #0
 800a632:	eba6 0807 	sub.w	r8, r6, r7
 800a636:	608b      	str	r3, [r1, #8]
 800a638:	f1b8 0f00 	cmp.w	r8, #0
 800a63c:	dde9      	ble.n	800a612 <__sflush_r+0xae>
 800a63e:	6a21      	ldr	r1, [r4, #32]
 800a640:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a642:	4643      	mov	r3, r8
 800a644:	463a      	mov	r2, r7
 800a646:	4628      	mov	r0, r5
 800a648:	47b0      	blx	r6
 800a64a:	2800      	cmp	r0, #0
 800a64c:	dc08      	bgt.n	800a660 <__sflush_r+0xfc>
 800a64e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a652:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a656:	81a3      	strh	r3, [r4, #12]
 800a658:	f04f 30ff 	mov.w	r0, #4294967295
 800a65c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a660:	4407      	add	r7, r0
 800a662:	eba8 0800 	sub.w	r8, r8, r0
 800a666:	e7e7      	b.n	800a638 <__sflush_r+0xd4>
 800a668:	20400001 	.word	0x20400001

0800a66c <_fflush_r>:
 800a66c:	b538      	push	{r3, r4, r5, lr}
 800a66e:	690b      	ldr	r3, [r1, #16]
 800a670:	4605      	mov	r5, r0
 800a672:	460c      	mov	r4, r1
 800a674:	b913      	cbnz	r3, 800a67c <_fflush_r+0x10>
 800a676:	2500      	movs	r5, #0
 800a678:	4628      	mov	r0, r5
 800a67a:	bd38      	pop	{r3, r4, r5, pc}
 800a67c:	b118      	cbz	r0, 800a686 <_fflush_r+0x1a>
 800a67e:	6a03      	ldr	r3, [r0, #32]
 800a680:	b90b      	cbnz	r3, 800a686 <_fflush_r+0x1a>
 800a682:	f7fe fa15 	bl	8008ab0 <__sinit>
 800a686:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d0f3      	beq.n	800a676 <_fflush_r+0xa>
 800a68e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a690:	07d0      	lsls	r0, r2, #31
 800a692:	d404      	bmi.n	800a69e <_fflush_r+0x32>
 800a694:	0599      	lsls	r1, r3, #22
 800a696:	d402      	bmi.n	800a69e <_fflush_r+0x32>
 800a698:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a69a:	f7fe fb36 	bl	8008d0a <__retarget_lock_acquire_recursive>
 800a69e:	4628      	mov	r0, r5
 800a6a0:	4621      	mov	r1, r4
 800a6a2:	f7ff ff5f 	bl	800a564 <__sflush_r>
 800a6a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a6a8:	07da      	lsls	r2, r3, #31
 800a6aa:	4605      	mov	r5, r0
 800a6ac:	d4e4      	bmi.n	800a678 <_fflush_r+0xc>
 800a6ae:	89a3      	ldrh	r3, [r4, #12]
 800a6b0:	059b      	lsls	r3, r3, #22
 800a6b2:	d4e1      	bmi.n	800a678 <_fflush_r+0xc>
 800a6b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a6b6:	f7fe fb29 	bl	8008d0c <__retarget_lock_release_recursive>
 800a6ba:	e7dd      	b.n	800a678 <_fflush_r+0xc>

0800a6bc <memmove>:
 800a6bc:	4288      	cmp	r0, r1
 800a6be:	b510      	push	{r4, lr}
 800a6c0:	eb01 0402 	add.w	r4, r1, r2
 800a6c4:	d902      	bls.n	800a6cc <memmove+0x10>
 800a6c6:	4284      	cmp	r4, r0
 800a6c8:	4623      	mov	r3, r4
 800a6ca:	d807      	bhi.n	800a6dc <memmove+0x20>
 800a6cc:	1e43      	subs	r3, r0, #1
 800a6ce:	42a1      	cmp	r1, r4
 800a6d0:	d008      	beq.n	800a6e4 <memmove+0x28>
 800a6d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a6d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a6da:	e7f8      	b.n	800a6ce <memmove+0x12>
 800a6dc:	4402      	add	r2, r0
 800a6de:	4601      	mov	r1, r0
 800a6e0:	428a      	cmp	r2, r1
 800a6e2:	d100      	bne.n	800a6e6 <memmove+0x2a>
 800a6e4:	bd10      	pop	{r4, pc}
 800a6e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a6ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a6ee:	e7f7      	b.n	800a6e0 <memmove+0x24>

0800a6f0 <_sbrk_r>:
 800a6f0:	b538      	push	{r3, r4, r5, lr}
 800a6f2:	4d06      	ldr	r5, [pc, #24]	@ (800a70c <_sbrk_r+0x1c>)
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	4604      	mov	r4, r0
 800a6f8:	4608      	mov	r0, r1
 800a6fa:	602b      	str	r3, [r5, #0]
 800a6fc:	f7f8 fb96 	bl	8002e2c <_sbrk>
 800a700:	1c43      	adds	r3, r0, #1
 800a702:	d102      	bne.n	800a70a <_sbrk_r+0x1a>
 800a704:	682b      	ldr	r3, [r5, #0]
 800a706:	b103      	cbz	r3, 800a70a <_sbrk_r+0x1a>
 800a708:	6023      	str	r3, [r4, #0]
 800a70a:	bd38      	pop	{r3, r4, r5, pc}
 800a70c:	20000afc 	.word	0x20000afc

0800a710 <memcpy>:
 800a710:	440a      	add	r2, r1
 800a712:	4291      	cmp	r1, r2
 800a714:	f100 33ff 	add.w	r3, r0, #4294967295
 800a718:	d100      	bne.n	800a71c <memcpy+0xc>
 800a71a:	4770      	bx	lr
 800a71c:	b510      	push	{r4, lr}
 800a71e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a722:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a726:	4291      	cmp	r1, r2
 800a728:	d1f9      	bne.n	800a71e <memcpy+0xe>
 800a72a:	bd10      	pop	{r4, pc}

0800a72c <__assert_func>:
 800a72c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a72e:	4614      	mov	r4, r2
 800a730:	461a      	mov	r2, r3
 800a732:	4b09      	ldr	r3, [pc, #36]	@ (800a758 <__assert_func+0x2c>)
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	4605      	mov	r5, r0
 800a738:	68d8      	ldr	r0, [r3, #12]
 800a73a:	b14c      	cbz	r4, 800a750 <__assert_func+0x24>
 800a73c:	4b07      	ldr	r3, [pc, #28]	@ (800a75c <__assert_func+0x30>)
 800a73e:	9100      	str	r1, [sp, #0]
 800a740:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a744:	4906      	ldr	r1, [pc, #24]	@ (800a760 <__assert_func+0x34>)
 800a746:	462b      	mov	r3, r5
 800a748:	f000 f870 	bl	800a82c <fiprintf>
 800a74c:	f000 f880 	bl	800a850 <abort>
 800a750:	4b04      	ldr	r3, [pc, #16]	@ (800a764 <__assert_func+0x38>)
 800a752:	461c      	mov	r4, r3
 800a754:	e7f3      	b.n	800a73e <__assert_func+0x12>
 800a756:	bf00      	nop
 800a758:	20000024 	.word	0x20000024
 800a75c:	0800ba8d 	.word	0x0800ba8d
 800a760:	0800ba9a 	.word	0x0800ba9a
 800a764:	0800bac8 	.word	0x0800bac8

0800a768 <_calloc_r>:
 800a768:	b570      	push	{r4, r5, r6, lr}
 800a76a:	fba1 5402 	umull	r5, r4, r1, r2
 800a76e:	b934      	cbnz	r4, 800a77e <_calloc_r+0x16>
 800a770:	4629      	mov	r1, r5
 800a772:	f7ff f999 	bl	8009aa8 <_malloc_r>
 800a776:	4606      	mov	r6, r0
 800a778:	b928      	cbnz	r0, 800a786 <_calloc_r+0x1e>
 800a77a:	4630      	mov	r0, r6
 800a77c:	bd70      	pop	{r4, r5, r6, pc}
 800a77e:	220c      	movs	r2, #12
 800a780:	6002      	str	r2, [r0, #0]
 800a782:	2600      	movs	r6, #0
 800a784:	e7f9      	b.n	800a77a <_calloc_r+0x12>
 800a786:	462a      	mov	r2, r5
 800a788:	4621      	mov	r1, r4
 800a78a:	f7fe fa40 	bl	8008c0e <memset>
 800a78e:	e7f4      	b.n	800a77a <_calloc_r+0x12>

0800a790 <__ascii_mbtowc>:
 800a790:	b082      	sub	sp, #8
 800a792:	b901      	cbnz	r1, 800a796 <__ascii_mbtowc+0x6>
 800a794:	a901      	add	r1, sp, #4
 800a796:	b142      	cbz	r2, 800a7aa <__ascii_mbtowc+0x1a>
 800a798:	b14b      	cbz	r3, 800a7ae <__ascii_mbtowc+0x1e>
 800a79a:	7813      	ldrb	r3, [r2, #0]
 800a79c:	600b      	str	r3, [r1, #0]
 800a79e:	7812      	ldrb	r2, [r2, #0]
 800a7a0:	1e10      	subs	r0, r2, #0
 800a7a2:	bf18      	it	ne
 800a7a4:	2001      	movne	r0, #1
 800a7a6:	b002      	add	sp, #8
 800a7a8:	4770      	bx	lr
 800a7aa:	4610      	mov	r0, r2
 800a7ac:	e7fb      	b.n	800a7a6 <__ascii_mbtowc+0x16>
 800a7ae:	f06f 0001 	mvn.w	r0, #1
 800a7b2:	e7f8      	b.n	800a7a6 <__ascii_mbtowc+0x16>

0800a7b4 <_realloc_r>:
 800a7b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a7b8:	4607      	mov	r7, r0
 800a7ba:	4614      	mov	r4, r2
 800a7bc:	460d      	mov	r5, r1
 800a7be:	b921      	cbnz	r1, 800a7ca <_realloc_r+0x16>
 800a7c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a7c4:	4611      	mov	r1, r2
 800a7c6:	f7ff b96f 	b.w	8009aa8 <_malloc_r>
 800a7ca:	b92a      	cbnz	r2, 800a7d8 <_realloc_r+0x24>
 800a7cc:	f7ff f8f8 	bl	80099c0 <_free_r>
 800a7d0:	4625      	mov	r5, r4
 800a7d2:	4628      	mov	r0, r5
 800a7d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7d8:	f000 f841 	bl	800a85e <_malloc_usable_size_r>
 800a7dc:	4284      	cmp	r4, r0
 800a7de:	4606      	mov	r6, r0
 800a7e0:	d802      	bhi.n	800a7e8 <_realloc_r+0x34>
 800a7e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a7e6:	d8f4      	bhi.n	800a7d2 <_realloc_r+0x1e>
 800a7e8:	4621      	mov	r1, r4
 800a7ea:	4638      	mov	r0, r7
 800a7ec:	f7ff f95c 	bl	8009aa8 <_malloc_r>
 800a7f0:	4680      	mov	r8, r0
 800a7f2:	b908      	cbnz	r0, 800a7f8 <_realloc_r+0x44>
 800a7f4:	4645      	mov	r5, r8
 800a7f6:	e7ec      	b.n	800a7d2 <_realloc_r+0x1e>
 800a7f8:	42b4      	cmp	r4, r6
 800a7fa:	4622      	mov	r2, r4
 800a7fc:	4629      	mov	r1, r5
 800a7fe:	bf28      	it	cs
 800a800:	4632      	movcs	r2, r6
 800a802:	f7ff ff85 	bl	800a710 <memcpy>
 800a806:	4629      	mov	r1, r5
 800a808:	4638      	mov	r0, r7
 800a80a:	f7ff f8d9 	bl	80099c0 <_free_r>
 800a80e:	e7f1      	b.n	800a7f4 <_realloc_r+0x40>

0800a810 <__ascii_wctomb>:
 800a810:	4603      	mov	r3, r0
 800a812:	4608      	mov	r0, r1
 800a814:	b141      	cbz	r1, 800a828 <__ascii_wctomb+0x18>
 800a816:	2aff      	cmp	r2, #255	@ 0xff
 800a818:	d904      	bls.n	800a824 <__ascii_wctomb+0x14>
 800a81a:	228a      	movs	r2, #138	@ 0x8a
 800a81c:	601a      	str	r2, [r3, #0]
 800a81e:	f04f 30ff 	mov.w	r0, #4294967295
 800a822:	4770      	bx	lr
 800a824:	700a      	strb	r2, [r1, #0]
 800a826:	2001      	movs	r0, #1
 800a828:	4770      	bx	lr
	...

0800a82c <fiprintf>:
 800a82c:	b40e      	push	{r1, r2, r3}
 800a82e:	b503      	push	{r0, r1, lr}
 800a830:	4601      	mov	r1, r0
 800a832:	ab03      	add	r3, sp, #12
 800a834:	4805      	ldr	r0, [pc, #20]	@ (800a84c <fiprintf+0x20>)
 800a836:	f853 2b04 	ldr.w	r2, [r3], #4
 800a83a:	6800      	ldr	r0, [r0, #0]
 800a83c:	9301      	str	r3, [sp, #4]
 800a83e:	f000 f83f 	bl	800a8c0 <_vfiprintf_r>
 800a842:	b002      	add	sp, #8
 800a844:	f85d eb04 	ldr.w	lr, [sp], #4
 800a848:	b003      	add	sp, #12
 800a84a:	4770      	bx	lr
 800a84c:	20000024 	.word	0x20000024

0800a850 <abort>:
 800a850:	b508      	push	{r3, lr}
 800a852:	2006      	movs	r0, #6
 800a854:	f000 fa08 	bl	800ac68 <raise>
 800a858:	2001      	movs	r0, #1
 800a85a:	f7f8 fa6f 	bl	8002d3c <_exit>

0800a85e <_malloc_usable_size_r>:
 800a85e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a862:	1f18      	subs	r0, r3, #4
 800a864:	2b00      	cmp	r3, #0
 800a866:	bfbc      	itt	lt
 800a868:	580b      	ldrlt	r3, [r1, r0]
 800a86a:	18c0      	addlt	r0, r0, r3
 800a86c:	4770      	bx	lr

0800a86e <__sfputc_r>:
 800a86e:	6893      	ldr	r3, [r2, #8]
 800a870:	3b01      	subs	r3, #1
 800a872:	2b00      	cmp	r3, #0
 800a874:	b410      	push	{r4}
 800a876:	6093      	str	r3, [r2, #8]
 800a878:	da08      	bge.n	800a88c <__sfputc_r+0x1e>
 800a87a:	6994      	ldr	r4, [r2, #24]
 800a87c:	42a3      	cmp	r3, r4
 800a87e:	db01      	blt.n	800a884 <__sfputc_r+0x16>
 800a880:	290a      	cmp	r1, #10
 800a882:	d103      	bne.n	800a88c <__sfputc_r+0x1e>
 800a884:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a888:	f000 b932 	b.w	800aaf0 <__swbuf_r>
 800a88c:	6813      	ldr	r3, [r2, #0]
 800a88e:	1c58      	adds	r0, r3, #1
 800a890:	6010      	str	r0, [r2, #0]
 800a892:	7019      	strb	r1, [r3, #0]
 800a894:	4608      	mov	r0, r1
 800a896:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a89a:	4770      	bx	lr

0800a89c <__sfputs_r>:
 800a89c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a89e:	4606      	mov	r6, r0
 800a8a0:	460f      	mov	r7, r1
 800a8a2:	4614      	mov	r4, r2
 800a8a4:	18d5      	adds	r5, r2, r3
 800a8a6:	42ac      	cmp	r4, r5
 800a8a8:	d101      	bne.n	800a8ae <__sfputs_r+0x12>
 800a8aa:	2000      	movs	r0, #0
 800a8ac:	e007      	b.n	800a8be <__sfputs_r+0x22>
 800a8ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8b2:	463a      	mov	r2, r7
 800a8b4:	4630      	mov	r0, r6
 800a8b6:	f7ff ffda 	bl	800a86e <__sfputc_r>
 800a8ba:	1c43      	adds	r3, r0, #1
 800a8bc:	d1f3      	bne.n	800a8a6 <__sfputs_r+0xa>
 800a8be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a8c0 <_vfiprintf_r>:
 800a8c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8c4:	460d      	mov	r5, r1
 800a8c6:	b09d      	sub	sp, #116	@ 0x74
 800a8c8:	4614      	mov	r4, r2
 800a8ca:	4698      	mov	r8, r3
 800a8cc:	4606      	mov	r6, r0
 800a8ce:	b118      	cbz	r0, 800a8d8 <_vfiprintf_r+0x18>
 800a8d0:	6a03      	ldr	r3, [r0, #32]
 800a8d2:	b90b      	cbnz	r3, 800a8d8 <_vfiprintf_r+0x18>
 800a8d4:	f7fe f8ec 	bl	8008ab0 <__sinit>
 800a8d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8da:	07d9      	lsls	r1, r3, #31
 800a8dc:	d405      	bmi.n	800a8ea <_vfiprintf_r+0x2a>
 800a8de:	89ab      	ldrh	r3, [r5, #12]
 800a8e0:	059a      	lsls	r2, r3, #22
 800a8e2:	d402      	bmi.n	800a8ea <_vfiprintf_r+0x2a>
 800a8e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8e6:	f7fe fa10 	bl	8008d0a <__retarget_lock_acquire_recursive>
 800a8ea:	89ab      	ldrh	r3, [r5, #12]
 800a8ec:	071b      	lsls	r3, r3, #28
 800a8ee:	d501      	bpl.n	800a8f4 <_vfiprintf_r+0x34>
 800a8f0:	692b      	ldr	r3, [r5, #16]
 800a8f2:	b99b      	cbnz	r3, 800a91c <_vfiprintf_r+0x5c>
 800a8f4:	4629      	mov	r1, r5
 800a8f6:	4630      	mov	r0, r6
 800a8f8:	f000 f938 	bl	800ab6c <__swsetup_r>
 800a8fc:	b170      	cbz	r0, 800a91c <_vfiprintf_r+0x5c>
 800a8fe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a900:	07dc      	lsls	r4, r3, #31
 800a902:	d504      	bpl.n	800a90e <_vfiprintf_r+0x4e>
 800a904:	f04f 30ff 	mov.w	r0, #4294967295
 800a908:	b01d      	add	sp, #116	@ 0x74
 800a90a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a90e:	89ab      	ldrh	r3, [r5, #12]
 800a910:	0598      	lsls	r0, r3, #22
 800a912:	d4f7      	bmi.n	800a904 <_vfiprintf_r+0x44>
 800a914:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a916:	f7fe f9f9 	bl	8008d0c <__retarget_lock_release_recursive>
 800a91a:	e7f3      	b.n	800a904 <_vfiprintf_r+0x44>
 800a91c:	2300      	movs	r3, #0
 800a91e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a920:	2320      	movs	r3, #32
 800a922:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a926:	f8cd 800c 	str.w	r8, [sp, #12]
 800a92a:	2330      	movs	r3, #48	@ 0x30
 800a92c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aadc <_vfiprintf_r+0x21c>
 800a930:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a934:	f04f 0901 	mov.w	r9, #1
 800a938:	4623      	mov	r3, r4
 800a93a:	469a      	mov	sl, r3
 800a93c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a940:	b10a      	cbz	r2, 800a946 <_vfiprintf_r+0x86>
 800a942:	2a25      	cmp	r2, #37	@ 0x25
 800a944:	d1f9      	bne.n	800a93a <_vfiprintf_r+0x7a>
 800a946:	ebba 0b04 	subs.w	fp, sl, r4
 800a94a:	d00b      	beq.n	800a964 <_vfiprintf_r+0xa4>
 800a94c:	465b      	mov	r3, fp
 800a94e:	4622      	mov	r2, r4
 800a950:	4629      	mov	r1, r5
 800a952:	4630      	mov	r0, r6
 800a954:	f7ff ffa2 	bl	800a89c <__sfputs_r>
 800a958:	3001      	adds	r0, #1
 800a95a:	f000 80a7 	beq.w	800aaac <_vfiprintf_r+0x1ec>
 800a95e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a960:	445a      	add	r2, fp
 800a962:	9209      	str	r2, [sp, #36]	@ 0x24
 800a964:	f89a 3000 	ldrb.w	r3, [sl]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	f000 809f 	beq.w	800aaac <_vfiprintf_r+0x1ec>
 800a96e:	2300      	movs	r3, #0
 800a970:	f04f 32ff 	mov.w	r2, #4294967295
 800a974:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a978:	f10a 0a01 	add.w	sl, sl, #1
 800a97c:	9304      	str	r3, [sp, #16]
 800a97e:	9307      	str	r3, [sp, #28]
 800a980:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a984:	931a      	str	r3, [sp, #104]	@ 0x68
 800a986:	4654      	mov	r4, sl
 800a988:	2205      	movs	r2, #5
 800a98a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a98e:	4853      	ldr	r0, [pc, #332]	@ (800aadc <_vfiprintf_r+0x21c>)
 800a990:	f7f5 fc1e 	bl	80001d0 <memchr>
 800a994:	9a04      	ldr	r2, [sp, #16]
 800a996:	b9d8      	cbnz	r0, 800a9d0 <_vfiprintf_r+0x110>
 800a998:	06d1      	lsls	r1, r2, #27
 800a99a:	bf44      	itt	mi
 800a99c:	2320      	movmi	r3, #32
 800a99e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a9a2:	0713      	lsls	r3, r2, #28
 800a9a4:	bf44      	itt	mi
 800a9a6:	232b      	movmi	r3, #43	@ 0x2b
 800a9a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a9ac:	f89a 3000 	ldrb.w	r3, [sl]
 800a9b0:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9b2:	d015      	beq.n	800a9e0 <_vfiprintf_r+0x120>
 800a9b4:	9a07      	ldr	r2, [sp, #28]
 800a9b6:	4654      	mov	r4, sl
 800a9b8:	2000      	movs	r0, #0
 800a9ba:	f04f 0c0a 	mov.w	ip, #10
 800a9be:	4621      	mov	r1, r4
 800a9c0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a9c4:	3b30      	subs	r3, #48	@ 0x30
 800a9c6:	2b09      	cmp	r3, #9
 800a9c8:	d94b      	bls.n	800aa62 <_vfiprintf_r+0x1a2>
 800a9ca:	b1b0      	cbz	r0, 800a9fa <_vfiprintf_r+0x13a>
 800a9cc:	9207      	str	r2, [sp, #28]
 800a9ce:	e014      	b.n	800a9fa <_vfiprintf_r+0x13a>
 800a9d0:	eba0 0308 	sub.w	r3, r0, r8
 800a9d4:	fa09 f303 	lsl.w	r3, r9, r3
 800a9d8:	4313      	orrs	r3, r2
 800a9da:	9304      	str	r3, [sp, #16]
 800a9dc:	46a2      	mov	sl, r4
 800a9de:	e7d2      	b.n	800a986 <_vfiprintf_r+0xc6>
 800a9e0:	9b03      	ldr	r3, [sp, #12]
 800a9e2:	1d19      	adds	r1, r3, #4
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	9103      	str	r1, [sp, #12]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	bfbb      	ittet	lt
 800a9ec:	425b      	neglt	r3, r3
 800a9ee:	f042 0202 	orrlt.w	r2, r2, #2
 800a9f2:	9307      	strge	r3, [sp, #28]
 800a9f4:	9307      	strlt	r3, [sp, #28]
 800a9f6:	bfb8      	it	lt
 800a9f8:	9204      	strlt	r2, [sp, #16]
 800a9fa:	7823      	ldrb	r3, [r4, #0]
 800a9fc:	2b2e      	cmp	r3, #46	@ 0x2e
 800a9fe:	d10a      	bne.n	800aa16 <_vfiprintf_r+0x156>
 800aa00:	7863      	ldrb	r3, [r4, #1]
 800aa02:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa04:	d132      	bne.n	800aa6c <_vfiprintf_r+0x1ac>
 800aa06:	9b03      	ldr	r3, [sp, #12]
 800aa08:	1d1a      	adds	r2, r3, #4
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	9203      	str	r2, [sp, #12]
 800aa0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aa12:	3402      	adds	r4, #2
 800aa14:	9305      	str	r3, [sp, #20]
 800aa16:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aaec <_vfiprintf_r+0x22c>
 800aa1a:	7821      	ldrb	r1, [r4, #0]
 800aa1c:	2203      	movs	r2, #3
 800aa1e:	4650      	mov	r0, sl
 800aa20:	f7f5 fbd6 	bl	80001d0 <memchr>
 800aa24:	b138      	cbz	r0, 800aa36 <_vfiprintf_r+0x176>
 800aa26:	9b04      	ldr	r3, [sp, #16]
 800aa28:	eba0 000a 	sub.w	r0, r0, sl
 800aa2c:	2240      	movs	r2, #64	@ 0x40
 800aa2e:	4082      	lsls	r2, r0
 800aa30:	4313      	orrs	r3, r2
 800aa32:	3401      	adds	r4, #1
 800aa34:	9304      	str	r3, [sp, #16]
 800aa36:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa3a:	4829      	ldr	r0, [pc, #164]	@ (800aae0 <_vfiprintf_r+0x220>)
 800aa3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aa40:	2206      	movs	r2, #6
 800aa42:	f7f5 fbc5 	bl	80001d0 <memchr>
 800aa46:	2800      	cmp	r0, #0
 800aa48:	d03f      	beq.n	800aaca <_vfiprintf_r+0x20a>
 800aa4a:	4b26      	ldr	r3, [pc, #152]	@ (800aae4 <_vfiprintf_r+0x224>)
 800aa4c:	bb1b      	cbnz	r3, 800aa96 <_vfiprintf_r+0x1d6>
 800aa4e:	9b03      	ldr	r3, [sp, #12]
 800aa50:	3307      	adds	r3, #7
 800aa52:	f023 0307 	bic.w	r3, r3, #7
 800aa56:	3308      	adds	r3, #8
 800aa58:	9303      	str	r3, [sp, #12]
 800aa5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa5c:	443b      	add	r3, r7
 800aa5e:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa60:	e76a      	b.n	800a938 <_vfiprintf_r+0x78>
 800aa62:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa66:	460c      	mov	r4, r1
 800aa68:	2001      	movs	r0, #1
 800aa6a:	e7a8      	b.n	800a9be <_vfiprintf_r+0xfe>
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	3401      	adds	r4, #1
 800aa70:	9305      	str	r3, [sp, #20]
 800aa72:	4619      	mov	r1, r3
 800aa74:	f04f 0c0a 	mov.w	ip, #10
 800aa78:	4620      	mov	r0, r4
 800aa7a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa7e:	3a30      	subs	r2, #48	@ 0x30
 800aa80:	2a09      	cmp	r2, #9
 800aa82:	d903      	bls.n	800aa8c <_vfiprintf_r+0x1cc>
 800aa84:	2b00      	cmp	r3, #0
 800aa86:	d0c6      	beq.n	800aa16 <_vfiprintf_r+0x156>
 800aa88:	9105      	str	r1, [sp, #20]
 800aa8a:	e7c4      	b.n	800aa16 <_vfiprintf_r+0x156>
 800aa8c:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa90:	4604      	mov	r4, r0
 800aa92:	2301      	movs	r3, #1
 800aa94:	e7f0      	b.n	800aa78 <_vfiprintf_r+0x1b8>
 800aa96:	ab03      	add	r3, sp, #12
 800aa98:	9300      	str	r3, [sp, #0]
 800aa9a:	462a      	mov	r2, r5
 800aa9c:	4b12      	ldr	r3, [pc, #72]	@ (800aae8 <_vfiprintf_r+0x228>)
 800aa9e:	a904      	add	r1, sp, #16
 800aaa0:	4630      	mov	r0, r6
 800aaa2:	f7fd fbc3 	bl	800822c <_printf_float>
 800aaa6:	4607      	mov	r7, r0
 800aaa8:	1c78      	adds	r0, r7, #1
 800aaaa:	d1d6      	bne.n	800aa5a <_vfiprintf_r+0x19a>
 800aaac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aaae:	07d9      	lsls	r1, r3, #31
 800aab0:	d405      	bmi.n	800aabe <_vfiprintf_r+0x1fe>
 800aab2:	89ab      	ldrh	r3, [r5, #12]
 800aab4:	059a      	lsls	r2, r3, #22
 800aab6:	d402      	bmi.n	800aabe <_vfiprintf_r+0x1fe>
 800aab8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aaba:	f7fe f927 	bl	8008d0c <__retarget_lock_release_recursive>
 800aabe:	89ab      	ldrh	r3, [r5, #12]
 800aac0:	065b      	lsls	r3, r3, #25
 800aac2:	f53f af1f 	bmi.w	800a904 <_vfiprintf_r+0x44>
 800aac6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aac8:	e71e      	b.n	800a908 <_vfiprintf_r+0x48>
 800aaca:	ab03      	add	r3, sp, #12
 800aacc:	9300      	str	r3, [sp, #0]
 800aace:	462a      	mov	r2, r5
 800aad0:	4b05      	ldr	r3, [pc, #20]	@ (800aae8 <_vfiprintf_r+0x228>)
 800aad2:	a904      	add	r1, sp, #16
 800aad4:	4630      	mov	r0, r6
 800aad6:	f7fd fe41 	bl	800875c <_printf_i>
 800aada:	e7e4      	b.n	800aaa6 <_vfiprintf_r+0x1e6>
 800aadc:	0800ba72 	.word	0x0800ba72
 800aae0:	0800ba7c 	.word	0x0800ba7c
 800aae4:	0800822d 	.word	0x0800822d
 800aae8:	0800a89d 	.word	0x0800a89d
 800aaec:	0800ba78 	.word	0x0800ba78

0800aaf0 <__swbuf_r>:
 800aaf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaf2:	460e      	mov	r6, r1
 800aaf4:	4614      	mov	r4, r2
 800aaf6:	4605      	mov	r5, r0
 800aaf8:	b118      	cbz	r0, 800ab02 <__swbuf_r+0x12>
 800aafa:	6a03      	ldr	r3, [r0, #32]
 800aafc:	b90b      	cbnz	r3, 800ab02 <__swbuf_r+0x12>
 800aafe:	f7fd ffd7 	bl	8008ab0 <__sinit>
 800ab02:	69a3      	ldr	r3, [r4, #24]
 800ab04:	60a3      	str	r3, [r4, #8]
 800ab06:	89a3      	ldrh	r3, [r4, #12]
 800ab08:	071a      	lsls	r2, r3, #28
 800ab0a:	d501      	bpl.n	800ab10 <__swbuf_r+0x20>
 800ab0c:	6923      	ldr	r3, [r4, #16]
 800ab0e:	b943      	cbnz	r3, 800ab22 <__swbuf_r+0x32>
 800ab10:	4621      	mov	r1, r4
 800ab12:	4628      	mov	r0, r5
 800ab14:	f000 f82a 	bl	800ab6c <__swsetup_r>
 800ab18:	b118      	cbz	r0, 800ab22 <__swbuf_r+0x32>
 800ab1a:	f04f 37ff 	mov.w	r7, #4294967295
 800ab1e:	4638      	mov	r0, r7
 800ab20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab22:	6823      	ldr	r3, [r4, #0]
 800ab24:	6922      	ldr	r2, [r4, #16]
 800ab26:	1a98      	subs	r0, r3, r2
 800ab28:	6963      	ldr	r3, [r4, #20]
 800ab2a:	b2f6      	uxtb	r6, r6
 800ab2c:	4283      	cmp	r3, r0
 800ab2e:	4637      	mov	r7, r6
 800ab30:	dc05      	bgt.n	800ab3e <__swbuf_r+0x4e>
 800ab32:	4621      	mov	r1, r4
 800ab34:	4628      	mov	r0, r5
 800ab36:	f7ff fd99 	bl	800a66c <_fflush_r>
 800ab3a:	2800      	cmp	r0, #0
 800ab3c:	d1ed      	bne.n	800ab1a <__swbuf_r+0x2a>
 800ab3e:	68a3      	ldr	r3, [r4, #8]
 800ab40:	3b01      	subs	r3, #1
 800ab42:	60a3      	str	r3, [r4, #8]
 800ab44:	6823      	ldr	r3, [r4, #0]
 800ab46:	1c5a      	adds	r2, r3, #1
 800ab48:	6022      	str	r2, [r4, #0]
 800ab4a:	701e      	strb	r6, [r3, #0]
 800ab4c:	6962      	ldr	r2, [r4, #20]
 800ab4e:	1c43      	adds	r3, r0, #1
 800ab50:	429a      	cmp	r2, r3
 800ab52:	d004      	beq.n	800ab5e <__swbuf_r+0x6e>
 800ab54:	89a3      	ldrh	r3, [r4, #12]
 800ab56:	07db      	lsls	r3, r3, #31
 800ab58:	d5e1      	bpl.n	800ab1e <__swbuf_r+0x2e>
 800ab5a:	2e0a      	cmp	r6, #10
 800ab5c:	d1df      	bne.n	800ab1e <__swbuf_r+0x2e>
 800ab5e:	4621      	mov	r1, r4
 800ab60:	4628      	mov	r0, r5
 800ab62:	f7ff fd83 	bl	800a66c <_fflush_r>
 800ab66:	2800      	cmp	r0, #0
 800ab68:	d0d9      	beq.n	800ab1e <__swbuf_r+0x2e>
 800ab6a:	e7d6      	b.n	800ab1a <__swbuf_r+0x2a>

0800ab6c <__swsetup_r>:
 800ab6c:	b538      	push	{r3, r4, r5, lr}
 800ab6e:	4b29      	ldr	r3, [pc, #164]	@ (800ac14 <__swsetup_r+0xa8>)
 800ab70:	4605      	mov	r5, r0
 800ab72:	6818      	ldr	r0, [r3, #0]
 800ab74:	460c      	mov	r4, r1
 800ab76:	b118      	cbz	r0, 800ab80 <__swsetup_r+0x14>
 800ab78:	6a03      	ldr	r3, [r0, #32]
 800ab7a:	b90b      	cbnz	r3, 800ab80 <__swsetup_r+0x14>
 800ab7c:	f7fd ff98 	bl	8008ab0 <__sinit>
 800ab80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab84:	0719      	lsls	r1, r3, #28
 800ab86:	d422      	bmi.n	800abce <__swsetup_r+0x62>
 800ab88:	06da      	lsls	r2, r3, #27
 800ab8a:	d407      	bmi.n	800ab9c <__swsetup_r+0x30>
 800ab8c:	2209      	movs	r2, #9
 800ab8e:	602a      	str	r2, [r5, #0]
 800ab90:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab94:	81a3      	strh	r3, [r4, #12]
 800ab96:	f04f 30ff 	mov.w	r0, #4294967295
 800ab9a:	e033      	b.n	800ac04 <__swsetup_r+0x98>
 800ab9c:	0758      	lsls	r0, r3, #29
 800ab9e:	d512      	bpl.n	800abc6 <__swsetup_r+0x5a>
 800aba0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800aba2:	b141      	cbz	r1, 800abb6 <__swsetup_r+0x4a>
 800aba4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800aba8:	4299      	cmp	r1, r3
 800abaa:	d002      	beq.n	800abb2 <__swsetup_r+0x46>
 800abac:	4628      	mov	r0, r5
 800abae:	f7fe ff07 	bl	80099c0 <_free_r>
 800abb2:	2300      	movs	r3, #0
 800abb4:	6363      	str	r3, [r4, #52]	@ 0x34
 800abb6:	89a3      	ldrh	r3, [r4, #12]
 800abb8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800abbc:	81a3      	strh	r3, [r4, #12]
 800abbe:	2300      	movs	r3, #0
 800abc0:	6063      	str	r3, [r4, #4]
 800abc2:	6923      	ldr	r3, [r4, #16]
 800abc4:	6023      	str	r3, [r4, #0]
 800abc6:	89a3      	ldrh	r3, [r4, #12]
 800abc8:	f043 0308 	orr.w	r3, r3, #8
 800abcc:	81a3      	strh	r3, [r4, #12]
 800abce:	6923      	ldr	r3, [r4, #16]
 800abd0:	b94b      	cbnz	r3, 800abe6 <__swsetup_r+0x7a>
 800abd2:	89a3      	ldrh	r3, [r4, #12]
 800abd4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800abd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800abdc:	d003      	beq.n	800abe6 <__swsetup_r+0x7a>
 800abde:	4621      	mov	r1, r4
 800abe0:	4628      	mov	r0, r5
 800abe2:	f000 f883 	bl	800acec <__smakebuf_r>
 800abe6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abea:	f013 0201 	ands.w	r2, r3, #1
 800abee:	d00a      	beq.n	800ac06 <__swsetup_r+0x9a>
 800abf0:	2200      	movs	r2, #0
 800abf2:	60a2      	str	r2, [r4, #8]
 800abf4:	6962      	ldr	r2, [r4, #20]
 800abf6:	4252      	negs	r2, r2
 800abf8:	61a2      	str	r2, [r4, #24]
 800abfa:	6922      	ldr	r2, [r4, #16]
 800abfc:	b942      	cbnz	r2, 800ac10 <__swsetup_r+0xa4>
 800abfe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ac02:	d1c5      	bne.n	800ab90 <__swsetup_r+0x24>
 800ac04:	bd38      	pop	{r3, r4, r5, pc}
 800ac06:	0799      	lsls	r1, r3, #30
 800ac08:	bf58      	it	pl
 800ac0a:	6962      	ldrpl	r2, [r4, #20]
 800ac0c:	60a2      	str	r2, [r4, #8]
 800ac0e:	e7f4      	b.n	800abfa <__swsetup_r+0x8e>
 800ac10:	2000      	movs	r0, #0
 800ac12:	e7f7      	b.n	800ac04 <__swsetup_r+0x98>
 800ac14:	20000024 	.word	0x20000024

0800ac18 <_raise_r>:
 800ac18:	291f      	cmp	r1, #31
 800ac1a:	b538      	push	{r3, r4, r5, lr}
 800ac1c:	4605      	mov	r5, r0
 800ac1e:	460c      	mov	r4, r1
 800ac20:	d904      	bls.n	800ac2c <_raise_r+0x14>
 800ac22:	2316      	movs	r3, #22
 800ac24:	6003      	str	r3, [r0, #0]
 800ac26:	f04f 30ff 	mov.w	r0, #4294967295
 800ac2a:	bd38      	pop	{r3, r4, r5, pc}
 800ac2c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ac2e:	b112      	cbz	r2, 800ac36 <_raise_r+0x1e>
 800ac30:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac34:	b94b      	cbnz	r3, 800ac4a <_raise_r+0x32>
 800ac36:	4628      	mov	r0, r5
 800ac38:	f000 f830 	bl	800ac9c <_getpid_r>
 800ac3c:	4622      	mov	r2, r4
 800ac3e:	4601      	mov	r1, r0
 800ac40:	4628      	mov	r0, r5
 800ac42:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ac46:	f000 b817 	b.w	800ac78 <_kill_r>
 800ac4a:	2b01      	cmp	r3, #1
 800ac4c:	d00a      	beq.n	800ac64 <_raise_r+0x4c>
 800ac4e:	1c59      	adds	r1, r3, #1
 800ac50:	d103      	bne.n	800ac5a <_raise_r+0x42>
 800ac52:	2316      	movs	r3, #22
 800ac54:	6003      	str	r3, [r0, #0]
 800ac56:	2001      	movs	r0, #1
 800ac58:	e7e7      	b.n	800ac2a <_raise_r+0x12>
 800ac5a:	2100      	movs	r1, #0
 800ac5c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ac60:	4620      	mov	r0, r4
 800ac62:	4798      	blx	r3
 800ac64:	2000      	movs	r0, #0
 800ac66:	e7e0      	b.n	800ac2a <_raise_r+0x12>

0800ac68 <raise>:
 800ac68:	4b02      	ldr	r3, [pc, #8]	@ (800ac74 <raise+0xc>)
 800ac6a:	4601      	mov	r1, r0
 800ac6c:	6818      	ldr	r0, [r3, #0]
 800ac6e:	f7ff bfd3 	b.w	800ac18 <_raise_r>
 800ac72:	bf00      	nop
 800ac74:	20000024 	.word	0x20000024

0800ac78 <_kill_r>:
 800ac78:	b538      	push	{r3, r4, r5, lr}
 800ac7a:	4d07      	ldr	r5, [pc, #28]	@ (800ac98 <_kill_r+0x20>)
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	4604      	mov	r4, r0
 800ac80:	4608      	mov	r0, r1
 800ac82:	4611      	mov	r1, r2
 800ac84:	602b      	str	r3, [r5, #0]
 800ac86:	f7f8 f849 	bl	8002d1c <_kill>
 800ac8a:	1c43      	adds	r3, r0, #1
 800ac8c:	d102      	bne.n	800ac94 <_kill_r+0x1c>
 800ac8e:	682b      	ldr	r3, [r5, #0]
 800ac90:	b103      	cbz	r3, 800ac94 <_kill_r+0x1c>
 800ac92:	6023      	str	r3, [r4, #0]
 800ac94:	bd38      	pop	{r3, r4, r5, pc}
 800ac96:	bf00      	nop
 800ac98:	20000afc 	.word	0x20000afc

0800ac9c <_getpid_r>:
 800ac9c:	f7f8 b836 	b.w	8002d0c <_getpid>

0800aca0 <__swhatbuf_r>:
 800aca0:	b570      	push	{r4, r5, r6, lr}
 800aca2:	460c      	mov	r4, r1
 800aca4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aca8:	2900      	cmp	r1, #0
 800acaa:	b096      	sub	sp, #88	@ 0x58
 800acac:	4615      	mov	r5, r2
 800acae:	461e      	mov	r6, r3
 800acb0:	da0d      	bge.n	800acce <__swhatbuf_r+0x2e>
 800acb2:	89a3      	ldrh	r3, [r4, #12]
 800acb4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800acb8:	f04f 0100 	mov.w	r1, #0
 800acbc:	bf14      	ite	ne
 800acbe:	2340      	movne	r3, #64	@ 0x40
 800acc0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800acc4:	2000      	movs	r0, #0
 800acc6:	6031      	str	r1, [r6, #0]
 800acc8:	602b      	str	r3, [r5, #0]
 800acca:	b016      	add	sp, #88	@ 0x58
 800accc:	bd70      	pop	{r4, r5, r6, pc}
 800acce:	466a      	mov	r2, sp
 800acd0:	f000 f848 	bl	800ad64 <_fstat_r>
 800acd4:	2800      	cmp	r0, #0
 800acd6:	dbec      	blt.n	800acb2 <__swhatbuf_r+0x12>
 800acd8:	9901      	ldr	r1, [sp, #4]
 800acda:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800acde:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ace2:	4259      	negs	r1, r3
 800ace4:	4159      	adcs	r1, r3
 800ace6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800acea:	e7eb      	b.n	800acc4 <__swhatbuf_r+0x24>

0800acec <__smakebuf_r>:
 800acec:	898b      	ldrh	r3, [r1, #12]
 800acee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acf0:	079d      	lsls	r5, r3, #30
 800acf2:	4606      	mov	r6, r0
 800acf4:	460c      	mov	r4, r1
 800acf6:	d507      	bpl.n	800ad08 <__smakebuf_r+0x1c>
 800acf8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800acfc:	6023      	str	r3, [r4, #0]
 800acfe:	6123      	str	r3, [r4, #16]
 800ad00:	2301      	movs	r3, #1
 800ad02:	6163      	str	r3, [r4, #20]
 800ad04:	b003      	add	sp, #12
 800ad06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad08:	ab01      	add	r3, sp, #4
 800ad0a:	466a      	mov	r2, sp
 800ad0c:	f7ff ffc8 	bl	800aca0 <__swhatbuf_r>
 800ad10:	9f00      	ldr	r7, [sp, #0]
 800ad12:	4605      	mov	r5, r0
 800ad14:	4639      	mov	r1, r7
 800ad16:	4630      	mov	r0, r6
 800ad18:	f7fe fec6 	bl	8009aa8 <_malloc_r>
 800ad1c:	b948      	cbnz	r0, 800ad32 <__smakebuf_r+0x46>
 800ad1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad22:	059a      	lsls	r2, r3, #22
 800ad24:	d4ee      	bmi.n	800ad04 <__smakebuf_r+0x18>
 800ad26:	f023 0303 	bic.w	r3, r3, #3
 800ad2a:	f043 0302 	orr.w	r3, r3, #2
 800ad2e:	81a3      	strh	r3, [r4, #12]
 800ad30:	e7e2      	b.n	800acf8 <__smakebuf_r+0xc>
 800ad32:	89a3      	ldrh	r3, [r4, #12]
 800ad34:	6020      	str	r0, [r4, #0]
 800ad36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ad3a:	81a3      	strh	r3, [r4, #12]
 800ad3c:	9b01      	ldr	r3, [sp, #4]
 800ad3e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ad42:	b15b      	cbz	r3, 800ad5c <__smakebuf_r+0x70>
 800ad44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad48:	4630      	mov	r0, r6
 800ad4a:	f000 f81d 	bl	800ad88 <_isatty_r>
 800ad4e:	b128      	cbz	r0, 800ad5c <__smakebuf_r+0x70>
 800ad50:	89a3      	ldrh	r3, [r4, #12]
 800ad52:	f023 0303 	bic.w	r3, r3, #3
 800ad56:	f043 0301 	orr.w	r3, r3, #1
 800ad5a:	81a3      	strh	r3, [r4, #12]
 800ad5c:	89a3      	ldrh	r3, [r4, #12]
 800ad5e:	431d      	orrs	r5, r3
 800ad60:	81a5      	strh	r5, [r4, #12]
 800ad62:	e7cf      	b.n	800ad04 <__smakebuf_r+0x18>

0800ad64 <_fstat_r>:
 800ad64:	b538      	push	{r3, r4, r5, lr}
 800ad66:	4d07      	ldr	r5, [pc, #28]	@ (800ad84 <_fstat_r+0x20>)
 800ad68:	2300      	movs	r3, #0
 800ad6a:	4604      	mov	r4, r0
 800ad6c:	4608      	mov	r0, r1
 800ad6e:	4611      	mov	r1, r2
 800ad70:	602b      	str	r3, [r5, #0]
 800ad72:	f7f8 f833 	bl	8002ddc <_fstat>
 800ad76:	1c43      	adds	r3, r0, #1
 800ad78:	d102      	bne.n	800ad80 <_fstat_r+0x1c>
 800ad7a:	682b      	ldr	r3, [r5, #0]
 800ad7c:	b103      	cbz	r3, 800ad80 <_fstat_r+0x1c>
 800ad7e:	6023      	str	r3, [r4, #0]
 800ad80:	bd38      	pop	{r3, r4, r5, pc}
 800ad82:	bf00      	nop
 800ad84:	20000afc 	.word	0x20000afc

0800ad88 <_isatty_r>:
 800ad88:	b538      	push	{r3, r4, r5, lr}
 800ad8a:	4d06      	ldr	r5, [pc, #24]	@ (800ada4 <_isatty_r+0x1c>)
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	4604      	mov	r4, r0
 800ad90:	4608      	mov	r0, r1
 800ad92:	602b      	str	r3, [r5, #0]
 800ad94:	f7f8 f832 	bl	8002dfc <_isatty>
 800ad98:	1c43      	adds	r3, r0, #1
 800ad9a:	d102      	bne.n	800ada2 <_isatty_r+0x1a>
 800ad9c:	682b      	ldr	r3, [r5, #0]
 800ad9e:	b103      	cbz	r3, 800ada2 <_isatty_r+0x1a>
 800ada0:	6023      	str	r3, [r4, #0]
 800ada2:	bd38      	pop	{r3, r4, r5, pc}
 800ada4:	20000afc 	.word	0x20000afc

0800ada8 <_init>:
 800ada8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adaa:	bf00      	nop
 800adac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adae:	bc08      	pop	{r3}
 800adb0:	469e      	mov	lr, r3
 800adb2:	4770      	bx	lr

0800adb4 <_fini>:
 800adb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adb6:	bf00      	nop
 800adb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adba:	bc08      	pop	{r3}
 800adbc:	469e      	mov	lr, r3
 800adbe:	4770      	bx	lr
