
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.20-p005_1, built Wed Nov 11 11:16:39 PST 2015
Options:	
Date:		Sun Sep  4 03:39:38 2022
Host:		IC (x86_64 w/Linux 2.6.32-573.el6.x86_64) (4cores*8cpus*Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz 8192KB)
OS:		Red Hat Enterprise Linux Server release 6.7 (Santiago)

License:
		invs	Innovus Implementation System	15.2	Denied
		invsb	Innovus Implementation System Basic	15.2	Denied
		fexl	First Encounter XL	15.2	checkout succeeded
		2 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../std_cells/lef/tsmc13fsg_6lm_tech.lef ../std_cells/lef/tsmc13_m_macros.lef SYS_TOP.lef}
<CMD> set init_verilog ../dft/netlists/System_DFT_Netlist.v
<CMD> set init_mmmc_file MMC.tcl
<CMD> set init_top_cell System_top
<CMD> set init_pwr_net VDD
<CMD> init_design

Loading LEF file ../std_cells/lef/tsmc13fsg_6lm_tech.lef ...

Loading LEF file ../std_cells/lef/tsmc13_m_macros.lef ...
Set DBUPerIGU to M2 pitch 820.

Loading LEF file SYS_TOP.lef ...
**WARN: (IMPLF-246):	The 'UNITS' attribute is only allowed to be set in the first LEF file (technology LEF). The attribute was found in this LEF file, and will be ignored.
**ERROR: (IMPLF-40):	Macro 'System_top' references a site 'CoreSite' that has not been defined. The sites must be defined before they can be referenced from a macro. Review the LEF files specified in the init_lef_file variable to see if the site does not exist or is specified after the one that defines the macro.
Type 'man IMPLF-40' for more detail.
**WARN: (IMPLF-46):	Class CORE macro 'System_top' has no SITE statement defined.
Class CORE macros require a SITE statement. The SITE ENC_CORE_0 was
created and will be used for this macro, using height 240.6000 that
matches the macro SIZE height, and width 0.4100 that matches the
m2 routing pitch. Define the site explicitly in the LEF file, to
this message in the future.
**WARN: (IMPLF-200):	Pin 'SI[0]' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'SI[1]' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'SI[2]' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'SE' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'test_mode' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'scan_clk' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'scan_rst' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'RST' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'UART_CLK' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'REF_CLK' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'RX_IN' in macro 'System_top' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-201):	Pin 'SO[0]' in macro 'System_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'SO[1]' in macro 'System_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'SO[2]' in macro 'System_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'TX_OUT' in macro 'System_top' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DXLM' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DXLM' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX8M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX8M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX4M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX4M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX2M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'MXI2DX2M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'B' in macro 'MXI2DX1M' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1M' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

viaInitial starts at Sun Sep  4 03:41:13 2022
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
Type 'man IMPPP-557' for more detail.
viaInitial ends at Sun Sep  4 03:41:13 2022
Loading view definition file from MMC.tcl
Reading max_library timing library '/mnt/hgfs/Joe's_Backend/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX8M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX8M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXLM' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXLM' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX8M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX8M' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXLM' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXLM' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
Read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' 
Reading min_library timing library '/mnt/hgfs/Joe's_Backend/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1M'. The cell will only be used for analysis.
Read 618 cells in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.45min, fe_real=1.62min, fe_mem=544.5M) ***
*** Begin netlist parsing (mem=544.5M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLM' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLM' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X8M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X8M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLM' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLM' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X8M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X8M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X3M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X3M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2M' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2M' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 618 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../dft/netlists/System_DFT_Netlist.v'
Non-leaf cell System_top will be treated as a leaf cell.

*** Memory Usage v#1 (Current mem = 544.523M, initial mem = 164.598M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=544.5M) ***
Set top cell to System_top.
Hooked 1236 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell System_top ...
*** Netlist is unique.
** info: there are 1294 modules.
** info: there are 1567 stdCell insts.

*** Memory Usage v#1 (Current mem = 585.848M, initial mem = 164.598M) ***
**WARN: (IMPFP-3961):	The techSite 'ENC_CORE_0' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.02 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 0.63 Ohms defined in the LEF technology file will be used as via resistance between these layers.
Type 'man IMPEXT-2776' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.117 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.077 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.027 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: setup_func_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: setup_cap_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: setup_scan_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: hold_func_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: hold_cap_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: hold_scan_analysis_view
    RC-Corner Name        : RCcorner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file '../dft/sdc/System_DFT_capture.sdc' ...
Current (total cpu=0:00:27.3, real=0:01:37, peak res=296.1M, current mem=700.7M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_capture.sdc, Line 9).

**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
Number of path exceptions in the constraint file = 2
Number of paths exceptions after getting compressed = 2
INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_capture.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_capture.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=315.0M, current mem=719.9M)
Current (total cpu=0:00:27.4, real=0:01:37, peak res=315.0M, current mem=719.9M)
Reading timing constraints file '../dft/sdc/System_DFT_func.sdc' ...
Current (total cpu=0:00:27.4, real=0:01:37, peak res=315.0M, current mem=719.9M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_func.sdc, Line 9).

**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
Number of path exceptions in the constraint file = 2
Number of paths exceptions after getting compressed = 2
INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_func.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=315.5M, current mem=721.4M)
Current (total cpu=0:00:27.4, real=0:01:37, peak res=315.5M, current mem=721.4M)
Reading timing constraints file '../dft/sdc/System_DFT_scan.sdc' ...
Current (total cpu=0:00:27.4, real=0:01:37, peak res=315.5M, current mem=721.4M)
**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File ../dft/sdc/System_DFT_scan.sdc, Line 9).

**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
Number of path exceptions in the constraint file = 2
Number of paths exceptions after getting compressed = 2
INFO (CTE): Reading of timing constraints file ../dft/sdc/System_DFT_scan.sdc completed, with 1 WARNING
WARNING (CTE-25): Line: 8 of File ../dft/sdc/System_DFT_scan.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:01.0, peak res=315.9M, current mem=721.4M)
Current (total cpu=0:00:27.4, real=0:01:38, peak res=315.9M, current mem=721.4M)
**WARN: (TA-976):	Path groups asserted by the group_path constraint are considered by the software to be global in nature - they cannot be restricted to specific constraint modes. Due to this restriction, the group_path constraint is not supported directly in the constraint files which are configured in mode-specific commands such as create_constraint_mode. The current group_path entry will be ignored. You can enter the group_path constraint interactively or as part of a general command script -  where it will be interpreted as global and will be in effect for all modes.
Total number of combinational cells: 433
Total number of sequential cells: 174
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2M BUFX10M BUFX12M BUFX14M BUFX16M BUFX18M BUFX20M BUFX24M BUFX32M BUFX3M CLKBUFX1M BUFX4M BUFX5M BUFX6M BUFX8M CLKBUFX12M CLKBUFX16M CLKBUFX20M CLKBUFX24M CLKBUFX2M CLKBUFX3M CLKBUFX32M CLKBUFX40M CLKBUFX4M CLKBUFX6M CLKBUFX8M
Total number of usable buffers: 26
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1M CLKINVX12M CLKINVX16M CLKINVX20M CLKINVX24M CLKINVX2M CLKINVX3M CLKINVX32M CLKINVX40M CLKINVX4M CLKINVX6M CLKINVX8M INVX10M INVX12M INVX14M INVX16M INVX18M INVX2M INVX1M INVX20M INVX24M INVX32M INVX4M INVX3M INVX5M INVXLM INVX6M INVX8M
Total number of usable inverters: 28
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1M DLY1X4M DLY2X1M DLY2X4M DLY3X1M DLY3X4M DLY4X1M DLY4X4M
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
**WARN: (IMPSYC-2):	Timing information is not defined for cell System_top; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
Type 'man IMPSYC-2' for more detail.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPLF-40             1  Macro '%s' references a site '%s' that h...
WARNING   IMPLF-46             1  Class CORE macro '%s' has no SITE statem...
WARNING   IMPLF-200           22  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPLF-201            5  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPLF-246            1  The '%s' attribute is only allowed to be...
WARNING   IMPFP-3961           1  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
WARNING   IMPSYC-2             1  Timing information is not defined for ce...
WARNING   IMPVL-159         1236  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
WARNING   IMPCTE-290          12  Could not locate cell %s in any library ...
*** Message Summary: 1297 warning(s), 1 error(s)

<CMD> floorPlan -d 120.13 120.13 0.0 0.0 0.0 0.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> floorPlan -d 120.3 120.3 0.0 0.0 0.0 0.0
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> floorPlan -d 120.13 120.13 0.0 0.0 0.0 0.0
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> fit
<CMD> floorPlan -d 240.6 240.6 0.0 0.0 0.0 0.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> fit
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer METAL6 -type core_rings -jog_distance 0.205 -threshold 0.205 -nets {VDD VSS} -follow io -stacked_via_bottom_layer METAL1 -layer {bottom METAL5 top METAL5 right METAL4 left METAL4} -width 1 -spacing 0.5 -offset 0.25

The power planner will calculate offsets from I/O rows.
The power planner created 8 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:01.0, mem: 961.1M) ***
<CMD> zoomBox 278.149 245.666 177.993 191.527
<CMD> zoomBox 245.287 243.231 224.362 228.394
<CMD> zoomBox 243.093 241.653 233.990 235.130
<CMD> zoomBox 240.816 240.733 235.613 236.944
<CMD> fit
<CMD> zoomBox 278.149 21.532 202.355 -12.575
<CMD> zoomBox 247.846 7.897 221.573 -6.067
<CMD> zoomBox 240.549 2.871 231.840 -0.555
<CMD> fit
<CMD> zoomBox -33.689 126.020 76.754 33.443
<CMD> zoomBox -20.023 76.229 32.608 66.385
<CMD> zoomBox -2.429 73.082 5.168 70.032
<CMD> fit
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Sep  4 03:52:19 2022

Design Name: System_top
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.6700, 240.6700)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Sep  4 03:52:19 2022
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea false -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 961.1) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.0  MEM: 51.2M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> fit
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit METAL5 -max_same_layer_jog_length 0.8 -padcore_ring_bottom_layer_limit METAL3 -set_to_set_distance 30 -skip_via_on_pin Standardcell -stacked_via_top_layer METAL6 -padcore_ring_top_layer_limit METAL5 -spacing 0.5 -merge_stripes_value 0.205 -layer METAL4 -block_ring_bottom_layer_limit METAL3 -width 1 -nets {VDD VSS} -stacked_via_bottom_layer METAL1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 0.50 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
**WARN: (IMPPP-354):	The power planner did not generate vertical stripe at 2.00 either because the stripe is merged with rings, or because stripe could not be connected to any legal targets, or because stripe is blocked by different net geometry.
**WARN: (IMPPP-353):	Your design contains unconnected stripe ends. To avoid shorts and spacing violations, use the sroute command to create final connections.
Stripe generation is complete; vias are now being generated.
The power planner created 14 wires.
<CMD_INTERNAL> editPushUndo
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 1012.3M) ***
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Sep  4 03:57:57 2022

Design Name: System_top
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (240.6700, 240.6700)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Sep  4 03:57:57 2022
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 } -minWidth true -minSpacing true -minArea false -sameNet true -short true -overlap true -offRGrid false -offMGrid true -mergedMGridCheck true -minHole true -implantCheck true -minimumCut true -minStep true -viaEnclosure true -antenna false -insuffMetalOverlap true -pinInBlkg false -diffCellViol true -sameCellViol false -padFillerCellsOverlap true -routingBlkgPinOverlap true -routingCellBlkgOverlap true -regRoutingOnly false -stackedViasOnRegNet false -wireExt true -useNonDefaultSpacing false -maxWidth true -maxNonPrefLength -1 -error 1000
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1012.3) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 8000
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.0  MEM: 1.9M)

<CMD> setVerifyGeometryMode -area { 0 0 0 0 }
<CMD> save_global System_top.globals
<CMD> init_design
**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { METAL1 METAL6 } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { METAL1 METAL6 } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { METAL1 METAL6 }
*** Begin SPECIAL ROUTE on Sun Sep  4 03:59:18 2022 ***
SPECIAL ROUTE ran on directory: /mnt/hgfs/Joe's_Backend/pnr
SPECIAL ROUTE ran on machine: IC (Linux 2.6.32-573.el6.x86_64 x86_64 1.99Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1547.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 12 layers, 6 routing layers, 1 overlap layer
Read in 632 macros, 116 used
Read in 115 components
  115 core components: 115 unplaced, 0 placed, 0 fixed
Read in 15 physical pins
  15 physical pins: 0 unplaced, 0 placed, 15 fixed
Read in 15 nets
Read in 2 special nets, 2 routed
Read in 245 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 84
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1549.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 51 via definition ...
 Updating DB with 15 io pins ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Sun Sep  4 03:59:18 2022
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Sun Sep  4 03:59:18 2022

sroute post-processing starts at Sun Sep  4 03:59:18 2022
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Sun Sep  4 03:59:19 2022
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 2.29 megs
sroute: Total Peak Memory used = 954.73 megs
<CMD> saveFPlan System_top.fp
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> fit
<CMD> fit
<CMD> setDrawView fplan
<CMD> fit
<CMD> fit
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> selectWire 0.0000 -0.1300 240.6700 0.1300 1 VDD
<CMD> deleteSelectedFromFPlan
<CMD> fit
<CMD> panPage 0 1
<CMD> fit
<CMD> uiSetTool move
<CMD> selectObject Module u_ALU_TOP
<CMD> setObjFPlanBox Module u_ALU_TOP 5.0195 96.3665 144.3505 235.6975
<CMD> setLayerPreference instanceCell -isSelectable 0
<CMD> setLayerPreference inst -isSelectable 0
<CMD> setLayerPreference block -isSelectable 0
<CMD> setLayerPreference stdCell -isSelectable 0
<CMD> setLayerPreference coverCell -isSelectable 0
<CMD> setLayerPreference phyCell -isSelectable 0
<CMD> setLayerPreference io -isSelectable 0
<CMD> setLayerPreference areaIo -isSelectable 0
<CMD> setLayerPreference blackBox -isSelectable 0
<CMD> setLayerPreference instanceCell -isSelectable 1
<CMD> setLayerPreference inst -isSelectable 1
<CMD> setLayerPreference block -isSelectable 1
<CMD> setLayerPreference stdCell -isSelectable 1
<CMD> setLayerPreference coverCell -isSelectable 1
<CMD> setLayerPreference phyCell -isSelectable 1
<CMD> setLayerPreference io -isSelectable 1
<CMD> setLayerPreference areaIo -isSelectable 1
<CMD> setLayerPreference blackBox -isSelectable 1
<CMD> setLayerPreference allM0 -isSelectable 0
<CMD> setLayerPreference allM1Cont -isSelectable 0
<CMD> setLayerPreference allM1 -isSelectable 0
<CMD> setLayerPreference allM2Cont -isSelectable 0
<CMD> setLayerPreference allM2 -isSelectable 0
<CMD> setLayerPreference allM3Cont -isSelectable 0
<CMD> setLayerPreference allM3 -isSelectable 0
<CMD> setLayerPreference allM4Cont -isSelectable 0
<CMD> setLayerPreference allM4 -isSelectable 0
<CMD> setLayerPreference allM5Cont -isSelectable 0
<CMD> setLayerPreference allM5 -isSelectable 0
<CMD> setLayerPreference allM6Cont -isSelectable 0
<CMD> setLayerPreference allM6 -isSelectable 0
<CMD> setLayerPreference allM0 -isSelectable 1
<CMD> setLayerPreference allM1Cont -isSelectable 1
<CMD> setLayerPreference allM1 -isSelectable 1
<CMD> setLayerPreference allM2Cont -isSelectable 1
<CMD> setLayerPreference allM2 -isSelectable 1
<CMD> setLayerPreference allM3Cont -isSelectable 1
<CMD> setLayerPreference allM3 -isSelectable 1
<CMD> setLayerPreference allM4Cont -isSelectable 1
<CMD> setLayerPreference allM4 -isSelectable 1
<CMD> setLayerPreference allM5Cont -isSelectable 1
<CMD> setLayerPreference allM5 -isSelectable 1
<CMD> setLayerPreference allM6Cont -isSelectable 1
<CMD> setLayerPreference allM6 -isSelectable 1
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> fit
<CMD> setObjFPlanBox Module u_ALU_TOP 3.2955 95.4145 142.6955 236.0445
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool stretchWire
<CMD> deselectAll
<CMD> selectObject Module u_ALU_TOP
<CMD> uiSetTool move
<CMD> setObjFPlanBox Module u_ALU_TOP 3.280 94.710 129.418 235.340
<CMD> fit
<CMD> setObjFPlanBox Module u_ALU_TOP 3.280 94.710 87.581 235.340
<CMD> setObjFPlanBox Module u_ALU_TOP 3.280 127.103 87.740 235.340
<CMD> setObjFPlanBox Module u_ALU_TOP 2.7385 126.8215 87.1985 235.8815
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference pgGround -isVisible 0
<CMD> setLayerPreference shield -isVisible 0
<CMD> setLayerPreference metalFill -isVisible 0
<CMD> setLayerPreference clock -isVisible 0
<CMD> setLayerPreference whatIfShape -isVisible 0
<CMD> setObjFPlanBox Module u_ALU_TOP 5.0355 125.197 89.4955 234.257
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 1
<CMD> setLayerPreference shield -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference clock -isVisible 1
<CMD> setLayerPreference whatIfShape -isVisible 1
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool obstruct
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> panPage 0 1
<CMD> zoomBox 240.208 247.774 156.373 220.389
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> uiSetTool select
<CMD> fit
<CMD> setDrawView place
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> panPage 0 1
<CMD> uiSetTool obstruct
<CMD> createPlaceBlockage -box 0.112 238.071 240.679 240.154
<CMD> createPlaceBlockage -box 51.659 236.856 113.271 249.699
<CMD> undo
<CMD> undo
<CMD> undo
<CMD> undo
<CMD> undo
<CMD> undo
<CMD> redo
<CMD> redo
<CMD> redo
<CMD> redo
<CMD> redo
<CMD> redo
<CMD> createPlaceBlockage -box 60.703 236.427 134.822 271.260
<CMD> uiSetTool select
<CMD> undo
<CMD> deselectAll
<CMD> selectObstruct 60.6800 235.3400 134.8900 238.2100 defScreenName
<CMD> deselectAll
<CMD> selectObstruct 0.0000 235.3400 240.6700 238.2100 defScreenName
<CMD> deleteSelectedFromFPlan
<CMD> selectObstruct 60.6800 235.3400 134.8900 238.2100 defScreenName
<CMD> deleteSelectedFromFPlan
<CMD> selectObstruct 51.2500 235.3400 113.5700 238.2100 defScreenName
<CMD> deleteSelectedFromFPlan
<CMD> windowSelect 157.487 245.329 126.042 236.141
<CMD> windowSelect 154.628 251.863 124.001 240.633
<CMD> zoomBox 151.361 259.010 106.441 234.303
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> uiSetTool obstruct
<CMD> createPlaceBlockage -box 0.119 238.446 240.602 240.518
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 0 1
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> createPlaceBlockage -box 0.266 0.314 240.507 2.453
<CMD> fit
<CMD> createPlaceBlockage -box 0.236 2.848 0.615 237.906
<CMD> fit
<CMD> createPlaceBlockage -box 239.425 2.936 240.633 237.739
<CMD> undo
<CMD> redo
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> selectObstruct 239.0300 2.8700 240.6700 238.2100 defScreenName
<CMD> deleteSelectedFromFPlan
<CMD> uiSetTool obstruct
<CMD> createPlaceBlockage -box 240.263 2.769 240.745 238.177
<CMD> fit
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Effort level <high> specified for reg2reg_tmp.76503 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: System_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
End delay calculation. (MEM=1141.01 CPU=0:00:00.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:03.8  real=0:00:05.0  mem= 1141.0M) ***
**WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_scan_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_cap_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock GATED_CLK through source pin REF_CLK to target pin u_CLK_GATE/GATED_CLK in view setup_scan_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock GATED_CLK through source pin REF_CLK to target pin u_CLK_GATE/GATED_CLK in view setup_cap_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 85 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#2 (mem=1117.0M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.2 mem=1117.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.9 mem=1119.2M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=1482 (0 fixed + 1482 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1641 #term=6310 #term/net=3.85, #fixedIo=0, #floatIo=0, #fixedPin=15, #floatPin=0
stdCell: 1482 single + 0 double + 0 multi
Total standard cell length = 6.7383 (mm), area = 0.0193 (mm^2)
Estimated cell power/ground rail width = 0.314 um
Average module density = 0.344.
Density for the design = 0.344.
       = stdcell_area 16435 sites (19339 um^2) / alloc_area 47718 sites (56149 um^2).
Pin Density = 0.1295.
            = total # of pins 6310 / total area 48721.

=== lastAutoLevel = 8 
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
**WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_scan_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_cap_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock GATED_CLK through source pin REF_CLK to target pin u_CLK_GATE/GATED_CLK in view setup_scan_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-1018):	A source latency path to the generated clock GATED_CLK through source pin REF_CLK to target pin u_CLK_GATE/GATED_CLK in view setup_cap_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.400e+03 (3.37e+03 1.03e+03)
              Est.  stn bbox = 5.449e+03 (4.19e+03 1.25e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1184.6M
Iteration  2: Total net bbox = 4.400e+03 (3.37e+03 1.03e+03)
              Est.  stn bbox = 5.449e+03 (4.19e+03 1.25e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1184.6M
Iteration  3: Total net bbox = 4.508e+03 (2.87e+03 1.64e+03)
              Est.  stn bbox = 5.897e+03 (3.74e+03 2.16e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1185.6M
Iteration  4: Total net bbox = 2.038e+04 (1.02e+04 1.01e+04)
              Est.  stn bbox = 2.607e+04 (1.31e+04 1.30e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1185.6M
Iteration  5: Total net bbox = 2.438e+04 (1.25e+04 1.19e+04)
              Est.  stn bbox = 3.067e+04 (1.56e+04 1.51e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1185.6M
Iteration  6: Total net bbox = 2.821e+04 (1.46e+04 1.36e+04)
              Est.  stn bbox = 3.536e+04 (1.81e+04 1.72e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1216.6M
Iteration  7: Total net bbox = 3.219e+04 (1.84e+04 1.38e+04)
              Est.  stn bbox = 3.956e+04 (2.21e+04 1.75e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1218.6M
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
**WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
Iteration  8: Total net bbox = 3.219e+04 (1.84e+04 1.38e+04)
              Est.  stn bbox = 3.956e+04 (2.21e+04 1.75e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1218.6M
Iteration  9: Total net bbox = 3.500e+04 (1.99e+04 1.51e+04)
              Est.  stn bbox = 4.287e+04 (2.38e+04 1.90e+04)
              cpu = 0:00:01.3 real = 0:00:01.0 mem = 1218.6M
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
**WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
Iteration 10: Total net bbox = 3.500e+04 (1.99e+04 1.51e+04)
              Est.  stn bbox = 4.287e+04 (2.38e+04 1.90e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1218.6M
Iteration 11: Total net bbox = 3.971e+04 (2.17e+04 1.80e+04)
              Est.  stn bbox = 4.798e+04 (2.57e+04 2.22e+04)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 1218.6M
Iteration 12: Total net bbox = 3.971e+04 (2.17e+04 1.80e+04)
              Est.  stn bbox = 4.798e+04 (2.57e+04 2.22e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1218.6M
*** cost = 3.971e+04 (2.17e+04 1.80e+04) (cpu for global=0:00:07.9) real=0:00:09.0***
Info: 4 clock gating cells identified, 4 (on average) moved
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
Core Placement runtime cpu: 0:00:07.0 real: 0:00:07.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:06:33 mem=1168.7M) ***
Total net length = 3.971e+04 (2.170e+04 1.801e+04) (ext = 1.734e+03)
Density distribution unevenness ratio = 28.388%
Move report: Detail placement moves 1482 insts, mean move: 2.16 um, max move: 24.54 um
	Max move on inst (u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U6): (91.30, 210.14) --> (100.86, 195.16)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1168.7MB
Summary Report:
Instances move: 1482 (out of 1482 movable)
Mean displacement: 2.16 um
Max displacement: 24.54 um (Instance: u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U6) (91.2985, 210.142) -> (100.86, 195.16)
	Length: 4 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: NOR2X2M
Total net length = 3.655e+04 (1.860e+04 1.795e+04) (ext = 1.747e+03)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 1168.7MB
*** Finished refinePlace (0:06:34 mem=1168.7M) ***
Total net length = 3.657e+04 (1.852e+04 1.804e+04) (ext = 1.752e+03)
*** End of Placement (cpu=0:00:11.0, real=0:00:13.0, mem=1168.7M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 81 )
Density distribution unevenness ratio = 29.173%
*** Free Virtual Timing Model ...(mem=1168.7M)
Starting IO pin assignment...
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1172.7M, totSessionCpu=0:06:37 **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1172.7M)
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1641  numIgnoredNets=0
[NR-eagl] There are 6 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16066

[NR-eagl] Usage: 16066 = (8167 H, 7899 V) = (8.51% H, 8.23% V) = (2.344e+04um H, 2.267e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16066 = (8167 H, 7899 V) = (8.51% H, 8.23% V) = (2.344e+04um H, 2.267e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 16066 = (8167 H, 7899 V) = (8.51% H, 8.23% V) = (2.344e+04um H, 2.267e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16066 = (8167 H, 7899 V) = (8.51% H, 8.23% V) = (2.344e+04um H, 2.267e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16066 = (8167 H, 7899 V) = (8.51% H, 8.23% V) = (2.344e+04um H, 2.267e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6295
[NR-eagl] Layer2(METAL2)(V) length: 1.943533e+04um, number of vias: 9211
[NR-eagl] Layer3(METAL3)(H) length: 2.251017e+04um, number of vias: 543
[NR-eagl] Layer4(METAL4)(V) length: 3.960455e+03um, number of vias: 92
[NR-eagl] Layer5(METAL5)(H) length: 1.713389e+03um, number of vias: 16
[NR-eagl] Layer6(METAL6)(V) length: 6.806000e+01um, number of vias: 0
[NR-eagl] Total length: 4.768740e+04um, number of vias: 16157
[NR-eagl] End Peak syMemory usage = 1172.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.11 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'System_top' of instances=1482 and nets=1724 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design System_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1172.723M)
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1172.7M) ***
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
#################################################################################
# Design Stage: PreRoute
# Design Name: System_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1238.53 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1238.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.3  MEM= 1238.5M) ***
**WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
The useful skew maximum allowed delay is: 0.3
Info: 6 clock nets excluded from IPO operation.
*info: There are 20 candidate Buffer cells
*info: There are 20 candidate Inverter cells

Netlist preparation processing... 
Removed 10 instances
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1267.0M, totSessionCpu=0:06:44 **
Begin: GigaOpt high fanout net optimization
Info: 6 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    34.20%|        -|   0.100|   0.000|   0:00:00.0| 1414.6M|
|    34.20%|        -|   0.100|   0.000|   0:00:00.0| 1414.6M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1414.6M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 6 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    21   |   360   |     5   |      5  |     0   |     0   |     0   |     0   | 4.83 |          0|          0|          0|  34.20  |            |           |
|     1   |    72   |     0   |      0  |     0   |     0   |     0   |     0   | 4.83 |         17|          0|          8|  34.46  |   0:00:01.0|    1414.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=1414.6M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:12, real = 0:00:13, mem = 1281.0M, totSessionCpu=0:06:49 **
Begin: GigaOpt Global Optimization
Info: 6 clock nets excluded from IPO operation.
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 91 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View       |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
|   0.000|   0.000|    34.46%|   0:00:00.0| 1414.6M|setup_func_analysis_view|       NA| NA                                                 |
+--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1414.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1414.6M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
Global Opt: restore maxLocalDensity to 3.0
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1279.0M, totSessionCpu=0:06:55 **

Active setup views:
 setup_func_analysis_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 6 clock nets excluded from IPO operation.
**optDesign ... cpu = 0:00:18, real = 0:00:19, mem = 1277.0M, totSessionCpu=0:06:55 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 6 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 34.46
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    34.46%|        -|   0.000|   0.000|   0:00:00.0| 1410.6M|
|    34.44%|        2|   0.000|   0.000|   0:00:00.0| 1412.9M|
|    34.04%|       62|   0.000|   0.000|   0:00:01.0| 1412.9M|
|    34.04%|        0|   0.000|   0.000|   0:00:00.0| 1412.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 34.04
** Finished Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:04.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=1279.30M, totSessionCpu=0:06:58).
*** Steiner Routed Nets: 2.004%; Threshold: 100; Threshold for Hold: 100
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1279.3 MB
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1647  numIgnoredNets=0
[NR-eagl] There are 6 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16010

[NR-eagl] Usage: 16010 = (8130 H, 7880 V) = (8.47% H, 8.21% V) = (2.333e+04um H, 2.262e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16010 = (8130 H, 7880 V) = (8.47% H, 8.21% V) = (2.333e+04um H, 2.262e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 16010 = (8130 H, 7880 V) = (8.47% H, 8.21% V) = (2.333e+04um H, 2.262e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16010 = (8130 H, 7880 V) = (8.47% H, 8.21% V) = (2.333e+04um H, 2.262e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16010 = (8130 H, 7880 V) = (8.47% H, 8.21% V) = (2.333e+04um H, 2.262e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6287
[NR-eagl] Layer2(METAL2)(V) length: 1.922936e+04um, number of vias: 9152
[NR-eagl] Layer3(METAL3)(H) length: 2.222563e+04um, number of vias: 570
[NR-eagl] Layer4(METAL4)(V) length: 4.108445e+03um, number of vias: 105
[NR-eagl] Layer5(METAL5)(H) length: 1.893995e+03um, number of vias: 17
[NR-eagl] Layer6(METAL6)(V) length: 6.314000e+01um, number of vias: 0
[NR-eagl] Total length: 4.752057e+04um, number of vias: 16131
[NR-eagl] End Peak syMemory usage = 1255.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.06 seconds
Extraction called for design 'System_top' of instances=1487 and nets=1738 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design System_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1255.254M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: System_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1300.53 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1300.5M) ***
**WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
Begin: GigaOpt postEco DRV Optimization
Info: 6 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2   |    84   |     0   |      0  |     0   |     0   |     0   |     0   | 4.01 |          0|          0|          0|  34.04  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.01 |          0|          0|          2|  34.11  |   0:00:00.0|    1394.4M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.01 |          0|          0|          0|  34.11  |   0:00:00.0|    1394.4M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1394.4M) ***

*** Starting refinePlace (0:06:59 mem=1430.4M) ***
Total net length = 3.873e+04 (1.951e+04 1.922e+04) (ext = 1.555e+03)
Move report: Detail placement moves 22 insts, mean move: 2.44 um, max move: 6.97 um
	Max move on inst (u_UART/u_UART_TX_top/u_Par_Calc/U3): (15.58, 91.84) --> (14.35, 86.10)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1430.4MB
Summary Report:
Instances move: 22 (out of 1487 movable)
Mean displacement: 2.44 um
Max displacement: 6.97 um (Instance: u_UART/u_UART_TX_top/u_Par_Calc/U3) (15.58, 91.84) -> (14.35, 86.1)
	Length: 10 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: XNOR2X2M
Total net length = 3.873e+04 (1.951e+04 1.922e+04) (ext = 1.555e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1430.4MB
*** Finished refinePlace (0:06:59 mem=1430.4M) ***
*** maximum move = 6.97 um ***
*** Finished re-routing un-routed nets (1430.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1430.4M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1386.1M)
Compute RC Scale Done ...
Extraction called for design 'System_top' of instances=1487 and nets=1738 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design System_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1362.008M)
doiPBLastSyncSlave

Optimization is working on the following views:
  Setup views: setup_func_analysis_view 
  Hold  views: hold_func_analysis_view hold_cap_analysis_view hold_scan_analysis_view 
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1647  numIgnoredNets=0
[NR-eagl] There are 6 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16010

[NR-eagl] Usage: 16010 = (8122 H, 7888 V) = (8.47% H, 8.22% V) = (2.331e+04um H, 2.264e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16010 = (8122 H, 7888 V) = (8.47% H, 8.22% V) = (2.331e+04um H, 2.264e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 16010 = (8122 H, 7888 V) = (8.47% H, 8.22% V) = (2.331e+04um H, 2.264e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16010 = (8122 H, 7888 V) = (8.47% H, 8.22% V) = (2.331e+04um H, 2.264e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16010 = (8122 H, 7888 V) = (8.47% H, 8.22% V) = (2.331e+04um H, 2.264e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6287
[NR-eagl] Layer2(METAL2)(V) length: 1.947995e+04um, number of vias: 9182
[NR-eagl] Layer3(METAL3)(H) length: 2.237241e+04um, number of vias: 545
[NR-eagl] Layer4(METAL4)(V) length: 3.903019e+03um, number of vias: 105
[NR-eagl] Layer5(METAL5)(H) length: 1.733069e+03um, number of vias: 20
[NR-eagl] Layer6(METAL6)(V) length: 7.503000e+01um, number of vias: 0
[NR-eagl] Total length: 4.756348e+04um, number of vias: 16139
[NR-eagl] End Peak syMemory usage = 1372.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
Extraction called for design 'System_top' of instances=1487 and nets=1738 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design System_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1372.012M)
Compute RC Scale Done ...
WARN: Correct the flow
#################################################################################
# Design Stage: PreRoute
# Design Name: System_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1360.05 CPU=0:00:00.1 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1360.1M) ***
**WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**optDesign ... cpu = 0:00:25, real = 0:00:27, mem = 1241.0M, totSessionCpu=0:07:02 **
*** Finished optDesign ***
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#2 (mem=1241.0M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.8 mem=1217.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.1 mem=1217.1M) ***
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=1487 (0 fixed + 1487 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1647 #term=6302 #term/net=3.83, #fixedIo=0, #floatIo=0, #fixedPin=15, #floatPin=0
stdCell: 1487 single + 0 double + 0 multi
Total standard cell length = 6.6978 (mm), area = 0.0192 (mm^2)
Average module density = 0.343.
Density for the design = 0.343.
       = stdcell_area 16336 sites (19223 um^2) / alloc_area 47696 sites (56124 um^2).
Pin Density = 0.1293.
            = total # of pins 6302 / total area 48721.

=== lastAutoLevel = 8 
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
**WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
**WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
Clock gating cells determined by native netlist tracing.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
**WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
Iteration  1: Total net bbox = 3.849e+04 (2.03e+04 1.82e+04)
              Est.  stn bbox = 4.701e+04 (2.45e+04 2.25e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1241.2M
Iteration  8: Total net bbox = 3.526e+04 (1.79e+04 1.74e+04)
              Est.  stn bbox = 4.331e+04 (2.19e+04 2.14e+04)
              cpu = 0:00:00.8 real = 0:00:00.0 mem = 1241.2M
Iteration  9: Total net bbox = 3.665e+04 (1.85e+04 1.82e+04)
              Est.  stn bbox = 4.479e+04 (2.25e+04 2.23e+04)
              cpu = 0:00:01.3 real = 0:00:02.0 mem = 1241.2M
Iteration 10: Total net bbox = 3.658e+04 (1.87e+04 1.79e+04)
              Est.  stn bbox = 4.472e+04 (2.27e+04 2.20e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1241.2M
Iteration 11: Total net bbox = 3.965e+04 (2.17e+04 1.80e+04)
              Est.  stn bbox = 4.805e+04 (2.59e+04 2.22e+04)
              cpu = 0:00:02.5 real = 0:00:02.0 mem = 1271.2M
Iteration 12: Total net bbox = 3.965e+04 (2.17e+04 1.80e+04)
              Est.  stn bbox = 4.805e+04 (2.59e+04 2.22e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1271.2M
*** cost = 3.965e+04 (2.17e+04 1.80e+04) (cpu for global=0:00:02.8) real=0:00:03.0***
Info: 4 clock gating cells identified, 4 (on average) moved
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:02.5 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:07:08 mem=1196.6M) ***
Total net length = 3.965e+04 (2.167e+04 1.798e+04) (ext = 1.529e+03)
Density distribution unevenness ratio = 30.091%
Move report: Detail placement moves 1487 insts, mean move: 2.11 um, max move: 17.91 um
	Max move on inst (u_ALU_TOP/U_LOGIC_UNIT/U34): (72.11, 181.44) --> (80.77, 172.20)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1196.6MB
Summary Report:
Instances move: 1487 (out of 1487 movable)
Mean displacement: 2.11 um
Max displacement: 17.91 um (Instance: u_ALU_TOP/U_LOGIC_UNIT/U34) (72.108, 181.444) -> (80.77, 172.2)
	Length: 3 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: INVXLM
Total net length = 3.659e+04 (1.862e+04 1.797e+04) (ext = 1.526e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1196.6MB
*** Finished refinePlace (0:07:08 mem=1196.6M) ***
Total net length = 3.667e+04 (1.852e+04 1.814e+04) (ext = 1.527e+03)
*** End of Placement (cpu=0:00:05.8, real=0:00:05.0, mem=1196.6M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 81 )
Density distribution unevenness ratio = 30.696%
*** Free Virtual Timing Model ...(mem=1196.6M)
Starting IO pin assignment...
Starting congestion repair ...
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1647  numIgnoredNets=0
[NR-eagl] There are 6 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 15691

[NR-eagl] Usage: 15691 = (7935 H, 7756 V) = (8.27% H, 8.08% V) = (2.277e+04um H, 2.226e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 15691 = (7935 H, 7756 V) = (8.27% H, 8.08% V) = (2.277e+04um H, 2.226e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 15691 = (7935 H, 7756 V) = (8.27% H, 8.08% V) = (2.277e+04um H, 2.226e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 15691 = (7935 H, 7756 V) = (8.27% H, 8.08% V) = (2.277e+04um H, 2.226e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 15691 = (7935 H, 7756 V) = (8.27% H, 8.08% V) = (2.277e+04um H, 2.226e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6287
[NR-eagl] Layer2(METAL2)(V) length: 1.948601e+04um, number of vias: 9069
[NR-eagl] Layer3(METAL3)(H) length: 2.212333e+04um, number of vias: 468
[NR-eagl] Layer4(METAL4)(V) length: 3.485245e+03um, number of vias: 94
[NR-eagl] Layer5(METAL5)(H) length: 1.459600e+03um, number of vias: 22
[NR-eagl] Layer6(METAL6)(V) length: 1.869600e+02um, number of vias: 0
[NR-eagl] Total length: 4.674115e+04um, number of vias: 15940
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign concurrent flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0:49, real = 0: 0:53, mem = 1196.6M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
*** Message Summary: 37 warning(s), 2 error(s)

<CMD> addTieHiLo -cell TIELOM -prefix LTIE
Options: No distance constraint, No Fan-out constraint.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Re-routed 2 nets
INFO: Total Number of Tie Cells (TIELOM) placed: 2  
<CMD> addTieHiLo -cell TIEHIM -prefix HTIE
Options: No distance constraint, No Fan-out constraint.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Re-routed 4 nets
INFO: Total Number of Tie Cells (TIEHIM) placed: 4  
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> fit
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> floorPlan -d 240.6 240.6 0.0 0.0 0.0 0.0
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> floorPlan -d 180.6 240.6 0.0 0.0 0.0 0.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> createPlaceBlockage -box 186.655 134.681 278.690 141.179
**WARN: (IMPFP-122):	Given Box is outside of Die Box.
<CMD> setDrawView place
<CMD> floorPlan -d 180.6 240.6 0.0 0.0 0.0 0.0
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> floorPlan -d 240.6 180.6 0.0 0.0 0.0 0.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Effort level <high> specified for reg2reg_tmp.76503 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: System_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
End delay calculation. (MEM=1332.11 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 1332.1M) ***
**WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Updating netlist

*summary: 16 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#2 (mem=1308.1M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:00.9 mem=1308.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.3 mem=1308.1M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=1477 (0 fixed + 1477 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1637 #term=6303 #term/net=3.85, #fixedIo=0, #floatIo=0, #fixedPin=15, #floatPin=0
stdCell: 1477 single + 0 double + 0 multi
Total standard cell length = 6.6559 (mm), area = 0.0191 (mm^2)
Average module density = 0.456.
Density for the design = 0.456.
       = stdcell_area 16234 sites (19103 um^2) / alloc_area 35624 sites (41919 um^2).
Pin Density = 0.1732.
            = total # of pins 6303 / total area 36394.

=== lastAutoLevel = 7 
**WARN: (TA-1018):	A source latency path to the generated clock DIV_CLK through source pin UART_CLK to target pin U0_ClkDiv/o_div_clk in view setup_func_analysis_view cannot be found. Timing analysis will use 0 ns source latency for the generated clock and will interpret the master clock based on the polarity at the master clock source pin.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.826e+03 (3.37e+03 1.46e+03)
              Est.  stn bbox = 5.913e+03 (4.19e+03 1.72e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1332.1M
Iteration  2: Total net bbox = 4.826e+03 (3.37e+03 1.46e+03)
              Est.  stn bbox = 5.913e+03 (4.19e+03 1.72e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1332.1M
Iteration  3: Total net bbox = 7.302e+03 (3.95e+03 3.35e+03)
              Est.  stn bbox = 9.477e+03 (5.20e+03 4.27e+03)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1332.1M
Iteration  4: Total net bbox = 2.445e+04 (1.42e+04 1.02e+04)
              Est.  stn bbox = 3.085e+04 (1.81e+04 1.28e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1332.1M
Iteration  5: Total net bbox = 2.707e+04 (1.36e+04 1.34e+04)
              Est.  stn bbox = 3.422e+04 (1.75e+04 1.67e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1332.1M
Iteration  6: Total net bbox = 3.066e+04 (1.51e+04 1.56e+04)
              Est.  stn bbox = 3.826e+04 (1.90e+04 1.93e+04)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 1362.1M
Iteration  7: Total net bbox = 3.374e+04 (1.78e+04 1.60e+04)
              Est.  stn bbox = 4.157e+04 (2.18e+04 1.97e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1362.1M
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Iteration  8: Total net bbox = 3.374e+04 (1.78e+04 1.60e+04)
              Est.  stn bbox = 4.157e+04 (2.18e+04 1.97e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1362.1M
Iteration  9: Total net bbox = 3.674e+04 (1.91e+04 1.77e+04)
              Est.  stn bbox = 4.496e+04 (2.35e+04 2.14e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1362.1M
Iteration 10: Total net bbox = 3.882e+04 (2.09e+04 1.79e+04)
              Est.  stn bbox = 4.729e+04 (2.55e+04 2.18e+04)
              cpu = 0:00:03.5 real = 0:00:03.0 mem = 1362.1M
Iteration 11: Total net bbox = 3.882e+04 (2.09e+04 1.79e+04)
              Est.  stn bbox = 4.729e+04 (2.55e+04 2.18e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1362.1M
Iteration 12: Total net bbox = 3.882e+04 (2.09e+04 1.79e+04)
              Est.  stn bbox = 4.729e+04 (2.55e+04 2.18e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1362.1M
*** cost = 3.882e+04 (2.09e+04 1.79e+04) (cpu for global=0:00:08.3) real=0:00:07.0***
Info: 4 clock gating cells identified, 4 (on average) moved
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
Core Placement runtime cpu: 0:00:07.6 real: 0:00:05.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:08:51 mem=1249.7M) ***
Total net length = 3.882e+04 (2.094e+04 1.788e+04) (ext = 2.251e+03)
Density distribution unevenness ratio = 15.333%
Move report: Detail placement moves 1477 insts, mean move: 2.09 um, max move: 13.67 um
	Max move on inst (u_REG_FILE/U425): (135.74, 105.89) --> (130.38, 97.58)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1249.7MB
Summary Report:
Instances move: 1477 (out of 1477 movable)
Mean displacement: 2.09 um
Max displacement: 13.67 um (Instance: u_REG_FILE/U425) (135.736, 105.894) -> (130.38, 97.58)
	Length: 6 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: OAI22X1M
Total net length = 3.656e+04 (1.874e+04 1.782e+04) (ext = 2.256e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1249.7MB
*** Finished refinePlace (0:08:51 mem=1249.7M) ***
Total net length = 3.658e+04 (1.869e+04 1.789e+04) (ext = 2.256e+03)
*** End of Placement (cpu=0:00:10.5, real=0:00:09.0, mem=1249.7M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 63 )
Density distribution unevenness ratio = 16.190%
*** Free Virtual Timing Model ...(mem=1249.7M)
Starting IO pin assignment...
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1255.7M, totSessionCpu=0:08:54 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1255.7M)
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1637  numIgnoredNets=0
[NR-eagl] There are 6 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16147

[NR-eagl] Usage: 16147 = (8053 H, 8094 V) = (10.89% H, 10.95% V) = (2.311e+04um H, 2.323e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16147 = (8053 H, 8094 V) = (10.89% H, 10.95% V) = (2.311e+04um H, 2.323e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 16147 = (8053 H, 8094 V) = (10.89% H, 10.95% V) = (2.311e+04um H, 2.323e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16147 = (8053 H, 8094 V) = (10.89% H, 10.95% V) = (2.311e+04um H, 2.323e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16147 = (8053 H, 8094 V) = (10.89% H, 10.95% V) = (2.311e+04um H, 2.323e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6288
[NR-eagl] Layer2(METAL2)(V) length: 1.855698e+04um, number of vias: 8870
[NR-eagl] Layer3(METAL3)(H) length: 2.218073e+04um, number of vias: 571
[NR-eagl] Layer4(METAL4)(V) length: 5.553654e+03um, number of vias: 94
[NR-eagl] Layer5(METAL5)(H) length: 1.441764e+03um, number of vias: 5
[NR-eagl] Layer6(METAL6)(V) length: 2.685500e+01um, number of vias: 0
[NR-eagl] Total length: 4.775999e+04um, number of vias: 15828
[NR-eagl] End Peak syMemory usage = 1255.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.09 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'System_top' of instances=1477 and nets=1775 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design System_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1255.691M)
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1255.7M) ***
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
#################################################################################
# Design Stage: PreRoute
# Design Name: System_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1329.04 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:01.0  mem= 1329.0M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.6  MEM= 1329.0M) ***
The useful skew maximum allowed delay is: 0.3
Info: 6 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1310.1M, totSessionCpu=0:09:01 **
Begin: GigaOpt high fanout net optimization
Info: 6 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    45.57%|        -|   0.100|   0.000|   0:00:00.0| 1457.7M|
|    45.57%|        -|   0.100|   0.000|   0:00:00.0| 1457.7M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1457.7M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 6 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    16   |   307   |     6   |      6  |     0   |     0   |     0   |     0   | 4.07 |          0|          0|          0|  45.57  |            |           |
|     1   |    75   |     0   |      0  |     0   |     0   |     0   |     0   | 4.07 |         14|          0|          6|  45.86  |   0:00:01.0|    1457.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=1457.7M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1316.1M, totSessionCpu=0:09:06 **
Begin: GigaOpt Global Optimization
Info: 6 clock nets excluded from IPO operation.
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View       |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
|   0.000|   0.000|    45.86%|   0:00:00.0| 1452.7M|setup_func_analysis_view|       NA| NA                                                 |
+--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1452.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1452.7M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
Global Opt: restore maxLocalDensity to 3.0
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1317.1M, totSessionCpu=0:09:11 **

Active setup views:
 setup_func_analysis_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 6 clock nets excluded from IPO operation.
**optDesign ... cpu = 0:00:17, real = 0:00:17, mem = 1315.1M, totSessionCpu=0:09:11 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 6 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 45.86
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    45.86%|        -|   0.000|   0.000|   0:00:00.0| 1455.0M|
|    45.86%|        0|   0.000|   0.000|   0:00:00.0| 1457.2M|
|    45.83%|        8|   0.000|   0.000|   0:00:00.0| 1457.2M|
|    45.83%|        0|   0.000|   0.000|   0:00:00.0| 1457.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 45.83
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.3) (real = 0:00:03.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:03, mem=1323.70M, totSessionCpu=0:09:14).
*** Steiner Routed Nets: 1.514%; Threshold: 100; Threshold for Hold: 100
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1323.7 MB
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1651  numIgnoredNets=0
[NR-eagl] There are 6 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16155

[NR-eagl] Usage: 16155 = (8069 H, 8086 V) = (10.92% H, 10.94% V) = (2.316e+04um H, 2.321e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16155 = (8069 H, 8086 V) = (10.92% H, 10.94% V) = (2.316e+04um H, 2.321e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 16155 = (8069 H, 8086 V) = (10.92% H, 10.94% V) = (2.316e+04um H, 2.321e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16155 = (8069 H, 8086 V) = (10.92% H, 10.94% V) = (2.316e+04um H, 2.321e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16155 = (8069 H, 8086 V) = (10.92% H, 10.94% V) = (2.316e+04um H, 2.321e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6316
[NR-eagl] Layer2(METAL2)(V) length: 1.842374e+04um, number of vias: 8834
[NR-eagl] Layer3(METAL3)(H) length: 2.202842e+04um, number of vias: 585
[NR-eagl] Layer4(METAL4)(V) length: 5.662304e+03um, number of vias: 107
[NR-eagl] Layer5(METAL5)(H) length: 1.652094e+03um, number of vias: 5
[NR-eagl] Layer6(METAL6)(V) length: 2.685500e+01um, number of vias: 0
[NR-eagl] Total length: 4.779341e+04um, number of vias: 15847
[NR-eagl] End Peak syMemory usage = 1299.7 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.11 seconds
Extraction called for design 'System_top' of instances=1491 and nets=1789 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design System_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1299.652M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: System_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1364 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1364.0M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 6 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |    75   |     0   |      0  |     0   |     0   |     0   |     0   | 4.07 |          0|          0|          0|  45.83  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.07 |          0|          0|          1|  45.89  |   0:00:00.0|    1455.6M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.07 |          0|          0|          0|  45.89  |   0:00:00.0|    1455.6M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1455.6M) ***

*** Starting refinePlace (0:09:16 mem=1491.6M) ***
Total net length = 3.875e+04 (1.965e+04 1.910e+04) (ext = 2.144e+03)
Move report: Detail placement moves 21 insts, mean move: 2.97 um, max move: 8.61 um
	Max move on inst (u_SYSCTRL_2_TX_DATA_SYNC/sync_bus_reg[6]): (160.31, 37.31) --> (160.31, 28.70)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1491.6MB
Summary Report:
Instances move: 21 (out of 1491 movable)
Mean displacement: 2.97 um
Max displacement: 8.61 um (Instance: u_SYSCTRL_2_TX_DATA_SYNC/sync_bus_reg[6]) (160.31, 37.31) -> (160.31, 28.7)
	Length: 28 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: SDFFRQX1M
Total net length = 3.875e+04 (1.965e+04 1.910e+04) (ext = 2.144e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1491.6MB
*** Finished refinePlace (0:09:16 mem=1491.6M) ***
*** maximum move = 8.61 um ***
*** Finished re-routing un-routed nets (1491.6M) ***

*** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=1491.6M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1447.2M)
Compute RC Scale Done ...
Extraction called for design 'System_top' of instances=1491 and nets=1789 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design System_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1423.195M)
doiPBLastSyncSlave
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1651  numIgnoredNets=0
[NR-eagl] There are 6 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16176

[NR-eagl] Usage: 16176 = (8055 H, 8121 V) = (10.90% H, 10.99% V) = (2.312e+04um H, 2.331e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16176 = (8055 H, 8121 V) = (10.90% H, 10.99% V) = (2.312e+04um H, 2.331e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 16176 = (8055 H, 8121 V) = (10.90% H, 10.99% V) = (2.312e+04um H, 2.331e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16176 = (8055 H, 8121 V) = (10.90% H, 10.99% V) = (2.312e+04um H, 2.331e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16176 = (8055 H, 8121 V) = (10.90% H, 10.99% V) = (2.312e+04um H, 2.331e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6316
[NR-eagl] Layer2(METAL2)(V) length: 1.863370e+04um, number of vias: 8826
[NR-eagl] Layer3(METAL3)(H) length: 2.208315e+04um, number of vias: 587
[NR-eagl] Layer4(METAL4)(V) length: 5.566364e+03um, number of vias: 104
[NR-eagl] Layer5(METAL5)(H) length: 1.546520e+03um, number of vias: 5
[NR-eagl] Layer6(METAL6)(V) length: 2.685500e+01um, number of vias: 0
[NR-eagl] Total length: 4.785659e+04um, number of vias: 15838
[NR-eagl] End Peak syMemory usage = 1433.2 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.04 seconds
Extraction called for design 'System_top' of instances=1491 and nets=1789 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design System_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1433.199M)
Compute RC Scale Done ...
WARN: Correct the flow
#################################################################################
# Design Stage: PreRoute
# Design Name: System_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1421.24 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1421.2M) ***
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1292.0M, totSessionCpu=0:09:16 **
*** Finished optDesign ***
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#2 (mem=1292.0M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.2 mem=1267.9M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.0 mem=1267.9M) ***
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=1491 (0 fixed + 1491 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1651 #term=6331 #term/net=3.83, #fixedIo=0, #floatIo=0, #fixedPin=15, #floatPin=0
stdCell: 1491 single + 0 double + 0 multi
Total standard cell length = 6.7031 (mm), area = 0.0192 (mm^2)
Average module density = 0.459.
Density for the design = 0.459.
       = stdcell_area 16349 sites (19238 um^2) / alloc_area 35624 sites (41919 um^2).
Pin Density = 0.1740.
            = total # of pins 6331 / total area 36394.

=== lastAutoLevel = 7 
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Clock gating cells determined by native netlist tracing.
Iteration  7: Total net bbox = 3.422e+04 (1.77e+04 1.65e+04)
              Est.  stn bbox = 4.251e+04 (2.22e+04 2.03e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1292.0M
Iteration  8: Total net bbox = 3.679e+04 (1.90e+04 1.78e+04)
              Est.  stn bbox = 4.526e+04 (2.36e+04 2.17e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1292.0M
Iteration  9: Total net bbox = 3.745e+04 (1.97e+04 1.78e+04)
              Est.  stn bbox = 4.590e+04 (2.43e+04 2.16e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1292.0M
Iteration 10: Total net bbox = 3.957e+04 (2.15e+04 1.80e+04)
              Est.  stn bbox = 4.828e+04 (2.63e+04 2.20e+04)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 1322.0M
Iteration 11: Total net bbox = 3.957e+04 (2.15e+04 1.80e+04)
              Est.  stn bbox = 4.828e+04 (2.63e+04 2.20e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1322.0M
Iteration 12: Total net bbox = 3.957e+04 (2.15e+04 1.80e+04)
              Est.  stn bbox = 4.828e+04 (2.63e+04 2.20e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1322.0M
*** cost = 3.957e+04 (2.15e+04 1.80e+04) (cpu for global=0:00:02.2) real=0:00:02.0***
Info: 4 clock gating cells identified, 4 (on average) moved
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:02.2 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:09:21 mem=1222.7M) ***
Total net length = 3.957e+04 (2.152e+04 1.804e+04) (ext = 2.144e+03)
Density distribution unevenness ratio = 14.552%
Move report: Detail placement moves 1489 insts, mean move: 2.00 um, max move: 15.03 um
	Max move on inst (u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U98): (7.24, 107.43) --> (2.05, 97.58)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1222.7MB
Summary Report:
Instances move: 1489 (out of 1491 movable)
Mean displacement: 2.00 um
Max displacement: 15.03 um (Instance: u_ALU_TOP/U_ARITHMETIC_UNIT/mult_26/U98) (7.2375, 107.426) -> (2.05, 97.58)
	Length: 4 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: NOR2X1M
Total net length = 3.733e+04 (1.929e+04 1.804e+04) (ext = 2.138e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1222.7MB
*** Finished refinePlace (0:09:22 mem=1222.7M) ***
Total net length = 3.729e+04 (1.923e+04 1.806e+04) (ext = 2.138e+03)
*** End of Placement (cpu=0:00:05.4, real=0:00:05.0, mem=1222.7M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 63 )
Density distribution unevenness ratio = 15.639%
*** Free Virtual Timing Model ...(mem=1222.7M)
Starting IO pin assignment...
Starting congestion repair ...
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1651  numIgnoredNets=0
[NR-eagl] There are 6 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16218

[NR-eagl] Usage: 16218 = (8023 H, 8195 V) = (10.85% H, 11.09% V) = (2.303e+04um H, 2.352e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16218 = (8023 H, 8195 V) = (10.85% H, 11.09% V) = (2.303e+04um H, 2.352e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 16218 = (8023 H, 8195 V) = (10.85% H, 11.09% V) = (2.303e+04um H, 2.352e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16218 = (8023 H, 8195 V) = (10.85% H, 11.09% V) = (2.303e+04um H, 2.352e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16218 = (8023 H, 8195 V) = (10.85% H, 11.09% V) = (2.303e+04um H, 2.352e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6316
[NR-eagl] Layer2(METAL2)(V) length: 1.902329e+04um, number of vias: 8887
[NR-eagl] Layer3(METAL3)(H) length: 2.227031e+04um, number of vias: 576
[NR-eagl] Layer4(METAL4)(V) length: 5.405083e+03um, number of vias: 76
[NR-eagl] Layer5(METAL5)(H) length: 1.264850e+03um, number of vias: 3
[NR-eagl] Layer6(METAL6)(V) length: 2.460000e+01um, number of vias: 0
[NR-eagl] Total length: 4.798814e+04um, number of vias: 15858
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign concurrent flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0:42, real = 0: 0:40, mem = 1222.7M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
*** Message Summary: 36 warning(s), 2 error(s)

<CMD> addTieHiLo -cell TIELOM -prefix LTIE
Options: No distance constraint, No Fan-out constraint.
  Deleted 2 logical insts of cell TIELOM with prefix LTIE_
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Re-routed 2 nets
INFO: Total Number of Tie Cells (TIELOM) placed: 2  
<CMD> addTieHiLo -cell TIEHIM -prefix HTIE
Options: No distance constraint, No Fan-out constraint.
  Deleted 4 logical insts of cell TIEHIM with prefix HTIE_
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Re-routed 4 nets
INFO: Total Number of Tie Cells (TIEHIM) placed: 4  
<CMD> createPlaceBlockage -box 280.314 136.847 304.677 149.299
**WARN: (IMPFP-122):	Given Box is outside of Die Box.
<CMD> floorPlan -d 240.6 240.6 0.0 0.0 0.0 0.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> createPlaceBlockage -box 274.041 140.940 303.276 147.436
**WARN: (IMPFP-122):	Given Box is outside of Die Box.
<CMD> floorPlan -d 120.3 120.3 0.0 0.0 0.0 0.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> floorPlan -d 240.6 240.6 0.0 0.0 0.0 0.0
**WARN: (IMPFP-905):	Constraints of HInst u_ALU_TOP is out of die. Cannot output it to floorplan file.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
**WARN: (TA-146):	A combinational timing loop(s) was found in the design. You can find detailed information about all timing loops in the file './CTE_loops.rpt'. You should examine loop break points chosen automatically by the tool to ensure they are the most appropriate break locations. It is further recommended that validated loop break points be added to the constraint set via set_disable_timing to ensure consistent handling during the design flow.
Effort level <high> specified for reg2reg_tmp.76503 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: System_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
End delay calculation. (MEM=1356.46 CPU=0:00:00.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1356.5M) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Message <TA-146> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Message <TA-112> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Message <TA-114> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Message <TA-113> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Updating netlist

*summary: 14 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#2 (mem=1332.4M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:00.9 mem=1332.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.2 mem=1332.4M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=1477 (0 fixed + 1477 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1637 #term=6303 #term/net=3.85, #fixedIo=0, #floatIo=0, #fixedPin=15, #floatPin=0
stdCell: 1477 single + 0 double + 0 multi
Total standard cell length = 6.6568 (mm), area = 0.0191 (mm^2)
Average module density = 0.339.
Density for the design = 0.339.
       = stdcell_area 16236 sites (19105 um^2) / alloc_area 47888 sites (56350 um^2).
Pin Density = 0.1294.
            = total # of pins 6303 / total area 48721.

=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.321e+03 (3.38e+03 1.94e+03)
              Est.  stn bbox = 6.498e+03 (4.20e+03 2.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1356.5M
Iteration  2: Total net bbox = 5.321e+03 (3.38e+03 1.94e+03)
              Est.  stn bbox = 6.498e+03 (4.20e+03 2.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1356.5M
Iteration  3: Total net bbox = 5.417e+03 (3.04e+03 2.38e+03)
              Est.  stn bbox = 7.139e+03 (3.98e+03 3.16e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1356.5M
Iteration  4: Total net bbox = 2.155e+04 (1.17e+04 9.89e+03)
              Est.  stn bbox = 2.718e+04 (1.49e+04 1.23e+04)
              cpu = 0:00:01.0 real = 0:00:01.0 mem = 1356.5M
Iteration  5: Total net bbox = 2.580e+04 (1.29e+04 1.29e+04)
              Est.  stn bbox = 3.263e+04 (1.66e+04 1.61e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1356.5M
Iteration  6: Total net bbox = 2.945e+04 (1.45e+04 1.50e+04)
              Est.  stn bbox = 3.686e+04 (1.82e+04 1.86e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 1386.5M
Iteration  7: Total net bbox = 3.261e+04 (1.73e+04 1.53e+04)
              Est.  stn bbox = 4.027e+04 (2.12e+04 1.91e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1386.5M
Iteration  8: Total net bbox = 3.261e+04 (1.73e+04 1.53e+04)
              Est.  stn bbox = 4.027e+04 (2.12e+04 1.91e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1386.5M
Iteration  9: Total net bbox = 3.523e+04 (1.87e+04 1.65e+04)
              Est.  stn bbox = 4.355e+04 (2.30e+04 2.06e+04)
              cpu = 0:00:02.1 real = 0:00:02.0 mem = 1386.5M
Iteration 10: Total net bbox = 3.523e+04 (1.87e+04 1.65e+04)
              Est.  stn bbox = 4.355e+04 (2.30e+04 2.06e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1386.5M
Iteration 11: Total net bbox = 3.919e+04 (2.02e+04 1.90e+04)
              Est.  stn bbox = 4.783e+04 (2.45e+04 2.33e+04)
              cpu = 0:00:02.6 real = 0:00:02.0 mem = 1386.5M
Iteration 12: Total net bbox = 3.919e+04 (2.02e+04 1.90e+04)
              Est.  stn bbox = 4.783e+04 (2.45e+04 2.33e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1386.5M
*** cost = 3.919e+04 (2.02e+04 1.90e+04) (cpu for global=0:00:08.3) real=0:00:07.0***
Info: 4 clock gating cells identified, 4 (on average) moved
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
Core Placement runtime cpu: 0:00:07.7 real: 0:00:07.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:09:55 mem=1270.9M) ***
Total net length = 3.919e+04 (2.017e+04 1.902e+04) (ext = 2.519e+03)
Density distribution unevenness ratio = 29.109%
Move report: Detail placement moves 1477 insts, mean move: 2.01 um, max move: 19.00 um
	Max move on inst (u_UART/u_UART_TX_top/u_serializer/U25): (115.57, 72.77) --> (106.19, 63.14)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1270.9MB
Summary Report:
Instances move: 1477 (out of 1477 movable)
Mean displacement: 2.01 um
Max displacement: 19.00 um (Instance: u_UART/u_UART_TX_top/u_serializer/U25) (115.566, 72.7665) -> (106.19, 63.14)
	Length: 5 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: NOR2BX2M
Total net length = 3.698e+04 (1.801e+04 1.897e+04) (ext = 2.540e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1270.9MB
*** Finished refinePlace (0:09:55 mem=1270.9M) ***
Total net length = 3.693e+04 (1.794e+04 1.899e+04) (ext = 2.529e+03)
*** End of Placement (cpu=0:00:10.1, real=0:00:09.0, mem=1270.9M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 81 )
Density distribution unevenness ratio = 29.355%
*** Free Virtual Timing Model ...(mem=1270.9M)
Starting IO pin assignment...
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1277.0M, totSessionCpu=0:09:58 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1277.0M)
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1637  numIgnoredNets=0
[NR-eagl] There are 6 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16160

[NR-eagl] Usage: 16160 = (7734 H, 8426 V) = (7.84% H, 8.54% V) = (2.220e+04um H, 2.418e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16160 = (7734 H, 8426 V) = (7.84% H, 8.54% V) = (2.220e+04um H, 2.418e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 16160 = (7734 H, 8426 V) = (7.84% H, 8.54% V) = (2.220e+04um H, 2.418e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16160 = (7734 H, 8426 V) = (7.84% H, 8.54% V) = (2.220e+04um H, 2.418e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16160 = (7734 H, 8426 V) = (7.84% H, 8.54% V) = (2.220e+04um H, 2.418e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6288
[NR-eagl] Layer2(METAL2)(V) length: 1.965257e+04um, number of vias: 8707
[NR-eagl] Layer3(METAL3)(H) length: 2.176601e+04um, number of vias: 538
[NR-eagl] Layer4(METAL4)(V) length: 5.165794e+03um, number of vias: 68
[NR-eagl] Layer5(METAL5)(H) length: 9.747750e+02um, number of vias: 2
[NR-eagl] Layer6(METAL6)(V) length: 1.931100e+02um, number of vias: 0
[NR-eagl] Total length: 4.775227e+04um, number of vias: 15603
[NR-eagl] End Peak syMemory usage = 1274.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.09 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'System_top' of instances=1477 and nets=1775 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design System_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1276.957M)
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1277.0M) ***
#################################################################################
# Design Stage: PreRoute
# Design Name: System_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1348.84 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1348.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.3  MEM= 1348.8M) ***
The useful skew maximum allowed delay is: 0.3
Info: 6 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1329.9M, totSessionCpu=0:10:05 **
Begin: GigaOpt high fanout net optimization
Info: 6 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    33.90%|        -|   0.100|   0.000|   0:00:00.0| 1473.5M|
|    33.90%|        -|   0.100|   0.000|   0:00:00.0| 1473.5M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1473.5M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 6 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    12   |   299   |     6   |      6  |     0   |     0   |     0   |     0   | 4.06 |          0|          0|          0|  33.90  |            |           |
|     1   |    75   |     0   |      0  |     0   |     0   |     0   |     0   | 4.06 |         14|          0|          3|  34.11  |   0:00:01.0|    1473.5M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=1473.5M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1335.9M, totSessionCpu=0:10:09 **
Begin: GigaOpt Global Optimization
Info: 6 clock nets excluded from IPO operation.
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View       |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
|   0.000|   0.000|    34.11%|   0:00:00.0| 1474.5M|setup_func_analysis_view|       NA| NA                                                 |
+--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1474.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1474.5M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
Global Opt: restore maxLocalDensity to 3.0
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:17, real = 0:00:16, mem = 1338.9M, totSessionCpu=0:10:14 **

Active setup views:
 setup_func_analysis_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 6 clock nets excluded from IPO operation.
**optDesign ... cpu = 0:00:17, real = 0:00:16, mem = 1336.9M, totSessionCpu=0:10:14 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 6 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 34.11
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    34.11%|        -|   0.000|   0.000|   0:00:00.0| 1476.7M|
|    34.11%|        0|   0.000|   0.000|   0:00:00.0| 1479.0M|
|    34.09%|       10|   0.000|   0.000|   0:00:00.0| 1479.0M|
|    34.09%|        0|   0.000|   0.000|   0:00:00.0| 1479.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 34.09
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:02.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=1345.47M, totSessionCpu=0:10:17).
*** Steiner Routed Nets: 1.514%; Threshold: 100; Threshold for Hold: 100
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1345.5 MB
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1651  numIgnoredNets=0
[NR-eagl] There are 6 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16155

[NR-eagl] Usage: 16155 = (7723 H, 8432 V) = (7.83% H, 8.55% V) = (2.217e+04um H, 2.420e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16155 = (7723 H, 8432 V) = (7.83% H, 8.55% V) = (2.217e+04um H, 2.420e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 16155 = (7723 H, 8432 V) = (7.83% H, 8.55% V) = (2.217e+04um H, 2.420e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16155 = (7723 H, 8432 V) = (7.83% H, 8.55% V) = (2.217e+04um H, 2.420e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16155 = (7723 H, 8432 V) = (7.83% H, 8.55% V) = (2.217e+04um H, 2.420e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6316
[NR-eagl] Layer2(METAL2)(V) length: 1.965434e+04um, number of vias: 8744
[NR-eagl] Layer3(METAL3)(H) length: 2.175843e+04um, number of vias: 549
[NR-eagl] Layer4(METAL4)(V) length: 5.361980e+03um, number of vias: 76
[NR-eagl] Layer5(METAL5)(H) length: 9.598095e+02um, number of vias: 2
[NR-eagl] Layer6(METAL6)(V) length: 1.845000e+01um, number of vias: 0
[NR-eagl] Total length: 4.775301e+04um, number of vias: 15687
[NR-eagl] End Peak syMemory usage = 1321.4 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.05 seconds
Extraction called for design 'System_top' of instances=1491 and nets=1789 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design System_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1321.418M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: System_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1385.77 CPU=0:00:00.1 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 1385.8M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 6 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3   |   149   |     0   |      0  |     0   |     0   |     0   |     0   | 4.06 |          0|          0|          0|  34.09  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.06 |          0|          0|          3|  34.19  |   0:00:00.0|    1480.3M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.06 |          0|          0|          0|  34.19  |   0:00:00.0|    1480.3M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1480.3M) ***

*** Starting refinePlace (0:10:19 mem=1516.4M) ***
Total net length = 3.900e+04 (1.880e+04 2.020e+04) (ext = 2.372e+03)
Move report: Detail placement moves 21 insts, mean move: 1.93 um, max move: 3.28 um
	Max move on inst (FE_OFC45_SE): (154.98, 157.85) --> (154.57, 160.72)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1516.4MB
Summary Report:
Instances move: 21 (out of 1491 movable)
Mean displacement: 1.93 um
Max displacement: 3.28 um (Instance: FE_OFC45_SE) (154.98, 157.85) -> (154.57, 160.72)
	Length: 6 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: CLKBUFX6M
Total net length = 3.900e+04 (1.880e+04 2.020e+04) (ext = 2.372e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1516.4MB
*** Finished refinePlace (0:10:19 mem=1516.4M) ***
*** maximum move = 3.28 um ***
*** Finished re-routing un-routed nets (1516.4M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1516.4M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1472.0M)
Compute RC Scale Done ...
Extraction called for design 'System_top' of instances=1491 and nets=1789 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design System_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1447.961M)
doiPBLastSyncSlave
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1651  numIgnoredNets=0
[NR-eagl] There are 6 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16168

[NR-eagl] Usage: 16168 = (7710 H, 8458 V) = (7.82% H, 8.58% V) = (2.213e+04um H, 2.427e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16168 = (7710 H, 8458 V) = (7.82% H, 8.58% V) = (2.213e+04um H, 2.427e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 16168 = (7710 H, 8458 V) = (7.82% H, 8.58% V) = (2.213e+04um H, 2.427e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16168 = (7710 H, 8458 V) = (7.82% H, 8.58% V) = (2.213e+04um H, 2.427e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16168 = (7710 H, 8458 V) = (7.82% H, 8.58% V) = (2.213e+04um H, 2.427e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6316
[NR-eagl] Layer2(METAL2)(V) length: 1.979909e+04um, number of vias: 8773
[NR-eagl] Layer3(METAL3)(H) length: 2.176110e+04um, number of vias: 546
[NR-eagl] Layer4(METAL4)(V) length: 5.095480e+03um, number of vias: 70
[NR-eagl] Layer5(METAL5)(H) length: 9.401295e+02um, number of vias: 4
[NR-eagl] Layer6(METAL6)(V) length: 2.115600e+02um, number of vias: 0
[NR-eagl] Total length: 4.780736e+04um, number of vias: 15709
[NR-eagl] End Peak syMemory usage = 1458.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.09 seconds
Extraction called for design 'System_top' of instances=1491 and nets=1789 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design System_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1457.965M)
Compute RC Scale Done ...
WARN: Correct the flow
#################################################################################
# Design Stage: PreRoute
# Design Name: System_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1446 CPU=0:00:00.2 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 1446.0M) ***
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1316.7M, totSessionCpu=0:10:20 **
*** Finished optDesign ***
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#2 (mem=1316.7M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:00.9 mem=1292.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.3 mem=1292.7M) ***
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=1491 (0 fixed + 1491 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1651 #term=6331 #term/net=3.83, #fixedIo=0, #floatIo=0, #fixedPin=15, #floatPin=0
stdCell: 1491 single + 0 double + 0 multi
Total standard cell length = 6.7137 (mm), area = 0.0193 (mm^2)
Average module density = 0.342.
Density for the design = 0.342.
       = stdcell_area 16375 sites (19268 um^2) / alloc_area 47888 sites (56350 um^2).
Pin Density = 0.1299.
            = total # of pins 6331 / total area 48721.

=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.880e+04 (1.97e+04 1.91e+04)
              Est.  stn bbox = 4.763e+04 (2.41e+04 2.36e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1316.7M
Iteration  8: Total net bbox = 3.564e+04 (1.76e+04 1.80e+04)
              Est.  stn bbox = 4.412e+04 (2.18e+04 2.23e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1316.7M
Iteration  9: Total net bbox = 3.736e+04 (1.82e+04 1.92e+04)
              Est.  stn bbox = 4.594e+04 (2.24e+04 2.35e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1316.7M
Iteration 10: Total net bbox = 3.773e+04 (1.86e+04 1.91e+04)
              Est.  stn bbox = 4.637e+04 (2.29e+04 2.35e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1316.7M
Iteration 11: Total net bbox = 4.007e+04 (2.07e+04 1.94e+04)
              Est.  stn bbox = 4.899e+04 (2.51e+04 2.39e+04)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 1346.8M
Iteration 12: Total net bbox = 4.007e+04 (2.07e+04 1.94e+04)
              Est.  stn bbox = 4.899e+04 (2.51e+04 2.39e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1346.8M
*** cost = 4.007e+04 (2.07e+04 1.94e+04) (cpu for global=0:00:01.9) real=0:00:02.0***
Info: 4 clock gating cells identified, 4 (on average) moved
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:01.4 real: 0:00:01.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:10:24 mem=1251.8M) ***
Total net length = 4.007e+04 (2.066e+04 1.941e+04) (ext = 2.349e+03)
Density distribution unevenness ratio = 28.928%
Move report: Detail placement moves 1490 insts, mean move: 2.03 um, max move: 21.85 um
	Max move on inst (u_REG_FILE/U391): (136.31, 136.84) --> (144.73, 123.41)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1251.8MB
Summary Report:
Instances move: 1490 (out of 1491 movable)
Mean displacement: 2.03 um
Max displacement: 21.85 um (Instance: u_REG_FILE/U391) (136.305, 136.836) -> (144.73, 123.41)
	Length: 6 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: OAI22X1M
Total net length = 3.777e+04 (1.843e+04 1.934e+04) (ext = 2.351e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1251.8MB
*** Finished refinePlace (0:10:24 mem=1251.8M) ***
Total net length = 3.776e+04 (1.835e+04 1.941e+04) (ext = 2.352e+03)
*** End of Placement (cpu=0:00:04.5, real=0:00:04.0, mem=1251.8M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 81 )
Density distribution unevenness ratio = 28.961%
*** Free Virtual Timing Model ...(mem=1251.8M)
Starting IO pin assignment...
Starting congestion repair ...
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=0 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1651  numIgnoredNets=0
[NR-eagl] There are 6 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16360

[NR-eagl] Usage: 16360 = (7858 H, 8502 V) = (7.97% H, 8.62% V) = (2.255e+04um H, 2.440e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16360 = (7858 H, 8502 V) = (7.97% H, 8.62% V) = (2.255e+04um H, 2.440e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 16360 = (7858 H, 8502 V) = (7.97% H, 8.62% V) = (2.255e+04um H, 2.440e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16360 = (7858 H, 8502 V) = (7.97% H, 8.62% V) = (2.255e+04um H, 2.440e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16360 = (7858 H, 8502 V) = (7.97% H, 8.62% V) = (2.255e+04um H, 2.440e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6316
[NR-eagl] Layer2(METAL2)(V) length: 2.032593e+04um, number of vias: 8913
[NR-eagl] Layer3(METAL3)(H) length: 2.235129e+04um, number of vias: 546
[NR-eagl] Layer4(METAL4)(V) length: 4.860424e+03um, number of vias: 58
[NR-eagl] Layer5(METAL5)(H) length: 7.757200e+02um, number of vias: 2
[NR-eagl] Layer6(METAL6)(V) length: 1.189000e+01um, number of vias: 0
[NR-eagl] Total length: 4.832525e+04um, number of vias: 15835
End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
*** Finishing placeDesign concurrent flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0:40, real = 0: 0:39, mem = 1251.8M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
*** Message Summary: 36 warning(s), 2 error(s)

<CMD> addTieHiLo -cell TIELOM -prefix LTIE
Options: No distance constraint, No Fan-out constraint.
  Deleted 2 logical insts of cell TIELOM with prefix LTIE_
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Re-routed 2 nets
INFO: Total Number of Tie Cells (TIELOM) placed: 2  
<CMD> addTieHiLo -cell TIEHIM -prefix HTIE
Options: No distance constraint, No Fan-out constraint.
  Deleted 4 logical insts of cell TIEHIM with prefix HTIE_
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Re-routed 4 nets
INFO: Total Number of Tie Cells (TIEHIM) placed: 4  
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> loadFPlan System_top.fp
Reading floorplan file - System_top.fp (mem = 1351.8M).
*info: reset 1789 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
 ... processed partition successfully.
*** End loading floorplan (cpu = 0:00:00.0, mem = 1351.8M) ***
<CMD> setDrawView fplan
<CMD> fit
<CMD> uiSetTool move
<CMD> selectObject Module u_ALU_TOP
<CMD> setObjFPlanBox Module u_ALU_TOP 4.564 94.2005 145.6325 235.269
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> uiSetTool obstruct
<CMD> createPlaceBlockage -box 0.255 238.503 240.780 240.391
<CMD> fit
<CMD> createPlaceBlockage -box 0.582 -0.502 240.804 2.296
<CMD> fit
<CMD> createPlaceBlockage -box 240.035 2.860 240.705 238.222
<CMD> fit
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> createPlaceBlockage -box 0.240 2.925 0.713 237.888
<CMD> createPlaceBlockage -box 0.734 1.456 1.489 1.687
<CMD> undo
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectObstruct 0.4100 0.0000 240.6700 2.8700 defScreenName
<CMD> uiSetTool stretchWire
<CMD> uiSetTool stretchWire
<CMD> uiSetTool stretchWire
<CMD> deselectAll
<CMD> selectObstruct 0.4100 0.0000 1.6400 2.8700 defScreenName
<CMD> deselectAll
<CMD> selectObstruct 0.4100 0.0000 1.6400 2.8700 defScreenName
<CMD> deselectAll
<CMD> selectObstruct 0.4100 0.0000 240.6700 2.8700 defScreenName
<CMD> uiSetTool obstruct
<CMD> createPlaceBlockage -box 0.020 0.008 0.587 2.715
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> floorPlan -d 240.6 240.6 0.0 0.0 0.0 0.0
**WARN: (IMPFP-905):	Constraints of HInst u_ALU_TOP is out of die. Cannot output it to floorplan file.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> floorPlan -d 240.6 200.6 0.0 0.0 0.0 0.0
**WARN: (IMPFP-905):	Constraints of HInst u_ALU_TOP is out of die. Cannot output it to floorplan file.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> loadFPlan System_top.fp
Reading floorplan file - System_top.fp (mem = 1457.9M).
*info: reset 1789 existing net BottomPreferredLayer and AvoidDetour
Deleting old partition specification.
Set FPlanBox to (0 0 481340 481340)
 ... processed partition successfully.
*** End loading floorplan (cpu = 0:00:00.0, mem = 1457.9M) ***
<CMD> setDrawView fplan
<CMD> fit
<CMD> uiSetTool moveWire
<CMD> selectObject Module u_ALU_TOP
<CMD> deselectAll
<CMD> selectObject Module u_ALU_TOP
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> deselectAll
<CMD> selectObject Module u_ALU_TOP
<CMD> uiSetTool move
<CMD> setObjFPlanBox Module u_ALU_TOP 51.3615 37.7305 189.9 176.269
<CMD> setObjFPlanBox Module u_ALU_TOP 51.250 78.707 144.501 175.070
<CMD> setObjFPlanBox Module u_ALU_TOP 75.572 60.9635 168.642 158.5435
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setLayerPreference allM0 -isVisible 0
<CMD> setLayerPreference allM1Cont -isVisible 0
<CMD> setLayerPreference allM1 -isVisible 0
<CMD> setLayerPreference allM2Cont -isVisible 0
<CMD> setLayerPreference allM2 -isVisible 0
<CMD> setLayerPreference allM3Cont -isVisible 0
<CMD> setLayerPreference allM3 -isVisible 0
<CMD> setLayerPreference allM4Cont -isVisible 0
<CMD> setLayerPreference allM4 -isVisible 0
<CMD> setLayerPreference allM5Cont -isVisible 0
<CMD> setLayerPreference allM5 -isVisible 0
<CMD> setLayerPreference allM6Cont -isVisible 0
<CMD> setLayerPreference allM6 -isVisible 0
<CMD> uiSetTool obstruct
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> uiSetTool obstruct
<CMD> createPlaceBlockage -box -0.009 238.661 240.704 240.331
<CMD> fit
<CMD> createPlaceBlockage -box 0.233 -0.808 240.854 2.644
<CMD> fit
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> uiSetTool select
<CMD> uiSetTool obstruct
<CMD> createPlaceBlockage -box 240.131 2.333 240.683 240.630
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> createPlaceBlockage -box 0.089 2.695 0.259 238.613
<CMD> createPlaceBlockage -box 0.074 238.126 0.490 239.122
<CMD> undo
<CMD> createPlaceBlockage -box 0.028 236.297 0.490 236.482
<CMD> uiSetTool select
<CMD> selectObstruct 0.0000 235.3400 0.8200 238.2100 defScreenName
<CMD> dbGet selected
<CMD> dbGet selected.objType
<CMD> deleteSelectedFromFPlan
<CMD> selectObstruct 0.0000 235.3400 0.8200 238.2100 defScreenName
<CMD> dbGet selected
<CMD> dbGet selected.objType
<CMD> deleteSelectedFromFPlan
<CMD> uiSetTool obstruct
<CMD> createPlaceBlockage -box 0.051 238.150 0.445 239.145
<CMD> createPlaceBlockage -box -3.840 236.505 0.537 241.478
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> uiSetTool select
<CMD> selectObstruct 0.0000 235.3400 0.8200 238.2100 defScreenName
<CMD> dbGet selected
<CMD> dbGet selected.objType
<CMD> deleteSelectedFromFPlan
<CMD> selectObstruct 0.0000 235.3400 0.8200 238.2100 defScreenName
<CMD> dbGet selected
<CMD> dbGet selected.objType
<CMD> deleteSelectedFromFPlan
<CMD> selectObstruct 0.0000 0.0000 0.4100 238.2100 defScreenName
<CMD> uiSetTool stretchWire
<CMD> deselectAll
<CMD> selectObstruct 0.0000 0.0000 0.4100 238.2100 defScreenName
<CMD> deselectAll
<CMD> selectObstruct 0.0000 0.0000 0.4100 238.2100 defScreenName
<CMD> deselectAll
<CMD> selectObstruct 0.0000 238.6200 240.6700 240.6700 defScreenName
<CMD> deselectAll
<CMD> selectObstruct 0.0000 0.0000 0.4100 238.2100 defScreenName
<CMD> uiSetTool obstruct
<CMD> createPlaceBlockage -box 0.097 238.190 0.190 238.537
<CMD> createPlaceBlockage -box 0.074 238.028 0.283 238.583
<CMD> createPlaceBlockage -box 0.074 238.190 0.398 240.598
<CMD> fit
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> placeDesign -inPlaceOpt -prePlaceOpt
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**WARN: the option '-inPlaceOpt' will become obsolete in the next major release. Instead use the following mode  'setOptMode -allEndPoints true' and run regular placeDesign followed by optDesign -preCts. The obsolete option still works in this release, but to avoid this warning and to ensure the compatibility with future relases, update your script to use the recommended setting.
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
*** Starting placeDesign concurrent flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.76503 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: System_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Initializing multi-corner resistance tables ...
End delay calculation. (MEM=1509.22 CPU=0:00:00.3 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1509.2M) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 14 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#2 (mem=1485.2M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:00.9 mem=1485.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.4 mem=1485.2M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=1477 (0 fixed + 1477 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1637 #term=6303 #term/net=3.85, #fixedIo=0, #floatIo=0, #fixedPin=15, #floatPin=0
stdCell: 1477 single + 0 double + 0 multi
Total standard cell length = 6.6588 (mm), area = 0.0191 (mm^2)
Average module density = 0.341.
Density for the design = 0.341.
       = stdcell_area 16241 sites (19111 um^2) / alloc_area 47684 sites (56110 um^2).
Pin Density = 0.1294.
            = total # of pins 6303 / total area 48721.

=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.396e+03 (3.37e+03 1.03e+03)
              Est.  stn bbox = 5.443e+03 (4.19e+03 1.25e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1509.2M
Iteration  2: Total net bbox = 4.396e+03 (3.37e+03 1.03e+03)
              Est.  stn bbox = 5.443e+03 (4.19e+03 1.25e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1509.2M
Iteration  3: Total net bbox = 4.337e+03 (3.51e+03 8.27e+02)
              Est.  stn bbox = 5.739e+03 (4.64e+03 1.10e+03)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1509.2M
Iteration  4: Total net bbox = 2.112e+04 (1.24e+04 8.73e+03)
              Est.  stn bbox = 2.705e+04 (1.57e+04 1.13e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1509.2M
Iteration  5: Total net bbox = 2.576e+04 (1.45e+04 1.13e+04)
              Est.  stn bbox = 3.289e+04 (1.85e+04 1.44e+04)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1509.2M
Iteration  6: Total net bbox = 2.964e+04 (1.67e+04 1.29e+04)
              Est.  stn bbox = 3.739e+04 (2.10e+04 1.64e+04)
              cpu = 0:00:01.2 real = 0:00:01.0 mem = 1539.2M
Iteration  7: Total net bbox = 3.284e+04 (1.97e+04 1.31e+04)
              Est.  stn bbox = 4.080e+04 (2.42e+04 1.66e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 1539.2M
Iteration  8: Total net bbox = 3.284e+04 (1.97e+04 1.31e+04)
              Est.  stn bbox = 4.080e+04 (2.42e+04 1.66e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1539.2M
Iteration  9: Total net bbox = 3.524e+04 (2.02e+04 1.50e+04)
              Est.  stn bbox = 4.372e+04 (2.47e+04 1.90e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 1539.2M
Iteration 10: Total net bbox = 3.524e+04 (2.02e+04 1.50e+04)
              Est.  stn bbox = 4.372e+04 (2.47e+04 1.90e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 1539.2M
Iteration 11: Total net bbox = 3.941e+04 (2.16e+04 1.78e+04)
              Est.  stn bbox = 4.816e+04 (2.61e+04 2.20e+04)
              cpu = 0:00:02.8 real = 0:00:02.0 mem = 1539.2M
Iteration 12: Total net bbox = 3.941e+04 (2.16e+04 1.78e+04)
              Est.  stn bbox = 4.816e+04 (2.61e+04 2.20e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1539.2M
*** cost = 3.941e+04 (2.16e+04 1.78e+04) (cpu for global=0:00:08.7) real=0:00:08.0***
Info: 4 clock gating cells identified, 4 (on average) moved
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_scan_analysis_view.
Core Placement runtime cpu: 0:00:07.7 real: 0:00:06.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:23:26 mem=1405.3M) ***
Total net length = 3.941e+04 (2.160e+04 1.780e+04) (ext = 1.800e+03)
Density distribution unevenness ratio = 29.502%
Move report: Detail placement moves 1477 insts, mean move: 2.08 um, max move: 17.24 um
	Max move on inst (u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U2): (127.28, 175.73) --> (119.31, 166.46)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1405.3MB
Summary Report:
Instances move: 1477 (out of 1477 movable)
Mean displacement: 2.08 um
Max displacement: 17.24 um (Instance: u_ALU_TOP/U_ARITHMETIC_UNIT/div_27/U2) (127.28, 175.733) -> (119.31, 166.46)
	Length: 3 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: INVX2M
Total net length = 3.697e+04 (1.923e+04 1.774e+04) (ext = 1.809e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1405.3MB
*** Finished refinePlace (0:23:26 mem=1405.3M) ***
Total net length = 3.719e+04 (1.919e+04 1.799e+04) (ext = 1.802e+03)
*** End of Placement (cpu=0:00:11.2, real=0:00:11.0, mem=1405.3M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 81 )
Density distribution unevenness ratio = 30.228%
*** Free Virtual Timing Model ...(mem=1405.3M)
Starting IO pin assignment...
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew true -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType bcWc -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains false
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 1 threads.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1411.3M, totSessionCpu=0:23:29 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
Start to check current routing status for nets...
All nets will be re-routed.
End to check current routing status for nets (mem=1411.3M)
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1637  numIgnoredNets=0
[NR-eagl] There are 6 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16180

[NR-eagl] Usage: 16180 = (8289 H, 7891 V) = (8.64% H, 8.23% V) = (2.379e+04um H, 2.265e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16180 = (8289 H, 7891 V) = (8.64% H, 8.23% V) = (2.379e+04um H, 2.265e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 16180 = (8289 H, 7891 V) = (8.64% H, 8.23% V) = (2.379e+04um H, 2.265e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16180 = (8289 H, 7891 V) = (8.64% H, 8.23% V) = (2.379e+04um H, 2.265e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16180 = (8289 H, 7891 V) = (8.64% H, 8.23% V) = (2.379e+04um H, 2.265e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6288
[NR-eagl] Layer2(METAL2)(V) length: 1.853360e+04um, number of vias: 9086
[NR-eagl] Layer3(METAL3)(H) length: 2.245913e+04um, number of vias: 570
[NR-eagl] Layer4(METAL4)(V) length: 4.701610e+03um, number of vias: 152
[NR-eagl] Layer5(METAL5)(H) length: 2.153931e+03um, number of vias: 43
[NR-eagl] Layer6(METAL6)(V) length: 2.919200e+02um, number of vias: 0
[NR-eagl] Total length: 4.814019e+04um, number of vias: 16139
[NR-eagl] End Peak syMemory usage = 1411.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.04 seconds
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Extraction called for design 'System_top' of instances=1477 and nets=1775 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design System_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1411.277M)
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1411.3M) ***
#################################################################################
# Design Stage: PreRoute
# Design Name: System_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1469.82 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1469.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.5  MEM= 1469.8M) ***
The useful skew maximum allowed delay is: 0.3
Info: 6 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1450.9M, totSessionCpu=0:23:37 **
Begin: GigaOpt high fanout net optimization
Info: 6 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    33.91%|        -|   0.100|   0.000|   0:00:00.0| 1598.5M|
|    33.91%|        -|   0.100|   0.000|   0:00:00.0| 1598.5M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1598.5M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 6 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    14   |   303   |     6   |      6  |     0   |     0   |     0   |     0   | 4.23 |          0|          0|          0|  33.91  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.23 |         14|          0|          3|  34.12  |   0:00:00.0|    1598.5M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=1598.5M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 1464.9M, totSessionCpu=0:23:41 **
Begin: GigaOpt Global Optimization
Info: 6 clock nets excluded from IPO operation.
*info: 6 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View       |Pathgroup|                     End Point                      |
+--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+
|   0.000|   0.000|    34.12%|   0:00:00.0| 1598.5M|setup_func_analysis_view|       NA| NA                                                 |
+--------+--------+----------+------------+--------+------------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1598.5M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1598.5M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
Global Opt: restore maxLocalDensity to 3.0
End: GigaOpt Global Optimization
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1462.9M, totSessionCpu=0:23:46 **

Active setup views:
 setup_func_analysis_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 6 clock nets excluded from IPO operation.
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 1460.9M, totSessionCpu=0:23:46 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 6 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 34.12
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    34.12%|        -|   0.000|   0.000|   0:00:00.0| 1594.4M|
|    34.12%|        0|   0.000|   0.000|   0:00:00.0| 1596.7M|
|    34.09%|        9|   0.000|   0.000|   0:00:00.0| 1596.7M|
|    34.09%|        0|   0.000|   0.000|   0:00:00.0| 1596.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 34.09
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.7) (real = 0:00:03.0) **
*** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1463.18M, totSessionCpu=0:23:49).
*** Steiner Routed Nets: 1.514%; Threshold: 100; Threshold for Hold: 100
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1463.2 MB
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1651  numIgnoredNets=0
[NR-eagl] There are 6 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16184

[NR-eagl] Usage: 16184 = (8291 H, 7893 V) = (8.64% H, 8.23% V) = (2.380e+04um H, 2.265e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16184 = (8291 H, 7893 V) = (8.64% H, 8.23% V) = (2.380e+04um H, 2.265e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Usage: 16184 = (8291 H, 7893 V) = (8.64% H, 8.23% V) = (2.380e+04um H, 2.265e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16184 = (8291 H, 7893 V) = (8.64% H, 8.23% V) = (2.380e+04um H, 2.265e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16184 = (8291 H, 7893 V) = (8.64% H, 8.23% V) = (2.380e+04um H, 2.265e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.00% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6316
[NR-eagl] Layer2(METAL2)(V) length: 1.859891e+04um, number of vias: 9045
[NR-eagl] Layer3(METAL3)(H) length: 2.258766e+04um, number of vias: 564
[NR-eagl] Layer4(METAL4)(V) length: 4.684800e+03um, number of vias: 141
[NR-eagl] Layer5(METAL5)(H) length: 2.003053e+03um, number of vias: 43
[NR-eagl] Layer6(METAL6)(V) length: 2.578900e+02um, number of vias: 0
[NR-eagl] Total length: 4.813232e+04um, number of vias: 16109
[NR-eagl] End Peak syMemory usage = 1439.1 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.13 seconds
Extraction called for design 'System_top' of instances=1491 and nets=1789 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design System_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1439.129M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: System_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1484.4 CPU=0:00:00.2 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1484.4M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 6 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.23 |          0|          0|          0|  34.09  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 4.23 |          0|          0|          0|  34.09  |   0:00:00.0|    1576.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1576.0M) ***

End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1576.9M)
Compute RC Scale Done ...
Extraction called for design 'System_top' of instances=1491 and nets=1789 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design System_top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1495.621M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: System_top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1484.4 CPU=0:00:00.1 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1484.4M) ***
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 1427.2M, totSessionCpu=0:23:51 **
*** Finished optDesign ***
Deleted 0 physical inst  (cell - / prefix -).
*** Starting "NanoPlace(TM) placement v#2 (mem=1427.2M)" ...
*** Build Buffered Sizing Timing Model (Used Compact Buffer Set) ...(cpu=0:00:01.7 mem=1403.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.1 mem=1403.1M) ***
Options: timingDriven clkGateAware pinGuide congEffort=auto gpeffort=medium 
#std cell=1491 (0 fixed + 1491 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1651 #term=6331 #term/net=3.83, #fixedIo=0, #floatIo=0, #fixedPin=15, #floatPin=0
stdCell: 1491 single + 0 double + 0 multi
Total standard cell length = 6.6937 (mm), area = 0.0192 (mm^2)
Average module density = 0.342.
Density for the design = 0.342.
       = stdcell_area 16326 sites (19211 um^2) / alloc_area 47684 sites (56110 um^2).
Pin Density = 0.1299.
            = total # of pins 6331 / total area 48721.

=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.920e+04 (2.10e+04 1.82e+04)
              Est.  stn bbox = 4.823e+04 (2.56e+04 2.26e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1427.2M
Iteration  8: Total net bbox = 3.595e+04 (1.89e+04 1.71e+04)
              Est.  stn bbox = 4.460e+04 (2.33e+04 2.13e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1427.2M
Iteration  9: Total net bbox = 3.802e+04 (1.98e+04 1.83e+04)
              Est.  stn bbox = 4.685e+04 (2.43e+04 2.26e+04)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 1427.2M
Iteration 10: Total net bbox = 3.791e+04 (1.98e+04 1.82e+04)
              Est.  stn bbox = 4.673e+04 (2.43e+04 2.25e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1427.2M
Iteration 11: Total net bbox = 4.031e+04 (2.21e+04 1.82e+04)
              Est.  stn bbox = 4.937e+04 (2.68e+04 2.26e+04)
              cpu = 0:00:02.5 real = 0:00:02.0 mem = 1457.2M
Iteration 12: Total net bbox = 4.031e+04 (2.21e+04 1.82e+04)
              Est.  stn bbox = 4.937e+04 (2.68e+04 2.26e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1457.2M
*** cost = 4.031e+04 (2.21e+04 1.82e+04) (cpu for global=0:00:02.8) real=0:00:02.0***
Info: 4 clock gating cells identified, 4 (on average) moved
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_cap_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (IMPCTE-290):	Could not locate cell BUFX2M in any library for view hold_func_analysis_view.
**WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Core Placement runtime cpu: 0:00:02.5 real: 0:00:02.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:23:56 mem=1369.3M) ***
Total net length = 4.031e+04 (2.213e+04 1.818e+04) (ext = 1.590e+03)
Density distribution unevenness ratio = 28.967%
Move report: Detail placement moves 1491 insts, mean move: 1.99 um, max move: 17.93 um
	Max move on inst (u_ALU_TOP/U_SHIFT_UNIT/U46): (126.08, 109.97) --> (120.54, 97.58)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1369.3MB
Summary Report:
Instances move: 1491 (out of 1491 movable)
Mean displacement: 1.99 um
Max displacement: 17.93 um (Instance: u_ALU_TOP/U_SHIFT_UNIT/U46) (126.076, 109.975) -> (120.54, 97.58)
	Length: 5 sites, height: 1 rows, site name: TSM130NMMETROSITE, cell type: AOI21X2M
Total net length = 3.790e+04 (1.978e+04 1.813e+04) (ext = 1.586e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1369.3MB
*** Finished refinePlace (0:23:56 mem=1369.3M) ***
Total net length = 3.805e+04 (1.972e+04 1.834e+04) (ext = 1.578e+03)
*** End of Placement (cpu=0:00:05.6, real=0:00:06.0, mem=1369.3M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 81 )
Density distribution unevenness ratio = 29.312%
*** Free Virtual Timing Model ...(mem=1369.3M)
Starting IO pin assignment...
Starting congestion repair ...
[NR-eagl] buildTerm2TermWires    : 1
[NR-eagl] doTrackAssignment      : 1
[NR-eagl] numThreads             : 1
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 2147483647
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] Layer5 has single uniform track structure
[NR-eagl] Layer6 has single uniform track structure
[NR-eagl] numViaLayers=5
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2299 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=1651  numIgnoredNets=0
[NR-eagl] There are 6 clock nets ( 0 with NDR ).
[NR-eagl] EstWL : 16372

[NR-eagl] Usage: 16372 = (8434 H, 7938 V) = (8.79% H, 8.27% V) = (2.421e+04um H, 2.278e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16372 = (8434 H, 7938 V) = (8.79% H, 8.27% V) = (2.421e+04um H, 2.278e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.03% V

[NR-eagl] Usage: 16372 = (8434 H, 7938 V) = (8.79% H, 8.27% V) = (2.421e+04um H, 2.278e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16372 = (8434 H, 7938 V) = (8.79% H, 8.27% V) = (2.421e+04um H, 2.278e+04um V)
[NR-eagl] 
[NR-eagl] Usage: 16372 = (8434 H, 7938 V) = (8.79% H, 8.27% V) = (2.421e+04um H, 2.278e+04um V)
[NR-eagl] 
[NR-eagl] earlyGlobalRoute overflow: 0.00% H + 0.03% V

[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(METAL1)(F) length: 0.000000e+00um, number of vias: 6316
[NR-eagl] Layer2(METAL2)(V) length: 1.869458e+04um, number of vias: 8980
[NR-eagl] Layer3(METAL3)(H) length: 2.288942e+04um, number of vias: 595
[NR-eagl] Layer4(METAL4)(V) length: 4.731089e+03um, number of vias: 120
[NR-eagl] Layer5(METAL5)(H) length: 1.978042e+03um, number of vias: 31
[NR-eagl] Layer6(METAL6)(V) length: 2.837200e+02um, number of vias: 0
[NR-eagl] Total length: 4.857686e+04um, number of vias: 16042
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign concurrent flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0:43, real = 0: 0:42, mem = 1369.3M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
WARNING   IMPCTE-290          24  Could not locate cell %s in any library ...
*** Message Summary: 34 warning(s), 2 error(s)

<CMD> addTieHiLo -cell TIELOM -prefix LTIE
Options: No distance constraint, No Fan-out constraint.
  Deleted 2 logical insts of cell TIELOM with prefix LTIE_
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Re-routed 2 nets
INFO: Total Number of Tie Cells (TIELOM) placed: 2  
<CMD> addTieHiLo -cell TIEHIM -prefix HTIE
Options: No distance constraint, No Fan-out constraint.
  Deleted 4 logical insts of cell TIEHIM with prefix HTIE_
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Re-routed 4 nets
INFO: Total Number of Tie Cells (TIEHIM) placed: 4  
<CMD> setLayerPreference allM0 -isVisible 1
<CMD> setLayerPreference allM1Cont -isVisible 1
<CMD> setLayerPreference allM1 -isVisible 1
<CMD> setLayerPreference allM2Cont -isVisible 1
<CMD> setLayerPreference allM2 -isVisible 1
<CMD> setLayerPreference allM3Cont -isVisible 1
<CMD> setLayerPreference allM3 -isVisible 1
<CMD> setLayerPreference allM4Cont -isVisible 1
<CMD> setLayerPreference allM4 -isVisible 1
<CMD> setLayerPreference allM5Cont -isVisible 1
<CMD> setLayerPreference allM5 -isVisible 1
<CMD> setLayerPreference allM6Cont -isVisible 1
<CMD> setLayerPreference allM6 -isVisible 1
<CMD> setDrawView place
<CMD> savePlace System_top.place.gz

*** Memory Usage v#1 (Current mem = 1467.691M, initial mem = 164.598M) ***
*** Message Summary: 1462 warning(s), 9 error(s)

--- Ending "Innovus" (totcpu=0:25:02, real=2:06:45, mem=1467.7M) ---
