{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610283003805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Compiler Database Interface Quartus II 64-Bit " "Running Quartus II 64-Bit Compiler Database Interface" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610283003805 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 20:50:03 2021 " "Processing started: Sun Jan 10 20:50:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610283003805 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Compiler Database Interface" 0 -1 1610283003805 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb -t c:/researchprogram/altera/13.1/quartus/common/tcl/internal/eco_flow_prepare.tcl top top " "Command: quartus_cdb -t c:/researchprogram/altera/13.1/quartus/common/tcl/internal/eco_flow_prepare.tcl top top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Compiler Database Interface" 0 -1 1610283003805 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "top top " "Quartus(args): top top" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Compiler Database Interface" 0 -1 1610283003805 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[1\] clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\]_signalProbe~output " "PLL \"clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\]_signalProbe~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../Verilog/ipcores/pll1/pll1.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v" 103 0 0 } } { "../../../User/Verilog/clock_tree.v" "" { Text "D:/project/fpga_training/User/Verilog/clock_tree.v" 74 0 0 } } { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 49 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Compiler Database Interface" 0 -1 1610283004162 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/researchprogram/altera/13.1/quartus/common/tcl/internal/eco_flow_prepare.tcl " "Evaluation of Tcl script c:/researchprogram/altera/13.1/quartus/common/tcl/internal/eco_flow_prepare.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Compiler Database Interface" 0 -1 1610283004233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Compiler Database Interface 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Compiler Database Interface was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610283004233 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 20:50:04 2021 " "Processing ended: Sun Jan 10 20:50:04 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610283004233 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610283004233 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610283004233 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1610283004233 ""}
{ "Info" "IFLOW_ERROR_COUNT" "ECO Fitting 0 s 1  " "Quartus II ECO Fitting was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1610283004790 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Compiler Database Interface" 0 -1 1610283005560 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610283005560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 20:50:05 2021 " "Processing started: Sun Jan 10 20:50:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610283005560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1610283005560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off top -c top --eco " "Command: quartus_fit --read_settings_files=on --write_settings_files=off top -c top --eco" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1610283005561 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1610283005613 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1610283005613 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1610283005613 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1610283005769 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610283005812 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1610283005813 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[1\] clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\]_signalProbe~output " "PLL \"clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\]_signalProbe~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../Verilog/ipcores/pll1/pll1.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v" 103 0 0 } } { "../../../User/Verilog/clock_tree.v" "" { Text "D:/project/fpga_training/User/Verilog/clock_tree.v" 74 0 0 } } { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 49 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1610283005876 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1610283006003 ""}
{ "Info" "IFITCC_FITCC_ECO_COMPILATION_ON" "" "ECO Fitter applying ECOs to previous post-fitting netlists" {  } {  } 0 171062 "ECO Fitter applying ECOs to previous post-fitting netlists" 0 0 "Fitter" 0 -1 1610283006012 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-Driven Compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-Driven Compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1610283006012 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1610283006084 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 180 10000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 180 degrees (10000 ps) for clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1610283006084 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1610283006084 ""}
{ "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT_TOP" "" "Ignoring location assignments for the following nodes because they are being preserved at their previous Fitter locations." { { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[109\]~feeder_53 LCCOMB_X32_Y7_N18 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[109\]~feeder_53 will be placed according to its previous placement at LCCOMB_X32_Y7_N18 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[89\]~feeder_63 LCCOMB_X32_Y8_N30 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[89\]~feeder_63 will be placed according to its previous placement at LCCOMB_X32_Y8_N30 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[104\]~feeder_54 LCCOMB_X32_Y9_N24 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[104\]~feeder_54 will be placed according to its previous placement at LCCOMB_X32_Y9_N24 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[91\]~feeder_64 LCCOMB_X32_Y8_N22 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[91\]~feeder_64 will be placed according to its previous placement at LCCOMB_X32_Y8_N22 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[105\]~feeder_55 LCCOMB_X32_Y9_N0 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[105\]~feeder_55 will be placed according to its previous placement at LCCOMB_X32_Y9_N0 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[87\]~feeder_65 LCCOMB_X32_Y8_N2 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[87\]~feeder_65 will be placed according to its previous placement at LCCOMB_X32_Y8_N2 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[101\]~feeder_56 LCCOMB_X32_Y9_N22 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[101\]~feeder_56 will be placed according to its previous placement at LCCOMB_X32_Y9_N22 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[83\]~feeder_66 LCCOMB_X32_Y7_N22 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[83\]~feeder_66 will be placed according to its previous placement at LCCOMB_X32_Y7_N22 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[102\]~feeder_57 LCCOMB_X32_Y9_N12 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[102\]~feeder_57 will be placed according to its previous placement at LCCOMB_X32_Y9_N12 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[146\]~feeder LCCOMB_X32_Y7_N24 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[146\]~feeder will be placed according to its previous placement at LCCOMB_X32_Y7_N24 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[85\]~feeder_67 LCCOMB_X32_Y7_N26 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[85\]~feeder_67 will be placed according to its previous placement at LCCOMB_X32_Y7_N26 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[103\]~feeder_58 LCCOMB_X32_Y9_N6 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[103\]~feeder_58 will be placed according to its previous placement at LCCOMB_X32_Y9_N6 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[98\]~feeder_59 LCCOMB_X32_Y9_N8 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[98\]~feeder_59 will be placed according to its previous placement at LCCOMB_X32_Y9_N8 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[111\]~feeder_50 LCCOMB_X32_Y7_N2 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[111\]~feeder_50 will be placed according to its previous placement at LCCOMB_X32_Y7_N2 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[99\]~feeder_60 LCCOMB_X32_Y9_N2 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[99\]~feeder_60 will be placed according to its previous placement at LCCOMB_X32_Y9_N2 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[107\]~feeder_51 LCCOMB_X32_Y7_N14 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[107\]~feeder_51 will be placed according to its previous placement at LCCOMB_X32_Y7_N14 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[92\]~feeder_61 LCCOMB_X32_Y8_N16 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[92\]~feeder_61 will be placed according to its previous placement at LCCOMB_X32_Y8_N16 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[108\]~feeder_52 LCCOMB_X32_Y7_N0 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[108\]~feeder_52 will be placed according to its previous placement at LCCOMB_X32_Y7_N0 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[110\]~feeder_49 LCCOMB_X32_Y7_N20 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[110\]~feeder_49 will be placed according to its previous placement at LCCOMB_X32_Y7_N20 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[94\]~feeder_62 LCCOMB_X32_Y8_N8 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[94\]~feeder_62 will be placed according to its previous placement at LCCOMB_X32_Y8_N8 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""} { "Warning" "WFITCC_FITCC_QID_IGNORE_USER_LOCATION_ASSIGNMENT" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[145\]~feeder_30 LCCOMB_X32_Y7_N6 LogicLock region fifo_top:u_fifo_top " "Node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\|dffs\[145\]~feeder_30 will be placed according to its previous placement at LCCOMB_X32_Y7_N6 and ignore the location assignment to LogicLock region fifo_top:u_fifo_top " {  } {  } 0 171095 "Node %1!s! will be placed according to its previous placement at %2!s! and ignore the location assignment to %3!s! " 0 0 "Quartus II" 0 -1 1610283006119 ""}  } {  } 0 171094 "Ignoring location assignments for the following nodes because they are being preserved at their previous Fitter locations." 0 0 "Fitter" 0 -1 1610283006119 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1610283006197 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 180 10000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 180 degrees (10000 ps) for clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 280 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1610283006197 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1610283006197 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610283006203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610283006203 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1610283006203 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1610283006203 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/researchprogram/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/researchprogram/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 6562 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610283006206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/researchprogram/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/researchprogram/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 6564 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610283006206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/researchprogram/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/researchprogram/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 6566 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610283006206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/researchprogram/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/researchprogram/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 6568 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610283006206 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/researchprogram/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/researchprogram/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 6570 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1610283006206 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1610283006206 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1610283006207 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1610283006210 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "altera_internal_jtag~TCKUTAPclkctrl Global Clock " "Promoted altera_internal_jtag~TCKUTAPclkctrl to use location or clock signal Global Clock" {  } { { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 6591 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610283006505 ""}  } { { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 6075 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610283006505 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Promoted node clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl Global Clock CLKCTRL_G3 " "Promoted clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl to use location or clock signal Global Clock CLKCTRL_G3" {  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 50 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_tree:u_clock_tree|pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0]~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 6574 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610283006506 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 92 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_tree:u_clock_tree|pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610283006506 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Promoted node clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl Global Clock CLKCTRL_G4 " "Promoted clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|wire_pll1_clk\[1\]~clkctrl to use location or clock signal Global Clock CLKCTRL_G4" {  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 50 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_tree:u_clock_tree|pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[1]~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 6581 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610283006506 ""}  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 92 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_tree:u_clock_tree|pll1:pll1_inst|altpll:altpll_component|pll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610283006506 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Promoted node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~clkctrl Global Clock " "Promoted fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~clkctrl to use location or clock signal Global Clock" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 2455 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610283006506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 1999 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006506 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node fifo_top:u_fifo_top\|fpga_training_stp:fpga_training_stp_fifo\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 765 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006506 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1610283006506 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_top:u_fifo_top|fpga_training_stp:fpga_training_stp_fifo|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 1492 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610283006506 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "key_top:u_key_top\|key:key_lable\[2\].u_key\|key_press~0  " "Promoted node key_top:u_key_top\|key:key_lable\[2\].u_key\|key_press~0 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "key_top:u_key_top\|key:key_lable\[2\].u_key\|key_press~0clkctrl Global Clock " "Promoted key_top:u_key_top\|key:key_lable\[2\].u_key\|key_press~0clkctrl to use location or clock signal Global Clock" {  } { { "../../../User/Verilog/key/key.v" "" { Text "D:/project/fpga_training/User/Verilog/key/key.v" 9 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_top:u_key_top|key:key_lable[2].u_key|key_press~0clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3508 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610283006507 ""}  } { { "../../../User/Verilog/key/key.v" "" { Text "D:/project/fpga_training/User/Verilog/key/key.v" 9 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_top:u_key_top|key:key_lable[2].u_key|key_press~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3184 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610283006507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "led_top:u_led_top\|next_st.S0~5  " "Promoted node led_top:u_led_top\|next_st.S0~5 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "led_top:u_led_top\|next_st.S0~5clkctrl Global Clock " "Promoted led_top:u_led_top\|next_st.S0~5clkctrl to use location or clock signal Global Clock" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 23 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_top:u_led_top|next_st.S0~5clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3563 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610283006507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_top:u_led_top\|next_st.S1~0 " "Destination node led_top:u_led_top\|next_st.S1~0" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 23 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_top:u_led_top|next_st.S1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3534 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_top:u_led_top\|next_st.S1~2 " "Destination node led_top:u_led_top\|next_st.S1~2" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 23 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_top:u_led_top|next_st.S1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3536 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_top:u_led_top\|next_st.S3~2 " "Destination node led_top:u_led_top\|next_st.S3~2" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 23 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_top:u_led_top|next_st.S3~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3541 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_top:u_led_top\|next_st.S2~2 " "Destination node led_top:u_led_top\|next_st.S2~2" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 23 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_top:u_led_top|next_st.S2~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3546 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_top:u_led_top\|next_st.S0~2 " "Destination node led_top:u_led_top\|next_st.S0~2" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 23 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_top:u_led_top|next_st.S0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3551 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_top:u_led_top\|next_st.S4~2 " "Destination node led_top:u_led_top\|next_st.S4~2" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 23 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_top:u_led_top|next_st.S4~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3556 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006507 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1610283006507 ""}  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 23 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_top:u_led_top|next_st.S0~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3562 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610283006507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Promoted node ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~clkctrl Global Clock " "Promoted ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~clkctrl to use location or clock signal Global Clock" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 5554 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610283006508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 5115 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node ram_top:u_ram_top\|fpga_training_stp:fpga_training_stp_ram\|sld_signaltap:sld_signaltap_component\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3791 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006508 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1610283006508 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_top:u_ram_top|fpga_training_stp:fpga_training_stp_ram|sld_signaltap:sld_signaltap_component|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 4522 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610283006508 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "sys_clk~inputclkctrl Global Clock CLKCTRL_G1 " "Promoted sys_clk~inputclkctrl to use location or clock signal Global Clock CLKCTRL_G1" {  } { { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 16 0 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~inputclkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 6572 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610283006508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_tree:u_clock_tree\|pll_locked~reg0 " "Destination node clock_tree:u_clock_tree\|pll_locked~reg0" {  } { { "../../../User/Verilog/clock_tree.v" "" { Text "D:/project/fpga_training/User/Verilog/clock_tree.v" 40 0 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_tree:u_clock_tree|pll_locked~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 329 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006508 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1610283006508 ""}  } { { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 16 0 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 6540 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610283006508 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_init_done  " "Promoted node sys_init_done " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "sys_init_done~clkctrl Global Clock " "Promoted sys_init_done~clkctrl to use location or clock signal Global Clock" {  } { { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 37 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_init_done~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 6588 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610283006508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_top:u_fifo_top\|fifo_enable " "Destination node fifo_top:u_fifo_top\|fifo_enable" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 26 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_top:u_fifo_top|fifo_enable } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 529 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "fifo_top:u_fifo_top\|fifo_rd_req " "Destination node fifo_top:u_fifo_top\|fifo_rd_req" {  } { { "../../../User/Verilog/fifo_controller/fifo_top.v" "" { Text "D:/project/fpga_training/User/Verilog/fifo_controller/fifo_top.v" 19 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/researchprogram/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fifo_top:u_fifo_top\|fifo_rd_req" } } } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_top:u_fifo_top|fifo_rd_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 535 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_top:u_key_top\|key:key_lable\[0\].u_key\|key_press~0 " "Destination node key_top:u_key_top\|key:key_lable\[0\].u_key\|key_press~0" {  } { { "../../../User/Verilog/key/key.v" "" { Text "D:/project/fpga_training/User/Verilog/key/key.v" 9 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_top:u_key_top|key:key_lable[0].u_key|key_press~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3182 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_top:u_key_top\|key:key_lable\[1\].u_key\|key_press~0 " "Destination node key_top:u_key_top\|key:key_lable\[1\].u_key\|key_press~0" {  } { { "../../../User/Verilog/key/key.v" "" { Text "D:/project/fpga_training/User/Verilog/key/key.v" 9 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_top:u_key_top|key:key_lable[1].u_key|key_press~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3183 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_top:u_key_top\|key:key_lable\[2\].u_key\|key_press~0 " "Destination node key_top:u_key_top\|key:key_lable\[2\].u_key\|key_press~0" {  } { { "../../../User/Verilog/key/key.v" "" { Text "D:/project/fpga_training/User/Verilog/key/key.v" 9 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_top:u_key_top|key:key_lable[2].u_key|key_press~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3184 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_top:u_key_top\|key:key_lable\[3\].u_key\|key_press~0 " "Destination node key_top:u_key_top\|key:key_lable\[3\].u_key\|key_press~0" {  } { { "../../../User/Verilog/key/key.v" "" { Text "D:/project/fpga_training/User/Verilog/key/key.v" 9 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key_top:u_key_top|key:key_lable[3].u_key|key_press~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3185 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_top:u_led_top\|next_st.S1~2 " "Destination node led_top:u_led_top\|next_st.S1~2" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 23 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_top:u_led_top|next_st.S1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3536 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_top:u_led_top\|next_st.S3~2 " "Destination node led_top:u_led_top\|next_st.S3~2" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 23 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_top:u_led_top|next_st.S3~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3541 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_top:u_led_top\|next_st.S2~2 " "Destination node led_top:u_led_top\|next_st.S2~2" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 23 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_top:u_led_top|next_st.S2~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3546 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led_top:u_led_top\|next_st.S1~0 " "Destination node led_top:u_led_top\|next_st.S1~0" {  } { { "../../../User/Verilog/led_top.v" "" { Text "D:/project/fpga_training/User/Verilog/led_top.v" 23 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led_top:u_led_top|next_st.S1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 3534 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006508 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1610283006508 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1610283006508 ""}  } { { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 37 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_init_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610283006508 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sys_rstn~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Promoted node sys_rstn~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "sys_rstn~inputclkctrl Global Clock CLKCTRL_G0 " "Promoted sys_rstn~inputclkctrl to use location or clock signal Global Clock CLKCTRL_G0" {  } { { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 17 0 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rstn~inputclkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 6579 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1610283006509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sys_init_done " "Destination node sys_init_done" {  } { { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 37 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_init_done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 277 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006509 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_tree:u_clock_tree\|pll_rstn " "Destination node clock_tree:u_clock_tree\|pll_rstn" {  } { { "../../../User/Verilog/clock_tree.v" "" { Text "D:/project/fpga_training/User/Verilog/clock_tree.v" 18 -1 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_tree:u_clock_tree|pll_rstn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1610283006509 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1610283006509 ""}  } { { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 17 0 0 } } { "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/researchprogram/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rstn~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 0 { 0 ""} 0 6535 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1610283006509 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1610283006658 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610283006662 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1610283006912 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610283006916 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1610283006922 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1610283006926 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1610283006926 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1610283006930 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1610283006932 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1610283006936 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1610283006936 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 clk\[0\] eco_atom~output " "PLL \"clock_tree:u_clock_tree\|pll1:pll1_inst\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"eco_atom~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll1_altpll.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/db/pll1_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/researchprogram/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../Verilog/ipcores/pll1/pll1.v" "" { Text "D:/project/fpga_training/Project/Fpga_syn/Verilog/ipcores/pll1/pll1.v" 103 0 0 } } { "../../../User/Verilog/clock_tree.v" "" { Text "D:/project/fpga_training/User/Verilog/clock_tree.v" 74 0 0 } } { "../../../User/Verilog/top.v" "" { Text "D:/project/fpga_training/User/Verilog/top.v" 49 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1610283006955 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock_tree:u_clock_tree\|pll_locked " "Node \"clock_tree:u_clock_tree\|pll_locked\" is assigned to location or region, but does not exist in design" {  } { { "c:/researchprogram/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/researchprogram/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_tree:u_clock_tree\|pll_locked" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1610283007136 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1610283007136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1610283007319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610283007436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1610283007607 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1610283007612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610283007612 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1610283007617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "100.00 " "Router is attempting to preserve 100.00 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1610283007936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "D:/project/fpga_training/Project/Fpga_syn/fpga_trainning/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1610283007985 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1610283007985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610283008029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1610283008029 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1610283008029 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1610283008029 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1610283008070 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610283008119 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610283008330 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1610283008375 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1610283008658 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1610283008705 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_4ii1 " "Entity dcfifo_4ii1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1610283008708 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_vu8:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1610283008708 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1610283008708 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1610283008708 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1610283008708 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1610283008708 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1610283008708 ""}
{ "Info" "ISTA_SDC_FOUND" "../Script/fpga_training.sdc " "Reading SDC File: '../Script/fpga_training.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1610283008729 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1610283008730 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 180.00 -duty_cycle 40.00 -name \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase 180.00 -duty_cycle 40.00 -name \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1610283008730 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1610283008730 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_rstn " "Node: sys_rstn was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1610283008762 "|top|sys_rstn"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1610283008776 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1610283008776 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "sys_clk (Rise) sys_clk (Rise) setup and hold " "From sys_clk (Rise) to sys_clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1610283008776 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1610283008776 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1610283008776 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1610283008776 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1610283008776 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1610283008776 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1610283008777 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1610283008777 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1610283008777 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1610283008777 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1610283008777 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1610283008777 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  20.000 u_clock_tree\|pll1_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1610283008777 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1610283008777 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1610283008834 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1610283010029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5383 " "Peak virtual memory: 5383 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610283010478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 20:50:10 2021 " "Processing ended: Sun Jan 10 20:50:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610283010478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610283010478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610283010478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1610283010478 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1610283011681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610283011681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 20:50:11 2021 " "Processing started: Sun Jan 10 20:50:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610283011681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1610283011681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1610283011681 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1610283012239 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1610283012259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610283012471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 20:50:12 2021 " "Processing ended: Sun Jan 10 20:50:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610283012471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610283012471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610283012471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1610283012471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1610283013775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Compiler Database Interface Quartus II 64-Bit " "Running Quartus II 64-Bit Compiler Database Interface" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610283013775 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 10 20:50:13 2021 " "Processing started: Sun Jan 10 20:50:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610283013775 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Compiler Database Interface" 0 -1 1610283013775 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb -t c:/researchprogram/altera/13.1/quartus/common/tcl/internal/eco_flow_finalize.tcl top top 0 " "Command: quartus_cdb -t c:/researchprogram/altera/13.1/quartus/common/tcl/internal/eco_flow_finalize.tcl top top 0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Compiler Database Interface" 0 -1 1610283013775 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "top top 0 " "Quartus(args): top top 0" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Compiler Database Interface" 0 -1 1610283013775 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/researchprogram/altera/13.1/quartus/common/tcl/internal/eco_flow_finalize.tcl " "Evaluation of Tcl script c:/researchprogram/altera/13.1/quartus/common/tcl/internal/eco_flow_finalize.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Compiler Database Interface" 0 -1 1610283014254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Compiler Database Interface 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Compiler Database Interface was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4661 " "Peak virtual memory: 4661 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610283014254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 10 20:50:14 2021 " "Processing ended: Sun Jan 10 20:50:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610283014254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610283014254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610283014254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1610283014254 ""}
{ "Info" "IFLOW_ERROR_COUNT" "ECO Fitting 0 s 40 s " "Quartus II ECO Fitting was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1610283014828 ""}
{ "Info" "IFLOW_ERROR_COUNT" "ECO Fitting 0 s 40 s " "Quartus II ECO Fitting was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1610283014828 ""}
