Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu May 23 22:29:38 2024
| Host         : DESKTOP-PGGP91I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-6   Critical Warning  No common primary clock between related clocks      1           
TIMING-7   Critical Warning  No common node between related clocks               1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         343         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-18  Warning           Missing input or output delay                       5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (343)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1565)
5. checking no_input_delay (14)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (343)
--------------------------
 There are 343 register/latch pins with no clock driven by root clock pin: i_top_pclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1565)
---------------------------------------------------
 There are 1565 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.181        0.000                      0                 1036        0.143        0.000                      0                 1036        3.000        0.000                       0                   257  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clock_gen/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 20.000}     40.000          25.000          
  clk_out2_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         29.064        0.000                      0                  662        0.162        0.000                      0                  662       19.500        0.000                       0                    91  
  clk_out2_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                   4.290        0.000                      0                  303        0.143        0.000                      0                  303        4.500        0.000                       0                   160  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       36.894        0.000                      0                   21        0.866        0.000                      0                   21  
**async_default**   sys_clk_pin         clk_out1_clk_wiz_0        3.181        0.000                      0                    2        1.378        0.000                      0                    2  
**async_default**   sys_clk_pin         sys_clk_pin               5.908        0.000                      0                   48        0.756        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)              sys_clk_pin                             
(none)                                  clk_out1_clk_wiz_0  
(none)                                  sys_clk_pin         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_gen/inst/clk_in1
  To Clock:  clock_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.064ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_5__0/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.038ns  (logic 2.537ns (25.273%)  route 7.501ns (74.727%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDCE (Prop_fdce_C_Q)         0.419     1.957 r  display_interface/vga_timing_signals/vc_reg[3]/Q
                         net (fo=8, routed)           1.354     3.311    display_interface/vga_timing_signals_n_22
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.299     3.610 r  display_interface/ram_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     3.610    display_interface/vga_timing_signals/S[0]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.143 r  display_interface/vga_timing_signals/ram_reg_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.143    display_interface/vga_timing_signals/ram_reg_0_0_i_6_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.362 r  display_interface/vga_timing_signals/ram_reg_mux_sel_b_pos_0__10_i_3/O[0]
                         net (fo=1, routed)           0.584     4.946    display_interface/vga_timing_signals/o_pix_addr0[11]
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     5.791 r  display_interface/vga_timing_signals/ram_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.791    display_interface/vga_timing_signals/ram_reg_0_0_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.013 r  display_interface/vga_timing_signals/ram_reg_mux_sel_b_pos_0__10_i_1/O[0]
                         net (fo=36, routed)          5.564    11.576    pixel_memory/o_pix_addr[8]
    RAMB36_X0Y3          RAMB36E1                                     r  pixel_memory/ram_reg_1_5__0/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.486    41.489    pixel_memory/clk_out1
    RAMB36_X0Y3          RAMB36E1                                     r  pixel_memory/ram_reg_1_5__0/CLKBWRCLK
                         clock pessimism             -0.001    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.741    40.641    pixel_memory/ram_reg_1_5__0
  -------------------------------------------------------------------
                         required time                         40.641    
                         arrival time                         -11.576    
  -------------------------------------------------------------------
                         slack                                 29.064    

Slack (MET) :             29.397ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_0_5/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.700ns  (logic 2.537ns (26.154%)  route 7.163ns (73.846%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDCE (Prop_fdce_C_Q)         0.419     1.957 r  display_interface/vga_timing_signals/vc_reg[3]/Q
                         net (fo=8, routed)           1.354     3.311    display_interface/vga_timing_signals_n_22
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.299     3.610 r  display_interface/ram_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     3.610    display_interface/vga_timing_signals/S[0]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.143 r  display_interface/vga_timing_signals/ram_reg_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.143    display_interface/vga_timing_signals/ram_reg_0_0_i_6_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.362 r  display_interface/vga_timing_signals/ram_reg_mux_sel_b_pos_0__10_i_3/O[0]
                         net (fo=1, routed)           0.584     4.946    display_interface/vga_timing_signals/o_pix_addr0[11]
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     5.791 r  display_interface/vga_timing_signals/ram_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.791    display_interface/vga_timing_signals/ram_reg_0_0_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.013 r  display_interface/vga_timing_signals/ram_reg_mux_sel_b_pos_0__10_i_1/O[0]
                         net (fo=36, routed)          5.226    11.238    pixel_memory/o_pix_addr[8]
    RAMB36_X0Y4          RAMB36E1                                     r  pixel_memory/ram_reg_0_5/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.481    41.484    pixel_memory/clk_out1
    RAMB36_X0Y4          RAMB36E1                                     r  pixel_memory/ram_reg_0_5/CLKBWRCLK
                         clock pessimism             -0.001    41.483    
                         clock uncertainty           -0.106    41.377    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.741    40.636    pixel_memory/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.636    
                         arrival time                         -11.238    
  -------------------------------------------------------------------
                         slack                                 29.397    

Slack (MET) :             29.671ns  (required time - arrival time)
  Source:                 pixel_memory/ram_reg_0_5/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            make_gray/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.077ns  (logic 4.260ns (42.276%)  route 5.817ns (57.724%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 41.423 - 40.000 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.598     1.600    pixel_memory/clk_out1
    RAMB36_X0Y4          RAMB36E1                                     r  pixel_memory/ram_reg_0_5/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.872     4.472 r  pixel_memory/ram_reg_0_5/CASCADEOUTB
                         net (fo=1, routed)           0.065     4.537    pixel_memory/ram_reg_0_5_n_1
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425     4.962 r  pixel_memory/ram_reg_1_5/DOBDO[0]
                         net (fo=2, routed)           2.694     7.657    pixel_memory/ram_reg_1_5_n_67
    SLICE_X28Y72         LUT4 (Prop_lut4_I3_O)        0.150     7.807 r  pixel_memory/pixel[5]_i_2/O
                         net (fo=4, routed)           1.335     9.142    pixel_memory/o_bram_pix_data[5]
    SLICE_X36Y75         LUT6 (Prop_lut6_I2_O)        0.332     9.474 r  pixel_memory/data_out[11]_i_8/O
                         net (fo=4, routed)           1.019    10.493    pixel_memory/data_out[11]_i_8_n_0
    SLICE_X40Y74         LUT3 (Prop_lut3_I0_O)        0.154    10.647 r  pixel_memory/data_out[10]_i_2/O
                         net (fo=3, routed)           0.703    11.350    pixel_memory/data_out1[2]
    SLICE_X40Y74         LUT6 (Prop_lut6_I5_O)        0.327    11.677 r  pixel_memory/data_out[9]_i_1/O
                         net (fo=1, routed)           0.000    11.677    make_gray/D[1]
    SLICE_X40Y74         FDRE                                         r  make_gray/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.420    41.423    make_gray/clk_out1
    SLICE_X40Y74         FDRE                                         r  make_gray/data_out_reg[9]/C
                         clock pessimism             -0.001    41.422    
                         clock uncertainty           -0.106    41.315    
    SLICE_X40Y74         FDRE (Setup_fdre_C_D)        0.032    41.347    make_gray/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         41.347    
                         arrival time                         -11.677    
  -------------------------------------------------------------------
                         slack                                 29.671    

Slack (MET) :             29.677ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_5__0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.426ns  (logic 2.220ns (23.553%)  route 7.206ns (76.447%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDCE (Prop_fdce_C_Q)         0.419     1.957 r  display_interface/vga_timing_signals/vc_reg[3]/Q
                         net (fo=8, routed)           1.354     3.311    display_interface/vga_timing_signals_n_22
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.299     3.610 r  display_interface/ram_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     3.610    display_interface/vga_timing_signals/S[0]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.188 r  display_interface/vga_timing_signals/ram_reg_0_0_i_6/O[2]
                         net (fo=1, routed)           0.611     4.799    display_interface/vga_timing_signals/o_pix_addr0[9]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     5.501 r  display_interface/vga_timing_signals/ram_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.501    display_interface/vga_timing_signals/ram_reg_0_0_i_4_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.723 r  display_interface/vga_timing_signals/ram_reg_0_0_i_3/O[0]
                         net (fo=36, routed)          5.240    10.964    pixel_memory/o_pix_addr[4]
    RAMB36_X0Y3          RAMB36E1                                     r  pixel_memory/ram_reg_1_5__0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.486    41.489    pixel_memory/clk_out1
    RAMB36_X0Y3          RAMB36E1                                     r  pixel_memory/ram_reg_1_5__0/CLKBWRCLK
                         clock pessimism             -0.001    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.741    40.641    pixel_memory/ram_reg_1_5__0
  -------------------------------------------------------------------
                         required time                         40.641    
                         arrival time                         -10.964    
  -------------------------------------------------------------------
                         slack                                 29.677    

Slack (MET) :             29.686ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_5__0/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 2.966ns (30.530%)  route 6.749ns (69.470%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDCE (Prop_fdce_C_Q)         0.419     1.957 r  display_interface/vga_timing_signals/vc_reg[3]/Q
                         net (fo=8, routed)           1.354     3.311    display_interface/vga_timing_signals_n_22
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.299     3.610 r  display_interface/ram_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     3.610    display_interface/vga_timing_signals/S[0]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.143 r  display_interface/vga_timing_signals/ram_reg_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.143    display_interface/vga_timing_signals/ram_reg_0_0_i_6_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.362 r  display_interface/vga_timing_signals/ram_reg_mux_sel_b_pos_0__10_i_3/O[0]
                         net (fo=1, routed)           0.584     4.946    display_interface/vga_timing_signals/o_pix_addr0[11]
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     5.791 r  display_interface/vga_timing_signals/ram_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.791    display_interface/vga_timing_signals/ram_reg_0_0_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     6.139 f  display_interface/vga_timing_signals/ram_reg_mux_sel_b_pos_0__10_i_1/O[1]
                         net (fo=26, routed)          1.000     7.139    display_interface/vga_timing_signals/o_pix_addr[9]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.303     7.442 r  display_interface/vga_timing_signals/ram_reg_1_0__0_i_2/O
                         net (fo=12, routed)          3.811    11.253    pixel_memory/ram_reg_1_0__0_1
    RAMB36_X0Y3          RAMB36E1                                     r  pixel_memory/ram_reg_1_5__0/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.486    41.489    pixel_memory/clk_out1
    RAMB36_X0Y3          RAMB36E1                                     r  pixel_memory/ram_reg_1_5__0/CLKBWRCLK
                         clock pessimism             -0.001    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.939    pixel_memory/ram_reg_1_5__0
  -------------------------------------------------------------------
                         required time                         40.939    
                         arrival time                         -11.253    
  -------------------------------------------------------------------
                         slack                                 29.686    

Slack (MET) :             29.732ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_5/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.362ns  (logic 2.537ns (27.098%)  route 6.825ns (72.902%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 41.481 - 40.000 ) 
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDCE (Prop_fdce_C_Q)         0.419     1.957 r  display_interface/vga_timing_signals/vc_reg[3]/Q
                         net (fo=8, routed)           1.354     3.311    display_interface/vga_timing_signals_n_22
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.299     3.610 r  display_interface/ram_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     3.610    display_interface/vga_timing_signals/S[0]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.143 r  display_interface/vga_timing_signals/ram_reg_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.143    display_interface/vga_timing_signals/ram_reg_0_0_i_6_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.362 r  display_interface/vga_timing_signals/ram_reg_mux_sel_b_pos_0__10_i_3/O[0]
                         net (fo=1, routed)           0.584     4.946    display_interface/vga_timing_signals/o_pix_addr0[11]
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     5.791 r  display_interface/vga_timing_signals/ram_reg_0_0_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.791    display_interface/vga_timing_signals/ram_reg_0_0_i_3_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.013 r  display_interface/vga_timing_signals/ram_reg_mux_sel_b_pos_0__10_i_1/O[0]
                         net (fo=36, routed)          4.888    10.900    pixel_memory/o_pix_addr[8]
    RAMB36_X0Y5          RAMB36E1                                     r  pixel_memory/ram_reg_1_5/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.478    41.481    pixel_memory/clk_out1
    RAMB36_X0Y5          RAMB36E1                                     r  pixel_memory/ram_reg_1_5/CLKBWRCLK
                         clock pessimism             -0.001    41.480    
                         clock uncertainty           -0.106    41.374    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.741    40.633    pixel_memory/ram_reg_1_5
  -------------------------------------------------------------------
                         required time                         40.633    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                 29.732    

Slack (MET) :             29.733ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_5__0/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 2.345ns (25.036%)  route 7.022ns (74.964%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDCE (Prop_fdce_C_Q)         0.419     1.957 r  display_interface/vga_timing_signals/vc_reg[3]/Q
                         net (fo=8, routed)           1.354     3.311    display_interface/vga_timing_signals_n_22
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.299     3.610 r  display_interface/ram_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     3.610    display_interface/vga_timing_signals/S[0]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.143 r  display_interface/vga_timing_signals/ram_reg_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.143    display_interface/vga_timing_signals/ram_reg_0_0_i_6_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.362 r  display_interface/vga_timing_signals/ram_reg_mux_sel_b_pos_0__10_i_3/O[0]
                         net (fo=1, routed)           0.584     4.946    display_interface/vga_timing_signals/o_pix_addr0[11]
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.875     5.821 r  display_interface/vga_timing_signals/ram_reg_0_0_i_3/O[2]
                         net (fo=36, routed)          5.084    10.905    pixel_memory/o_pix_addr[6]
    RAMB36_X0Y3          RAMB36E1                                     r  pixel_memory/ram_reg_1_5__0/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.486    41.489    pixel_memory/clk_out1
    RAMB36_X0Y3          RAMB36E1                                     r  pixel_memory/ram_reg_1_5__0/CLKBWRCLK
                         clock pessimism             -0.001    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.744    40.638    pixel_memory/ram_reg_1_5__0
  -------------------------------------------------------------------
                         required time                         40.638    
                         arrival time                         -10.905    
  -------------------------------------------------------------------
                         slack                                 29.733    

Slack (MET) :             29.841ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_5__0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.254ns  (logic 2.405ns (25.988%)  route 6.849ns (74.012%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDCE (Prop_fdce_C_Q)         0.419     1.957 r  display_interface/vga_timing_signals/vc_reg[3]/Q
                         net (fo=8, routed)           1.354     3.311    display_interface/vga_timing_signals_n_22
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.299     3.610 r  display_interface/ram_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     3.610    display_interface/vga_timing_signals/S[0]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.143 r  display_interface/vga_timing_signals/ram_reg_0_0_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.143    display_interface/vga_timing_signals/ram_reg_0_0_i_6_n_0
    SLICE_X30Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.362 r  display_interface/vga_timing_signals/ram_reg_mux_sel_b_pos_0__10_i_3/O[0]
                         net (fo=1, routed)           0.584     4.946    display_interface/vga_timing_signals/o_pix_addr0[11]
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.935     5.881 r  display_interface/vga_timing_signals/ram_reg_0_0_i_3/O[3]
                         net (fo=36, routed)          4.912    10.792    pixel_memory/o_pix_addr[7]
    RAMB36_X0Y3          RAMB36E1                                     r  pixel_memory/ram_reg_1_5__0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.486    41.489    pixel_memory/clk_out1
    RAMB36_X0Y3          RAMB36E1                                     r  pixel_memory/ram_reg_1_5__0/CLKBWRCLK
                         clock pessimism             -0.001    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.748    40.634    pixel_memory/ram_reg_1_5__0
  -------------------------------------------------------------------
                         required time                         40.634    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                 29.841    

Slack (MET) :             29.906ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_5__0/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 2.332ns (25.367%)  route 6.861ns (74.633%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 41.489 - 40.000 ) 
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDCE (Prop_fdce_C_Q)         0.419     1.957 r  display_interface/vga_timing_signals/vc_reg[3]/Q
                         net (fo=8, routed)           1.354     3.311    display_interface/vga_timing_signals_n_22
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.299     3.610 r  display_interface/ram_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     3.610    display_interface/vga_timing_signals/S[0]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.188 r  display_interface/vga_timing_signals/ram_reg_0_0_i_6/O[2]
                         net (fo=1, routed)           0.611     4.799    display_interface/vga_timing_signals/o_pix_addr0[9]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     5.501 r  display_interface/vga_timing_signals/ram_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.501    display_interface/vga_timing_signals/ram_reg_0_0_i_4_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.835 r  display_interface/vga_timing_signals/ram_reg_0_0_i_3/O[1]
                         net (fo=36, routed)          4.896    10.731    pixel_memory/o_pix_addr[5]
    RAMB36_X0Y3          RAMB36E1                                     r  pixel_memory/ram_reg_1_5__0/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.486    41.489    pixel_memory/clk_out1
    RAMB36_X0Y3          RAMB36E1                                     r  pixel_memory/ram_reg_1_5__0/CLKBWRCLK
                         clock pessimism             -0.001    41.488    
                         clock uncertainty           -0.106    41.382    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.745    40.637    pixel_memory/ram_reg_1_5__0
  -------------------------------------------------------------------
                         required time                         40.637    
                         arrival time                         -10.731    
  -------------------------------------------------------------------
                         slack                                 29.906    

Slack (MET) :             30.010ns  (required time - arrival time)
  Source:                 display_interface/vga_timing_signals/vc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_0_5/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 2.220ns (24.429%)  route 6.868ns (75.571%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 41.484 - 40.000 ) 
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDCE (Prop_fdce_C_Q)         0.419     1.957 r  display_interface/vga_timing_signals/vc_reg[3]/Q
                         net (fo=8, routed)           1.354     3.311    display_interface/vga_timing_signals_n_22
    SLICE_X30Y75         LUT2 (Prop_lut2_I0_O)        0.299     3.610 r  display_interface/ram_reg_0_0_i_12/O
                         net (fo=1, routed)           0.000     3.610    display_interface/vga_timing_signals/S[0]
    SLICE_X30Y75         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     4.188 r  display_interface/vga_timing_signals/ram_reg_0_0_i_6/O[2]
                         net (fo=1, routed)           0.611     4.799    display_interface/vga_timing_signals/o_pix_addr0[9]
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.702     5.501 r  display_interface/vga_timing_signals/ram_reg_0_0_i_4/CO[3]
                         net (fo=1, routed)           0.000     5.501    display_interface/vga_timing_signals/ram_reg_0_0_i_4_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.723 r  display_interface/vga_timing_signals/ram_reg_0_0_i_3/O[0]
                         net (fo=36, routed)          4.902    10.626    pixel_memory/o_pix_addr[4]
    RAMB36_X0Y4          RAMB36E1                                     r  pixel_memory/ram_reg_0_5/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.481    41.484    pixel_memory/clk_out1
    RAMB36_X0Y4          RAMB36E1                                     r  pixel_memory/ram_reg_0_5/CLKBWRCLK
                         clock pessimism             -0.001    41.483    
                         clock uncertainty           -0.106    41.377    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.741    40.636    pixel_memory/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         40.636    
                         arrival time                         -10.626    
  -------------------------------------------------------------------
                         slack                                 30.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/hc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_6__0/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.595%)  route 0.512ns (78.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548     0.550    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y75         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  display_interface/vga_timing_signals/hc_reg[2]/Q
                         net (fo=40, routed)          0.512     1.203    pixel_memory/ADDRBWRADDR[1]
    RAMB36_X1Y15         RAMB36E1                                     r  pixel_memory/ram_reg_1_6__0/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.861     0.863    pixel_memory/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  pixel_memory/ram_reg_1_6__0/CLKBWRCLK
                         clock pessimism             -0.005     0.858    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     1.041    pixel_memory/ram_reg_1_6__0
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 inverse/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.209ns (39.620%)  route 0.319ns (60.380%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.550     0.552    inverse/clk_out1
    SLICE_X34Y72         FDRE                                         r  inverse/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  inverse/data_out_reg[5]/Q
                         net (fo=1, routed)           0.319     1.034    pixel_memory/pixel_reg[11][5]
    SLICE_X36Y74         LUT5 (Prop_lut5_I4_O)        0.045     1.079 r  pixel_memory/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000     1.079    pixel_memory_n_22
    SLICE_X36Y74         FDRE                                         r  pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.813     0.815    w_clk25m
    SLICE_X36Y74         FDRE                                         r  pixel_reg[5]/C
                         clock pessimism             -0.005     0.810    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.092     0.902    pixel_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 inverse/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.549     0.551    inverse/clk_out1
    SLICE_X38Y73         FDRE                                         r  inverse/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.148     0.699 r  inverse/data_out_reg[3]/Q
                         net (fo=1, routed)           0.059     0.758    pixel_memory/pixel_reg[11][3]
    SLICE_X38Y73         LUT5 (Prop_lut5_I4_O)        0.098     0.856 r  pixel_memory/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000     0.856    pixel_memory_n_24
    SLICE_X38Y73         FDRE                                         r  pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.814     0.816    w_clk25m
    SLICE_X38Y73         FDRE                                         r  pixel_reg[3]/C
                         clock pessimism             -0.266     0.551    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.120     0.671    pixel_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inverse/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.408%)  route 0.138ns (42.592%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.549     0.551    inverse/clk_out1
    SLICE_X36Y73         FDRE                                         r  inverse/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y73         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  inverse/data_out_reg[7]/Q
                         net (fo=1, routed)           0.138     0.830    pixel_memory/pixel_reg[11][7]
    SLICE_X38Y73         LUT5 (Prop_lut5_I4_O)        0.045     0.875 r  pixel_memory/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000     0.875    pixel_memory_n_20
    SLICE_X38Y73         FDRE                                         r  pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.814     0.816    w_clk25m
    SLICE_X38Y73         FDRE                                         r  pixel_reg[7]/C
                         clock pessimism             -0.253     0.564    
    SLICE_X38Y73         FDRE (Hold_fdre_C_D)         0.121     0.685    pixel_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 inverse/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548     0.550    inverse/clk_out1
    SLICE_X41Y74         FDRE                                         r  inverse/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.128     0.678 r  inverse/data_out_reg[10]/Q
                         net (fo=1, routed)           0.054     0.732    pixel_memory/pixel_reg[11][10]
    SLICE_X41Y74         LUT5 (Prop_lut5_I4_O)        0.099     0.831 r  pixel_memory/pixel[10]_i_1/O
                         net (fo=1, routed)           0.000     0.831    pixel_memory_n_17
    SLICE_X41Y74         FDRE                                         r  pixel_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.815     0.816    w_clk25m
    SLICE_X41Y74         FDRE                                         r  pixel_reg[10]/C
                         clock pessimism             -0.267     0.550    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.091     0.641    pixel_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 make_gray/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548     0.550    make_gray/clk_out1
    SLICE_X40Y74         FDRE                                         r  make_gray/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  make_gray/data_out_reg[10]/Q
                         net (fo=3, routed)           0.110     0.801    pixel_memory/pixel_reg[3][2]
    SLICE_X41Y74         LUT5 (Prop_lut5_I2_O)        0.045     0.846 r  pixel_memory/pixel[2]_i_1/O
                         net (fo=1, routed)           0.000     0.846    pixel_memory_n_25
    SLICE_X41Y74         FDRE                                         r  pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.815     0.816    w_clk25m
    SLICE_X41Y74         FDRE                                         r  pixel_reg[2]/C
                         clock pessimism             -0.254     0.563    
    SLICE_X41Y74         FDRE (Hold_fdre_C_D)         0.092     0.655    pixel_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/hc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_6__0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.141ns (19.854%)  route 0.569ns (80.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548     0.550    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y75         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  display_interface/vga_timing_signals/hc_reg[4]/Q
                         net (fo=39, routed)          0.569     1.260    pixel_memory/ADDRBWRADDR[3]
    RAMB36_X1Y15         RAMB36E1                                     r  pixel_memory/ram_reg_1_6__0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.861     0.863    pixel_memory/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  pixel_memory/ram_reg_1_6__0/CLKBWRCLK
                         clock pessimism             -0.005     0.858    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.041    pixel_memory/ram_reg_1_6__0
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/hc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.067%)  route 0.134ns (41.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548     0.550    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y74         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  display_interface/vga_timing_signals/hc_reg[6]/Q
                         net (fo=24, routed)          0.134     0.825    display_interface/vga_timing_signals/hc_reg[9]_0[5]
    SLICE_X32Y74         LUT6 (Prop_lut6_I4_O)        0.045     0.870 r  display_interface/vga_timing_signals/hc[8]_i_1/O
                         net (fo=1, routed)           0.000     0.870    display_interface/vga_timing_signals/hc[8]
    SLICE_X32Y74         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.813     0.815    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y74         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[8]/C
                         clock pessimism             -0.266     0.550    
    SLICE_X32Y74         FDCE (Hold_fdce_C_D)         0.092     0.642    display_interface/vga_timing_signals/hc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/vc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.379%)  route 0.150ns (44.621%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.549     0.551    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y76         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.141     0.692 r  display_interface/vga_timing_signals/vc_reg[0]/Q
                         net (fo=7, routed)           0.150     0.842    display_interface/vga_timing_signals/vc_reg_n_0_[0]
    SLICE_X33Y76         LUT6 (Prop_lut6_I3_O)        0.045     0.887 r  display_interface/vga_timing_signals/vc[4]_i_1/O
                         net (fo=1, routed)           0.000     0.887    display_interface/vga_timing_signals/vc[4]_i_1_n_0
    SLICE_X33Y76         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.814     0.816    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y76         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[4]/C
                         clock pessimism             -0.253     0.564    
    SLICE_X33Y76         FDCE (Hold_fdce_C_D)         0.091     0.655    display_interface/vga_timing_signals/vc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 display_interface/vga_timing_signals/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            pixel_memory/ram_reg_1_6__0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.128ns (18.937%)  route 0.548ns (81.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548     0.550    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y75         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDCE (Prop_fdce_C_Q)         0.128     0.678 r  display_interface/vga_timing_signals/hc_reg[3]/Q
                         net (fo=39, routed)          0.548     1.226    pixel_memory/ADDRBWRADDR[2]
    RAMB36_X1Y15         RAMB36E1                                     r  pixel_memory/ram_reg_1_6__0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.861     0.863    pixel_memory/clk_out1
    RAMB36_X1Y15         RAMB36E1                                     r  pixel_memory/ram_reg_1_6__0/CLKBWRCLK
                         clock pessimism             -0.005     0.858    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.129     0.987    pixel_memory/ram_reg_1_6__0
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y16     pixel_memory/ram_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y18     pixel_memory/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y9      pixel_memory/ram_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11     pixel_memory/ram_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12     pixel_memory/ram_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y9      pixel_memory/ram_reg_0_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y16     pixel_memory/ram_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y4      pixel_memory/ram_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y13     pixel_memory/ram_reg_0_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y13     pixel_memory/ram_reg_0_7/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y75     pixel_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y75     pixel_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y74     pixel_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y74     pixel_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y73     pixel_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y73     pixel_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y74     pixel_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y74     pixel_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y74     pixel_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y74     pixel_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y75     pixel_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y75     pixel_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y74     pixel_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y74     pixel_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y73     pixel_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y73     pixel_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y74     pixel_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y74     pixel_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y74     pixel_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y74     pixel_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    clock_gen/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.290ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.334ns (25.647%)  route 3.867ns (74.353%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.622     5.173    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X2Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.518     5.691 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/Q
                         net (fo=2, routed)           0.959     6.650    OV7670_cam/configure_cam/OV7670_Registers/Q[13]
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4/O
                         net (fo=1, routed)           0.402     7.177    OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124     7.301 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_2/O
                         net (fo=5, routed)           0.610     7.910    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[9]_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.034 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_4/O
                         net (fo=2, routed)           0.562     8.597    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.118     8.715 r  OV7670_cam/configure_cam/OV7670_config/timer[15]_i_2/O
                         net (fo=22, routed)          0.648     9.363    OV7670_cam/configure_cam/OV7670_config/timer
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.326     9.689 r  OV7670_cam/configure_cam/OV7670_config/timer[19]_i_1/O
                         net (fo=7, routed)           0.686    10.375    OV7670_cam/configure_cam/OV7670_config/timer[19]_i_1_n_0
    SLICE_X5Y63          FDSE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.499    14.870    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y63          FDSE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[14]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y63          FDSE (Setup_fdse_C_S)       -0.429    14.665    OV7670_cam/configure_cam/OV7670_config/timer_reg[14]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.334ns (25.647%)  route 3.867ns (74.353%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.622     5.173    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X2Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.518     5.691 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/Q
                         net (fo=2, routed)           0.959     6.650    OV7670_cam/configure_cam/OV7670_Registers/Q[13]
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4/O
                         net (fo=1, routed)           0.402     7.177    OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124     7.301 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_2/O
                         net (fo=5, routed)           0.610     7.910    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[9]_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.034 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_4/O
                         net (fo=2, routed)           0.562     8.597    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.118     8.715 r  OV7670_cam/configure_cam/OV7670_config/timer[15]_i_2/O
                         net (fo=22, routed)          0.648     9.363    OV7670_cam/configure_cam/OV7670_config/timer
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.326     9.689 r  OV7670_cam/configure_cam/OV7670_config/timer[19]_i_1/O
                         net (fo=7, routed)           0.686    10.375    OV7670_cam/configure_cam/OV7670_config/timer[19]_i_1_n_0
    SLICE_X5Y63          FDSE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.499    14.870    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y63          FDSE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[17]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y63          FDSE (Setup_fdse_C_S)       -0.429    14.665    OV7670_cam/configure_cam/OV7670_config/timer_reg[17]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[18]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.334ns (25.647%)  route 3.867ns (74.353%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.622     5.173    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X2Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.518     5.691 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/Q
                         net (fo=2, routed)           0.959     6.650    OV7670_cam/configure_cam/OV7670_Registers/Q[13]
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4/O
                         net (fo=1, routed)           0.402     7.177    OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124     7.301 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_2/O
                         net (fo=5, routed)           0.610     7.910    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[9]_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.034 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_4/O
                         net (fo=2, routed)           0.562     8.597    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.118     8.715 r  OV7670_cam/configure_cam/OV7670_config/timer[15]_i_2/O
                         net (fo=22, routed)          0.648     9.363    OV7670_cam/configure_cam/OV7670_config/timer
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.326     9.689 r  OV7670_cam/configure_cam/OV7670_config/timer[19]_i_1/O
                         net (fo=7, routed)           0.686    10.375    OV7670_cam/configure_cam/OV7670_config/timer[19]_i_1_n_0
    SLICE_X5Y63          FDSE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[18]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.499    14.870    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y63          FDSE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[18]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y63          FDSE (Setup_fdse_C_S)       -0.429    14.665    OV7670_cam/configure_cam/OV7670_config/timer_reg[18]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.334ns (25.647%)  route 3.867ns (74.353%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 14.870 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.622     5.173    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X2Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.518     5.691 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/Q
                         net (fo=2, routed)           0.959     6.650    OV7670_cam/configure_cam/OV7670_Registers/Q[13]
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4/O
                         net (fo=1, routed)           0.402     7.177    OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124     7.301 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_2/O
                         net (fo=5, routed)           0.610     7.910    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[9]_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.034 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_4/O
                         net (fo=2, routed)           0.562     8.597    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.118     8.715 r  OV7670_cam/configure_cam/OV7670_config/timer[15]_i_2/O
                         net (fo=22, routed)          0.648     9.363    OV7670_cam/configure_cam/OV7670_config/timer
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.326     9.689 r  OV7670_cam/configure_cam/OV7670_config/timer[19]_i_1/O
                         net (fo=7, routed)           0.686    10.375    OV7670_cam/configure_cam/OV7670_config/timer[19]_i_1_n_0
    SLICE_X5Y63          FDSE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.499    14.870    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y63          FDSE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[19]/C
                         clock pessimism              0.259    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X5Y63          FDSE (Setup_fdse_C_S)       -0.429    14.665    OV7670_cam/configure_cam/OV7670_config/timer_reg[19]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 1.334ns (25.658%)  route 3.865ns (74.342%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.622     5.173    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X2Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.518     5.691 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/Q
                         net (fo=2, routed)           0.959     6.650    OV7670_cam/configure_cam/OV7670_Registers/Q[13]
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4/O
                         net (fo=1, routed)           0.402     7.177    OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124     7.301 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_2/O
                         net (fo=5, routed)           0.610     7.910    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[9]_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.034 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_4/O
                         net (fo=2, routed)           0.562     8.597    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.118     8.715 r  OV7670_cam/configure_cam/OV7670_config/timer[15]_i_2/O
                         net (fo=22, routed)          0.648     9.363    OV7670_cam/configure_cam/OV7670_config/timer
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.326     9.689 r  OV7670_cam/configure_cam/OV7670_config/timer[19]_i_1/O
                         net (fo=7, routed)           0.683    10.373    OV7670_cam/configure_cam/OV7670_config/timer[19]_i_1_n_0
    SLICE_X5Y62          FDSE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.500    14.871    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y62          FDSE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[16]/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y62          FDSE (Setup_fdse_C_S)       -0.429    14.666    OV7670_cam/configure_cam/OV7670_config/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 1.334ns (25.658%)  route 3.865ns (74.342%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.622     5.173    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X2Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.518     5.691 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/Q
                         net (fo=2, routed)           0.959     6.650    OV7670_cam/configure_cam/OV7670_Registers/Q[13]
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4/O
                         net (fo=1, routed)           0.402     7.177    OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124     7.301 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_2/O
                         net (fo=5, routed)           0.610     7.910    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[9]_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.034 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_4/O
                         net (fo=2, routed)           0.562     8.597    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.118     8.715 r  OV7670_cam/configure_cam/OV7670_config/timer[15]_i_2/O
                         net (fo=22, routed)          0.648     9.363    OV7670_cam/configure_cam/OV7670_config/timer
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.326     9.689 r  OV7670_cam/configure_cam/OV7670_config/timer[19]_i_1/O
                         net (fo=7, routed)           0.683    10.373    OV7670_cam/configure_cam/OV7670_config/timer[19]_i_1_n_0
    SLICE_X5Y62          FDSE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.500    14.871    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y62          FDSE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[6]/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y62          FDSE (Setup_fdse_C_S)       -0.429    14.666    OV7670_cam/configure_cam/OV7670_config/timer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.199ns  (logic 1.334ns (25.658%)  route 3.865ns (74.342%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.622     5.173    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X2Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.518     5.691 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/Q
                         net (fo=2, routed)           0.959     6.650    OV7670_cam/configure_cam/OV7670_Registers/Q[13]
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4/O
                         net (fo=1, routed)           0.402     7.177    OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124     7.301 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_2/O
                         net (fo=5, routed)           0.610     7.910    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[9]_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.034 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_4/O
                         net (fo=2, routed)           0.562     8.597    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.118     8.715 r  OV7670_cam/configure_cam/OV7670_config/timer[15]_i_2/O
                         net (fo=22, routed)          0.648     9.363    OV7670_cam/configure_cam/OV7670_config/timer
    SLICE_X5Y59          LUT6 (Prop_lut6_I5_O)        0.326     9.689 r  OV7670_cam/configure_cam/OV7670_config/timer[19]_i_1/O
                         net (fo=7, routed)           0.683    10.373    OV7670_cam/configure_cam/OV7670_config/timer[19]_i_1_n_0
    SLICE_X5Y62          FDSE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.500    14.871    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y62          FDSE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[9]/C
                         clock pessimism              0.259    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X5Y62          FDSE (Setup_fdse_C_S)       -0.429    14.666    OV7670_cam/configure_cam/OV7670_config/timer_reg[9]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                         -10.373    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 1.334ns (26.470%)  route 3.706ns (73.530%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.622     5.173    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X2Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.518     5.691 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/Q
                         net (fo=2, routed)           0.959     6.650    OV7670_cam/configure_cam/OV7670_Registers/Q[13]
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4/O
                         net (fo=1, routed)           0.402     7.177    OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124     7.301 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_2/O
                         net (fo=5, routed)           0.610     7.910    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[9]_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.034 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_4/O
                         net (fo=2, routed)           0.562     8.597    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.118     8.715 r  OV7670_cam/configure_cam/OV7670_config/timer[15]_i_2/O
                         net (fo=22, routed)          0.526     9.241    OV7670_cam/configure_cam/OV7670_config/timer
    SLICE_X5Y61          LUT3 (Prop_lut3_I2_O)        0.326     9.567 r  OV7670_cam/configure_cam/OV7670_config/timer[15]_i_1/O
                         net (fo=12, routed)          0.646    10.213    OV7670_cam/configure_cam/OV7670_config/timer[15]_i_1_n_0
    SLICE_X4Y61          FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.501    14.872    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X4Y61          FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[5]/C
                         clock pessimism              0.259    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y61          FDRE (Setup_fdre_C_R)       -0.429    14.667    OV7670_cam/configure_cam/OV7670_config/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 1.334ns (26.470%)  route 3.706ns (73.530%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.622     5.173    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X2Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.518     5.691 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/Q
                         net (fo=2, routed)           0.959     6.650    OV7670_cam/configure_cam/OV7670_Registers/Q[13]
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4/O
                         net (fo=1, routed)           0.402     7.177    OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124     7.301 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_2/O
                         net (fo=5, routed)           0.610     7.910    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[9]_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.034 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_4/O
                         net (fo=2, routed)           0.562     8.597    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.118     8.715 r  OV7670_cam/configure_cam/OV7670_config/timer[15]_i_2/O
                         net (fo=22, routed)          0.526     9.241    OV7670_cam/configure_cam/OV7670_config/timer
    SLICE_X5Y61          LUT3 (Prop_lut3_I2_O)        0.326     9.567 r  OV7670_cam/configure_cam/OV7670_config/timer[15]_i_1/O
                         net (fo=12, routed)          0.646    10.213    OV7670_cam/configure_cam/OV7670_config/timer[15]_i_1_n_0
    SLICE_X4Y61          FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.501    14.872    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X4Y61          FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[7]/C
                         clock pessimism              0.259    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y61          FDRE (Setup_fdre_C_R)       -0.429    14.667    OV7670_cam/configure_cam/OV7670_config/timer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  4.454    

Slack (MET) :             4.454ns  (required time - arrival time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/timer_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 1.334ns (26.470%)  route 3.706ns (73.530%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.622     5.173    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X2Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.518     5.691 f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[13]/Q
                         net (fo=2, routed)           0.959     6.650    OV7670_cam/configure_cam/OV7670_Registers/Q[13]
    SLICE_X3Y59          LUT4 (Prop_lut4_I0_O)        0.124     6.774 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4/O
                         net (fo=1, routed)           0.402     7.177    OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_4_n_0
    SLICE_X3Y59          LUT6 (Prop_lut6_I0_O)        0.124     7.301 r  OV7670_cam/configure_cam/OV7670_Registers/timer[0]_i_2/O
                         net (fo=5, routed)           0.610     7.910    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[9]_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     8.034 r  OV7670_cam/configure_cam/OV7670_Registers/timer[15]_i_4/O
                         net (fo=2, routed)           0.562     8.597    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[0]_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I1_O)        0.118     8.715 r  OV7670_cam/configure_cam/OV7670_config/timer[15]_i_2/O
                         net (fo=22, routed)          0.526     9.241    OV7670_cam/configure_cam/OV7670_config/timer
    SLICE_X5Y61          LUT3 (Prop_lut3_I2_O)        0.326     9.567 r  OV7670_cam/configure_cam/OV7670_config/timer[15]_i_1/O
                         net (fo=12, routed)          0.646    10.213    OV7670_cam/configure_cam/OV7670_config/timer[15]_i_1_n_0
    SLICE_X4Y61          FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.501    14.872    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X4Y61          FDRE                                         r  OV7670_cam/configure_cam/OV7670_config/timer_reg[8]/C
                         clock pessimism              0.259    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X4Y61          FDRE (Setup_fdre_C_R)       -0.429    14.667    OV7670_cam/configure_cam/OV7670_config/timer_reg[8]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                         -10.213    
  -------------------------------------------------------------------
                         slack                                  4.454    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.589     1.502    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X3Y61          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[3]/Q
                         net (fo=1, routed)           0.091     1.735    OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg_n_0_[3]
    SLICE_X2Y61          LUT6 (Prop_lut6_I2_O)        0.045     1.780 r  OV7670_cam/configure_cam/SCCB_HERE/r_tx[4]_i_1/O
                         net (fo=1, routed)           0.000     1.780    OV7670_cam/configure_cam/SCCB_HERE/r_tx[4]
    SLICE_X2Y61          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.860     2.018    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y61          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[4]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X2Y61          FDRE (Hold_fdre_C_D)         0.121     1.636    OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.590     1.503    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X3Y58          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[14]/Q
                         net (fo=2, routed)           0.121     1.766    OV7670_cam/configure_cam/OV7670_config/Q[14]
    SLICE_X3Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.860     2.019    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X3Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[6]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X3Y59          FDCE (Hold_fdce_C_D)         0.075     1.594    OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.589     1.502    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y61          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[2]/Q
                         net (fo=1, routed)           0.082     1.749    OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg_n_0_[2]
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.045     1.794 r  OV7670_cam/configure_cam/SCCB_HERE/r_tx[3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    OV7670_cam/configure_cam/SCCB_HERE/r_tx[3]
    SLICE_X3Y61          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.860     2.018    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X3Y61          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[3]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.091     1.606    OV7670_cam/configure_cam/SCCB_HERE/r_tx_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/timer_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.587     1.500    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X3Y64          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  OV7670_cam/configure_cam/SCCB_HERE/timer_reg[3]/Q
                         net (fo=6, routed)           0.136     1.777    OV7670_cam/configure_cam/SCCB_HERE/timer_reg_n_0_[3]
    SLICE_X2Y64          LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  OV7670_cam/configure_cam/SCCB_HERE/timer[5]_i_1/O
                         net (fo=1, routed)           0.000     1.822    OV7670_cam/configure_cam/SCCB_HERE/timer[5]_i_1_n_0
    SLICE_X2Y64          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/timer_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.856     2.015    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X2Y64          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/timer_reg[5]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X2Y64          FDRE (Hold_fdre_C_D)         0.121     1.634    OV7670_cam/configure_cam/SCCB_HERE/timer_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.686%)  route 0.106ns (36.314%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.588     1.501    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.141     1.642 r  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[5]/Q
                         net (fo=18, routed)          0.106     1.749    OV7670_cam/configure_cam/OV7670_Registers/o_rom_addr[5]
    SLICE_X4Y59          LUT4 (Prop_lut4_I1_O)        0.045     1.794 r  OV7670_cam/configure_cam/OV7670_Registers/o_dout[11]_i_1/O
                         net (fo=1, routed)           0.000     1.794    OV7670_cam/configure_cam/OV7670_Registers/o_dout[11]
    SLICE_X4Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     2.017    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X4Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[11]/C
                         clock pessimism             -0.502     1.514    
    SLICE_X4Y59          FDCE (Hold_fdce_C_D)         0.091     1.605    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.243%)  route 0.134ns (48.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.590     1.503    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X1Y58          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[6]/Q
                         net (fo=2, routed)           0.134     1.779    OV7670_cam/configure_cam/OV7670_config/Q[6]
    SLICE_X0Y58          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.860     2.019    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X0Y58          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[6]/C
                         clock pessimism             -0.502     1.516    
    SLICE_X0Y58          FDCE (Hold_fdce_C_D)         0.070     1.586    OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.590     1.503    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X2Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDCE (Prop_fdce_C_Q)         0.164     1.667 r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[15]/Q
                         net (fo=2, routed)           0.112     1.780    OV7670_cam/configure_cam/OV7670_config/Q[15]
    SLICE_X1Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.860     2.019    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X1Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X1Y59          FDCE (Hold_fdce_C_D)         0.066     1.585    OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.367%)  route 0.122ns (39.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.587     1.500    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X0Y65          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[0]/Q
                         net (fo=8, routed)           0.122     1.764    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg_n_0_[0]
    SLICE_X1Y65          LUT6 (Prop_lut6_I5_O)        0.045     1.809 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[3]_i_1/O
                         net (fo=1, routed)           0.000     1.809    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index[3]_i_1_n_0
    SLICE_X1Y65          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.855     2.014    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X1Y65          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[3]/C
                         clock pessimism             -0.500     1.513    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.092     1.605    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.590     1.503    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X3Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.128     1.631 r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[3]/Q
                         net (fo=1, routed)           0.116     1.747    OV7670_cam/configure_cam/SCCB_HERE/D[3]
    SLICE_X3Y60          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.860     2.018    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X3Y60          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[3]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.025     1.543    OV7670_cam/configure_cam/SCCB_HERE/r_latched_data_tristate_oe_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.332%)  route 0.170ns (54.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.590     1.503    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X3Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDCE (Prop_fdce_C_Q)         0.141     1.644 r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[0]/Q
                         net (fo=1, routed)           0.170     1.815    OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[7]_0[0]
    SLICE_X5Y61          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.858     2.016    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X5Y61          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[0]/C
                         clock pessimism             -0.478     1.537    
    SLICE_X5Y61          FDRE (Hold_fdre_C_D)         0.070     1.607    OV7670_cam/configure_cam/SCCB_HERE/r_latched_addr_tristate_oe_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_top_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  i_top_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y64     r1_rstn_top_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y64     r2_rstn_top_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y62     r_tx_reg[8]_i_8/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y58     OV7670_cam/cam_btn_start_db/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y60     OV7670_cam/cam_btn_start_db/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y60     OV7670_cam/cam_btn_start_db/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y61     OV7670_cam/cam_btn_start_db/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y61     OV7670_cam/cam_btn_start_db/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y61     OV7670_cam/cam_btn_start_db/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64     r1_rstn_top_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64     r1_rstn_top_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64     r2_rstn_top_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64     r2_rstn_top_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     r_tx_reg[8]_i_8/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     r_tx_reg[8]_i_8/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58     OV7670_cam/cam_btn_start_db/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58     OV7670_cam/cam_btn_start_db/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     OV7670_cam/cam_btn_start_db/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     OV7670_cam/cam_btn_start_db/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64     r1_rstn_top_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64     r1_rstn_top_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64     r2_rstn_top_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y64     r2_rstn_top_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     r_tx_reg[8]_i_8/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62     r_tx_reg[8]_i_8/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58     OV7670_cam/cam_btn_start_db/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58     OV7670_cam/cam_btn_start_db/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     OV7670_cam/cam_btn_start_db/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y60     OV7670_cam/cam_btn_start_db/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       36.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.866ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.894ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.580ns (22.786%)  route 1.965ns (77.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.545     1.547    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     2.003 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.792     2.795    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.124     2.919 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          1.173     4.092    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X32Y75         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.418    41.421    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y75         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[0]/C
                         clock pessimism              0.077    41.498    
                         clock uncertainty           -0.106    41.392    
    SLICE_X32Y75         FDCE (Recov_fdce_C_CLR)     -0.405    40.987    display_interface/vga_timing_signals/hc_reg[0]
  -------------------------------------------------------------------
                         required time                         40.987    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                 36.894    

Slack (MET) :             36.894ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.580ns (22.786%)  route 1.965ns (77.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.545     1.547    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     2.003 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.792     2.795    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.124     2.919 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          1.173     4.092    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X32Y75         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.418    41.421    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y75         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[5]/C
                         clock pessimism              0.077    41.498    
                         clock uncertainty           -0.106    41.392    
    SLICE_X32Y75         FDCE (Recov_fdce_C_CLR)     -0.405    40.987    display_interface/vga_timing_signals/hc_reg[5]
  -------------------------------------------------------------------
                         required time                         40.987    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                 36.894    

Slack (MET) :             36.894ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.580ns (22.786%)  route 1.965ns (77.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.545     1.547    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     2.003 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.792     2.795    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.124     2.919 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          1.173     4.092    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X32Y75         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.418    41.421    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y75         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[9]/C
                         clock pessimism              0.077    41.498    
                         clock uncertainty           -0.106    41.392    
    SLICE_X32Y75         FDCE (Recov_fdce_C_CLR)     -0.405    40.987    display_interface/vga_timing_signals/hc_reg[9]
  -------------------------------------------------------------------
                         required time                         40.987    
                         arrival time                          -4.092    
  -------------------------------------------------------------------
                         slack                                 36.894    

Slack (MET) :             36.899ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.825%)  route 1.961ns (77.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.545     1.547    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     2.003 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.792     2.795    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.124     2.919 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          1.169     4.088    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X33Y75         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.418    41.421    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y75         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[1]/C
                         clock pessimism              0.077    41.498    
                         clock uncertainty           -0.106    41.392    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    40.987    display_interface/vga_timing_signals/hc_reg[1]
  -------------------------------------------------------------------
                         required time                         40.987    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                 36.899    

Slack (MET) :             36.899ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.825%)  route 1.961ns (77.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.545     1.547    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     2.003 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.792     2.795    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.124     2.919 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          1.169     4.088    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X33Y75         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.418    41.421    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y75         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[2]/C
                         clock pessimism              0.077    41.498    
                         clock uncertainty           -0.106    41.392    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    40.987    display_interface/vga_timing_signals/hc_reg[2]
  -------------------------------------------------------------------
                         required time                         40.987    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                 36.899    

Slack (MET) :             36.899ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.825%)  route 1.961ns (77.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.545     1.547    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     2.003 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.792     2.795    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.124     2.919 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          1.169     4.088    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X33Y75         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.418    41.421    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y75         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[3]/C
                         clock pessimism              0.077    41.498    
                         clock uncertainty           -0.106    41.392    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    40.987    display_interface/vga_timing_signals/hc_reg[3]
  -------------------------------------------------------------------
                         required time                         40.987    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                 36.899    

Slack (MET) :             36.899ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 0.580ns (22.825%)  route 1.961ns (77.175%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns = ( 41.421 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.545     1.547    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     2.003 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.792     2.795    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.124     2.919 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          1.169     4.088    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X33Y75         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.418    41.421    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y75         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[4]/C
                         clock pessimism              0.077    41.498    
                         clock uncertainty           -0.106    41.392    
    SLICE_X33Y75         FDCE (Recov_fdce_C_CLR)     -0.405    40.987    display_interface/vga_timing_signals/hc_reg[4]
  -------------------------------------------------------------------
                         required time                         40.987    
                         arrival time                          -4.088    
  -------------------------------------------------------------------
                         slack                                 36.899    

Slack (MET) :             36.903ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.580ns (22.837%)  route 1.960ns (77.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 41.424 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.545     1.547    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     2.003 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.792     2.795    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.124     2.919 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          1.168     4.087    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X32Y77         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.421    41.424    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[6]/C
                         clock pessimism              0.077    41.501    
                         clock uncertainty           -0.106    41.395    
    SLICE_X32Y77         FDCE (Recov_fdce_C_CLR)     -0.405    40.990    display_interface/vga_timing_signals/vc_reg[6]
  -------------------------------------------------------------------
                         required time                         40.990    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                 36.903    

Slack (MET) :             36.903ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.580ns (22.837%)  route 1.960ns (77.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 41.424 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.545     1.547    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     2.003 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.792     2.795    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.124     2.919 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          1.168     4.087    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X32Y77         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.421    41.424    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[7]/C
                         clock pessimism              0.077    41.501    
                         clock uncertainty           -0.106    41.395    
    SLICE_X32Y77         FDCE (Recov_fdce_C_CLR)     -0.405    40.990    display_interface/vga_timing_signals/vc_reg[7]
  -------------------------------------------------------------------
                         required time                         40.990    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                 36.903    

Slack (MET) :             36.903ns  (required time - arrival time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.580ns (22.837%)  route 1.960ns (77.163%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 41.424 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.545     1.547    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.456     2.003 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.792     2.795    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.124     2.919 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          1.168     4.087    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X32Y77         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.421    41.424    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
                         clock pessimism              0.077    41.501    
                         clock uncertainty           -0.106    41.395    
    SLICE_X32Y77         FDCE (Recov_fdce_C_CLR)     -0.405    40.990    display_interface/vga_timing_signals/vc_reg[8]
  -------------------------------------------------------------------
                         required time                         40.990    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                 36.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.316%)  route 0.612ns (76.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.556     0.558    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285     0.984    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.029 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          0.327     1.355    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X32Y74         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.813     0.815    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y74         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[6]/C
                         clock pessimism             -0.234     0.582    
    SLICE_X32Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.490    display_interface/vga_timing_signals/hc_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[6]_rep/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.316%)  route 0.612ns (76.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.556     0.558    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285     0.984    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.029 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          0.327     1.355    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X32Y74         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[6]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.813     0.815    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y74         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[6]_rep/C
                         clock pessimism             -0.234     0.582    
    SLICE_X32Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.490    display_interface/vga_timing_signals/hc_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.316%)  route 0.612ns (76.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.556     0.558    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285     0.984    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.029 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          0.327     1.355    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X32Y74         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.813     0.815    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y74         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[7]/C
                         clock pessimism             -0.234     0.582    
    SLICE_X32Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.490    display_interface/vga_timing_signals/hc_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/hc_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.186ns (23.316%)  route 0.612ns (76.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.556     0.558    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285     0.984    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.029 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          0.327     1.355    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X32Y74         FDCE                                         f  display_interface/vga_timing_signals/hc_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.813     0.815    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y74         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[8]/C
                         clock pessimism             -0.234     0.582    
    SLICE_X32Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.490    display_interface/vga_timing_signals/hc_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.490    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.891ns  (logic 0.186ns (20.864%)  route 0.705ns (79.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.556     0.558    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285     0.984    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.029 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          0.420     1.449    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X33Y76         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.814     0.816    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y76         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[4]/C
                         clock pessimism             -0.234     0.583    
    SLICE_X33Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.491    display_interface/vga_timing_signals/vc_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.763%)  route 0.710ns (79.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.556     0.558    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285     0.984    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.029 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          0.425     1.454    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X32Y76         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.814     0.816    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y76         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[0]/C
                         clock pessimism             -0.234     0.583    
    SLICE_X32Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.491    display_interface/vga_timing_signals/vc_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             0.963ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.763%)  route 0.710ns (79.237%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.556     0.558    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285     0.984    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.029 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          0.425     1.454    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X32Y76         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.814     0.816    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y76         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[1]/C
                         clock pessimism             -0.234     0.583    
    SLICE_X32Y76         FDCE (Remov_fdce_C_CLR)     -0.092     0.491    display_interface/vga_timing_signals/vc_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           1.454    
  -------------------------------------------------------------------
                         slack                                  0.963    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.186ns (19.634%)  route 0.761ns (80.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.556     0.558    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285     0.984    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.029 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          0.476     1.505    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X33Y77         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.816     0.818    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[2]/C
                         clock pessimism             -0.234     0.585    
    SLICE_X33Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.493    display_interface/vga_timing_signals/vc_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.186ns (19.634%)  route 0.761ns (80.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.556     0.558    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285     0.984    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.029 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          0.476     1.505    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X33Y77         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.816     0.818    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[3]/C
                         clock pessimism             -0.234     0.585    
    SLICE_X33Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.493    display_interface/vga_timing_signals/vc_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 r2_rstn_clk25m_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            display_interface/vga_timing_signals/vc_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.186ns (19.634%)  route 0.761ns (80.366%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.556     0.558    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  r2_rstn_clk25m_reg/Q
                         net (fo=1, routed)           0.285     0.984    display_interface/vga_timing_signals/r2_rstn_clk25m
    SLICE_X28Y70         LUT1 (Prop_lut1_I0_O)        0.045     1.029 f  display_interface/vga_timing_signals/hc[9]_i_2/O
                         net (fo=21, routed)          0.476     1.505    display_interface/vga_timing_signals/hc[9]_i_2_n_0
    SLICE_X33Y77         FDCE                                         f  display_interface/vga_timing_signals/vc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.816     0.818    display_interface/vga_timing_signals/clk_out1
    SLICE_X33Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[5]/C
                         clock pessimism             -0.234     0.585    
    SLICE_X33Y77         FDCE (Remov_fdce_C_CLR)     -0.092     0.493    display_interface/vga_timing_signals/vc_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.493    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  1.012    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.181ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_rstn_clk25m_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.507ns  (logic 0.580ns (23.132%)  route 1.927ns (76.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    5.101ns = ( 35.101 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    30.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.550    35.101    top_btn_db/i_top_clk
    SLICE_X11Y63         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.456    35.557 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           1.193    36.750    top_btn_db/r_sample
    SLICE_X11Y63         LUT1 (Prop_lut1_I0_O)        0.124    36.874 f  top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=4, routed)           0.734    37.609    top_btn_db_n_0
    SLICE_X11Y69         FDCE                                         f  r1_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.430    41.433    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r1_rstn_clk25m_reg/C
                         clock pessimism              0.000    41.433    
                         clock uncertainty           -0.238    41.194    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.405    40.789    r1_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         40.789    
                         arrival time                         -37.609    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2_rstn_clk25m_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.507ns  (logic 0.580ns (23.132%)  route 1.927ns (76.868%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    5.101ns = ( 35.101 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    30.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    33.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.550    35.101    top_btn_db/i_top_clk
    SLICE_X11Y63         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.456    35.557 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           1.193    36.750    top_btn_db/r_sample
    SLICE_X11Y63         LUT1 (Prop_lut1_I0_O)        0.124    36.874 f  top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=4, routed)           0.734    37.609    top_btn_db_n_0
    SLICE_X11Y69         FDCE                                         f  r2_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000    40.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460    41.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.430    41.433    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
                         clock pessimism              0.000    41.433    
                         clock uncertainty           -0.238    41.194    
    SLICE_X11Y69         FDCE (Recov_fdce_C_CLR)     -0.405    40.789    r2_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         40.789    
                         arrival time                         -37.609    
  -------------------------------------------------------------------
                         slack                                  3.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r1_rstn_clk25m_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.175%)  route 0.692ns (78.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.558     1.471    top_btn_db/i_top_clk
    SLICE_X11Y63         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.426     2.038    top_btn_db/r_sample
    SLICE_X11Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.083 f  top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=4, routed)           0.266     2.350    top_btn_db_n_0
    SLICE_X11Y69         FDCE                                         f  r1_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.823     0.825    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r1_rstn_clk25m_reg/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.238     1.064    
    SLICE_X11Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.972    r1_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  1.378    

Slack (MET) :             1.378ns  (arrival time - required time)
  Source:                 top_btn_db/r_sample_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2_rstn_clk25m_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.186ns (21.175%)  route 0.692ns (78.825%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.238ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.558     1.471    top_btn_db/i_top_clk
    SLICE_X11Y63         FDRE                                         r  top_btn_db/r_sample_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y63         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  top_btn_db/r_sample_reg/Q
                         net (fo=3, routed)           0.426     2.038    top_btn_db/r_sample
    SLICE_X11Y63         LUT1 (Prop_lut1_I0_O)        0.045     2.083 f  top_btn_db/r1_rstn_top_clk_i_1/O
                         net (fo=4, routed)           0.266     2.350    top_btn_db_n_0
    SLICE_X11Y69         FDCE                                         f  r2_rstn_clk25m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.823     0.825    w_clk25m
    SLICE_X11Y69         FDCE                                         r  r2_rstn_clk25m_reg/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.238     1.064    
    SLICE_X11Y69         FDCE (Remov_fdce_C_CLR)     -0.092     0.972    r2_rstn_clk25m_reg
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  1.378    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.756ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.908ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.618ns  (logic 0.580ns (16.029%)  route 3.038ns (83.971%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.943     6.567    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.691 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          2.095     8.786    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X0Y60          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.875    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X0Y60          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[5]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y60          FDCE (Recov_fdce_C_CLR)     -0.405    14.694    OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.786    
  -------------------------------------------------------------------
                         slack                                  5.908    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.580ns (16.114%)  route 3.019ns (83.886%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.943     6.567    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.691 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          2.076     8.767    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_3
    SLICE_X1Y57          FDCE                                         f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.505    14.876    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X1Y57          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[5]/C
                         clock pessimism              0.259    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y57          FDCE (Recov_fdce_C_CLR)     -0.405    14.695    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[5]
  -------------------------------------------------------------------
                         required time                         14.695    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.580ns (16.078%)  route 3.027ns (83.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.943     6.567    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.691 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          2.084     8.775    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X2Y60          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.875    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X2Y60          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[2]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y60          FDCE (Recov_fdce_C_CLR)     -0.319    14.780    OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.580ns (16.078%)  route 3.027ns (83.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.943     6.567    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.691 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          2.084     8.775    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X2Y60          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.875    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X2Y60          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[0]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y60          FDCE (Recov_fdce_C_CLR)     -0.319    14.780    OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.580ns (16.078%)  route 3.027ns (83.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.943     6.567    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.691 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          2.084     8.775    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X2Y60          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.875    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X2Y60          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[1]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y60          FDCE (Recov_fdce_C_CLR)     -0.319    14.780    OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.580ns (16.078%)  route 3.027ns (83.922%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.943     6.567    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.691 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          2.084     8.775    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X2Y60          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.875    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X2Y60          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[2]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y60          FDCE (Recov_fdce_C_CLR)     -0.319    14.780    OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[2]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.580ns (16.667%)  route 2.900ns (83.333%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.943     6.567    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.691 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.957     8.647    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X0Y59          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.875    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X0Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[4]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y59          FDCE (Recov_fdce_C_CLR)     -0.405    14.694    OV7670_cam/configure_cam/OV7670_config/o_i2c_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.647    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.580ns (16.688%)  route 2.896ns (83.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.943     6.567    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.691 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.952     8.643    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X1Y59          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.875    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X1Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[5]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y59          FDCE (Recov_fdce_C_CLR)     -0.405    14.694    OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.580ns (16.688%)  route 2.896ns (83.312%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 14.875 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.943     6.567    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.691 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.952     8.643    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X1Y59          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.504    14.875    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X1Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]/C
                         clock pessimism              0.259    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y59          FDCE (Recov_fdce_C_CLR)     -0.405    14.694    OV7670_cam/configure_cam/OV7670_config/o_i2c_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                  6.051    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/SCCB_HERE/r2_en_sda_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 0.580ns (17.093%)  route 2.813ns (82.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.616     5.167    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.456     5.623 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.943     6.567    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.124     6.691 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          1.870     8.561    OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg_0
    SLICE_X1Y63          FDPE                                         f  OV7670_cam/configure_cam/SCCB_HERE/r2_en_sda_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000    10.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.501    14.872    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X1Y63          FDPE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r2_en_sda_reg/C
                         clock pessimism              0.259    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X1Y63          FDPE (Recov_fdpe_C_PRE)     -0.359    14.737    OV7670_cam/configure_cam/SCCB_HERE/r2_en_sda_reg
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                  6.176    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/SM_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.316%)  route 0.521ns (73.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.335     1.975    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.045     2.020 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.186     2.205    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X6Y61          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/SM_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.858     2.016    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X6Y61          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/SM_state_reg[1]/C
                         clock pessimism             -0.499     1.516    
    SLICE_X6Y61          FDCE (Remov_fdce_C_CLR)     -0.067     1.449    OV7670_cam/configure_cam/OV7670_config/SM_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.707ns  (logic 0.186ns (26.316%)  route 0.521ns (73.684%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.335     1.975    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.045     2.020 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.186     2.205    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X6Y61          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.858     2.016    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X6Y61          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
                         clock pessimism             -0.499     1.516    
    SLICE_X6Y61          FDCE (Remov_fdce_C_CLR)     -0.067     1.449    OV7670_cam/configure_cam/OV7670_config/o_config_done_reg
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.186ns (26.148%)  route 0.525ns (73.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.335     1.975    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.045     2.020 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.190     2.210    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X5Y59          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     2.017    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[1]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X5Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.425    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.186ns (26.148%)  route 0.525ns (73.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.335     1.975    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.045     2.020 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.190     2.210    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X5Y59          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     2.017    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[2]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X5Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.425    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.186ns (26.148%)  route 0.525ns (73.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.335     1.975    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.045     2.020 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.190     2.210    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X5Y59          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     2.017    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[3]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X5Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.425    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.186ns (26.148%)  route 0.525ns (73.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.335     1.975    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.045     2.020 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.190     2.210    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X5Y59          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     2.017    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[4]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X5Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.425    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.784ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.186ns (26.148%)  route 0.525ns (73.852%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.335     1.975    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.045     2.020 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.190     2.210    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X5Y59          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     2.017    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X5Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[5]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X5Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.425    OV7670_cam/configure_cam/OV7670_config/o_rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.989%)  route 0.530ns (74.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.335     1.975    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.045     2.020 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.195     2.214    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[0]_3
    SLICE_X4Y59          FDCE                                         f  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     2.017    OV7670_cam/configure_cam/OV7670_Registers/i_top_clk
    SLICE_X4Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[11]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X4Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.425    OV7670_cam/configure_cam/OV7670_Registers/o_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/o_i2c_start_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.186ns (25.989%)  route 0.530ns (74.011%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.335     1.975    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.045     2.020 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.195     2.214    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X4Y59          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/o_i2c_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     2.017    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X4Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_i2c_start_reg/C
                         clock pessimism             -0.499     1.517    
    SLICE_X4Y59          FDCE (Remov_fdce_C_CLR)     -0.092     1.425    OV7670_cam/configure_cam/OV7670_config/o_i2c_start_reg
  -------------------------------------------------------------------
                         required time                         -1.425    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.815ns  (arrival time - required time)
  Source:                 r2_rstn_top_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/configure_cam/OV7670_config/SM_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.263%)  route 0.581ns (75.737%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.585     1.498    i_top_clk_IBUF_BUFG
    SLICE_X4Y64          FDCE                                         r  r2_rstn_top_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     1.639 r  r2_rstn_top_clk_reg/Q
                         net (fo=2, routed)           0.335     1.975    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk
    SLICE_X5Y61          LUT1 (Prop_lut1_I0_O)        0.045     2.020 f  OV7670_cam/configure_cam/OV7670_config/o_dout[15]_i_2/O
                         net (fo=46, routed)          0.246     2.265    OV7670_cam/configure_cam/OV7670_config/r2_rstn_top_clk_reg
    SLICE_X6Y59          FDCE                                         f  OV7670_cam/configure_cam/OV7670_config/SM_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.859     2.017    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X6Y59          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/SM_state_reg[0]/C
                         clock pessimism             -0.499     1.517    
    SLICE_X6Y59          FDCE (Remov_fdce_C_CLR)     -0.067     1.450    OV7670_cam/configure_cam/OV7670_config/SM_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.815    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1565 Endpoints
Min Delay          1565 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_addr_reg[0]_rep__5/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.937ns  (logic 0.773ns (9.739%)  route 7.164ns (90.261%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/Q
                         net (fo=6, routed)           1.235     1.713    OV7670_cam/cam_pixels/SM_state[1]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.295     2.008 r  OV7670_cam/cam_pixels/o_pix_data[11]_i_1/O
                         net (fo=297, routed)         5.930     7.937    OV7670_cam/cam_pixels/o_pix_data[11]_i_1_n_0
    SLICE_X56Y44         FDRE                                         r  OV7670_cam/cam_pixels/o_pix_addr_reg[0]_rep__5/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_addr_reg[11]_rep__5/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.937ns  (logic 0.773ns (9.739%)  route 7.164ns (90.261%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/Q
                         net (fo=6, routed)           1.235     1.713    OV7670_cam/cam_pixels/SM_state[1]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.295     2.008 r  OV7670_cam/cam_pixels/o_pix_data[11]_i_1/O
                         net (fo=297, routed)         5.930     7.937    OV7670_cam/cam_pixels/o_pix_data[11]_i_1_n_0
    SLICE_X57Y44         FDRE                                         r  OV7670_cam/cam_pixels/o_pix_addr_reg[11]_rep__5/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_addr_reg[1]_rep__5/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.937ns  (logic 0.773ns (9.739%)  route 7.164ns (90.261%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/Q
                         net (fo=6, routed)           1.235     1.713    OV7670_cam/cam_pixels/SM_state[1]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.295     2.008 r  OV7670_cam/cam_pixels/o_pix_data[11]_i_1/O
                         net (fo=297, routed)         5.930     7.937    OV7670_cam/cam_pixels/o_pix_data[11]_i_1_n_0
    SLICE_X57Y44         FDRE                                         r  OV7670_cam/cam_pixels/o_pix_addr_reg[1]_rep__5/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_addr_reg[2]_rep__5/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.937ns  (logic 0.773ns (9.739%)  route 7.164ns (90.261%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/Q
                         net (fo=6, routed)           1.235     1.713    OV7670_cam/cam_pixels/SM_state[1]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.295     2.008 r  OV7670_cam/cam_pixels/o_pix_data[11]_i_1/O
                         net (fo=297, routed)         5.930     7.937    OV7670_cam/cam_pixels/o_pix_data[11]_i_1_n_0
    SLICE_X57Y44         FDRE                                         r  OV7670_cam/cam_pixels/o_pix_addr_reg[2]_rep__5/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_addr_reg[4]_rep__5/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.937ns  (logic 0.773ns (9.739%)  route 7.164ns (90.261%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/Q
                         net (fo=6, routed)           1.235     1.713    OV7670_cam/cam_pixels/SM_state[1]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.295     2.008 r  OV7670_cam/cam_pixels/o_pix_data[11]_i_1/O
                         net (fo=297, routed)         5.930     7.937    OV7670_cam/cam_pixels/o_pix_data[11]_i_1_n_0
    SLICE_X57Y44         FDRE                                         r  OV7670_cam/cam_pixels/o_pix_addr_reg[4]_rep__5/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_addr_reg[10]_rep__5/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 0.773ns (9.915%)  route 7.023ns (90.085%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/Q
                         net (fo=6, routed)           1.235     1.713    OV7670_cam/cam_pixels/SM_state[1]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.295     2.008 r  OV7670_cam/cam_pixels/o_pix_data[11]_i_1/O
                         net (fo=297, routed)         5.789     7.796    OV7670_cam/cam_pixels/o_pix_data[11]_i_1_n_0
    SLICE_X56Y45         FDRE                                         r  OV7670_cam/cam_pixels/o_pix_addr_reg[10]_rep__5/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_addr_reg[3]_rep__5/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 0.773ns (9.915%)  route 7.023ns (90.085%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/Q
                         net (fo=6, routed)           1.235     1.713    OV7670_cam/cam_pixels/SM_state[1]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.295     2.008 r  OV7670_cam/cam_pixels/o_pix_data[11]_i_1/O
                         net (fo=297, routed)         5.789     7.796    OV7670_cam/cam_pixels/o_pix_data[11]_i_1_n_0
    SLICE_X56Y45         FDRE                                         r  OV7670_cam/cam_pixels/o_pix_addr_reg[3]_rep__5/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_addr_reg[5]_rep__5/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 0.773ns (9.915%)  route 7.023ns (90.085%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/Q
                         net (fo=6, routed)           1.235     1.713    OV7670_cam/cam_pixels/SM_state[1]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.295     2.008 r  OV7670_cam/cam_pixels/o_pix_data[11]_i_1/O
                         net (fo=297, routed)         5.789     7.796    OV7670_cam/cam_pixels/o_pix_data[11]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  OV7670_cam/cam_pixels/o_pix_addr_reg[5]_rep__5/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_addr_reg[6]_rep__5/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 0.773ns (9.915%)  route 7.023ns (90.085%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/Q
                         net (fo=6, routed)           1.235     1.713    OV7670_cam/cam_pixels/SM_state[1]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.295     2.008 r  OV7670_cam/cam_pixels/o_pix_data[11]_i_1/O
                         net (fo=297, routed)         5.789     7.796    OV7670_cam/cam_pixels/o_pix_data[11]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  OV7670_cam/cam_pixels/o_pix_addr_reg[6]_rep__5/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_addr_reg[7]_rep__5/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.796ns  (logic 0.773ns (9.915%)  route 7.023ns (90.085%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/C
    SLICE_X6Y69          FDRE (Prop_fdre_C_Q)         0.478     0.478 f  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[1]/Q
                         net (fo=6, routed)           1.235     1.713    OV7670_cam/cam_pixels/SM_state[1]
    SLICE_X8Y69          LUT2 (Prop_lut2_I1_O)        0.295     2.008 r  OV7670_cam/cam_pixels/o_pix_data[11]_i_1/O
                         net (fo=297, routed)         5.789     7.796    OV7670_cam/cam_pixels/o_pix_data[11]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  OV7670_cam/cam_pixels/o_pix_addr_reg[7]_rep__5/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/pixel_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y70         FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/pixel_data_reg[0]/C
    SLICE_X37Y70         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OV7670_cam/cam_pixels/pixel_data_reg[0]/Q
                         net (fo=1, routed)           0.102     0.243    OV7670_cam/cam_pixels/pixel_data_reg_n_0_[0]
    SLICE_X38Y70         FDRE                                         r  OV7670_cam/cam_pixels/o_pix_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/pixel_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_data_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y67          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/pixel_data_reg[1]/C
    SLICE_X8Y67          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/pixel_data_reg[1]/Q
                         net (fo=1, routed)           0.110     0.274    OV7670_cam/cam_pixels/pixel_data_reg_n_0_[1]
    SLICE_X9Y66          FDRE                                         r  OV7670_cam/cam_pixels/o_pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/pixel_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OV7670_cam/cam_pixels/o_pix_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y58         FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/pixel_data_reg[3]/C
    SLICE_X38Y58         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  OV7670_cam/cam_pixels/pixel_data_reg[3]/Q
                         net (fo=1, routed)           0.112     0.276    OV7670_cam/cam_pixels/pixel_data_reg_n_0_[3]
    SLICE_X38Y59         FDRE                                         r  OV7670_cam/cam_pixels/o_pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[1]_rep__15/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_0_8/ADDRARDADDR[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[1]_rep__15/C
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OV7670_cam/cam_pixels/o_pix_addr_reg[1]_rep__15/Q
                         net (fo=1, routed)           0.156     0.297    pixel_memory/ram_reg_0_8_0[1]
    RAMB36_X2Y15         RAMB36E1                                     r  pixel_memory/ram_reg_0_8/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[3]_rep__20/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_10/ADDRARDADDR[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[3]_rep__20/C
    SLICE_X9Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OV7670_cam/cam_pixels/o_pix_addr_reg[3]_rep__20/Q
                         net (fo=2, routed)           0.156     0.297    pixel_memory/ram_reg_1_10_0[3]
    RAMB36_X0Y10         RAMB36E1                                     r  pixel_memory/ram_reg_1_10/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[5]_rep__4/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_2/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.164%)  route 0.158ns (52.836%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[5]_rep__4/C
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OV7670_cam/cam_pixels/o_pix_addr_reg[5]_rep__4/Q
                         net (fo=2, routed)           0.158     0.299    pixel_memory/ram_reg_1_2_0[5]
    RAMB36_X1Y13         RAMB36E1                                     r  pixel_memory/ram_reg_1_2/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_4/ADDRARDADDR[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.164%)  route 0.158ns (52.836%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[1]_rep__8/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OV7670_cam/cam_pixels/o_pix_addr_reg[1]_rep__8/Q
                         net (fo=2, routed)           0.158     0.299    pixel_memory/ram_reg_1_4_0[1]
    RAMB36_X1Y17         RAMB36E1                                     r  pixel_memory/ram_reg_1_4/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[4]_rep__8/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_4/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.695%)  route 0.161ns (53.305%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[4]_rep__8/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OV7670_cam/cam_pixels/o_pix_addr_reg[4]_rep__8/Q
                         net (fo=2, routed)           0.161     0.302    pixel_memory/ram_reg_1_4_0[4]
    RAMB36_X1Y17         RAMB36E1                                     r  pixel_memory/ram_reg_1_4/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[2]_rep__8/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_4/ADDRARDADDR[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.691%)  route 0.161ns (53.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[2]_rep__8/C
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OV7670_cam/cam_pixels/o_pix_addr_reg[2]_rep__8/Q
                         net (fo=2, routed)           0.161     0.302    pixel_memory/ram_reg_1_4_0[2]
    RAMB36_X1Y17         RAMB36E1                                     r  pixel_memory/ram_reg_1_4/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/cam_pixels/o_pix_addr_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel_memory/ram_reg_1_2/ADDRARDADDR[1]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.644%)  route 0.161ns (53.356%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y66         FDRE                         0.000     0.000 r  OV7670_cam/cam_pixels/o_pix_addr_reg[1]_rep__4/C
    SLICE_X48Y66         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OV7670_cam/cam_pixels/o_pix_addr_reg[1]_rep__4/Q
                         net (fo=2, routed)           0.161     0.302    pixel_memory/ram_reg_1_2_0[1]
    RAMB36_X1Y13         RAMB36E1                                     r  pixel_memory/ram_reg_1_2/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.574ns  (logic 4.262ns (44.518%)  route 5.312ns (55.482%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDCE (Prop_fdce_C_Q)         0.456     1.994 f  display_interface/vga_timing_signals/vc_reg[8]/Q
                         net (fo=7, routed)           0.909     2.903    display_interface/vga_timing_signals/Q[6]
    SLICE_X32Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.027 r  display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=14, routed)          1.432     4.459    display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X36Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.583 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.971     7.554    o_top_vga_blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.558    11.112 r  o_top_vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.112    o_top_vga_blue[1]
    C7                                                                r  o_top_vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.492ns  (logic 4.265ns (44.929%)  route 5.228ns (55.071%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDCE (Prop_fdce_C_Q)         0.456     1.994 f  display_interface/vga_timing_signals/vc_reg[8]/Q
                         net (fo=7, routed)           0.909     2.903    display_interface/vga_timing_signals/Q[6]
    SLICE_X32Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.027 r  display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=14, routed)          1.330     4.358    display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.124     4.482 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.988     7.470    o_top_vga_blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.561    11.030 r  o_top_vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.030    o_top_vga_blue[0]
    B7                                                                r  o_top_vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.412ns  (logic 4.248ns (45.138%)  route 5.164ns (54.862%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDCE (Prop_fdce_C_Q)         0.456     1.994 f  display_interface/vga_timing_signals/vc_reg[8]/Q
                         net (fo=7, routed)           0.909     2.903    display_interface/vga_timing_signals/Q[6]
    SLICE_X32Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.027 r  display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=14, routed)          1.107     4.135    display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y78         LUT6 (Prop_lut6_I5_O)        0.124     4.259 r  display_interface/vga_timing_signals/o_top_vga_red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.147     7.406    o_top_vga_red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.544    10.950 r  o_top_vga_red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.950    o_top_vga_red[2]
    C5                                                                r  o_top_vga_red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.305ns  (logic 4.250ns (45.673%)  route 5.055ns (54.327%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDCE (Prop_fdce_C_Q)         0.456     1.994 f  display_interface/vga_timing_signals/vc_reg[8]/Q
                         net (fo=7, routed)           0.909     2.903    display_interface/vga_timing_signals/Q[6]
    SLICE_X32Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.027 r  display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=14, routed)          1.136     4.163    display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.287 r  display_interface/vga_timing_signals/o_top_vga_green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.010     7.297    o_top_vga_green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.546    10.843 r  o_top_vga_green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.843    o_top_vga_green[0]
    C6                                                                r  o_top_vga_green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.147ns  (logic 4.263ns (46.611%)  route 4.883ns (53.389%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDCE (Prop_fdce_C_Q)         0.456     1.994 f  display_interface/vga_timing_signals/vc_reg[8]/Q
                         net (fo=7, routed)           0.909     2.903    display_interface/vga_timing_signals/Q[6]
    SLICE_X32Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.027 r  display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=14, routed)          0.982     4.010    display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.134 r  display_interface/vga_timing_signals/o_top_vga_green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.992     7.125    o_top_vga_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.559    10.685 r  o_top_vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.685    o_top_vga_green[2]
    B6                                                                r  o_top_vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.127ns  (logic 4.137ns (45.322%)  route 4.991ns (54.678%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.533     1.535    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y74         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDCE (Prop_fdce_C_Q)         0.456     1.991 f  display_interface/vga_timing_signals/hc_reg[8]/Q
                         net (fo=18, routed)          1.869     3.860    display_interface/vga_timing_signals/hc_reg[9]_0[7]
    SLICE_X36Y77         LUT6 (Prop_lut6_I3_O)        0.124     3.984 r  display_interface/vga_timing_signals/o_top_vga_green_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.121     7.106    o_top_vga_green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.557    10.662 r  o_top_vga_green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.662    o_top_vga_green[1]
    A5                                                                r  o_top_vga_green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.115ns  (logic 4.262ns (46.760%)  route 4.853ns (53.240%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDCE (Prop_fdce_C_Q)         0.456     1.994 f  display_interface/vga_timing_signals/vc_reg[8]/Q
                         net (fo=7, routed)           0.909     2.903    display_interface/vga_timing_signals/Q[6]
    SLICE_X32Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.027 r  display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=14, routed)          0.989     4.016    display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.124     4.140 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.954     7.095    o_top_vga_blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.558    10.653 r  o_top_vga_blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.653    o_top_vga_blue[3]
    D8                                                                r  o_top_vga_blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.104ns  (logic 4.264ns (46.838%)  route 4.840ns (53.162%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDCE (Prop_fdce_C_Q)         0.456     1.994 f  display_interface/vga_timing_signals/vc_reg[8]/Q
                         net (fo=7, routed)           0.909     2.903    display_interface/vga_timing_signals/Q[6]
    SLICE_X32Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.027 r  display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=14, routed)          1.081     4.108    display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I5_O)        0.124     4.232 r  display_interface/vga_timing_signals/o_top_vga_green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.849     7.082    o_top_vga_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.560    10.642 r  o_top_vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.642    o_top_vga_green[3]
    A6                                                                r  o_top_vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.839ns  (logic 4.248ns (48.054%)  route 4.592ns (51.946%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDCE (Prop_fdce_C_Q)         0.456     1.994 f  display_interface/vga_timing_signals/vc_reg[8]/Q
                         net (fo=7, routed)           0.909     2.903    display_interface/vga_timing_signals/Q[6]
    SLICE_X32Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.027 r  display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=14, routed)          0.899     3.926    display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I5_O)        0.124     4.050 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.783     6.834    o_top_vga_blue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.544    10.377 r  o_top_vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.377    o_top_vga_blue[2]
    D7                                                                r  o_top_vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.810ns  (logic 4.271ns (48.475%)  route 4.539ns (51.525%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     1.577    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.536     1.538    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y77         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDCE (Prop_fdce_C_Q)         0.456     1.994 f  display_interface/vga_timing_signals/vc_reg[8]/Q
                         net (fo=7, routed)           0.909     2.903    display_interface/vga_timing_signals/Q[6]
    SLICE_X32Y77         LUT4 (Prop_lut4_I3_O)        0.124     3.027 r  display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2/O
                         net (fo=14, routed)          1.059     4.086    display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_2_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I5_O)        0.124     4.210 r  display_interface/vga_timing_signals/o_top_vga_red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.571     6.781    o_top_vga_red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.567    10.348 r  o_top_vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.348    o_top_vga_red[0]
    A3                                                                r  o_top_vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_interface/vga_timing_signals/vc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 1.450ns (58.261%)  route 1.039ns (41.739%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.549     0.551    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y76         FDCE                                         r  display_interface/vga_timing_signals/vc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y76         FDCE (Prop_fdce_C_Q)         0.141     0.692 f  display_interface/vga_timing_signals/vc_reg[1]/Q
                         net (fo=10, routed)          0.179     0.871    display_interface/vga_timing_signals/DI[0]
    SLICE_X32Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.916 r  display_interface/vga_timing_signals/o_top_vga_vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.859     1.775    o_top_vga_vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.264     3.039 r  o_top_vga_vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.039    o_top_vga_vsync
    B12                                                               r  o_top_vga_vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_interface/vga_timing_signals/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.455ns (57.974%)  route 1.055ns (42.026%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548     0.550    display_interface/vga_timing_signals/clk_out1
    SLICE_X32Y75         FDCE                                         r  display_interface/vga_timing_signals/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y75         FDCE (Prop_fdce_C_Q)         0.141     0.691 r  display_interface/vga_timing_signals/hc_reg[5]/Q
                         net (fo=44, routed)          0.234     0.924    display_interface/vga_timing_signals/hc_reg[9]_0[4]
    SLICE_X31Y78         LUT6 (Prop_lut6_I1_O)        0.045     0.969 r  display_interface/vga_timing_signals/o_top_vga_hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.821     1.791    o_top_vga_hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.269     3.060 r  o_top_vga_hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.060    o_top_vga_hsync
    B11                                                               r  o_top_vga_hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.571ns  (logic 1.447ns (56.293%)  route 1.124ns (43.707%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.549     0.551    w_clk25m
    SLICE_X39Y73         FDRE                                         r  pixel_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y73         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  pixel_reg[11]/Q
                         net (fo=1, routed)           0.374     1.066    display_interface/vga_timing_signals/o_top_vga_red[3][11]
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.111 r  display_interface/vga_timing_signals/o_top_vga_red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.749     1.861    o_top_vga_red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.261     3.122 r  o_top_vga_red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.122    o_top_vga_red[3]
    A4                                                                r  o_top_vga_red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.581ns  (logic 1.453ns (56.301%)  route 1.128ns (43.699%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548     0.550    w_clk25m
    SLICE_X40Y75         FDRE                                         r  pixel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  pixel_reg[8]/Q
                         net (fo=1, routed)           0.341     1.031    display_interface/vga_timing_signals/o_top_vga_red[3][8]
    SLICE_X40Y78         LUT6 (Prop_lut6_I0_O)        0.045     1.076 r  display_interface/vga_timing_signals/o_top_vga_red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.787     1.864    o_top_vga_red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.267     3.131 r  o_top_vga_red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.131    o_top_vga_red[0]
    A3                                                                r  o_top_vga_red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.430ns (54.806%)  route 1.180ns (45.194%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548     0.550    w_clk25m
    SLICE_X41Y74         FDRE                                         r  pixel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y74         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  pixel_reg[2]/Q
                         net (fo=1, routed)           0.281     0.972    display_interface/vga_timing_signals/o_top_vga_red[3][2]
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.017 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.898     1.915    o_top_vga_blue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         1.244     3.160 r  o_top_vga_blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.160    o_top_vga_blue[2]
    D7                                                                r  o_top_vga_blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.624ns  (logic 1.470ns (56.019%)  route 1.154ns (43.981%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.549     0.551    w_clk25m
    SLICE_X38Y73         FDRE                                         r  pixel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  pixel_reg[7]/Q
                         net (fo=1, routed)           0.221     0.936    display_interface/vga_timing_signals/o_top_vga_red[3][7]
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.981 r  display_interface/vga_timing_signals/o_top_vga_green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.932     1.914    o_top_vga_green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.261     3.174 r  o_top_vga_green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.174    o_top_vga_green[3]
    A6                                                                r  o_top_vga_green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.449ns (55.176%)  route 1.177ns (44.824%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548     0.550    w_clk25m
    SLICE_X36Y74         FDRE                                         r  pixel_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  pixel_reg[9]/Q
                         net (fo=1, routed)           0.376     1.067    display_interface/vga_timing_signals/o_top_vga_red[3][9]
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.045     1.112 r  display_interface/vga_timing_signals/o_top_vga_red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.801     1.913    o_top_vga_red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.263     3.176 r  o_top_vga_red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.176    o_top_vga_red[1]
    B4                                                                r  o_top_vga_red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.634ns  (logic 1.446ns (54.895%)  route 1.188ns (45.105%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548     0.550    w_clk25m
    SLICE_X41Y75         FDRE                                         r  pixel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  pixel_reg[6]/Q
                         net (fo=1, routed)           0.196     0.887    display_interface/vga_timing_signals/o_top_vga_red[3][6]
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.932 r  display_interface/vga_timing_signals/o_top_vga_green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.992     1.924    o_top_vga_green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.260     3.184 r  o_top_vga_green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.184    o_top_vga_green[2]
    B6                                                                r  o_top_vga_green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.647ns  (logic 1.447ns (54.682%)  route 1.199ns (45.318%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548     0.550    w_clk25m
    SLICE_X40Y75         FDRE                                         r  pixel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  pixel_reg[0]/Q
                         net (fo=1, routed)           0.217     0.907    display_interface/vga_timing_signals/o_top_vga_red[3][0]
    SLICE_X40Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.952 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.983     1.935    o_top_vga_blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.261     3.197 r  o_top_vga_blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.197    o_top_vga_blue[0]
    B7                                                                r  o_top_vga_blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            o_top_vga_blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.445ns (54.253%)  route 1.218ns (45.747%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.548     0.550    w_clk25m
    SLICE_X36Y74         FDRE                                         r  pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y74         FDRE (Prop_fdre_C_Q)         0.141     0.691 r  pixel_reg[1]/Q
                         net (fo=1, routed)           0.246     0.937    display_interface/vga_timing_signals/o_top_vga_red[3][1]
    SLICE_X36Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.982 r  display_interface/vga_timing_signals/o_top_vga_blue_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.972     1.954    o_top_vga_blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.259     3.213 r  o_top_vga_blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.213    o_top_vga_blue[1]
    C7                                                                r  o_top_vga_blue[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            o_top_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.207ns  (logic 3.631ns (44.241%)  route 4.576ns (55.759%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     20.833    20.833 f  
    BUFGCTRL_X0Y17       BUFG                         0.000    20.833 f  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577    22.411    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    19.078 f  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    20.739    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    20.835 f  clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           2.915    23.750    o_top_xclk_OBUF
    F16                  OBUF (Prop_obuf_I_O)         3.535    27.285 f  o_top_xclk_OBUF_inst/O
                         net (fo=0)                   0.000    27.285    o_top_xclk
    F16                                                               f  o_top_xclk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_out2_clk_wiz_0'  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            o_top_xclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.485ns  (logic 1.262ns (50.773%)  route 1.223ns (49.227%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.236ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           0.737     0.739    o_top_xclk_OBUF
    F16                  OBUF (Prop_obuf_I_O)         1.236     1.975 r  o_top_xclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.975    o_top_xclk
    F16                                                               r  o_top_xclk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y17       BUFG                         0.000     5.000 f  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.577     6.577    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.245 f  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.906    clock_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.002 f  clock_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.577    clock_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clock_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.551     0.551    clock_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.510 r  clock_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.024    clock_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.551    clock_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clock_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_siod
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.807ns  (logic 4.377ns (56.066%)  route 3.430ns (43.934%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.617     5.168    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X0Y65          FDRE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.456     5.624 r  OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg[0]/Q
                         net (fo=8, routed)           0.845     6.470    OV7670_cam/configure_cam/SCCB_HERE/r_data_bit_index_reg_n_0_[0]
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.124     6.594 r  OV7670_cam/configure_cam/SCCB_HERE/o_top_siod_OBUFT_inst_i_3/O
                         net (fo=1, routed)           0.430     7.024    OV7670_cam/configure_cam/SCCB_HERE/o_top_siod_OBUFT_inst_i_3_n_0
    SLICE_X0Y64          LUT4 (Prop_lut4_I3_O)        0.124     7.148 f  OV7670_cam/configure_cam/SCCB_HERE/o_top_siod_OBUFT_inst_i_2/O
                         net (fo=6, routed)           0.323     7.471    OV7670_cam/configure_cam/SCCB_HERE/o_top_siod_OBUFT_inst_i_2_n_0
    SLICE_X0Y63          LUT3 (Prop_lut3_I0_O)        0.124     7.595 f  OV7670_cam/configure_cam/SCCB_HERE/o_top_siod_OBUFT_inst_i_1/O
                         net (fo=1, routed)           1.831     9.426    o_top_siod_TRI
    H14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.549    12.975 r  o_top_siod_OBUFT_inst/O
                         net (fo=0)                   0.000    12.975    o_top_siod
    H14                                                               r  o_top_siod (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_sioc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.810ns  (logic 3.999ns (58.725%)  route 2.811ns (41.275%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.619     5.170    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X1Y63          FDPE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDPE (Prop_fdpe_C_Q)         0.456     5.626 f  OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/Q
                         net (fo=1, routed)           2.811     8.437    o_top_sioc_TRI
    G13                  OBUFT (TriStatE_obuft_T_O)
                                                      3.543    11.981 r  o_top_sioc_OBUFT_inst/O
                         net (fo=0)                   0.000    11.981    o_top_sioc
    G13                                                               r  o_top_sioc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_cam_done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.073ns  (logic 4.173ns (68.721%)  route 1.899ns (31.279%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.618     5.169    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X6Y61          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDCE (Prop_fdce_C_Q)         0.478     5.647 r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/Q
                         net (fo=3, routed)           1.899     7.547    o_top_cam_done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.695    11.242 r  o_top_cam_done_OBUF_inst/O
                         net (fo=0)                   0.000    11.242    o_top_cam_done
    H17                                                               r  o_top_cam_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.949ns  (logic 0.773ns (39.669%)  route 1.176ns (60.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.618     5.169    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X6Y61          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDCE (Prop_fdce_C_Q)         0.478     5.647 r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/Q
                         net (fo=3, routed)           1.176     6.823    OV7670_cam/cam_pixels/o_top_cam_done_OBUF
    SLICE_X6Y69          LUT5 (Prop_lut5_I4_O)        0.295     7.118 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.118    OV7670_cam/cam_pixels/SM_state__0[0]
    SLICE_X6Y69          FDRE                                         r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.784ns  (logic 0.246ns (31.392%)  route 0.538ns (68.608%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.587     1.500    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X6Y61          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDCE (Prop_fdce_C_Q)         0.148     1.648 r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/Q
                         net (fo=3, routed)           0.538     2.186    OV7670_cam/cam_pixels/o_top_cam_done_OBUF
    SLICE_X6Y69          LUT5 (Prop_lut5_I4_O)        0.098     2.284 r  OV7670_cam/cam_pixels/FSM_sequential_SM_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.284    OV7670_cam/cam_pixels/SM_state__0[0]
    SLICE_X6Y69          FDRE                                         r  OV7670_cam/cam_pixels/FSM_sequential_SM_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_cam_done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.426ns (76.443%)  route 0.439ns (23.557%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.587     1.500    OV7670_cam/configure_cam/OV7670_config/i_top_clk
    SLICE_X6Y61          FDCE                                         r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          FDCE (Prop_fdce_C_Q)         0.148     1.648 r  OV7670_cam/configure_cam/OV7670_config/o_config_done_reg/Q
                         net (fo=3, routed)           0.439     2.088    o_top_cam_done_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.278     3.366 r  o_top_cam_done_OBUF_inst/O
                         net (fo=0)                   0.000     3.366    o_top_cam_done
    H17                                                               r  o_top_cam_done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/r2_en_sda_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_siod
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.010ns (53.123%)  route 0.891ns (46.877%))
  Logic Levels:           2  (LUT3=1 OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.587     1.500    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X1Y63          FDPE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r2_en_sda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  OV7670_cam/configure_cam/SCCB_HERE/r2_en_sda_reg/Q
                         net (fo=1, routed)           0.223     1.865    OV7670_cam/configure_cam/SCCB_HERE/r2_en_sda
    SLICE_X0Y63          LUT3 (Prop_lut3_I2_O)        0.045     1.910 r  OV7670_cam/configure_cam/SCCB_HERE/o_top_siod_OBUFT_inst_i_1/O
                         net (fo=1, routed)           0.668     2.578    o_top_siod_TRI
    H14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.402 r  o_top_siod_OBUFT_inst/O
                         net (fo=0)                   0.000     3.402    o_top_siod
    H14                                                               r  o_top_siod (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_top_sioc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 0.965ns (46.620%)  route 1.105ns (53.380%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.587     1.500    OV7670_cam/configure_cam/SCCB_HERE/i_top_clk
    SLICE_X1Y63          FDPE                                         r  OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDPE (Prop_fdpe_C_Q)         0.141     1.641 r  OV7670_cam/configure_cam/SCCB_HERE/r2_scl_reg/Q
                         net (fo=1, routed)           1.105     2.746    o_top_sioc_TRI
    G13                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.570 r  o_top_sioc_OBUFT_inst/O
                         net (fo=0)                   0.000     3.570    o_top_sioc
    G13                                                               r  o_top_sioc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_inverse
                            (input port)
  Destination:            pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.474ns  (logic 1.594ns (29.120%)  route 3.880ns (70.880%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  start_inverse (IN)
                         net (fo=0)                   0.000     0.000    start_inverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  start_inverse_IBUF_inst/O
                         net (fo=12, routed)          3.880     5.350    pixel_memory/start_inverse_IBUF
    SLICE_X41Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.474 r  pixel_memory/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000     5.474    pixel_memory_n_21
    SLICE_X41Y75         FDRE                                         r  pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460     1.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.420     1.423    w_clk25m
    SLICE_X41Y75         FDRE                                         r  pixel_reg[6]/C

Slack:                    inf
  Source:                 start_inverse
                            (input port)
  Destination:            pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.473ns  (logic 1.594ns (29.125%)  route 3.879ns (70.875%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  start_inverse (IN)
                         net (fo=0)                   0.000     0.000    start_inverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  start_inverse_IBUF_inst/O
                         net (fo=12, routed)          3.879     5.349    pixel_memory/start_inverse_IBUF
    SLICE_X41Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.473 r  pixel_memory/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000     5.473    pixel_memory_n_23
    SLICE_X41Y75         FDRE                                         r  pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460     1.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.420     1.423    w_clk25m
    SLICE_X41Y75         FDRE                                         r  pixel_reg[4]/C

Slack:                    inf
  Source:                 start_inverse
                            (input port)
  Destination:            pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.389ns  (logic 1.594ns (29.577%)  route 3.795ns (70.423%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  start_inverse (IN)
                         net (fo=0)                   0.000     0.000    start_inverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  start_inverse_IBUF_inst/O
                         net (fo=12, routed)          3.795     5.265    pixel_memory/start_inverse_IBUF
    SLICE_X36Y74         LUT5 (Prop_lut5_I3_O)        0.124     5.389 r  pixel_memory/pixel[9]_i_1/O
                         net (fo=1, routed)           0.000     5.389    pixel_memory_n_18
    SLICE_X36Y74         FDRE                                         r  pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460     1.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.418     1.421    w_clk25m
    SLICE_X36Y74         FDRE                                         r  pixel_reg[9]/C

Slack:                    inf
  Source:                 start_inverse
                            (input port)
  Destination:            pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.288ns  (logic 1.594ns (30.145%)  route 3.694ns (69.855%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  start_inverse (IN)
                         net (fo=0)                   0.000     0.000    start_inverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  start_inverse_IBUF_inst/O
                         net (fo=12, routed)          3.694     5.164    pixel_memory/start_inverse_IBUF
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.124     5.288 r  pixel_memory/pixel[2]_i_1/O
                         net (fo=1, routed)           0.000     5.288    pixel_memory_n_25
    SLICE_X41Y74         FDRE                                         r  pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460     1.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.420     1.423    w_clk25m
    SLICE_X41Y74         FDRE                                         r  pixel_reg[2]/C

Slack:                    inf
  Source:                 start_inverse
                            (input port)
  Destination:            pixel_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.286ns  (logic 1.594ns (30.156%)  route 3.692ns (69.844%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  start_inverse (IN)
                         net (fo=0)                   0.000     0.000    start_inverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  start_inverse_IBUF_inst/O
                         net (fo=12, routed)          3.692     5.162    pixel_memory/start_inverse_IBUF
    SLICE_X41Y74         LUT5 (Prop_lut5_I3_O)        0.124     5.286 r  pixel_memory/pixel[10]_i_1/O
                         net (fo=1, routed)           0.000     5.286    pixel_memory_n_17
    SLICE_X41Y74         FDRE                                         r  pixel_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460     1.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.420     1.423    w_clk25m
    SLICE_X41Y74         FDRE                                         r  pixel_reg[10]/C

Slack:                    inf
  Source:                 start_inverse
                            (input port)
  Destination:            pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.262ns  (logic 1.594ns (30.293%)  route 3.668ns (69.707%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  start_inverse (IN)
                         net (fo=0)                   0.000     0.000    start_inverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  start_inverse_IBUF_inst/O
                         net (fo=12, routed)          3.668     5.138    pixel_memory/start_inverse_IBUF
    SLICE_X40Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.262 r  pixel_memory/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000     5.262    pixel_memory_n_27
    SLICE_X40Y75         FDRE                                         r  pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460     1.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.420     1.423    w_clk25m
    SLICE_X40Y75         FDRE                                         r  pixel_reg[0]/C

Slack:                    inf
  Source:                 start_inverse
                            (input port)
  Destination:            pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.251ns  (logic 1.594ns (30.358%)  route 3.657ns (69.642%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  start_inverse (IN)
                         net (fo=0)                   0.000     0.000    start_inverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  start_inverse_IBUF_inst/O
                         net (fo=12, routed)          3.657     5.127    pixel_memory/start_inverse_IBUF
    SLICE_X40Y75         LUT5 (Prop_lut5_I3_O)        0.124     5.251 r  pixel_memory/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000     5.251    pixel_memory_n_19
    SLICE_X40Y75         FDRE                                         r  pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460     1.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.420     1.423    w_clk25m
    SLICE_X40Y75         FDRE                                         r  pixel_reg[8]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.149ns  (logic 1.608ns (31.233%)  route 3.541ns (68.767%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.421ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.421ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          3.541     5.025    pixel_memory/start_grayscale_IBUF
    SLICE_X36Y74         LUT5 (Prop_lut5_I0_O)        0.124     5.149 r  pixel_memory/pixel[1]_i_1/O
                         net (fo=1, routed)           0.000     5.149    pixel_memory_n_26
    SLICE_X36Y74         FDRE                                         r  pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460     1.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.418     1.421    w_clk25m
    SLICE_X36Y74         FDRE                                         r  pixel_reg[1]/C

Slack:                    inf
  Source:                 start_inverse
                            (input port)
  Destination:            pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.114ns  (logic 1.594ns (31.169%)  route 3.520ns (68.831%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  start_inverse (IN)
                         net (fo=0)                   0.000     0.000    start_inverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  start_inverse_IBUF_inst/O
                         net (fo=12, routed)          3.520     4.990    pixel_memory/start_inverse_IBUF
    SLICE_X38Y73         LUT5 (Prop_lut5_I3_O)        0.124     5.114 r  pixel_memory/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000     5.114    pixel_memory_n_24
    SLICE_X38Y73         FDRE                                         r  pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460     1.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.420     1.423    w_clk25m
    SLICE_X38Y73         FDRE                                         r  pixel_reg[3]/C

Slack:                    inf
  Source:                 start_inverse
                            (input port)
  Destination:            pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.104ns  (logic 1.594ns (31.231%)  route 3.510ns (68.769%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  start_inverse (IN)
                         net (fo=0)                   0.000     0.000    start_inverse
    M13                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  start_inverse_IBUF_inst/O
                         net (fo=12, routed)          3.510     4.980    pixel_memory/start_inverse_IBUF
    SLICE_X38Y73         LUT5 (Prop_lut5_I3_O)        0.124     5.104 r  pixel_memory/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000     5.104    pixel_memory_n_20
    SLICE_X38Y73         FDRE                                         r  pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.460     1.460    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          1.420     1.423    w_clk25m
    SLICE_X38Y73         FDRE                                         r  pixel_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.423ns  (logic 0.297ns (20.872%)  route 1.126ns (79.128%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.126     1.378    pixel_memory/start_grayscale_IBUF
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.045     1.423 r  pixel_memory/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000     1.423    pixel_memory_n_20
    SLICE_X38Y73         FDRE                                         r  pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.814     0.816    w_clk25m
    SLICE_X38Y73         FDRE                                         r  pixel_reg[7]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.297ns (19.748%)  route 1.207ns (80.252%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.207     1.459    pixel_memory/start_grayscale_IBUF
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.045     1.504 r  pixel_memory/pixel[11]_i_1/O
                         net (fo=1, routed)           0.000     1.504    pixel_memory_n_16
    SLICE_X39Y73         FDRE                                         r  pixel_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.814     0.816    w_clk25m
    SLICE_X39Y73         FDRE                                         r  pixel_reg[11]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.297ns (19.682%)  route 1.212ns (80.318%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.212     1.464    pixel_memory/start_grayscale_IBUF
    SLICE_X38Y73         LUT5 (Prop_lut5_I0_O)        0.045     1.509 r  pixel_memory/pixel[3]_i_1/O
                         net (fo=1, routed)           0.000     1.509    pixel_memory_n_24
    SLICE_X38Y73         FDRE                                         r  pixel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.814     0.816    w_clk25m
    SLICE_X38Y73         FDRE                                         r  pixel_reg[3]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.622ns  (logic 0.297ns (18.310%)  route 1.325ns (81.690%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.325     1.577    pixel_memory/start_grayscale_IBUF
    SLICE_X41Y75         LUT5 (Prop_lut5_I0_O)        0.045     1.622 r  pixel_memory/pixel[6]_i_1/O
                         net (fo=1, routed)           0.000     1.622    pixel_memory_n_21
    SLICE_X41Y75         FDRE                                         r  pixel_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.815     0.816    w_clk25m
    SLICE_X41Y75         FDRE                                         r  pixel_reg[6]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.680ns  (logic 0.297ns (17.678%)  route 1.383ns (82.322%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.383     1.635    pixel_memory/start_grayscale_IBUF
    SLICE_X41Y74         LUT5 (Prop_lut5_I0_O)        0.045     1.680 r  pixel_memory/pixel[10]_i_1/O
                         net (fo=1, routed)           0.000     1.680    pixel_memory_n_17
    SLICE_X41Y74         FDRE                                         r  pixel_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.815     0.816    w_clk25m
    SLICE_X41Y74         FDRE                                         r  pixel_reg[10]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.680ns  (logic 0.297ns (17.678%)  route 1.383ns (82.322%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.383     1.635    pixel_memory/start_grayscale_IBUF
    SLICE_X41Y74         LUT5 (Prop_lut5_I0_O)        0.045     1.680 r  pixel_memory/pixel[2]_i_1/O
                         net (fo=1, routed)           0.000     1.680    pixel_memory_n_25
    SLICE_X41Y74         FDRE                                         r  pixel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.815     0.816    w_clk25m
    SLICE_X41Y74         FDRE                                         r  pixel_reg[2]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.683ns  (logic 0.297ns (17.653%)  route 1.386ns (82.347%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.386     1.638    pixel_memory/start_grayscale_IBUF
    SLICE_X36Y74         LUT5 (Prop_lut5_I0_O)        0.045     1.683 r  pixel_memory/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000     1.683    pixel_memory_n_22
    SLICE_X36Y74         FDRE                                         r  pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.813     0.815    w_clk25m
    SLICE_X36Y74         FDRE                                         r  pixel_reg[5]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.297ns (17.388%)  route 1.411ns (82.612%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.411     1.663    pixel_memory/start_grayscale_IBUF
    SLICE_X41Y75         LUT5 (Prop_lut5_I0_O)        0.045     1.708 r  pixel_memory/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000     1.708    pixel_memory_n_23
    SLICE_X41Y75         FDRE                                         r  pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.815     0.816    w_clk25m
    SLICE_X41Y75         FDRE                                         r  pixel_reg[4]/C

Slack:                    inf
  Source:                 start_inverse
                            (input port)
  Destination:            pixel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.766ns  (logic 0.283ns (16.026%)  route 1.483ns (83.974%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.815ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.815ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  start_inverse (IN)
                         net (fo=0)                   0.000     0.000    start_inverse
    M13                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  start_inverse_IBUF_inst/O
                         net (fo=12, routed)          1.483     1.721    pixel_memory/start_inverse_IBUF
    SLICE_X36Y74         LUT5 (Prop_lut5_I3_O)        0.045     1.766 r  pixel_memory/pixel[1]_i_1/O
                         net (fo=1, routed)           0.000     1.766    pixel_memory_n_26
    SLICE_X36Y74         FDRE                                         r  pixel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.813     0.815    w_clk25m
    SLICE_X36Y74         FDRE                                         r  pixel_reg[1]/C

Slack:                    inf
  Source:                 start_grayscale
                            (input port)
  Destination:            pixel_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.792ns  (logic 0.297ns (16.573%)  route 1.495ns (83.427%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  start_grayscale (IN)
                         net (fo=0)                   0.000     0.000    start_grayscale
    L16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  start_grayscale_IBUF_inst/O
                         net (fo=12, routed)          1.495     1.747    pixel_memory/start_grayscale_IBUF
    SLICE_X40Y75         LUT5 (Prop_lut5_I0_O)        0.045     1.792 r  pixel_memory/pixel[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    pixel_memory_n_27
    SLICE_X40Y75         FDRE                                         r  pixel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.819     0.819    clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_gen/inst/clkout1_buf/O
                         net (fo=89, routed)          0.815     0.816    w_clk25m
    SLICE_X40Y75         FDRE                                         r  pixel_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.288ns  (logic 1.602ns (30.300%)  route 3.686ns (69.700%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           2.952     4.430    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124     4.554 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.734     5.288    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X8Y62          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.433     4.804    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X8Y62          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[16]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.288ns  (logic 1.602ns (30.300%)  route 3.686ns (69.700%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           2.952     4.430    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124     4.554 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.734     5.288    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X8Y62          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.433     4.804    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X8Y62          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[17]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.182ns  (logic 1.602ns (30.921%)  route 3.580ns (69.079%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           2.952     4.430    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124     4.554 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.628     5.182    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X8Y59          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.435     4.806    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X8Y59          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[4]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.182ns  (logic 1.602ns (30.921%)  route 3.580ns (69.079%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           2.952     4.430    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124     4.554 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.628     5.182    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X8Y59          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.435     4.806    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X8Y59          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[5]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.182ns  (logic 1.602ns (30.921%)  route 3.580ns (69.079%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           2.952     4.430    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124     4.554 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.628     5.182    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X8Y59          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.435     4.806    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X8Y59          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[6]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.182ns  (logic 1.602ns (30.921%)  route 3.580ns (69.079%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           2.952     4.430    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124     4.554 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.628     5.182    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X8Y59          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.435     4.806    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X8Y59          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[7]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.150ns  (logic 1.602ns (31.114%)  route 3.548ns (68.886%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           2.952     4.430    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124     4.554 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.596     5.150    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X8Y61          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.434     4.805    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X8Y61          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[12]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.150ns  (logic 1.602ns (31.114%)  route 3.548ns (68.886%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           2.952     4.430    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124     4.554 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.596     5.150    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X8Y61          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.434     4.805    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X8Y61          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[13]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.150ns  (logic 1.602ns (31.114%)  route 3.548ns (68.886%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           2.952     4.430    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124     4.554 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.596     5.150    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X8Y61          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.434     4.805    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X8Y61          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[14]/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.150ns  (logic 1.602ns (31.114%)  route 3.548ns (68.886%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           2.952     4.430    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X9Y60          LUT6 (Prop_lut6_I4_O)        0.124     4.554 r  OV7670_cam/cam_btn_start_db/counter[0]_i_1__0/O
                         net (fo=18, routed)          0.596     5.150    OV7670_cam/cam_btn_start_db/p_0_in
    SLICE_X8Y61          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.434     4.805    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X8Y61          FDRE                                         r  OV7670_cam/cam_btn_start_db/counter_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/r_sample_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.295ns (26.497%)  route 0.818ns (73.503%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           0.818     1.065    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y63         LUT5 (Prop_lut5_I0_O)        0.048     1.113 r  top_btn_db/r_sample_i_1__0/O
                         net (fo=1, routed)           0.000     1.113    top_btn_db/r_sample_i_1__0_n_0
    SLICE_X11Y63         FDRE                                         r  top_btn_db/r_sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.826     1.985    top_btn_db/i_top_clk
    SLICE_X11Y63         FDRE                                         r  top_btn_db/r_sample_reg/C

Slack:                    inf
  Source:                 i_top_cam_start
                            (input port)
  Destination:            OV7670_cam/cam_btn_start_db/r_sample_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.246ns (20.810%)  route 0.937ns (79.190%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  i_top_cam_start (IN)
                         net (fo=0)                   0.000     0.000    i_top_cam_start
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  i_top_cam_start_IBUF_inst/O
                         net (fo=2, routed)           0.937     1.183    OV7670_cam/cam_btn_start_db/i_top_cam_start_IBUF
    SLICE_X9Y59          FDRE                                         r  OV7670_cam/cam_btn_start_db/r_sample_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.831     1.989    OV7670_cam/cam_btn_start_db/i_top_clk
    SLICE_X9Y59          FDRE                                         r  OV7670_cam/cam_btn_start_db/r_sample_reg/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.292ns (19.116%)  route 1.235ns (80.884%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.042     1.289    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.334 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.193     1.527    top_btn_db/p_0_in
    SLICE_X10Y62         FDRE                                         r  top_btn_db/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.827     1.986    top_btn_db/i_top_clk
    SLICE_X10Y62         FDRE                                         r  top_btn_db/counter_reg[0]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.292ns (19.116%)  route 1.235ns (80.884%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.042     1.289    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.334 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.193     1.527    top_btn_db/p_0_in
    SLICE_X10Y62         FDRE                                         r  top_btn_db/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.827     1.986    top_btn_db/i_top_clk
    SLICE_X10Y62         FDRE                                         r  top_btn_db/counter_reg[1]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.292ns (19.116%)  route 1.235ns (80.884%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.042     1.289    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.334 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.193     1.527    top_btn_db/p_0_in
    SLICE_X10Y62         FDRE                                         r  top_btn_db/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.827     1.986    top_btn_db/i_top_clk
    SLICE_X10Y62         FDRE                                         r  top_btn_db/counter_reg[2]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.527ns  (logic 0.292ns (19.116%)  route 1.235ns (80.884%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.042     1.289    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.334 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.193     1.527    top_btn_db/p_0_in
    SLICE_X10Y62         FDRE                                         r  top_btn_db/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.827     1.986    top_btn_db/i_top_clk
    SLICE_X10Y62         FDRE                                         r  top_btn_db/counter_reg[3]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.292ns (19.104%)  route 1.236ns (80.896%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.042     1.289    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.334 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.194     1.528    top_btn_db/p_0_in
    SLICE_X10Y64         FDRE                                         r  top_btn_db/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.826     1.985    top_btn_db/i_top_clk
    SLICE_X10Y64         FDRE                                         r  top_btn_db/counter_reg[10]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.292ns (19.104%)  route 1.236ns (80.896%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.042     1.289    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.334 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.194     1.528    top_btn_db/p_0_in
    SLICE_X10Y64         FDRE                                         r  top_btn_db/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.826     1.985    top_btn_db/i_top_clk
    SLICE_X10Y64         FDRE                                         r  top_btn_db/counter_reg[11]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.292ns (19.104%)  route 1.236ns (80.896%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.042     1.289    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.334 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.194     1.528    top_btn_db/p_0_in
    SLICE_X10Y64         FDRE                                         r  top_btn_db/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.826     1.985    top_btn_db/i_top_clk
    SLICE_X10Y64         FDRE                                         r  top_btn_db/counter_reg[8]/C

Slack:                    inf
  Source:                 i_top_rst
                            (input port)
  Destination:            top_btn_db/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.292ns (19.104%)  route 1.236ns (80.896%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  i_top_rst (IN)
                         net (fo=0)                   0.000     0.000    i_top_rst
    M18                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_top_rst_IBUF_inst/O
                         net (fo=2, routed)           1.042     1.289    top_btn_db/i_top_rst_IBUF
    SLICE_X11Y64         LUT6 (Prop_lut6_I4_O)        0.045     1.334 r  top_btn_db/counter[0]_i_1/O
                         net (fo=18, routed)          0.194     1.528    top_btn_db/p_0_in
    SLICE_X10Y64         FDRE                                         r  top_btn_db/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_top_clk (IN)
                         net (fo=0)                   0.000     0.000    i_top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_top_clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.826     1.985    top_btn_db/i_top_clk
    SLICE_X10Y64         FDRE                                         r  top_btn_db/counter_reg[9]/C





