sv xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../ug3-seeg.gen/sources_1/bd/tb_seeg_top/ipshared/ec67/hdl" \
"../../../bd/tb_seeg_top/ip/tb_seeg_top_axi_vip_0_0/sim/tb_seeg_top_axi_vip_0_0_pkg.sv" \
"../../../bd/tb_seeg_top/ip/tb_seeg_top_axi_vip_0_0/sim/tb_seeg_top_axi_vip_0_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../ug3-seeg.gen/sources_1/bd/tb_seeg_top/ipshared/ec67/hdl" \
"../../../bd/tb_seeg_top/ip/tb_seeg_top_seeg_top_0_0/sim/tb_seeg_top_seeg_top_0_0.v" \
"../../../bd/tb_seeg_top/sim/tb_seeg_top.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
