

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Thu Aug  3 11:12:25 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        conv
* Solution:       solution5
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 33.795 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      122|      122| 4.880 us | 4.880 us |  122|  122|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |      120|      120|        22|          9|          1|    12|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     357|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     12|     787|    1221|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     458|    -|
|Register         |        0|      -|     730|     128|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     12|    1517|    2164|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_bkb_U1   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U2   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fadd_32ns_bkb_U3   |conv_1_fadd_32ns_bkb  |        0|      2|  177|  198|    0|
    |conv_1_fcmp_32ns_dEe_U6   |conv_1_fcmp_32ns_dEe  |        0|      0|    0|   66|    0|
    |conv_1_fmul_32ns_cud_U4   |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_fmul_32ns_cud_U5   |conv_1_fmul_32ns_cud  |        0|      3|  128|  138|    0|
    |conv_1_mux_32_32_eOg_U7   |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U8   |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U9   |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U10  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U11  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U12  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U13  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U14  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U15  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U16  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U17  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U18  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U19  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U20  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U21  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U22  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U23  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U24  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    |conv_1_mux_32_32_eOg_U25  |conv_1_mux_32_32_eOg  |        0|      0|    0|   15|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     12|  787| 1221|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_708_p2       |     +    |      0|  0|  13|           1|           4|
    |add_ln26_2_fu_618_p2     |     +    |      0|  0|  10|           1|           2|
    |add_ln26_3_fu_694_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln26_4_fu_542_p2     |     +    |      0|  0|  10|           1|           2|
    |add_ln26_fu_570_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln34_1_fu_1244_p2    |     +    |      0|  0|   8|           5|           5|
    |add_ln34_fu_1213_p2      |     +    |      0|  0|  71|          64|          64|
    |add_ln8_fu_522_p2        |     +    |      0|  0|  13|           4|           1|
    |c_fu_504_p2              |     +    |      0|  0|  10|           2|           1|
    |f_fu_1170_p2             |     +    |      0|  0|  10|           1|           2|
    |sub_ln34_fu_1235_p2      |     -    |      0|  0|   8|           5|           5|
    |and_ln33_fu_1302_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln34_fu_612_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_528_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln14_fu_606_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln33_1_fu_1290_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln33_fu_1284_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_516_p2       |   icmp   |      0|  0|   9|           4|           4|
    |or_ln26_10_fu_791_p2     |    or    |      0|  0|   5|           5|           1|
    |or_ln26_11_fu_959_p2     |    or    |      0|  0|   5|           5|           1|
    |or_ln26_13_fu_1135_p2    |    or    |      0|  0|   7|           7|           1|
    |or_ln26_2_fu_847_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln26_4_fu_1023_p2     |    or    |      0|  0|   7|           7|           1|
    |or_ln26_5_fu_735_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln26_6_fu_903_p2      |    or    |      0|  0|   5|           5|           1|
    |or_ln26_8_fu_1079_p2     |    or    |      0|  0|   7|           7|           1|
    |or_ln26_fu_661_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln33_fu_1296_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_624_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_714_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln34_1_fu_548_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_2_fu_562_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_3_fu_576_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_4_fu_584_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln34_5_fu_592_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln34_6_fu_630_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln34_7_fu_638_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_8_fu_686_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_9_fu_700_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln34_fu_534_p3    |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln26_1_fu_556_p2     |    xor   |      0|  0|   3|           2|           3|
    |xor_ln26_2_fu_680_p2     |    xor   |      0|  0|   3|           2|           3|
    |xor_ln26_fu_510_p2       |    xor   |      0|  0|   3|           2|           3|
    |xor_ln34_fu_600_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 357|         204|         179|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_407_p4               |   9|          2|    2|          4|
    |ap_phi_mux_f_0_phi_fu_418_p4               |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten45_phi_fu_374_p4  |   9|          2|    4|          8|
    |ap_phi_mux_indvar_flatten_phi_fu_396_p4    |   9|          2|    4|          8|
    |ap_phi_mux_r_0_phi_fu_385_p4               |   9|          2|    2|          4|
    |c_0_reg_403                                |   9|          2|    2|          4|
    |f_0_reg_414                                |   9|          2|    2|          4|
    |grp_fu_425_p0                              |  15|          3|   32|         96|
    |grp_fu_425_p1                              |  41|          8|   32|        256|
    |grp_fu_431_p0                              |  15|          3|   32|         96|
    |grp_fu_431_p1                              |  47|         10|   32|        320|
    |grp_fu_442_p0                              |  47|         10|   32|        320|
    |grp_fu_448_p0                              |  47|         10|   32|        320|
    |indvar_flatten45_reg_370                   |   9|          2|    4|          8|
    |indvar_flatten_reg_392                     |   9|          2|    4|          8|
    |input_r_address0                           |  47|         10|    5|         50|
    |input_r_address1                           |  47|         10|    5|         50|
    |r_0_reg_381                                |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 458|         98|  232|       1578|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln34_1_reg_1636       |   5|   0|    5|          0|
    |add_ln8_reg_1321          |   4|   0|    4|          0|
    |ap_CS_fsm                 |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |c_0_reg_403               |   2|   0|    2|          0|
    |f_0_reg_414               |   2|   0|    2|          0|
    |f_reg_1601                |   2|   0|    2|          0|
    |icmp_ln8_reg_1317         |   1|   0|    1|          0|
    |indvar_flatten45_reg_370  |   4|   0|    4|          0|
    |indvar_flatten_reg_392    |   4|   0|    4|          0|
    |r_0_reg_381               |   2|   0|    2|          0|
    |reg_469                   |  32|   0|   32|          0|
    |reg_475                   |  32|   0|   32|          0|
    |reg_486                   |  32|   0|   32|          0|
    |reg_492                   |  32|   0|   32|          0|
    |select_ln11_reg_1411      |   4|   0|    4|          0|
    |select_ln34_1_reg_1326    |   2|   0|    2|          0|
    |select_ln34_2_reg_1334    |   2|   0|    2|          0|
    |select_ln34_3_reg_1341    |   2|   0|    2|          0|
    |select_ln34_6_reg_1351    |   2|   0|    2|          0|
    |select_ln34_7_reg_1376    |   2|   0|    2|          0|
    |select_ln34_8_reg_1395    |   2|   0|    2|          0|
    |select_ln34_9_reg_1403    |   2|   0|    2|          0|
    |tmp_1_1_0_1_reg_1506      |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1531        |  32|   0|   32|          0|
    |tmp_1_1_2_1_reg_1556      |  32|   0|   32|          0|
    |tmp_1_2_0_1_reg_1586      |  32|   0|   32|          0|
    |tmp_1_2_1_1_reg_1611      |  32|   0|   32|          0|
    |tmp_1_2_1_reg_1606        |  32|   0|   32|          0|
    |tmp_1_2_2_1_reg_1631      |  32|   0|   32|          0|
    |tmp_1_2_2_reg_1626        |  32|   0|   32|          0|
    |tmp_1_2_reg_1581          |  32|   0|   32|          0|
    |icmp_ln8_reg_1317         |  64|  32|    1|          0|
    |select_ln34_1_reg_1326    |  64|  32|    2|          0|
    |select_ln34_6_reg_1351    |  64|  32|    2|          0|
    |select_ln34_7_reg_1376    |  64|  32|    2|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 730| 128|  481|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_r_address0   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|input_r_address1   | out |    5|  ap_memory |    input_r   |     array    |
|input_r_ce1        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q1         |  in |   32|  ap_memory |    input_r   |     array    |
|conv_out_address0  | out |    4|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

