#ifndef SCR_AURIX_TC3x_h_
#define SCR_AURIX_TC3x_h_

#include <stdint.h>

extern uint8_t scr_xram[1008];

#define OFFSET_scr_xram    (0) /*(0x0) */
#define SIZE_scr_xram      (1008) /*(0x3f0) */

#define LABEL_scr_xram___sdcc_init_data      (278) /*(0x116) */
#define LABEL_scr_xram__main_retunr_value_65536_95      (7446) /*(0x1d16) */
#define LABEL_scr_xram__main_cnt_65536_95      (7448) /*(0x1d18) */
#define LABEL_scr_xram__main_ADC_Stat_65536_95      (7450) /*(0x1d1a) */
#define LABEL_scr_xram__main_Capture_Value_sum_65536_95      (7451) /*(0x1d1b) */
#define LABEL_scr_xram__main_temp_65536_95      (7455) /*(0x1d1f) */
#define LABEL_scr_xram__main_Duty_Cycle_65536_95      (7459) /*(0x1d23) */
#define LABEL_scr_xram__00102      (938) /*(0x3aa) */
#define LABEL_scr_xram__00104      (943) /*(0x3af) */
#define LABEL_scr_xram__00119      (948) /*(0x3b4) */
#define LABEL_scr_xram__00114      (952) /*(0x3b8) */
#define LABEL_scr_xram__00133      (957) /*(0x3bd) */
#define LABEL_scr_xram__00134      (961) /*(0x3c1) */
#define LABEL_scr_xram__00135      (966) /*(0x3c6) */
#define LABEL_scr_xram__00136      (977) /*(0x3d1) */
#define LABEL_scr_xram__00117      (977) /*(0x3d1) */
#define LABEL_scr_xram__00137      (990) /*(0x3de) */
#define LABEL_scr_xram__00139      (997) /*(0x3e5) */
#define LABEL_scr_xram___xinit__Duty_Cycle_Calculator      (1004) /*(0x3ec) */
#define LABEL_scr_xram___xinit__edge_counter      (1005) /*(0x3ed) */
#define LABEL_scr_xram___xinit__Check_Pin_Stat      (1006) /*(0x3ee) */
#define LABEL_scr_xram___xinit__Read_Capture_Register      (1007) /*(0x3ef) */
#define LABEL_scr_xram___sdcc_init_xstack      (265) /*(0x109) */
#define LABEL_scr_xram___mcs51_genXINIT      (281) /*(0x119) */
#define LABEL_scr_xram_L00003      (315) /*(0x13b) */
#define LABEL_scr_xram_L00001      (298) /*(0x12a) */
#define LABEL_scr_xram_L00002      (308) /*(0x134) */
#define LABEL_scr_xram___mcs51_genRAMCLEAR      (318) /*(0x13e) */
#define LABEL_scr_xram_L00004      (321) /*(0x141) */
#define LABEL_scr_xram___mcs51_genXRAMCLEAR      (327) /*(0x147) */
#define LABEL_scr_xram_L00006      (344) /*(0x158) */
#define LABEL_scr_xram_L00008      (363) /*(0x16b) */
#define LABEL_scr_xram_L00007      (357) /*(0x165) */
#define LABEL_scr_xram__00101      (380) /*(0x17c) */
#define LABEL_scr_xram__00101      (402) /*(0x192) */
#define LABEL_scr_xram__00101      (417) /*(0x1a1) */
#define LABEL_scr_xram__Measure_PWM_duty_cycle_quotient_65536_101      (7430) /*(0x1d06) */
#define LABEL_scr_xram__Measure_PWM_duty_cycle_remainder_65536_101      (7434) /*(0x1d0a) */
#define LABEL_scr_xram__multiply_16bit_by_8bit_result_65536_106      (7438) /*(0x1d0e) */
#define LABEL_scr_xram__add_two_16_bit_unint_carry_65536_112      (7442) /*(0x1d12) */
#define LABEL_scr_xram__add_two_16_bit_unint_result_65536_112      (7443) /*(0x1d13) */
#define LABEL_scr_xram__add_two_16_bit_unint_sumBit_196608_114      (7445) /*(0x1d15) */
#define LABEL_scr_xram__00102      (475) /*(0x1db) */
#define LABEL_scr_xram__00109      (469) /*(0x1d5) */
#define LABEL_scr_xram__00103      (494) /*(0x1ee) */
#define LABEL_scr_xram__00114      (520) /*(0x208) */
#define LABEL_scr_xram__00131      (527) /*(0x20f) */
#define LABEL_scr_xram__00112      (740) /*(0x2e4) */
#define LABEL_scr_xram__00133      (594) /*(0x252) */
#define LABEL_scr_xram__00132      (581) /*(0x245) */
#define LABEL_scr_xram__00115      (732) /*(0x2dc) */
#define LABEL_scr_xram__00134      (653) /*(0x28d) */
#define LABEL_scr_xram__00136      (711) /*(0x2c7) */
#define LABEL_scr_xram__00135      (699) /*(0x2bb) */
#define LABEL_scr_xram__00137      (737) /*(0x2e1) */
#define LABEL_scr_xram__00116      (762) /*(0x2fa) */
#define LABEL_scr_xram___xinit__Capture_Value_1      (998) /*(0x3e6) */
#define LABEL_scr_xram___xinit__Capture_Value_2      (1000) /*(0x3e8) */
#define LABEL_scr_xram___xinit__duty_cycle      (1002) /*(0x3ea) */
#define LABEL_scr_xram__00101      (799) /*(0x31f) */
#define LABEL_scr_xram__00101      (811) /*(0x32b) */
#define LABEL_scr_xram__00103      (847) /*(0x34f) */
#define LABEL_scr_xram__00105      (851) /*(0x353) */
#define LABEL_scr_xram__00101      (858) /*(0x35a) */
#define LABEL_scr_xram___xstack_start      (7169) /*(0x1c01) */
#define LABEL_scr_xram___sdcc_gsinit3_start      (281) /*(0x119) */
#define LABEL_scr_xram__resetvec      (0) /*(0x0) */
#define LABEL_scr_xram___xdatac_end      (7460) /*(0x1d24) */
#define LABEL_scr_xram___xdatac_start      (7424) /*(0x1d00) */
#define LABEL_scr_xram__SCR_CCU_Capture_Mode_0      (403) /*(0x193) */
#define LABEL_scr_xram__Duty_Cycle_Calculator_Function      (418) /*(0x1a2) */
#define LABEL_scr_xram__etext      (998) /*(0x3e6) */
#define LABEL_scr_xram_s_PSEG      (7169) /*(0x1c01) */
#define LABEL_scr_xram__SCR_IR_Select_External_Interrupt_Line      (800) /*(0x320) */
#define LABEL_scr_xram__Capture_Value_1      (7460) /*(0x1d24) */
#define LABEL_scr_xram__Capture_Value_2      (7462) /*(0x1d26) */
#define LABEL_scr_xram__SCR_IR_Select_Edge_Mode      (812) /*(0x32c) */
#define LABEL_scr_xram__multiplication_16bit_by_8bit_Result      (7424) /*(0x1d00) */
#define LABEL_scr_xram___roxdata_end      (1008) /*(0x3f0) */
#define LABEL_scr_xram___sdcc_program_startup      (369) /*(0x171) */
#define LABEL_scr_xram___stack_start      (8) /*(0x8) */
#define LABEL_scr_xram___ddata_end      (8) /*(0x8) */
#define LABEL_scr_xram___sdcc_gsinit5_start      (366) /*(0x16e) */
#define LABEL_scr_xram__EXINT8IS_interrupt      (978) /*(0x3d2) */
#define LABEL_scr_xram___sdcc_gsinit4B_start      (327) /*(0x147) */
#define LABEL_scr_xram___xdatai_end      (7470) /*(0x1d2e) */
#define LABEL_scr_xram__edge_counter      (7467) /*(0x1d2b) */
#define LABEL_scr_xram___sdcc_gsinit1_start      (265) /*(0x109) */
#define LABEL_scr_xram___xdatai_start      (7460) /*(0x1d24) */
#define LABEL_scr_xram_s_XSEG      (7424) /*(0x1d00) */
#define LABEL_scr_xram___pdata_end      (7169) /*(0x1c01) */
#define LABEL_scr_xram__SCR_IR_Enable_Interrupt_Node      (848) /*(0x350) */
#define LABEL_scr_xram__duty_cycle      (7464) /*(0x1d28) */
#define LABEL_scr_xram__Capture_Value_sum      (7428) /*(0x1d04) */
#define LABEL_scr_xram__SCR_CCT_Timer_Basic_Operation      (381) /*(0x17d) */
#define LABEL_scr_xram__Duty_Cycle_Calculator      (7466) /*(0x1d2a) */
#define LABEL_scr_xram__Read_Capture_Register      (7469) /*(0x1d2d) */
#define LABEL_scr_xram___roxdata_start      (998) /*(0x3e6) */
#define LABEL_scr_xram_s_XINIT      (998) /*(0x3e6) */
#define LABEL_scr_xram___sdcc_external_startup      (377) /*(0x179) */
#define LABEL_scr_xram___sdcc_gsinit2_start      (268) /*(0x10c) */
#define LABEL_scr_xram__EXINT9IS_interrupt      (991) /*(0x3df) */
#define LABEL_scr_xram___sdcc_gsinit4_start      (318) /*(0x13e) */
#define LABEL_scr_xram___pdata_start      (7169) /*(0x1c01) */
#define LABEL_scr_xram__gpio_init      (763) /*(0x2fb) */
#define LABEL_scr_xram__Check_Pin_Stat      (7468) /*(0x1d2c) */
#define LABEL_scr_xram__Measure_PWM_duty_cycle      (495) /*(0x1ef) */
#define LABEL_scr_xram___init_table      (256) /*(0x100) */
#define LABEL_scr_xram__delay      (944) /*(0x3b0) */
#define LABEL_scr_xram_s_XISEG      (7460) /*(0x1d24) */
#define LABEL_scr_xram__SCR_Select_Interrupt_Priority      (852) /*(0x354) */
#define LABEL_scr_xram__main      (859) /*(0x35b) */
#define LABEL_scr_xram___sdcc_gsinit_startup      (259) /*(0x103) */

#endif
