INFO: [VRFC 10-2263] Analyzing Verilog file "C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/getonezero.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module getonezero
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_max
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/matrix_to_matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_to_matrix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/maximum.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maximum
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/repo/kuliah/vlsi/imregin_max/imregin_max.srcs/sim_1/new/matrix_to_matrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_to_matrix_tb
