#ifndef __SOC_NPU_AICORE_INTERFACE_H__
#define __SOC_NPU_AICORE_INTERFACE_H__ 
#ifdef __cplusplus
#if __cplusplus
    extern "C" {
#endif
#endif
#ifndef __SOC_H_FOR_ASM__
#define SOC_NPU_AICORE_RUN_STALL_ADDR(base) ((base) + (0x00000000UL))
#define SOC_NPU_AICORE_DBG_CTRL_0_ADDR(base) ((base) + (0x00000008UL))
#define SOC_NPU_AICORE_DBG_CTRL_1_ADDR(base) ((base) + (0x0000000CUL))
#define SOC_NPU_AICORE_RST_CTRL_ADDR(base) ((base) + (0x00000010UL))
#define SOC_NPU_AICORE_FAST_PATH_CTRL_ADDR(base) ((base) + (0x00000018UL))
#define SOC_NPU_AICORE_AI_CORE_INT_ADDR(base) ((base) + (0x00000020UL))
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_ADDR(base) ((base) + (0x00000028UL))
#define SOC_NPU_AICORE_RST_CNT_ADDR(base) ((base) + (0x00000030UL))
#define SOC_NPU_AICORE_ECC_EN_ADDR(base) ((base) + (0x00000038UL))
#define SOC_NPU_AICORE_AXI_CLAMP_CTRL_ADDR(base) ((base) + (0x00000040UL))
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_0_ADDR(base) ((base) + (0x00000048UL))
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_1_ADDR(base) ((base) + (0x0000004CUL))
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_ADDR(base) ((base) + (0x00000050UL))
#define SOC_NPU_AICORE_CLK_GATE_MASK_1_ADDR(base) ((base) + (0x00000054UL))
#define SOC_NPU_AICORE_CLK_DELAY_CNT_ADDR(base) ((base) + (0x00000058UL))
#define SOC_NPU_AICORE_CLK_DELAY_SC_ADDR(base) ((base) + (0x00005CUL))
#define SOC_NPU_AICORE_TOP_ICG_MBIST_ADDR(base) ((base) + (0x00000060UL))
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_2_ADDR(base) ((base) + (0x00000068UL))
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_3_ADDR(base) ((base) + (0x0000006CUL))
#define SOC_NPU_AICORE_LOCK_BYPASS_0_ADDR(base) ((base) + (0x00000070UL))
#define SOC_NPU_AICORE_LOCK_BYPASS_1_ADDR(base) ((base) + (0x00000074UL))
#define SOC_NPU_AICORE_SYSCTRL_LOCK_ADDR(base) ((base) + (0x00000078UL))
#define SOC_NPU_AICORE_PC_START_0_ADDR(base) ((base) + (0x00000080UL))
#define SOC_NPU_AICORE_PC_START_1_ADDR(base) ((base) + (0x00000084UL))
#define SOC_NPU_AICORE_PARA_BASE_0_ADDR(base) ((base) + (0x00000088UL))
#define SOC_NPU_AICORE_PARA_BASE_1_ADDR(base) ((base) + (0x0000008CUL))
#define SOC_NPU_AICORE_SMMU_SUBSTREAMID_ADDR(base) ((base) + (0x00000090UL))
#define SOC_NPU_AICORE_SMMU_SUBSTREAMID_EN_ADDR(base) ((base) + (0x00000094UL))
#define SOC_NPU_AICORE_TASK_CFG_0_ADDR(base) ((base) + (0x00000098UL))
#define SOC_NPU_AICORE_TASK_CFG_1_ADDR(base) ((base) + (0x0000009CUL))
#define SOC_NPU_AICORE_DATA_MAIN_BASE_0_ADDR(base) ((base) + (0x000000A0UL))
#define SOC_NPU_AICORE_DATA_MAIN_BASE_1_ADDR(base) ((base) + (0x000000A4UL))
#define SOC_NPU_AICORE_DATA_UB_BASE_0_ADDR(base) ((base) + (0x000000A8UL))
#define SOC_NPU_AICORE_DATA_UB_BASE_1_ADDR(base) ((base) + (0x000000ACUL))
#define SOC_NPU_AICORE_DATA_SIZE_SAT_MODE_ADDR(base) ((base) + (0x000000B0UL))
#define SOC_NPU_AICORE_L2_REMAP_CFG0_0_ADDR(base) ((base) + (0x000000B8UL))
#define SOC_NPU_AICORE_L2_REMAP_CFG0_1_ADDR(base) ((base) + (0x000000BCUL))
#define SOC_NPU_AICORE_L2_REMAP_CFG1_0_ADDR(base) ((base) + (0x000000C0UL))
#define SOC_NPU_AICORE_L2_REMAP_CFG1_1_ADDR(base) ((base) + (0x000000C4UL))
#define SOC_NPU_AICORE_L2_REMAP_CFG2_0_ADDR(base) ((base) + (0x000000C8UL))
#define SOC_NPU_AICORE_L2_REMAP_CFG2_1_ADDR(base) ((base) + (0x000000CCUL))
#define SOC_NPU_AICORE_L2_REMAP_CFG3_0_ADDR(base) ((base) + (0x000000D0UL))
#define SOC_NPU_AICORE_L2_REMAP_CFG3_1_ADDR(base) ((base) + (0x000000D4UL))
#define SOC_NPU_AICORE_L2_REMAP_CFG4_0_ADDR(base) ((base) + (0x000000D8UL))
#define SOC_NPU_AICORE_L2_REMAP_CFG4_1_ADDR(base) ((base) + (0x000000DCUL))
#define SOC_NPU_AICORE_L2_REMAP_CFG5_0_ADDR(base) ((base) + (0x000000E0UL))
#define SOC_NPU_AICORE_L2_REMAP_CFG5_1_ADDR(base) ((base) + (0x000000E4UL))
#define SOC_NPU_AICORE_L2_REMAP_CFG6_0_ADDR(base) ((base) + (0x000000E8UL))
#define SOC_NPU_AICORE_L2_REMAP_CFG6_1_ADDR(base) ((base) + (0x000000ECUL))
#define SOC_NPU_AICORE_L2_REMAP_CFG7_0_ADDR(base) ((base) + (0x000000F0UL))
#define SOC_NPU_AICORE_L2_REMAP_CFG7_1_ADDR(base) ((base) + (0x000000F4UL))
#define SOC_NPU_AICORE_AIC_STACK_PHY_BASE_0_ADDR(base) ((base) + (0x0000F8UL))
#define SOC_NPU_AICORE_AIC_STACK_PHY_BASE_1_ADDR(base) ((base) + (0x0000FCUL))
#define SOC_NPU_AICORE_DBG_RW_CTRL_ADDR(base) ((base) + (0x000000100UL))
#define SOC_NPU_AICORE_DBG_ADDR_0_ADDR(base) ((base) + (0x000000108UL))
#define SOC_NPU_AICORE_DBG_ADDR_1_ADDR(base) ((base) + (0x00000010CUL))
#define SOC_NPU_AICORE_DBG_DATA0_0_ADDR(base) ((base) + (0x000000110UL))
#define SOC_NPU_AICORE_DBG_DATA0_1_ADDR(base) ((base) + (0x000000114UL))
#define SOC_NPU_AICORE_DBG_DATA1_0_ADDR(base) ((base) + (0x000000118UL))
#define SOC_NPU_AICORE_DBG_DATA1_1_ADDR(base) ((base) + (0x00000011CUL))
#define SOC_NPU_AICORE_DBG_DATA2_0_ADDR(base) ((base) + (0x000000120UL))
#define SOC_NPU_AICORE_DBG_DATA2_1_ADDR(base) ((base) + (0x000000124UL))
#define SOC_NPU_AICORE_DBG_DATA3_0_ADDR(base) ((base) + (0x000000128UL))
#define SOC_NPU_AICORE_DBG_DATA3_1_ADDR(base) ((base) + (0x00000012CUL))
#define SOC_NPU_AICORE_DFX_DATA_0_ADDR(base) ((base) + (0x000000130UL))
#define SOC_NPU_AICORE_DFX_DATA_1_ADDR(base) ((base) + (0x000000134UL))
#define SOC_NPU_AICORE_DBG_STATUS_ADDR(base) ((base) + (0x000000138UL))
#define SOC_NPU_AICORE_RESERVED_REG00_0_ADDR(base) ((base) + (0x000000140UL))
#define SOC_NPU_AICORE_RESERVED_REG00_1_ADDR(base) ((base) + (0x000000144UL))
#define SOC_NPU_AICORE_RESERVED_REG01_0_ADDR(base) ((base) + (0x000000148UL))
#define SOC_NPU_AICORE_RESERVED_REG01_1_ADDR(base) ((base) + (0x00000014CUL))
#define SOC_NPU_AICORE_DJTAG_CLK_BYPASS_ADDR(base) ((base) + (0x00000150UL))
#define SOC_NPU_AICORE_HW_BKPT0_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x00000160UL))
#define SOC_NPU_AICORE_HW_BKPT1_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x00000168UL))
#define SOC_NPU_AICORE_HW_BKPT2_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x00000170UL))
#define SOC_NPU_AICORE_HW_BKPT3_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x00000178UL))
#define SOC_NPU_AICORE_HW_BKPT4_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x00000180UL))
#define SOC_NPU_AICORE_HW_BKPT5_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x00000188UL))
#define SOC_NPU_AICORE_HW_BKPT6_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x00000190UL))
#define SOC_NPU_AICORE_HW_BKPT7_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x00000198UL))
#define SOC_NPU_AICORE_HW_BKPT8_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x000001A0UL))
#define SOC_NPU_AICORE_HW_BKPT9_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x000001A8UL))
#define SOC_NPU_AICORE_HW_BKPT10_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x000001B0UL))
#define SOC_NPU_AICORE_HW_BKPT11_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x000001B8UL))
#define SOC_NPU_AICORE_HW_BKPT12_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x000001C0UL))
#define SOC_NPU_AICORE_HW_BKPT13_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x000001C8UL))
#define SOC_NPU_AICORE_HW_BKPT14_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x000001D0UL))
#define SOC_NPU_AICORE_HW_BKPT15_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x000001D8UL))
#define SOC_NPU_AICORE_PMU_CTRL_0_ADDR(base) ((base) + (0x000000200UL))
#define SOC_NPU_AICORE_PMU_CTRL_1_ADDR(base) ((base) + (0x000000204UL))
#define SOC_NPU_AICORE_PMU_MIN_OV_CNT_0_ADDR(base) ((base) + (0x000000208UL))
#define SOC_NPU_AICORE_PMU_MIN_OV_CNT_1_ADDR(base) ((base) + (0x00000020CUL))
#define SOC_NPU_AICORE_PMU_CNT0_ADDR(base) ((base) + (0x000000210UL))
#define SOC_NPU_AICORE_PMU_CNT1_ADDR(base) ((base) + (0x000000218UL))
#define SOC_NPU_AICORE_PMU_CNT2_ADDR(base) ((base) + (0x000000220UL))
#define SOC_NPU_AICORE_PMU_CNT3_ADDR(base) ((base) + (0x000000228UL))
#define SOC_NPU_AICORE_PMU_CNT4_ADDR(base) ((base) + (0x000000230UL))
#define SOC_NPU_AICORE_PMU_CNT5_ADDR(base) ((base) + (0x000000238UL))
#define SOC_NPU_AICORE_PMU_CNT6_ADDR(base) ((base) + (0x000000240UL))
#define SOC_NPU_AICORE_PMU_CNT7_ADDR(base) ((base) + (0x000000248UL))
#define SOC_NPU_AICORE_PMU_TASK_CYC_CNT_0_ADDR(base) ((base) + (0x000000250UL))
#define SOC_NPU_AICORE_PMU_TASK_CYC_CNT_1_ADDR(base) ((base) + (0x000000254UL))
#define SOC_NPU_AICORE_RESERVED_0_ADDR(base) ((base) + (0x000000258UL))
#define SOC_NPU_AICORE_RESERVED_1_ADDR(base) ((base) + (0x00000025CUL))
#define SOC_NPU_AICORE_PMU_CNT0_IDX_ADDR(base) ((base) + (0x000000260UL))
#define SOC_NPU_AICORE_PMU_CNT1_IDX_ADDR(base) ((base) + (0x000000268UL))
#define SOC_NPU_AICORE_PMU_CNT2_IDX_ADDR(base) ((base) + (0x000000270UL))
#define SOC_NPU_AICORE_PMU_CNT3_IDX_ADDR(base) ((base) + (0x000000278UL))
#define SOC_NPU_AICORE_PMU_CNT4_IDX_ADDR(base) ((base) + (0x000000280UL))
#define SOC_NPU_AICORE_PMU_CNT5_IDX_ADDR(base) ((base) + (0x000000288UL))
#define SOC_NPU_AICORE_PMU_CNT6_IDX_ADDR(base) ((base) + (0x000000290UL))
#define SOC_NPU_AICORE_PMU_CNT7_IDX_ADDR(base) ((base) + (0x000000298UL))
#define SOC_NPU_AICORE_PMU_START_CNT_CYC_0_ADDR(base) ((base) + (0x0000002A0UL))
#define SOC_NPU_AICORE_PMU_START_CNT_CYC_1_ADDR(base) ((base) + (0x0000002A4UL))
#define SOC_NPU_AICORE_PMU_STOP_CNT_CYC_0_ADDR(base) ((base) + (0x0000002A8UL))
#define SOC_NPU_AICORE_PMU_STOP_CNT_CYC_1_ADDR(base) ((base) + (0x0000002ACUL))
#define SOC_NPU_AICORE_AIC_TASK_CYC_CNT_0_ADDR(base) ((base) + (0x0000002B0UL))
#define SOC_NPU_AICORE_AIC_TASK_CYC_CNT_1_ADDR(base) ((base) + (0x0000002B4UL))
#define SOC_NPU_AICORE_IFU_CTRL_0_ADDR(base) ((base) + (0x000000300UL))
#define SOC_NPU_AICORE_IFU_CTRL_1_ADDR(base) ((base) + (0x000000304UL))
#define SOC_NPU_AICORE_CACHE_INV_CTRL_ADDR(base) ((base) + (0x000000308UL))
#define SOC_NPU_AICORE_IC_INV_VA_0_ADDR(base) ((base) + (0x000000310UL))
#define SOC_NPU_AICORE_IC_INV_VA_1_ADDR(base) ((base) + (0x000000314UL))
#define SOC_NPU_AICORE_IC_INV_STATUS_ADDR(base) ((base) + (0x000000318UL))
#define SOC_NPU_AICORE_HW_BKPT_EN_ADDR(base) ((base) + (0x00000400UL))
#define SOC_NPU_AICORE_HW_BKPT0_PC_0_ADDR(base) ((base) + (0x00000408UL))
#define SOC_NPU_AICORE_HW_BKPT0_PC_1_ADDR(base) ((base) + (0x0000040CUL))
#define SOC_NPU_AICORE_HW_BKPT1_PC_0_ADDR(base) ((base) + (0x00000410UL))
#define SOC_NPU_AICORE_HW_BKPT1_PC_1_ADDR(base) ((base) + (0x00000414UL))
#define SOC_NPU_AICORE_HW_BKPT2_PC_0_ADDR(base) ((base) + (0x00000418UL))
#define SOC_NPU_AICORE_HW_BKPT2_PC_1_ADDR(base) ((base) + (0x0000041CUL))
#define SOC_NPU_AICORE_HW_BKPT3_PC_0_ADDR(base) ((base) + (0x00000420UL))
#define SOC_NPU_AICORE_HW_BKPT3_PC_1_ADDR(base) ((base) + (0x00000424UL))
#define SOC_NPU_AICORE_HW_BKPT4_PC_0_ADDR(base) ((base) + (0x00000428UL))
#define SOC_NPU_AICORE_HW_BKPT4_PC_1_ADDR(base) ((base) + (0x0000042CUL))
#define SOC_NPU_AICORE_HW_BKPT5_PC_0_ADDR(base) ((base) + (0x00000430UL))
#define SOC_NPU_AICORE_HW_BKPT5_PC_1_ADDR(base) ((base) + (0x00000434UL))
#define SOC_NPU_AICORE_HW_BKPT6_PC_0_ADDR(base) ((base) + (0x00000438UL))
#define SOC_NPU_AICORE_HW_BKPT6_PC_1_ADDR(base) ((base) + (0x0000043CUL))
#define SOC_NPU_AICORE_HW_BKPT7_PC_0_ADDR(base) ((base) + (0x00000440UL))
#define SOC_NPU_AICORE_HW_BKPT7_PC_1_ADDR(base) ((base) + (0x00000444UL))
#define SOC_NPU_AICORE_HW_BKPT8_PC_0_ADDR(base) ((base) + (0x00000448UL))
#define SOC_NPU_AICORE_HW_BKPT8_PC_1_ADDR(base) ((base) + (0x0000044CUL))
#define SOC_NPU_AICORE_HW_BKPT9_PC_0_ADDR(base) ((base) + (0x00000450UL))
#define SOC_NPU_AICORE_HW_BKPT9_PC_1_ADDR(base) ((base) + (0x00000454UL))
#define SOC_NPU_AICORE_HW_BKPT10_PC_0_ADDR(base) ((base) + (0x00000458UL))
#define SOC_NPU_AICORE_HW_BKPT10_PC_1_ADDR(base) ((base) + (0x0000045CUL))
#define SOC_NPU_AICORE_HW_BKPT11_PC_0_ADDR(base) ((base) + (0x00000460UL))
#define SOC_NPU_AICORE_HW_BKPT11_PC_1_ADDR(base) ((base) + (0x00000464UL))
#define SOC_NPU_AICORE_HW_BKPT12_PC_0_ADDR(base) ((base) + (0x00000468UL))
#define SOC_NPU_AICORE_HW_BKPT12_PC_1_ADDR(base) ((base) + (0x0000046CUL))
#define SOC_NPU_AICORE_HW_BKPT13_PC_0_ADDR(base) ((base) + (0x00000470UL))
#define SOC_NPU_AICORE_HW_BKPT13_PC_1_ADDR(base) ((base) + (0x00000474UL))
#define SOC_NPU_AICORE_HW_BKPT14_PC_0_ADDR(base) ((base) + (0x00000478UL))
#define SOC_NPU_AICORE_HW_BKPT14_PC_1_ADDR(base) ((base) + (0x0000047CUL))
#define SOC_NPU_AICORE_HW_BKPT15_PC_0_ADDR(base) ((base) + (0x00000480UL))
#define SOC_NPU_AICORE_HW_BKPT15_PC_1_ADDR(base) ((base) + (0x00000484UL))
#define SOC_NPU_AICORE_CCU_IQ_TIMEOUT_ADDR(base) ((base) + (0x00000488UL))
#define SOC_NPU_AICORE_CCU_CTRL_0_ADDR(base) ((base) + (0x00000490UL))
#define SOC_NPU_AICORE_CCU_CTRL_1_ADDR(base) ((base) + (0x00000494UL))
#define SOC_NPU_AICORE_SU_DELAY_CNT_ADDR(base) ((base) + (0x00000498UL))
#define SOC_NPU_AICORE_SU_STB_ADDR(base) ((base) + (0x000004A0UL))
#define SOC_NPU_AICORE_SPR_STATUS_0_ADDR(base) ((base) + (0x000004C0UL))
#define SOC_NPU_AICORE_SPR_STATUS_1_ADDR(base) ((base) + (0x000004C4UL))
#define SOC_NPU_AICORE_COND_SPR_0_ADDR(base) ((base) + (0x000004C8UL))
#define SOC_NPU_AICORE_COND_SPR_1_ADDR(base) ((base) + (0x000004CCUL))
#define SOC_NPU_AICORE_CCU_REDIRECT_IFU_STATUS_ADDR(base) ((base) + (0x000004D0UL))
#define SOC_NPU_AICORE_BIU_CTRL0_0_ADDR(base) ((base) + (0x00000500UL))
#define SOC_NPU_AICORE_BIU_CTRL0_1_ADDR(base) ((base) + (0x00000504UL))
#define SOC_NPU_AICORE_BIU_CTRL1_0_ADDR(base) ((base) + (0x00000508UL))
#define SOC_NPU_AICORE_BIU_CTRL1_1_ADDR(base) ((base) + (0x0000050CUL))
#define SOC_NPU_AICORE_BIU_CTRL2_0_ADDR(base) ((base) + (0x00000510UL))
#define SOC_NPU_AICORE_BIU_CTRL2_1_ADDR(base) ((base) + (0x00000514UL))
#define SOC_NPU_AICORE_BIU_STATUS0_0_ADDR(base) ((base) + (0x00000518UL))
#define SOC_NPU_AICORE_BIU_STATUS0_1_ADDR(base) ((base) + (0x0000051CUL))
#define SOC_NPU_AICORE_BIU_STATUS1_0_ADDR(base) ((base) + (0x00000520UL))
#define SOC_NPU_AICORE_BIU_STATUS1_1_ADDR(base) ((base) + (0x00000524UL))
#define SOC_NPU_AICORE_BIU_STATUS2_0_ADDR(base) ((base) + (0x00000528UL))
#define SOC_NPU_AICORE_BIU_STATUS2_1_ADDR(base) ((base) + (0x0000052CUL))
#define SOC_NPU_AICORE_BIU_STATUS3_0_ADDR(base) ((base) + (0x00000530UL))
#define SOC_NPU_AICORE_BIU_STATUS3_1_ADDR(base) ((base) + (0x00000534UL))
#define SOC_NPU_AICORE_BIU_STATUS4_0_ADDR(base) ((base) + (0x00000538UL))
#define SOC_NPU_AICORE_BIU_STATUS4_1_ADDR(base) ((base) + (0x0000053CUL))
#define SOC_NPU_AICORE_BIU_STATUS5_0_ADDR(base) ((base) + (0x00000540UL))
#define SOC_NPU_AICORE_BIU_STATUS5_1_ADDR(base) ((base) + (0x00000544UL))
#define SOC_NPU_AICORE_BIU_SMMU_STREAMID_ADDR(base) ((base) + (0x00000548UL))
#define SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_0_ADDR(base) ((base) + (0x00000550UL))
#define SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_1_ADDR(base) ((base) + (0x00000554UL))
#define SOC_NPU_AICORE_BIU_L2_SIZE_0_ADDR(base) ((base) + (0x00000558UL))
#define SOC_NPU_AICORE_BIU_L2_SIZE_1_ADDR(base) ((base) + (0x0000055CUL))
#define SOC_NPU_AICORE_BIU_L2_PAGE_SIZE_ADDR(base) ((base) + (0x00000560UL))
#define SOC_NPU_AICORE_BIU_CTRL6_0_ADDR(base) ((base) + (0x00000568UL))
#define SOC_NPU_AICORE_BIU_CTRL6_1_ADDR(base) ((base) + (0x0000056CUL))
#define SOC_NPU_AICORE_BIU_STATUS8_0_ADDR(base) ((base) + (0x00000570UL))
#define SOC_NPU_AICORE_BIU_STATUS8_1_ADDR(base) ((base) + (0x00000574UL))
#define SOC_NPU_AICORE_BIU_STREAM_NS_ADDR(base) ((base) + (0x00000578UL))
#define SOC_NPU_AICORE_BIU_CTRL7_ADDR(base) ((base) + (0x00000580UL))
#define SOC_NPU_AICORE_BIU_CTRL8_0_ADDR(base) ((base) + (0x00000588UL))
#define SOC_NPU_AICORE_BIU_CTRL8_1_ADDR(base) ((base) + (0x0000058CUL))
#define SOC_NPU_AICORE_BIU_SMMU_CFG_ADDR(base) ((base) + (0x00000590UL))
#define SOC_NPU_AICORE_SMMU_SEC_STREAMID_ADDR(base) ((base) + (0x00000598UL))
#define SOC_NPU_AICORE_AIC_ASIL_ADDR(base) ((base) + (0x000005A0UL))
#define SOC_NPU_AICORE_AIC_PARTID_ADDR(base) ((base) + (0x000005A8UL))
#define SOC_NPU_AICORE_BIU_STATUS9_0_ADDR(base) ((base) + (0x000005C0UL))
#define SOC_NPU_AICORE_BIU_STATUS9_1_ADDR(base) ((base) + (0x000005C4UL))
#define SOC_NPU_AICORE_CORE_ID_ADDR(base) ((base) + (0x00000600UL))
#define SOC_NPU_AICORE_AIC_VER_0_ADDR(base) ((base) + (0x00000608UL))
#define SOC_NPU_AICORE_AIC_VER_1_ADDR(base) ((base) + (0x0000060CUL))
#define SOC_NPU_AICORE_SMMU_VER_0_ADDR(base) ((base) + (0x00000610UL))
#define SOC_NPU_AICORE_SMMU_VER_1_ADDR(base) ((base) + (0x00000614UL))
#define SOC_NPU_AICORE_DISPATCH_VER_0_ADDR(base) ((base) + (0x00000618UL))
#define SOC_NPU_AICORE_DISPATCH_VER_1_ADDR(base) ((base) + (0x0000061CUL))
#define SOC_NPU_AICORE_AA_VER_0_ADDR(base) ((base) + (0x00000620UL))
#define SOC_NPU_AICORE_AA_VER_1_ADDR(base) ((base) + (0x00000624UL))
#define SOC_NPU_AICORE_CRG_VER_0_ADDR(base) ((base) + (0x00000628UL))
#define SOC_NPU_AICORE_CRG_VER_1_ADDR(base) ((base) + (0x0000062CUL))
#define SOC_NPU_AICORE_POWER_MODE_CTRL_0_ADDR(base) ((base) + (0x00000630UL))
#define SOC_NPU_AICORE_POWER_MODE_CTRL_1_ADDR(base) ((base) + (0x00000634UL))
#define SOC_NPU_AICORE_MEM_TMOD_CTRL_0_ADDR(base) ((base) + (0x00000638UL))
#define SOC_NPU_AICORE_MEM_TMOD_CTRL_1_ADDR(base) ((base) + (0x0000063CUL))
#define SOC_NPU_AICORE_AIC_ERROR_0_ADDR(base) ((base) + (0x00000700UL))
#define SOC_NPU_AICORE_AIC_ERROR_1_ADDR(base) ((base) + (0x00000704UL))
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ADDR(base) ((base) + (0x00000708UL))
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_ADDR(base) ((base) + (0x0000070CUL))
#define SOC_NPU_AICORE_BIU_ERR_INFO_0_ADDR(base) ((base) + (0x00000710UL))
#define SOC_NPU_AICORE_BIU_ERR_INFO_1_ADDR(base) ((base) + (0x00000714UL))
#define SOC_NPU_AICORE_CCU_ERR_INFO_0_ADDR(base) ((base) + (0x00000718UL))
#define SOC_NPU_AICORE_CCU_ERR_INFO_1_ADDR(base) ((base) + (0x0000071CUL))
#define SOC_NPU_AICORE_CUBE_ERR_INFO_ADDR(base) ((base) + (0x00000720UL))
#define SOC_NPU_AICORE_IFU_ERR_INFO_0_ADDR(base) ((base) + (0x00000728UL))
#define SOC_NPU_AICORE_IFU_ERR_INFO_1_ADDR(base) ((base) + (0x0000072CUL))
#define SOC_NPU_AICORE_MTE_ERR_INFO_ADDR(base) ((base) + (0x00000730UL))
#define SOC_NPU_AICORE_VEC_ERR_INFO_ADDR(base) ((base) + (0x00000738UL))
#define SOC_NPU_AICORE_MTE_SU_ECC_1BIT_ERR_0_ADDR(base) ((base) + (0x00000740UL))
#define SOC_NPU_AICORE_MTE_SU_ECC_1BIT_ERR_1_ADDR(base) ((base) + (0x00000744UL))
#define SOC_NPU_AICORE_VEC_CUBE_ECC_1BIT_ERR_0_ADDR(base) ((base) + (0x00000748UL))
#define SOC_NPU_AICORE_VEC_CUBE_ECC_1BIT_ERR_1_ADDR(base) ((base) + (0x0000074CUL))
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_0_ADDR(base) ((base) + (0x00000750UL))
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_ADDR(base) ((base) + (0x00000754UL))
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_2_ADDR(base) ((base) + (0x00000758UL))
#define SOC_NPU_AICORE_AIC_ERROR_2_ADDR(base) ((base) + (0x00000760UL))
#define SOC_NPU_AICORE_AIC_ERROR_3_ADDR(base) ((base) + (0x00000764UL))
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_ADDR(base) ((base) + (0x00000768UL))
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ADDR(base) ((base) + (0x0000076CUL))
#define SOC_NPU_AICORE_CCU_BUS_ERR_INFO_0_ADDR(base) ((base) + (0x00000770UL))
#define SOC_NPU_AICORE_CCU_BUS_ERR_INFO_1_ADDR(base) ((base) + (0x00000774UL))
#define SOC_NPU_AICORE_SC_BUS_ERR_INFO_0_ADDR(base) ((base) + (0x00000778UL))
#define SOC_NPU_AICORE_SC_BUS_ERR_INFO_1_ADDR(base) ((base) + (0x0000077CUL))
#define SOC_NPU_AICORE_AIC_ERROR_4_ADDR(base) ((base) + (0x00000780UL))
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_ADDR(base) ((base) + (0x00000788UL))
#define SOC_NPU_AICORE_FIXP_ERR_INFO_ADDR(base) ((base) + (0x000078CUL))
#define SOC_NPU_AICORE_AIC_ERROR_5_ADDR(base) ((base) + (0x0000790UL))
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_ADDR(base) ((base) + (0x0000794UL))
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_0_ADDR(base) ((base) + (0x00007A0UL))
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_1_ADDR(base) ((base) + (0x00007A4UL))
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_2_ADDR(base) ((base) + (0x00007A8UL))
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_3_ADDR(base) ((base) + (0x00007ACUL))
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_4_ADDR(base) ((base) + (0x00007B0UL))
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_5_ADDR(base) ((base) + (0x00007B4UL))
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_6_ADDR(base) ((base) + (0x00007B8UL))
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_7_ADDR(base) ((base) + (0x00007BCUL))
#define SOC_NPU_AICORE_SU_MTE_ECC_1BIT_ERR_ADDR(base) ((base) + (0x00007C0UL))
#define SOC_NPU_AICORE_SU_DC_ECC_1BIT_ERR_INFO_ADDR(base) ((base) + (0x00007C4UL))
#define SOC_NPU_AICORE_AIC_WARN_STATUS_ADDR(base) ((base) + (0x000007F0UL))
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_ADDR(base) ((base) + (0x000007F4UL))
#define SOC_NPU_AICORE_PCT_CTRL_0_ADDR(base) ((base) + (0x00000800UL))
#define SOC_NPU_AICORE_PCT_CTRL_1_ADDR(base) ((base) + (0x00000804UL))
#define SOC_NPU_AICORE_PCT_STATUS_ADDR(base) ((base) + (0x00000808UL))
#define SOC_NPU_AICORE_PCT_NUM_ENTRIES_ADDR(base) ((base) + (0x00000810UL))
#define SOC_NPU_AICORE_PCT_START_CNT_CYC_0_ADDR(base) ((base) + (0x00000820UL))
#define SOC_NPU_AICORE_PCT_START_CNT_CYC_1_ADDR(base) ((base) + (0x00000824UL))
#define SOC_NPU_AICORE_PCT_STOP_CNT_CYC_0_ADDR(base) ((base) + (0x00000828UL))
#define SOC_NPU_AICORE_PCT_STOP_CNT_CYC_1_ADDR(base) ((base) + (0x0000082CUL))
#define SOC_NPU_AICORE_PCT_OV_TIMESTAMP_0_ADDR(base) ((base) + (0x00000830UL))
#define SOC_NPU_AICORE_PCT_OV_TIMESTAMP_1_ADDR(base) ((base) + (0x00000834UL))
#define SOC_NPU_AICORE_VEC_CTRL_0_ADDR(base) ((base) + (0x00000900UL))
#define SOC_NPU_AICORE_VEC_DUMMY_0_ADDR(base) ((base) + (0x00000904UL))
#define SOC_NPU_AICORE_VEC_CTRL_1_ADDR(base) ((base) + (0x0000908UL))
#define SOC_NPU_AICORE_VEC_CTRL_2_ADDR(base) ((base) + (0x000090CUL))
#define SOC_NPU_AICORE_VEC_RC_CTRL_ADDR(base) ((base) + (0x0000910UL))
#define SOC_NPU_AICORE_VEC_RESERVED_REG00_0_ADDR(base) ((base) + (0x000000A00UL))
#define SOC_NPU_AICORE_VEC_RESERVED_REG00_1_ADDR(base) ((base) + (0x000000A04UL))
#define SOC_NPU_AICORE_VEC_RESERVED_REG01_0_ADDR(base) ((base) + (0x000000A08UL))
#define SOC_NPU_AICORE_VEC_RESERVED_REG01_1_ADDR(base) ((base) + (0x000000A0CUL))
#define SOC_NPU_AICORE_CUBE_RESERVED_REG00_0_ADDR(base) ((base) + (0x000000A10UL))
#define SOC_NPU_AICORE_CUBE_RESERVED_REG00_1_ADDR(base) ((base) + (0x000000A14UL))
#define SOC_NPU_AICORE_CUBE_RESERVED_REG01_0_ADDR(base) ((base) + (0x000000A18UL))
#define SOC_NPU_AICORE_CUBE_RESERVED_REG01_1_ADDR(base) ((base) + (0x000000A1CUL))
#define SOC_NPU_AICORE_SC_RESERVED_REG00_0_ADDR(base) ((base) + (0x000000A20UL))
#define SOC_NPU_AICORE_SC_RESERVED_REG00_1_ADDR(base) ((base) + (0x000000A24UL))
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_ADDR(base) ((base) + (0x000000A28UL))
#define SOC_NPU_AICORE_SC_RESERVED_REG01_1_ADDR(base) ((base) + (0x000000A2CUL))
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG00_0_ADDR(base) ((base) + (0x000000A30UL))
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG00_1_ADDR(base) ((base) + (0x000000A34UL))
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG01_0_ADDR(base) ((base) + (0x000000A38UL))
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG01_1_ADDR(base) ((base) + (0x000000A3CUL))
#define SOC_NPU_AICORE_SC_RESERVED_REG02_0_ADDR(base) ((base) + (0x000000A40UL))
#define SOC_NPU_AICORE_SC_RESERVED_REG02_1_ADDR(base) ((base) + (0x000000A44UL))
#define SOC_NPU_AICORE_SC_RESERVED_REG03_0_ADDR(base) ((base) + (0x000000A48UL))
#define SOC_NPU_AICORE_SC_RESERVED_REG03_1_ADDR(base) ((base) + (0x000000A4CUL))
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG00_0_ADDR(base) ((base) + (0x000000A50UL))
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG00_1_ADDR(base) ((base) + (0x000000A54UL))
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG01_0_ADDR(base) ((base) + (0x000000A58UL))
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG01_1_ADDR(base) ((base) + (0x000000A5CUL))
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG00_0_ADDR(base) ((base) + (0x000000A60UL))
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG00_1_ADDR(base) ((base) + (0x000000A64UL))
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG01_0_ADDR(base) ((base) + (0x000000A68UL))
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG01_1_ADDR(base) ((base) + (0x000000A6CUL))
#define SOC_NPU_AICORE_MTE_CTRL_0_ADDR(base) ((base) + (0x00000B00UL))
#define SOC_NPU_AICORE_MTE_CTRL_1_ADDR(base) ((base) + (0x00000B04UL))
#define SOC_NPU_AICORE_MTE_WARMUP_0_ADDR(base) ((base) + (0x0000B08UL))
#define SOC_NPU_AICORE_MTE_WARMUP_1_ADDR(base) ((base) + (0x0000B0CUL))
#define SOC_NPU_AICORE_MTE_AIPP_RSV_1_ADDR(base) ((base) + (0x0000B10UL))
#define SOC_NPU_AICORE_MTE_WAIPP_RSV_ADDR(base) ((base) + (0x0000B14UL))
#define SOC_NPU_AICORE_MTE_HEBCE_RSV_ADDR(base) ((base) + (0x0000B18UL))
#define SOC_NPU_AICORE_MTE_HEBCD_RSV_ADDR(base) ((base) + (0x0000B1CUL))
#define SOC_NPU_AICORE_MTE_FIXP_RSV_ADDR(base) ((base) + (0x0000B20UL))
#define SOC_NPU_AICORE_MTE_FIXP_WRMUP_0_ADDR(base) ((base) + (0x0000B24UL))
#define SOC_NPU_AICORE_MTE_FIXP_WRMUP_1_ADDR(base) ((base) + (0x0000B28UL))
#define SOC_NPU_AICORE_FIXP_CTRL_0_ADDR(base) ((base) + (0x0000B2CUL))
#define SOC_NPU_AICORE_CUBE_CTRL_0_ADDR(base) ((base) + (0x00000C00UL))
#define SOC_NPU_AICORE_CUBE_CTRL_1_ADDR(base) ((base) + (0x00000C04UL))
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_1_ADDR(base) ((base) + (0x0000C08UL))
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_2_ADDR(base) ((base) + (0x0000C0CUL))
#define SOC_NPU_AICORE_BIU8_STATUS2_0_ADDR(base) ((base) + (0x00000D28UL))
#define SOC_NPU_AICORE_BIU8_STATUS2_1_ADDR(base) ((base) + (0x00000D2CUL))
#define SOC_NPU_AICORE_BIU8_STATUS3_0_ADDR(base) ((base) + (0x00000D30UL))
#define SOC_NPU_AICORE_BIU8_STATUS3_1_ADDR(base) ((base) + (0x00000D34UL))
#define SOC_NPU_AICORE_BIU8_STATUS4_0_ADDR(base) ((base) + (0x00000D38UL))
#define SOC_NPU_AICORE_BIU8_STATUS4_1_ADDR(base) ((base) + (0x00000D3CUL))
#define SOC_NPU_AICORE_BIU8_SMMU_STREAMID_ADDR(base) ((base) + (0x00000D48UL))
#define SOC_NPU_AICORE_BIU8_L2_REMAP_PADDR_BASE_0_ADDR(base) ((base) + (0x00000D50UL))
#define SOC_NPU_AICORE_BIU8_L2_REMAP_PADDR_BASE_1_ADDR(base) ((base) + (0x00000D54UL))
#define SOC_NPU_AICORE_BIU8_L2_PAGE_SIZE_ADDR(base) ((base) + (0x00000D58UL))
#define SOC_NPU_AICORE_BIU8_L2_SIZE_0_ADDR(base) ((base) + (0x00000D60UL))
#define SOC_NPU_AICORE_BIU8_L2_SIZE_1_ADDR(base) ((base) + (0x00000D64UL))
#define SOC_NPU_AICORE_BIU8_CTRL3_0_ADDR(base) ((base) + (0x00000D80UL))
#define SOC_NPU_AICORE_BIU8_CTRL3_1_ADDR(base) ((base) + (0x00000D84UL))
#define SOC_NPU_AICORE_BIU8_CTRL4_0_ADDR(base) ((base) + (0x00000D88UL))
#define SOC_NPU_AICORE_BIU8_CTRL4_1_ADDR(base) ((base) + (0x00000D8CUL))
#define SOC_NPU_AICORE_BIU8_CTRL5_0_ADDR(base) ((base) + (0x00000D90UL))
#define SOC_NPU_AICORE_BIU8_CTRL5_1_ADDR(base) ((base) + (0x00000D94UL))
#define SOC_NPU_AICORE_BIU8_STATUS6_0_ADDR(base) ((base) + (0x00000D98UL))
#define SOC_NPU_AICORE_BIU8_STATUS6_1_ADDR(base) ((base) + (0x00000D9CUL))
#define SOC_NPU_AICORE_BIU8_STATUS7_0_ADDR(base) ((base) + (0x00000DA0UL))
#define SOC_NPU_AICORE_BIU8_STATUS7_1_ADDR(base) ((base) + (0x00000DA4UL))
#define SOC_NPU_AICORE_CCU_TIME_COMPARE_COUNTER_CTRL_0_ADDR(base) ((base) + (0x00000E00UL))
#define SOC_NPU_AICORE_CCU_TIME_COMPARE_COUNTER_CTRL_1_ADDR(base) ((base) + (0x00000E04UL))
#define SOC_NPU_AICORE_CCU_TIME_COMPARE_COUNTER_INT_ADDR(base) ((base) + (0x00000E08UL))
#define SOC_NPU_AICORE_AIC_SECURE_EN_ADDR(base) ((base) + (0x00000F00UL))
#define SOC_NPU_AICORE_AIC_ERR_RESP_EN_ADDR(base) ((base) + (0x00000F08UL))
#define SOC_NPU_AICORE_AIC_MEM_INIT_EN_ADDR(base) ((base) + (0x00000F10UL))
#define SOC_NPU_AICORE_AIC_SRCID_LPID_MASK_ADDR(base) ((base) + (0x00000F18UL))
#define SOC_NPU_AICORE_AIC_RAM_ALWAYS_NOT_CLEAR_ADDR(base) ((base) + (0x00000F20UL))
#define SOC_NPU_AICORE_AIC_RAM_ALWAYS_CLEAR_ADDR(base) ((base) + (0x00000F28UL))
#define SOC_NPU_AICORE_AIC_SAFETY_INT_MASK_ADDR(base) ((base) + (0x00000F30UL))
#define SOC_NPU_AICORE_AIC_SAFETY_ERR_MASK_ADDR(base) ((base) + (0x00000F38UL))
#define SOC_NPU_AICORE_AIC_SAFETY_INT_ADDR(base) ((base) + (0x00000F40UL))
#define SOC_NPU_AICORE_AIC_SAFETY_REG_PTY_CTL_ADDR(base) ((base) + (0x00000F48UL))
#define SOC_NPU_AICORE_AIC_SAFETY_1BIT_ECC_ERR_NUM_ADDR(base) ((base) + (0x00000F4CUL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_0_ADDR(base) ((base) + (0x00001000UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_1_ADDR(base) ((base) + (0x00001004UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_STATUS_ADDR(base) ((base) + (0x00001008UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA0_0_ADDR(base) ((base) + (0x00001010UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA0_1_ADDR(base) ((base) + (0x00001014UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA1_0_ADDR(base) ((base) + (0x00001018UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA1_1_ADDR(base) ((base) + (0x0000101CUL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA2_0_ADDR(base) ((base) + (0x00001020UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA2_1_ADDR(base) ((base) + (0x00001024UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA3_0_ADDR(base) ((base) + (0x00001028UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA3_1_ADDR(base) ((base) + (0x0000102CUL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA4_ADDR(base) ((base) + (0x00001030UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA0_0_ADDR(base) ((base) + (0x00001038UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA0_1_ADDR(base) ((base) + (0x0000103CUL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA1_0_ADDR(base) ((base) + (0x00001040UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA1_1_ADDR(base) ((base) + (0x00001044UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA2_0_ADDR(base) ((base) + (0x00001048UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA2_1_ADDR(base) ((base) + (0x0000104CUL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA3_0_ADDR(base) ((base) + (0x00001050UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA3_1_ADDR(base) ((base) + (0x00001054UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA4_ADDR(base) ((base) + (0x00001058UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_0_ADDR(base) ((base) + (0x00001060UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_1_ADDR(base) ((base) + (0x00001064UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_STATUS_ADDR(base) ((base) + (0x00001068UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA0_0_ADDR(base) ((base) + (0x00001070UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA0_1_ADDR(base) ((base) + (0x00001074UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA1_0_ADDR(base) ((base) + (0x00001078UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA1_1_ADDR(base) ((base) + (0x0000107CUL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA2_0_ADDR(base) ((base) + (0x00001080UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA2_1_ADDR(base) ((base) + (0x00001084UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA3_0_ADDR(base) ((base) + (0x00001088UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA3_1_ADDR(base) ((base) + (0x0000108CUL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA4_ADDR(base) ((base) + (0x00001090UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA0_0_ADDR(base) ((base) + (0x00001098UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA0_1_ADDR(base) ((base) + (0x0000109CUL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA1_0_ADDR(base) ((base) + (0x000010A0UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA1_1_ADDR(base) ((base) + (0x000010A4UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA2_0_ADDR(base) ((base) + (0x000010A8UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA2_1_ADDR(base) ((base) + (0x000010ACUL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA3_0_ADDR(base) ((base) + (0x000010B0UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA3_1_ADDR(base) ((base) + (0x000010B4UL))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA4_ADDR(base) ((base) + (0x000010B8UL))
#define SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CTRL_0_ADDR(base) ((base) + (0x00001100UL))
#define SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CTRL_1_ADDR(base) ((base) + (0x00001104UL))
#define SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CFG_ST_ADDR(base) ((base) + (0x00001108UL))
#define SOC_NPU_AICORE_AIC_SYS_VA_BASE_0_ADDR(base) ((base) + (0x00001110UL))
#define SOC_NPU_AICORE_AIC_SYS_VA_BASE_1_ADDR(base) ((base) + (0x00001114UL))
#define SOC_NPU_AICORE_L2_VADDR_BASE_0_ADDR(base) ((base) + (0x00001118UL))
#define SOC_NPU_AICORE_L2_VADDR_BASE_1_ADDR(base) ((base) + (0x0000111CUL))
#define SOC_NPU_AICORE_AIC_MPU_CHICKEN_BIT_ADDR(base) ((base) + (0x00001120UL))
#define SOC_NPU_AICORE_AIC_UB_BASE_OFFSET_ADDR(base) ((base) + (0x00001128UL))
#define SOC_NPU_AICORE_AIC_VEC_CSW_ADDR(base) ((base) + (0x00001130UL))
#define SOC_NPU_AICORE_AIC_VEC_PERIOD_ADDR(base) ((base) + (0x00001138UL))
#define SOC_NPU_AICORE_AIC_VEC_THR_LOW_ADDR(base) ((base) + (0x00001140UL))
#define SOC_NPU_AICORE_AIC_VEC_THR_HIGH_ADDR(base) ((base) + (0x00001148UL))
#define SOC_NPU_AICORE_AIC_VEC_FIFO_PKN_ADDR(base) ((base) + (0x00001150UL))
#define SOC_NPU_AICORE_AIV_RESTORE_PC_0_ADDR(base) ((base) + (0x00001158UL))
#define SOC_NPU_AICORE_AIV_RESTORE_PC_1_ADDR(base) ((base) + (0x0000115CUL))
#define SOC_NPU_AICORE_AIV_RESTORE_BUFFER_ADDR_0_ADDR(base) ((base) + (0x00001160UL))
#define SOC_NPU_AICORE_AIV_RESTORE_BUFFER_ADDR_1_ADDR(base) ((base) + (0x00001164UL))
#else
#define SOC_NPU_AICORE_RUN_STALL_ADDR(base) ((base) + (0x00000000))
#define SOC_NPU_AICORE_DBG_CTRL_0_ADDR(base) ((base) + (0x00000008))
#define SOC_NPU_AICORE_DBG_CTRL_1_ADDR(base) ((base) + (0x0000000C))
#define SOC_NPU_AICORE_RST_CTRL_ADDR(base) ((base) + (0x00000010))
#define SOC_NPU_AICORE_FAST_PATH_CTRL_ADDR(base) ((base) + (0x00000018))
#define SOC_NPU_AICORE_AI_CORE_INT_ADDR(base) ((base) + (0x00000020))
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_ADDR(base) ((base) + (0x00000028))
#define SOC_NPU_AICORE_RST_CNT_ADDR(base) ((base) + (0x00000030))
#define SOC_NPU_AICORE_ECC_EN_ADDR(base) ((base) + (0x00000038))
#define SOC_NPU_AICORE_AXI_CLAMP_CTRL_ADDR(base) ((base) + (0x00000040))
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_0_ADDR(base) ((base) + (0x00000048))
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_1_ADDR(base) ((base) + (0x0000004C))
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_ADDR(base) ((base) + (0x00000050))
#define SOC_NPU_AICORE_CLK_GATE_MASK_1_ADDR(base) ((base) + (0x00000054))
#define SOC_NPU_AICORE_CLK_DELAY_CNT_ADDR(base) ((base) + (0x00000058))
#define SOC_NPU_AICORE_CLK_DELAY_SC_ADDR(base) ((base) + (0x00005C))
#define SOC_NPU_AICORE_TOP_ICG_MBIST_ADDR(base) ((base) + (0x00000060))
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_2_ADDR(base) ((base) + (0x00000068))
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_3_ADDR(base) ((base) + (0x0000006C))
#define SOC_NPU_AICORE_LOCK_BYPASS_0_ADDR(base) ((base) + (0x00000070))
#define SOC_NPU_AICORE_LOCK_BYPASS_1_ADDR(base) ((base) + (0x00000074))
#define SOC_NPU_AICORE_SYSCTRL_LOCK_ADDR(base) ((base) + (0x00000078))
#define SOC_NPU_AICORE_PC_START_0_ADDR(base) ((base) + (0x00000080))
#define SOC_NPU_AICORE_PC_START_1_ADDR(base) ((base) + (0x00000084))
#define SOC_NPU_AICORE_PARA_BASE_0_ADDR(base) ((base) + (0x00000088))
#define SOC_NPU_AICORE_PARA_BASE_1_ADDR(base) ((base) + (0x0000008C))
#define SOC_NPU_AICORE_SMMU_SUBSTREAMID_ADDR(base) ((base) + (0x00000090))
#define SOC_NPU_AICORE_SMMU_SUBSTREAMID_EN_ADDR(base) ((base) + (0x00000094))
#define SOC_NPU_AICORE_TASK_CFG_0_ADDR(base) ((base) + (0x00000098))
#define SOC_NPU_AICORE_TASK_CFG_1_ADDR(base) ((base) + (0x0000009C))
#define SOC_NPU_AICORE_DATA_MAIN_BASE_0_ADDR(base) ((base) + (0x000000A0))
#define SOC_NPU_AICORE_DATA_MAIN_BASE_1_ADDR(base) ((base) + (0x000000A4))
#define SOC_NPU_AICORE_DATA_UB_BASE_0_ADDR(base) ((base) + (0x000000A8))
#define SOC_NPU_AICORE_DATA_UB_BASE_1_ADDR(base) ((base) + (0x000000AC))
#define SOC_NPU_AICORE_DATA_SIZE_SAT_MODE_ADDR(base) ((base) + (0x000000B0))
#define SOC_NPU_AICORE_L2_REMAP_CFG0_0_ADDR(base) ((base) + (0x000000B8))
#define SOC_NPU_AICORE_L2_REMAP_CFG0_1_ADDR(base) ((base) + (0x000000BC))
#define SOC_NPU_AICORE_L2_REMAP_CFG1_0_ADDR(base) ((base) + (0x000000C0))
#define SOC_NPU_AICORE_L2_REMAP_CFG1_1_ADDR(base) ((base) + (0x000000C4))
#define SOC_NPU_AICORE_L2_REMAP_CFG2_0_ADDR(base) ((base) + (0x000000C8))
#define SOC_NPU_AICORE_L2_REMAP_CFG2_1_ADDR(base) ((base) + (0x000000CC))
#define SOC_NPU_AICORE_L2_REMAP_CFG3_0_ADDR(base) ((base) + (0x000000D0))
#define SOC_NPU_AICORE_L2_REMAP_CFG3_1_ADDR(base) ((base) + (0x000000D4))
#define SOC_NPU_AICORE_L2_REMAP_CFG4_0_ADDR(base) ((base) + (0x000000D8))
#define SOC_NPU_AICORE_L2_REMAP_CFG4_1_ADDR(base) ((base) + (0x000000DC))
#define SOC_NPU_AICORE_L2_REMAP_CFG5_0_ADDR(base) ((base) + (0x000000E0))
#define SOC_NPU_AICORE_L2_REMAP_CFG5_1_ADDR(base) ((base) + (0x000000E4))
#define SOC_NPU_AICORE_L2_REMAP_CFG6_0_ADDR(base) ((base) + (0x000000E8))
#define SOC_NPU_AICORE_L2_REMAP_CFG6_1_ADDR(base) ((base) + (0x000000EC))
#define SOC_NPU_AICORE_L2_REMAP_CFG7_0_ADDR(base) ((base) + (0x000000F0))
#define SOC_NPU_AICORE_L2_REMAP_CFG7_1_ADDR(base) ((base) + (0x000000F4))
#define SOC_NPU_AICORE_AIC_STACK_PHY_BASE_0_ADDR(base) ((base) + (0x0000F8))
#define SOC_NPU_AICORE_AIC_STACK_PHY_BASE_1_ADDR(base) ((base) + (0x0000FC))
#define SOC_NPU_AICORE_DBG_RW_CTRL_ADDR(base) ((base) + (0x000000100))
#define SOC_NPU_AICORE_DBG_ADDR_0_ADDR(base) ((base) + (0x000000108))
#define SOC_NPU_AICORE_DBG_ADDR_1_ADDR(base) ((base) + (0x00000010C))
#define SOC_NPU_AICORE_DBG_DATA0_0_ADDR(base) ((base) + (0x000000110))
#define SOC_NPU_AICORE_DBG_DATA0_1_ADDR(base) ((base) + (0x000000114))
#define SOC_NPU_AICORE_DBG_DATA1_0_ADDR(base) ((base) + (0x000000118))
#define SOC_NPU_AICORE_DBG_DATA1_1_ADDR(base) ((base) + (0x00000011C))
#define SOC_NPU_AICORE_DBG_DATA2_0_ADDR(base) ((base) + (0x000000120))
#define SOC_NPU_AICORE_DBG_DATA2_1_ADDR(base) ((base) + (0x000000124))
#define SOC_NPU_AICORE_DBG_DATA3_0_ADDR(base) ((base) + (0x000000128))
#define SOC_NPU_AICORE_DBG_DATA3_1_ADDR(base) ((base) + (0x00000012C))
#define SOC_NPU_AICORE_DFX_DATA_0_ADDR(base) ((base) + (0x000000130))
#define SOC_NPU_AICORE_DFX_DATA_1_ADDR(base) ((base) + (0x000000134))
#define SOC_NPU_AICORE_DBG_STATUS_ADDR(base) ((base) + (0x000000138))
#define SOC_NPU_AICORE_RESERVED_REG00_0_ADDR(base) ((base) + (0x000000140))
#define SOC_NPU_AICORE_RESERVED_REG00_1_ADDR(base) ((base) + (0x000000144))
#define SOC_NPU_AICORE_RESERVED_REG01_0_ADDR(base) ((base) + (0x000000148))
#define SOC_NPU_AICORE_RESERVED_REG01_1_ADDR(base) ((base) + (0x00000014C))
#define SOC_NPU_AICORE_DJTAG_CLK_BYPASS_ADDR(base) ((base) + (0x00000150))
#define SOC_NPU_AICORE_HW_BKPT0_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x00000160))
#define SOC_NPU_AICORE_HW_BKPT1_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x00000168))
#define SOC_NPU_AICORE_HW_BKPT2_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x00000170))
#define SOC_NPU_AICORE_HW_BKPT3_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x00000178))
#define SOC_NPU_AICORE_HW_BKPT4_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x00000180))
#define SOC_NPU_AICORE_HW_BKPT5_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x00000188))
#define SOC_NPU_AICORE_HW_BKPT6_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x00000190))
#define SOC_NPU_AICORE_HW_BKPT7_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x00000198))
#define SOC_NPU_AICORE_HW_BKPT8_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x000001A0))
#define SOC_NPU_AICORE_HW_BKPT9_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x000001A8))
#define SOC_NPU_AICORE_HW_BKPT10_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x000001B0))
#define SOC_NPU_AICORE_HW_BKPT11_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x000001B8))
#define SOC_NPU_AICORE_HW_BKPT12_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x000001C0))
#define SOC_NPU_AICORE_HW_BKPT13_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x000001C8))
#define SOC_NPU_AICORE_HW_BKPT14_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x000001D0))
#define SOC_NPU_AICORE_HW_BKPT15_TWO_LEVLE_SMID_ADDR(base) ((base) + (0x000001D8))
#define SOC_NPU_AICORE_PMU_CTRL_0_ADDR(base) ((base) + (0x000000200))
#define SOC_NPU_AICORE_PMU_CTRL_1_ADDR(base) ((base) + (0x000000204))
#define SOC_NPU_AICORE_PMU_MIN_OV_CNT_0_ADDR(base) ((base) + (0x000000208))
#define SOC_NPU_AICORE_PMU_MIN_OV_CNT_1_ADDR(base) ((base) + (0x00000020C))
#define SOC_NPU_AICORE_PMU_CNT0_ADDR(base) ((base) + (0x000000210))
#define SOC_NPU_AICORE_PMU_CNT1_ADDR(base) ((base) + (0x000000218))
#define SOC_NPU_AICORE_PMU_CNT2_ADDR(base) ((base) + (0x000000220))
#define SOC_NPU_AICORE_PMU_CNT3_ADDR(base) ((base) + (0x000000228))
#define SOC_NPU_AICORE_PMU_CNT4_ADDR(base) ((base) + (0x000000230))
#define SOC_NPU_AICORE_PMU_CNT5_ADDR(base) ((base) + (0x000000238))
#define SOC_NPU_AICORE_PMU_CNT6_ADDR(base) ((base) + (0x000000240))
#define SOC_NPU_AICORE_PMU_CNT7_ADDR(base) ((base) + (0x000000248))
#define SOC_NPU_AICORE_PMU_TASK_CYC_CNT_0_ADDR(base) ((base) + (0x000000250))
#define SOC_NPU_AICORE_PMU_TASK_CYC_CNT_1_ADDR(base) ((base) + (0x000000254))
#define SOC_NPU_AICORE_RESERVED_0_ADDR(base) ((base) + (0x000000258))
#define SOC_NPU_AICORE_RESERVED_1_ADDR(base) ((base) + (0x00000025C))
#define SOC_NPU_AICORE_PMU_CNT0_IDX_ADDR(base) ((base) + (0x000000260))
#define SOC_NPU_AICORE_PMU_CNT1_IDX_ADDR(base) ((base) + (0x000000268))
#define SOC_NPU_AICORE_PMU_CNT2_IDX_ADDR(base) ((base) + (0x000000270))
#define SOC_NPU_AICORE_PMU_CNT3_IDX_ADDR(base) ((base) + (0x000000278))
#define SOC_NPU_AICORE_PMU_CNT4_IDX_ADDR(base) ((base) + (0x000000280))
#define SOC_NPU_AICORE_PMU_CNT5_IDX_ADDR(base) ((base) + (0x000000288))
#define SOC_NPU_AICORE_PMU_CNT6_IDX_ADDR(base) ((base) + (0x000000290))
#define SOC_NPU_AICORE_PMU_CNT7_IDX_ADDR(base) ((base) + (0x000000298))
#define SOC_NPU_AICORE_PMU_START_CNT_CYC_0_ADDR(base) ((base) + (0x0000002A0))
#define SOC_NPU_AICORE_PMU_START_CNT_CYC_1_ADDR(base) ((base) + (0x0000002A4))
#define SOC_NPU_AICORE_PMU_STOP_CNT_CYC_0_ADDR(base) ((base) + (0x0000002A8))
#define SOC_NPU_AICORE_PMU_STOP_CNT_CYC_1_ADDR(base) ((base) + (0x0000002AC))
#define SOC_NPU_AICORE_AIC_TASK_CYC_CNT_0_ADDR(base) ((base) + (0x0000002B0))
#define SOC_NPU_AICORE_AIC_TASK_CYC_CNT_1_ADDR(base) ((base) + (0x0000002B4))
#define SOC_NPU_AICORE_IFU_CTRL_0_ADDR(base) ((base) + (0x000000300))
#define SOC_NPU_AICORE_IFU_CTRL_1_ADDR(base) ((base) + (0x000000304))
#define SOC_NPU_AICORE_CACHE_INV_CTRL_ADDR(base) ((base) + (0x000000308))
#define SOC_NPU_AICORE_IC_INV_VA_0_ADDR(base) ((base) + (0x000000310))
#define SOC_NPU_AICORE_IC_INV_VA_1_ADDR(base) ((base) + (0x000000314))
#define SOC_NPU_AICORE_IC_INV_STATUS_ADDR(base) ((base) + (0x000000318))
#define SOC_NPU_AICORE_HW_BKPT_EN_ADDR(base) ((base) + (0x00000400))
#define SOC_NPU_AICORE_HW_BKPT0_PC_0_ADDR(base) ((base) + (0x00000408))
#define SOC_NPU_AICORE_HW_BKPT0_PC_1_ADDR(base) ((base) + (0x0000040C))
#define SOC_NPU_AICORE_HW_BKPT1_PC_0_ADDR(base) ((base) + (0x00000410))
#define SOC_NPU_AICORE_HW_BKPT1_PC_1_ADDR(base) ((base) + (0x00000414))
#define SOC_NPU_AICORE_HW_BKPT2_PC_0_ADDR(base) ((base) + (0x00000418))
#define SOC_NPU_AICORE_HW_BKPT2_PC_1_ADDR(base) ((base) + (0x0000041C))
#define SOC_NPU_AICORE_HW_BKPT3_PC_0_ADDR(base) ((base) + (0x00000420))
#define SOC_NPU_AICORE_HW_BKPT3_PC_1_ADDR(base) ((base) + (0x00000424))
#define SOC_NPU_AICORE_HW_BKPT4_PC_0_ADDR(base) ((base) + (0x00000428))
#define SOC_NPU_AICORE_HW_BKPT4_PC_1_ADDR(base) ((base) + (0x0000042C))
#define SOC_NPU_AICORE_HW_BKPT5_PC_0_ADDR(base) ((base) + (0x00000430))
#define SOC_NPU_AICORE_HW_BKPT5_PC_1_ADDR(base) ((base) + (0x00000434))
#define SOC_NPU_AICORE_HW_BKPT6_PC_0_ADDR(base) ((base) + (0x00000438))
#define SOC_NPU_AICORE_HW_BKPT6_PC_1_ADDR(base) ((base) + (0x0000043C))
#define SOC_NPU_AICORE_HW_BKPT7_PC_0_ADDR(base) ((base) + (0x00000440))
#define SOC_NPU_AICORE_HW_BKPT7_PC_1_ADDR(base) ((base) + (0x00000444))
#define SOC_NPU_AICORE_HW_BKPT8_PC_0_ADDR(base) ((base) + (0x00000448))
#define SOC_NPU_AICORE_HW_BKPT8_PC_1_ADDR(base) ((base) + (0x0000044C))
#define SOC_NPU_AICORE_HW_BKPT9_PC_0_ADDR(base) ((base) + (0x00000450))
#define SOC_NPU_AICORE_HW_BKPT9_PC_1_ADDR(base) ((base) + (0x00000454))
#define SOC_NPU_AICORE_HW_BKPT10_PC_0_ADDR(base) ((base) + (0x00000458))
#define SOC_NPU_AICORE_HW_BKPT10_PC_1_ADDR(base) ((base) + (0x0000045C))
#define SOC_NPU_AICORE_HW_BKPT11_PC_0_ADDR(base) ((base) + (0x00000460))
#define SOC_NPU_AICORE_HW_BKPT11_PC_1_ADDR(base) ((base) + (0x00000464))
#define SOC_NPU_AICORE_HW_BKPT12_PC_0_ADDR(base) ((base) + (0x00000468))
#define SOC_NPU_AICORE_HW_BKPT12_PC_1_ADDR(base) ((base) + (0x0000046C))
#define SOC_NPU_AICORE_HW_BKPT13_PC_0_ADDR(base) ((base) + (0x00000470))
#define SOC_NPU_AICORE_HW_BKPT13_PC_1_ADDR(base) ((base) + (0x00000474))
#define SOC_NPU_AICORE_HW_BKPT14_PC_0_ADDR(base) ((base) + (0x00000478))
#define SOC_NPU_AICORE_HW_BKPT14_PC_1_ADDR(base) ((base) + (0x0000047C))
#define SOC_NPU_AICORE_HW_BKPT15_PC_0_ADDR(base) ((base) + (0x00000480))
#define SOC_NPU_AICORE_HW_BKPT15_PC_1_ADDR(base) ((base) + (0x00000484))
#define SOC_NPU_AICORE_CCU_IQ_TIMEOUT_ADDR(base) ((base) + (0x00000488))
#define SOC_NPU_AICORE_CCU_CTRL_0_ADDR(base) ((base) + (0x00000490))
#define SOC_NPU_AICORE_CCU_CTRL_1_ADDR(base) ((base) + (0x00000494))
#define SOC_NPU_AICORE_SU_DELAY_CNT_ADDR(base) ((base) + (0x00000498))
#define SOC_NPU_AICORE_SU_STB_ADDR(base) ((base) + (0x000004A0))
#define SOC_NPU_AICORE_SPR_STATUS_0_ADDR(base) ((base) + (0x000004C0))
#define SOC_NPU_AICORE_SPR_STATUS_1_ADDR(base) ((base) + (0x000004C4))
#define SOC_NPU_AICORE_COND_SPR_0_ADDR(base) ((base) + (0x000004C8))
#define SOC_NPU_AICORE_COND_SPR_1_ADDR(base) ((base) + (0x000004CC))
#define SOC_NPU_AICORE_CCU_REDIRECT_IFU_STATUS_ADDR(base) ((base) + (0x000004D0))
#define SOC_NPU_AICORE_BIU_CTRL0_0_ADDR(base) ((base) + (0x00000500))
#define SOC_NPU_AICORE_BIU_CTRL0_1_ADDR(base) ((base) + (0x00000504))
#define SOC_NPU_AICORE_BIU_CTRL1_0_ADDR(base) ((base) + (0x00000508))
#define SOC_NPU_AICORE_BIU_CTRL1_1_ADDR(base) ((base) + (0x0000050C))
#define SOC_NPU_AICORE_BIU_CTRL2_0_ADDR(base) ((base) + (0x00000510))
#define SOC_NPU_AICORE_BIU_CTRL2_1_ADDR(base) ((base) + (0x00000514))
#define SOC_NPU_AICORE_BIU_STATUS0_0_ADDR(base) ((base) + (0x00000518))
#define SOC_NPU_AICORE_BIU_STATUS0_1_ADDR(base) ((base) + (0x0000051C))
#define SOC_NPU_AICORE_BIU_STATUS1_0_ADDR(base) ((base) + (0x00000520))
#define SOC_NPU_AICORE_BIU_STATUS1_1_ADDR(base) ((base) + (0x00000524))
#define SOC_NPU_AICORE_BIU_STATUS2_0_ADDR(base) ((base) + (0x00000528))
#define SOC_NPU_AICORE_BIU_STATUS2_1_ADDR(base) ((base) + (0x0000052C))
#define SOC_NPU_AICORE_BIU_STATUS3_0_ADDR(base) ((base) + (0x00000530))
#define SOC_NPU_AICORE_BIU_STATUS3_1_ADDR(base) ((base) + (0x00000534))
#define SOC_NPU_AICORE_BIU_STATUS4_0_ADDR(base) ((base) + (0x00000538))
#define SOC_NPU_AICORE_BIU_STATUS4_1_ADDR(base) ((base) + (0x0000053C))
#define SOC_NPU_AICORE_BIU_STATUS5_0_ADDR(base) ((base) + (0x00000540))
#define SOC_NPU_AICORE_BIU_STATUS5_1_ADDR(base) ((base) + (0x00000544))
#define SOC_NPU_AICORE_BIU_SMMU_STREAMID_ADDR(base) ((base) + (0x00000548))
#define SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_0_ADDR(base) ((base) + (0x00000550))
#define SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_1_ADDR(base) ((base) + (0x00000554))
#define SOC_NPU_AICORE_BIU_L2_SIZE_0_ADDR(base) ((base) + (0x00000558))
#define SOC_NPU_AICORE_BIU_L2_SIZE_1_ADDR(base) ((base) + (0x0000055C))
#define SOC_NPU_AICORE_BIU_L2_PAGE_SIZE_ADDR(base) ((base) + (0x00000560))
#define SOC_NPU_AICORE_BIU_CTRL6_0_ADDR(base) ((base) + (0x00000568))
#define SOC_NPU_AICORE_BIU_CTRL6_1_ADDR(base) ((base) + (0x0000056C))
#define SOC_NPU_AICORE_BIU_STATUS8_0_ADDR(base) ((base) + (0x00000570))
#define SOC_NPU_AICORE_BIU_STATUS8_1_ADDR(base) ((base) + (0x00000574))
#define SOC_NPU_AICORE_BIU_STREAM_NS_ADDR(base) ((base) + (0x00000578))
#define SOC_NPU_AICORE_BIU_CTRL7_ADDR(base) ((base) + (0x00000580))
#define SOC_NPU_AICORE_BIU_CTRL8_0_ADDR(base) ((base) + (0x00000588))
#define SOC_NPU_AICORE_BIU_CTRL8_1_ADDR(base) ((base) + (0x0000058C))
#define SOC_NPU_AICORE_BIU_SMMU_CFG_ADDR(base) ((base) + (0x00000590))
#define SOC_NPU_AICORE_SMMU_SEC_STREAMID_ADDR(base) ((base) + (0x00000598))
#define SOC_NPU_AICORE_AIC_ASIL_ADDR(base) ((base) + (0x000005A0))
#define SOC_NPU_AICORE_AIC_PARTID_ADDR(base) ((base) + (0x000005A8))
#define SOC_NPU_AICORE_BIU_STATUS9_0_ADDR(base) ((base) + (0x000005C0))
#define SOC_NPU_AICORE_BIU_STATUS9_1_ADDR(base) ((base) + (0x000005C4))
#define SOC_NPU_AICORE_CORE_ID_ADDR(base) ((base) + (0x00000600))
#define SOC_NPU_AICORE_AIC_VER_0_ADDR(base) ((base) + (0x00000608))
#define SOC_NPU_AICORE_AIC_VER_1_ADDR(base) ((base) + (0x0000060C))
#define SOC_NPU_AICORE_SMMU_VER_0_ADDR(base) ((base) + (0x00000610))
#define SOC_NPU_AICORE_SMMU_VER_1_ADDR(base) ((base) + (0x00000614))
#define SOC_NPU_AICORE_DISPATCH_VER_0_ADDR(base) ((base) + (0x00000618))
#define SOC_NPU_AICORE_DISPATCH_VER_1_ADDR(base) ((base) + (0x0000061C))
#define SOC_NPU_AICORE_AA_VER_0_ADDR(base) ((base) + (0x00000620))
#define SOC_NPU_AICORE_AA_VER_1_ADDR(base) ((base) + (0x00000624))
#define SOC_NPU_AICORE_CRG_VER_0_ADDR(base) ((base) + (0x00000628))
#define SOC_NPU_AICORE_CRG_VER_1_ADDR(base) ((base) + (0x0000062C))
#define SOC_NPU_AICORE_POWER_MODE_CTRL_0_ADDR(base) ((base) + (0x00000630))
#define SOC_NPU_AICORE_POWER_MODE_CTRL_1_ADDR(base) ((base) + (0x00000634))
#define SOC_NPU_AICORE_MEM_TMOD_CTRL_0_ADDR(base) ((base) + (0x00000638))
#define SOC_NPU_AICORE_MEM_TMOD_CTRL_1_ADDR(base) ((base) + (0x0000063C))
#define SOC_NPU_AICORE_AIC_ERROR_0_ADDR(base) ((base) + (0x00000700))
#define SOC_NPU_AICORE_AIC_ERROR_1_ADDR(base) ((base) + (0x00000704))
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ADDR(base) ((base) + (0x00000708))
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_ADDR(base) ((base) + (0x0000070C))
#define SOC_NPU_AICORE_BIU_ERR_INFO_0_ADDR(base) ((base) + (0x00000710))
#define SOC_NPU_AICORE_BIU_ERR_INFO_1_ADDR(base) ((base) + (0x00000714))
#define SOC_NPU_AICORE_CCU_ERR_INFO_0_ADDR(base) ((base) + (0x00000718))
#define SOC_NPU_AICORE_CCU_ERR_INFO_1_ADDR(base) ((base) + (0x0000071C))
#define SOC_NPU_AICORE_CUBE_ERR_INFO_ADDR(base) ((base) + (0x00000720))
#define SOC_NPU_AICORE_IFU_ERR_INFO_0_ADDR(base) ((base) + (0x00000728))
#define SOC_NPU_AICORE_IFU_ERR_INFO_1_ADDR(base) ((base) + (0x0000072C))
#define SOC_NPU_AICORE_MTE_ERR_INFO_ADDR(base) ((base) + (0x00000730))
#define SOC_NPU_AICORE_VEC_ERR_INFO_ADDR(base) ((base) + (0x00000738))
#define SOC_NPU_AICORE_MTE_SU_ECC_1BIT_ERR_0_ADDR(base) ((base) + (0x00000740))
#define SOC_NPU_AICORE_MTE_SU_ECC_1BIT_ERR_1_ADDR(base) ((base) + (0x00000744))
#define SOC_NPU_AICORE_VEC_CUBE_ECC_1BIT_ERR_0_ADDR(base) ((base) + (0x00000748))
#define SOC_NPU_AICORE_VEC_CUBE_ECC_1BIT_ERR_1_ADDR(base) ((base) + (0x0000074C))
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_0_ADDR(base) ((base) + (0x00000750))
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_ADDR(base) ((base) + (0x00000754))
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_2_ADDR(base) ((base) + (0x00000758))
#define SOC_NPU_AICORE_AIC_ERROR_2_ADDR(base) ((base) + (0x00000760))
#define SOC_NPU_AICORE_AIC_ERROR_3_ADDR(base) ((base) + (0x00000764))
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_ADDR(base) ((base) + (0x00000768))
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ADDR(base) ((base) + (0x0000076C))
#define SOC_NPU_AICORE_CCU_BUS_ERR_INFO_0_ADDR(base) ((base) + (0x00000770))
#define SOC_NPU_AICORE_CCU_BUS_ERR_INFO_1_ADDR(base) ((base) + (0x00000774))
#define SOC_NPU_AICORE_SC_BUS_ERR_INFO_0_ADDR(base) ((base) + (0x00000778))
#define SOC_NPU_AICORE_SC_BUS_ERR_INFO_1_ADDR(base) ((base) + (0x0000077C))
#define SOC_NPU_AICORE_AIC_ERROR_4_ADDR(base) ((base) + (0x00000780))
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_ADDR(base) ((base) + (0x00000788))
#define SOC_NPU_AICORE_FIXP_ERR_INFO_ADDR(base) ((base) + (0x000078C))
#define SOC_NPU_AICORE_AIC_ERROR_5_ADDR(base) ((base) + (0x0000790))
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_ADDR(base) ((base) + (0x0000794))
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_0_ADDR(base) ((base) + (0x00007A0))
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_1_ADDR(base) ((base) + (0x00007A4))
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_2_ADDR(base) ((base) + (0x00007A8))
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_3_ADDR(base) ((base) + (0x00007AC))
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_4_ADDR(base) ((base) + (0x00007B0))
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_5_ADDR(base) ((base) + (0x00007B4))
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_6_ADDR(base) ((base) + (0x00007B8))
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_7_ADDR(base) ((base) + (0x00007BC))
#define SOC_NPU_AICORE_SU_MTE_ECC_1BIT_ERR_ADDR(base) ((base) + (0x00007C0))
#define SOC_NPU_AICORE_SU_DC_ECC_1BIT_ERR_INFO_ADDR(base) ((base) + (0x00007C4))
#define SOC_NPU_AICORE_AIC_WARN_STATUS_ADDR(base) ((base) + (0x000007F0))
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_ADDR(base) ((base) + (0x000007F4))
#define SOC_NPU_AICORE_PCT_CTRL_0_ADDR(base) ((base) + (0x00000800))
#define SOC_NPU_AICORE_PCT_CTRL_1_ADDR(base) ((base) + (0x00000804))
#define SOC_NPU_AICORE_PCT_STATUS_ADDR(base) ((base) + (0x00000808))
#define SOC_NPU_AICORE_PCT_NUM_ENTRIES_ADDR(base) ((base) + (0x00000810))
#define SOC_NPU_AICORE_PCT_START_CNT_CYC_0_ADDR(base) ((base) + (0x00000820))
#define SOC_NPU_AICORE_PCT_START_CNT_CYC_1_ADDR(base) ((base) + (0x00000824))
#define SOC_NPU_AICORE_PCT_STOP_CNT_CYC_0_ADDR(base) ((base) + (0x00000828))
#define SOC_NPU_AICORE_PCT_STOP_CNT_CYC_1_ADDR(base) ((base) + (0x0000082C))
#define SOC_NPU_AICORE_PCT_OV_TIMESTAMP_0_ADDR(base) ((base) + (0x00000830))
#define SOC_NPU_AICORE_PCT_OV_TIMESTAMP_1_ADDR(base) ((base) + (0x00000834))
#define SOC_NPU_AICORE_VEC_CTRL_0_ADDR(base) ((base) + (0x00000900))
#define SOC_NPU_AICORE_VEC_DUMMY_0_ADDR(base) ((base) + (0x00000904))
#define SOC_NPU_AICORE_VEC_CTRL_1_ADDR(base) ((base) + (0x0000908))
#define SOC_NPU_AICORE_VEC_CTRL_2_ADDR(base) ((base) + (0x000090C))
#define SOC_NPU_AICORE_VEC_RC_CTRL_ADDR(base) ((base) + (0x0000910))
#define SOC_NPU_AICORE_VEC_RESERVED_REG00_0_ADDR(base) ((base) + (0x000000A00))
#define SOC_NPU_AICORE_VEC_RESERVED_REG00_1_ADDR(base) ((base) + (0x000000A04))
#define SOC_NPU_AICORE_VEC_RESERVED_REG01_0_ADDR(base) ((base) + (0x000000A08))
#define SOC_NPU_AICORE_VEC_RESERVED_REG01_1_ADDR(base) ((base) + (0x000000A0C))
#define SOC_NPU_AICORE_CUBE_RESERVED_REG00_0_ADDR(base) ((base) + (0x000000A10))
#define SOC_NPU_AICORE_CUBE_RESERVED_REG00_1_ADDR(base) ((base) + (0x000000A14))
#define SOC_NPU_AICORE_CUBE_RESERVED_REG01_0_ADDR(base) ((base) + (0x000000A18))
#define SOC_NPU_AICORE_CUBE_RESERVED_REG01_1_ADDR(base) ((base) + (0x000000A1C))
#define SOC_NPU_AICORE_SC_RESERVED_REG00_0_ADDR(base) ((base) + (0x000000A20))
#define SOC_NPU_AICORE_SC_RESERVED_REG00_1_ADDR(base) ((base) + (0x000000A24))
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_ADDR(base) ((base) + (0x000000A28))
#define SOC_NPU_AICORE_SC_RESERVED_REG01_1_ADDR(base) ((base) + (0x000000A2C))
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG00_0_ADDR(base) ((base) + (0x000000A30))
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG00_1_ADDR(base) ((base) + (0x000000A34))
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG01_0_ADDR(base) ((base) + (0x000000A38))
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG01_1_ADDR(base) ((base) + (0x000000A3C))
#define SOC_NPU_AICORE_SC_RESERVED_REG02_0_ADDR(base) ((base) + (0x000000A40))
#define SOC_NPU_AICORE_SC_RESERVED_REG02_1_ADDR(base) ((base) + (0x000000A44))
#define SOC_NPU_AICORE_SC_RESERVED_REG03_0_ADDR(base) ((base) + (0x000000A48))
#define SOC_NPU_AICORE_SC_RESERVED_REG03_1_ADDR(base) ((base) + (0x000000A4C))
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG00_0_ADDR(base) ((base) + (0x000000A50))
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG00_1_ADDR(base) ((base) + (0x000000A54))
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG01_0_ADDR(base) ((base) + (0x000000A58))
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG01_1_ADDR(base) ((base) + (0x000000A5C))
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG00_0_ADDR(base) ((base) + (0x000000A60))
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG00_1_ADDR(base) ((base) + (0x000000A64))
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG01_0_ADDR(base) ((base) + (0x000000A68))
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG01_1_ADDR(base) ((base) + (0x000000A6C))
#define SOC_NPU_AICORE_MTE_CTRL_0_ADDR(base) ((base) + (0x00000B00))
#define SOC_NPU_AICORE_MTE_CTRL_1_ADDR(base) ((base) + (0x00000B04))
#define SOC_NPU_AICORE_MTE_WARMUP_0_ADDR(base) ((base) + (0x0000B08))
#define SOC_NPU_AICORE_MTE_WARMUP_1_ADDR(base) ((base) + (0x0000B0C))
#define SOC_NPU_AICORE_MTE_AIPP_RSV_1_ADDR(base) ((base) + (0x0000B10))
#define SOC_NPU_AICORE_MTE_WAIPP_RSV_ADDR(base) ((base) + (0x0000B14))
#define SOC_NPU_AICORE_MTE_HEBCE_RSV_ADDR(base) ((base) + (0x0000B18))
#define SOC_NPU_AICORE_MTE_HEBCD_RSV_ADDR(base) ((base) + (0x0000B1C))
#define SOC_NPU_AICORE_MTE_FIXP_RSV_ADDR(base) ((base) + (0x0000B20))
#define SOC_NPU_AICORE_MTE_FIXP_WRMUP_0_ADDR(base) ((base) + (0x0000B24))
#define SOC_NPU_AICORE_MTE_FIXP_WRMUP_1_ADDR(base) ((base) + (0x0000B28))
#define SOC_NPU_AICORE_FIXP_CTRL_0_ADDR(base) ((base) + (0x0000B2C))
#define SOC_NPU_AICORE_CUBE_CTRL_0_ADDR(base) ((base) + (0x00000C00))
#define SOC_NPU_AICORE_CUBE_CTRL_1_ADDR(base) ((base) + (0x00000C04))
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_1_ADDR(base) ((base) + (0x0000C08))
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_2_ADDR(base) ((base) + (0x0000C0C))
#define SOC_NPU_AICORE_BIU8_STATUS2_0_ADDR(base) ((base) + (0x00000D28))
#define SOC_NPU_AICORE_BIU8_STATUS2_1_ADDR(base) ((base) + (0x00000D2C))
#define SOC_NPU_AICORE_BIU8_STATUS3_0_ADDR(base) ((base) + (0x00000D30))
#define SOC_NPU_AICORE_BIU8_STATUS3_1_ADDR(base) ((base) + (0x00000D34))
#define SOC_NPU_AICORE_BIU8_STATUS4_0_ADDR(base) ((base) + (0x00000D38))
#define SOC_NPU_AICORE_BIU8_STATUS4_1_ADDR(base) ((base) + (0x00000D3C))
#define SOC_NPU_AICORE_BIU8_SMMU_STREAMID_ADDR(base) ((base) + (0x00000D48))
#define SOC_NPU_AICORE_BIU8_L2_REMAP_PADDR_BASE_0_ADDR(base) ((base) + (0x00000D50))
#define SOC_NPU_AICORE_BIU8_L2_REMAP_PADDR_BASE_1_ADDR(base) ((base) + (0x00000D54))
#define SOC_NPU_AICORE_BIU8_L2_PAGE_SIZE_ADDR(base) ((base) + (0x00000D58))
#define SOC_NPU_AICORE_BIU8_L2_SIZE_0_ADDR(base) ((base) + (0x00000D60))
#define SOC_NPU_AICORE_BIU8_L2_SIZE_1_ADDR(base) ((base) + (0x00000D64))
#define SOC_NPU_AICORE_BIU8_CTRL3_0_ADDR(base) ((base) + (0x00000D80))
#define SOC_NPU_AICORE_BIU8_CTRL3_1_ADDR(base) ((base) + (0x00000D84))
#define SOC_NPU_AICORE_BIU8_CTRL4_0_ADDR(base) ((base) + (0x00000D88))
#define SOC_NPU_AICORE_BIU8_CTRL4_1_ADDR(base) ((base) + (0x00000D8C))
#define SOC_NPU_AICORE_BIU8_CTRL5_0_ADDR(base) ((base) + (0x00000D90))
#define SOC_NPU_AICORE_BIU8_CTRL5_1_ADDR(base) ((base) + (0x00000D94))
#define SOC_NPU_AICORE_BIU8_STATUS6_0_ADDR(base) ((base) + (0x00000D98))
#define SOC_NPU_AICORE_BIU8_STATUS6_1_ADDR(base) ((base) + (0x00000D9C))
#define SOC_NPU_AICORE_BIU8_STATUS7_0_ADDR(base) ((base) + (0x00000DA0))
#define SOC_NPU_AICORE_BIU8_STATUS7_1_ADDR(base) ((base) + (0x00000DA4))
#define SOC_NPU_AICORE_CCU_TIME_COMPARE_COUNTER_CTRL_0_ADDR(base) ((base) + (0x00000E00))
#define SOC_NPU_AICORE_CCU_TIME_COMPARE_COUNTER_CTRL_1_ADDR(base) ((base) + (0x00000E04))
#define SOC_NPU_AICORE_CCU_TIME_COMPARE_COUNTER_INT_ADDR(base) ((base) + (0x00000E08))
#define SOC_NPU_AICORE_AIC_SECURE_EN_ADDR(base) ((base) + (0x00000F00))
#define SOC_NPU_AICORE_AIC_ERR_RESP_EN_ADDR(base) ((base) + (0x00000F08))
#define SOC_NPU_AICORE_AIC_MEM_INIT_EN_ADDR(base) ((base) + (0x00000F10))
#define SOC_NPU_AICORE_AIC_SRCID_LPID_MASK_ADDR(base) ((base) + (0x00000F18))
#define SOC_NPU_AICORE_AIC_RAM_ALWAYS_NOT_CLEAR_ADDR(base) ((base) + (0x00000F20))
#define SOC_NPU_AICORE_AIC_RAM_ALWAYS_CLEAR_ADDR(base) ((base) + (0x00000F28))
#define SOC_NPU_AICORE_AIC_SAFETY_INT_MASK_ADDR(base) ((base) + (0x00000F30))
#define SOC_NPU_AICORE_AIC_SAFETY_ERR_MASK_ADDR(base) ((base) + (0x00000F38))
#define SOC_NPU_AICORE_AIC_SAFETY_INT_ADDR(base) ((base) + (0x00000F40))
#define SOC_NPU_AICORE_AIC_SAFETY_REG_PTY_CTL_ADDR(base) ((base) + (0x00000F48))
#define SOC_NPU_AICORE_AIC_SAFETY_1BIT_ECC_ERR_NUM_ADDR(base) ((base) + (0x00000F4C))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_0_ADDR(base) ((base) + (0x00001000))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_1_ADDR(base) ((base) + (0x00001004))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_STATUS_ADDR(base) ((base) + (0x00001008))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA0_0_ADDR(base) ((base) + (0x00001010))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA0_1_ADDR(base) ((base) + (0x00001014))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA1_0_ADDR(base) ((base) + (0x00001018))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA1_1_ADDR(base) ((base) + (0x0000101C))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA2_0_ADDR(base) ((base) + (0x00001020))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA2_1_ADDR(base) ((base) + (0x00001024))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA3_0_ADDR(base) ((base) + (0x00001028))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA3_1_ADDR(base) ((base) + (0x0000102C))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA4_ADDR(base) ((base) + (0x00001030))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA0_0_ADDR(base) ((base) + (0x00001038))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA0_1_ADDR(base) ((base) + (0x0000103C))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA1_0_ADDR(base) ((base) + (0x00001040))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA1_1_ADDR(base) ((base) + (0x00001044))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA2_0_ADDR(base) ((base) + (0x00001048))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA2_1_ADDR(base) ((base) + (0x0000104C))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA3_0_ADDR(base) ((base) + (0x00001050))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA3_1_ADDR(base) ((base) + (0x00001054))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA4_ADDR(base) ((base) + (0x00001058))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_0_ADDR(base) ((base) + (0x00001060))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_1_ADDR(base) ((base) + (0x00001064))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_STATUS_ADDR(base) ((base) + (0x00001068))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA0_0_ADDR(base) ((base) + (0x00001070))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA0_1_ADDR(base) ((base) + (0x00001074))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA1_0_ADDR(base) ((base) + (0x00001078))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA1_1_ADDR(base) ((base) + (0x0000107C))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA2_0_ADDR(base) ((base) + (0x00001080))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA2_1_ADDR(base) ((base) + (0x00001084))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA3_0_ADDR(base) ((base) + (0x00001088))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA3_1_ADDR(base) ((base) + (0x0000108C))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA4_ADDR(base) ((base) + (0x00001090))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA0_0_ADDR(base) ((base) + (0x00001098))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA0_1_ADDR(base) ((base) + (0x0000109C))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA1_0_ADDR(base) ((base) + (0x000010A0))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA1_1_ADDR(base) ((base) + (0x000010A4))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA2_0_ADDR(base) ((base) + (0x000010A8))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA2_1_ADDR(base) ((base) + (0x000010AC))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA3_0_ADDR(base) ((base) + (0x000010B0))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA3_1_ADDR(base) ((base) + (0x000010B4))
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA4_ADDR(base) ((base) + (0x000010B8))
#define SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CTRL_0_ADDR(base) ((base) + (0x00001100))
#define SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CTRL_1_ADDR(base) ((base) + (0x00001104))
#define SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CFG_ST_ADDR(base) ((base) + (0x00001108))
#define SOC_NPU_AICORE_AIC_SYS_VA_BASE_0_ADDR(base) ((base) + (0x00001110))
#define SOC_NPU_AICORE_AIC_SYS_VA_BASE_1_ADDR(base) ((base) + (0x00001114))
#define SOC_NPU_AICORE_L2_VADDR_BASE_0_ADDR(base) ((base) + (0x00001118))
#define SOC_NPU_AICORE_L2_VADDR_BASE_1_ADDR(base) ((base) + (0x0000111C))
#define SOC_NPU_AICORE_AIC_MPU_CHICKEN_BIT_ADDR(base) ((base) + (0x00001120))
#define SOC_NPU_AICORE_AIC_UB_BASE_OFFSET_ADDR(base) ((base) + (0x00001128))
#define SOC_NPU_AICORE_AIC_VEC_CSW_ADDR(base) ((base) + (0x00001130))
#define SOC_NPU_AICORE_AIC_VEC_PERIOD_ADDR(base) ((base) + (0x00001138))
#define SOC_NPU_AICORE_AIC_VEC_THR_LOW_ADDR(base) ((base) + (0x00001140))
#define SOC_NPU_AICORE_AIC_VEC_THR_HIGH_ADDR(base) ((base) + (0x00001148))
#define SOC_NPU_AICORE_AIC_VEC_FIFO_PKN_ADDR(base) ((base) + (0x00001150))
#define SOC_NPU_AICORE_AIV_RESTORE_PC_0_ADDR(base) ((base) + (0x00001158))
#define SOC_NPU_AICORE_AIV_RESTORE_PC_1_ADDR(base) ((base) + (0x0000115C))
#define SOC_NPU_AICORE_AIV_RESTORE_BUFFER_ADDR_0_ADDR(base) ((base) + (0x00001160))
#define SOC_NPU_AICORE_AIV_RESTORE_BUFFER_ADDR_1_ADDR(base) ((base) + (0x00001164))
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int psq_stop : 1;
        unsigned int pc_reload : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_AICORE_RUN_STALL_UNION;
#endif
#define SOC_NPU_AICORE_RUN_STALL_psq_stop_START (0)
#define SOC_NPU_AICORE_RUN_STALL_psq_stop_END (0)
#define SOC_NPU_AICORE_RUN_STALL_pc_reload_START (1)
#define SOC_NPU_AICORE_RUN_STALL_pc_reload_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int single_step : 1;
        unsigned int ccu_stall : 1;
        unsigned int resume_fetch_one : 1;
        unsigned int resume_all : 1;
        unsigned int ifu_manual_resume : 1;
        unsigned int err_resp_en : 1;
        unsigned int ccu_redirect_ifu : 1;
        unsigned int aiv_dbg_over : 1;
        unsigned int dbg_ctrl_reserved_0 : 24;
    } reg;
} SOC_NPU_AICORE_DBG_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_DBG_CTRL_0_single_step_START (0)
#define SOC_NPU_AICORE_DBG_CTRL_0_single_step_END (0)
#define SOC_NPU_AICORE_DBG_CTRL_0_ccu_stall_START (1)
#define SOC_NPU_AICORE_DBG_CTRL_0_ccu_stall_END (1)
#define SOC_NPU_AICORE_DBG_CTRL_0_resume_fetch_one_START (2)
#define SOC_NPU_AICORE_DBG_CTRL_0_resume_fetch_one_END (2)
#define SOC_NPU_AICORE_DBG_CTRL_0_resume_all_START (3)
#define SOC_NPU_AICORE_DBG_CTRL_0_resume_all_END (3)
#define SOC_NPU_AICORE_DBG_CTRL_0_ifu_manual_resume_START (4)
#define SOC_NPU_AICORE_DBG_CTRL_0_ifu_manual_resume_END (4)
#define SOC_NPU_AICORE_DBG_CTRL_0_err_resp_en_START (5)
#define SOC_NPU_AICORE_DBG_CTRL_0_err_resp_en_END (5)
#define SOC_NPU_AICORE_DBG_CTRL_0_ccu_redirect_ifu_START (6)
#define SOC_NPU_AICORE_DBG_CTRL_0_ccu_redirect_ifu_END (6)
#define SOC_NPU_AICORE_DBG_CTRL_0_aiv_dbg_over_START (7)
#define SOC_NPU_AICORE_DBG_CTRL_0_aiv_dbg_over_END (7)
#define SOC_NPU_AICORE_DBG_CTRL_0_dbg_ctrl_reserved_0_START (8)
#define SOC_NPU_AICORE_DBG_CTRL_0_dbg_ctrl_reserved_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_dbg_single_step : 1;
        unsigned int vec_dfx_mode_en : 1;
        unsigned int vec_dbg_reg_rotate : 1;
        unsigned int vec_dbg_resume_vld : 1;
        unsigned int dbg_ctrl_reserved_1 : 28;
    } reg;
} SOC_NPU_AICORE_DBG_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_DBG_CTRL_1_vec_dbg_single_step_START (0)
#define SOC_NPU_AICORE_DBG_CTRL_1_vec_dbg_single_step_END (0)
#define SOC_NPU_AICORE_DBG_CTRL_1_vec_dfx_mode_en_START (1)
#define SOC_NPU_AICORE_DBG_CTRL_1_vec_dfx_mode_en_END (1)
#define SOC_NPU_AICORE_DBG_CTRL_1_vec_dbg_reg_rotate_START (2)
#define SOC_NPU_AICORE_DBG_CTRL_1_vec_dbg_reg_rotate_END (2)
#define SOC_NPU_AICORE_DBG_CTRL_1_vec_dbg_resume_vld_START (3)
#define SOC_NPU_AICORE_DBG_CTRL_1_vec_dbg_resume_vld_END (3)
#define SOC_NPU_AICORE_DBG_CTRL_1_dbg_ctrl_reserved_1_START (4)
#define SOC_NPU_AICORE_DBG_CTRL_1_dbg_ctrl_reserved_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int rst_all : 1;
        unsigned int reserved_0 : 7;
        unsigned int rst_done : 1;
        unsigned int ub_init_done : 1;
        unsigned int mte_init_done : 1;
        unsigned int cube_init_done : 1;
        unsigned int ccu_init_done : 1;
        unsigned int reserved_1 : 19;
    } reg;
} SOC_NPU_AICORE_RST_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_RST_CTRL_rst_all_START (0)
#define SOC_NPU_AICORE_RST_CTRL_rst_all_END (0)
#define SOC_NPU_AICORE_RST_CTRL_rst_done_START (8)
#define SOC_NPU_AICORE_RST_CTRL_rst_done_END (8)
#define SOC_NPU_AICORE_RST_CTRL_ub_init_done_START (9)
#define SOC_NPU_AICORE_RST_CTRL_ub_init_done_END (9)
#define SOC_NPU_AICORE_RST_CTRL_mte_init_done_START (10)
#define SOC_NPU_AICORE_RST_CTRL_mte_init_done_END (10)
#define SOC_NPU_AICORE_RST_CTRL_cube_init_done_START (11)
#define SOC_NPU_AICORE_RST_CTRL_cube_init_done_END (11)
#define SOC_NPU_AICORE_RST_CTRL_ccu_init_done_START (12)
#define SOC_NPU_AICORE_RST_CTRL_ccu_init_done_END (12)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int fast_path_en : 1;
        unsigned int fast_path_icache_inv_en : 1;
        unsigned int fast_path_pipe_rst_en : 1;
        unsigned int fast_path_dcache_inv_en : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_AICORE_FAST_PATH_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_FAST_PATH_CTRL_fast_path_en_START (0)
#define SOC_NPU_AICORE_FAST_PATH_CTRL_fast_path_en_END (0)
#define SOC_NPU_AICORE_FAST_PATH_CTRL_fast_path_icache_inv_en_START (1)
#define SOC_NPU_AICORE_FAST_PATH_CTRL_fast_path_icache_inv_en_END (1)
#define SOC_NPU_AICORE_FAST_PATH_CTRL_fast_path_pipe_rst_en_START (2)
#define SOC_NPU_AICORE_FAST_PATH_CTRL_fast_path_pipe_rst_en_END (2)
#define SOC_NPU_AICORE_FAST_PATH_CTRL_fast_path_dcache_inv_en_START (3)
#define SOC_NPU_AICORE_FAST_PATH_CTRL_fast_path_dcache_inv_en_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int blk_norm_int : 1;
        unsigned int sw_bkpt_int : 1;
        unsigned int ccu_timeout_int : 1;
        unsigned int single_step_int : 1;
        unsigned int ccu_stall_int : 1;
        unsigned int hw_bkpt_int : 1;
        unsigned int warn_as_exception_int : 1;
        unsigned int blk_warn_done_int : 1;
        unsigned int trap_int : 1;
        unsigned int reserved : 23;
    } reg;
} SOC_NPU_AICORE_AI_CORE_INT_UNION;
#endif
#define SOC_NPU_AICORE_AI_CORE_INT_blk_norm_int_START (0)
#define SOC_NPU_AICORE_AI_CORE_INT_blk_norm_int_END (0)
#define SOC_NPU_AICORE_AI_CORE_INT_sw_bkpt_int_START (1)
#define SOC_NPU_AICORE_AI_CORE_INT_sw_bkpt_int_END (1)
#define SOC_NPU_AICORE_AI_CORE_INT_ccu_timeout_int_START (2)
#define SOC_NPU_AICORE_AI_CORE_INT_ccu_timeout_int_END (2)
#define SOC_NPU_AICORE_AI_CORE_INT_single_step_int_START (3)
#define SOC_NPU_AICORE_AI_CORE_INT_single_step_int_END (3)
#define SOC_NPU_AICORE_AI_CORE_INT_ccu_stall_int_START (4)
#define SOC_NPU_AICORE_AI_CORE_INT_ccu_stall_int_END (4)
#define SOC_NPU_AICORE_AI_CORE_INT_hw_bkpt_int_START (5)
#define SOC_NPU_AICORE_AI_CORE_INT_hw_bkpt_int_END (5)
#define SOC_NPU_AICORE_AI_CORE_INT_warn_as_exception_int_START (6)
#define SOC_NPU_AICORE_AI_CORE_INT_warn_as_exception_int_END (6)
#define SOC_NPU_AICORE_AI_CORE_INT_blk_warn_done_int_START (7)
#define SOC_NPU_AICORE_AI_CORE_INT_blk_warn_done_int_END (7)
#define SOC_NPU_AICORE_AI_CORE_INT_trap_int_START (8)
#define SOC_NPU_AICORE_AI_CORE_INT_trap_int_END (8)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int blk_norm_int_mask : 1;
        unsigned int sw_bkpt_int_mask : 1;
        unsigned int ccu_timeout_int_mask : 1;
        unsigned int single_step_int_mask : 1;
        unsigned int ccu_stall_int_mask : 1;
        unsigned int hw_bkpt_int_mask : 1;
        unsigned int warn_as_exception_int_mask : 1;
        unsigned int blk_warn_done_int_mask : 1;
        unsigned int trap_int_mask : 1;
        unsigned int reserved : 23;
    } reg;
} SOC_NPU_AICORE_AI_CORE_INT_MASK_UNION;
#endif
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_blk_norm_int_mask_START (0)
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_blk_norm_int_mask_END (0)
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_sw_bkpt_int_mask_START (1)
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_sw_bkpt_int_mask_END (1)
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_ccu_timeout_int_mask_START (2)
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_ccu_timeout_int_mask_END (2)
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_single_step_int_mask_START (3)
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_single_step_int_mask_END (3)
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_ccu_stall_int_mask_START (4)
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_ccu_stall_int_mask_END (4)
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_hw_bkpt_int_mask_START (5)
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_hw_bkpt_int_mask_END (5)
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_warn_as_exception_int_mask_START (6)
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_warn_as_exception_int_mask_END (6)
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_blk_warn_done_int_mask_START (7)
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_blk_warn_done_int_mask_END (7)
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_trap_int_mask_START (8)
#define SOC_NPU_AICORE_AI_CORE_INT_MASK_trap_int_mask_END (8)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int rst_cnt : 8;
        unsigned int rst_done_cnt : 8;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_RST_CNT_UNION;
#endif
#define SOC_NPU_AICORE_RST_CNT_rst_cnt_START (0)
#define SOC_NPU_AICORE_RST_CNT_rst_cnt_END (7)
#define SOC_NPU_AICORE_RST_CNT_rst_done_cnt_START (8)
#define SOC_NPU_AICORE_RST_CNT_rst_done_cnt_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l1_ecc_en_n : 1;
        unsigned int l0a_ecc_en_n : 1;
        unsigned int l0b_ecc_en_n : 1;
        unsigned int l0c_ecc_en_n : 1;
        unsigned int ub_ecc_en_n : 1;
        unsigned int tlu_ecc_en_n : 1;
        unsigned int reserved_0 : 2;
        unsigned int l1_ecc_wb_en_n : 1;
        unsigned int l0a_ecc_wb_en_n : 1;
        unsigned int l0b_ecc_wb_en_n : 1;
        unsigned int l0c_ecc_wb_en_n : 1;
        unsigned int ub_ecc_wb_en_n : 1;
        unsigned int tlu_ecc_wb_en_n : 1;
        unsigned int ccu_ecc_en_n : 1;
        unsigned int ccu_ecc_wb_en_n : 1;
        unsigned int reserved_1 : 16;
    } reg;
} SOC_NPU_AICORE_ECC_EN_UNION;
#endif
#define SOC_NPU_AICORE_ECC_EN_l1_ecc_en_n_START (0)
#define SOC_NPU_AICORE_ECC_EN_l1_ecc_en_n_END (0)
#define SOC_NPU_AICORE_ECC_EN_l0a_ecc_en_n_START (1)
#define SOC_NPU_AICORE_ECC_EN_l0a_ecc_en_n_END (1)
#define SOC_NPU_AICORE_ECC_EN_l0b_ecc_en_n_START (2)
#define SOC_NPU_AICORE_ECC_EN_l0b_ecc_en_n_END (2)
#define SOC_NPU_AICORE_ECC_EN_l0c_ecc_en_n_START (3)
#define SOC_NPU_AICORE_ECC_EN_l0c_ecc_en_n_END (3)
#define SOC_NPU_AICORE_ECC_EN_ub_ecc_en_n_START (4)
#define SOC_NPU_AICORE_ECC_EN_ub_ecc_en_n_END (4)
#define SOC_NPU_AICORE_ECC_EN_tlu_ecc_en_n_START (5)
#define SOC_NPU_AICORE_ECC_EN_tlu_ecc_en_n_END (5)
#define SOC_NPU_AICORE_ECC_EN_l1_ecc_wb_en_n_START (8)
#define SOC_NPU_AICORE_ECC_EN_l1_ecc_wb_en_n_END (8)
#define SOC_NPU_AICORE_ECC_EN_l0a_ecc_wb_en_n_START (9)
#define SOC_NPU_AICORE_ECC_EN_l0a_ecc_wb_en_n_END (9)
#define SOC_NPU_AICORE_ECC_EN_l0b_ecc_wb_en_n_START (10)
#define SOC_NPU_AICORE_ECC_EN_l0b_ecc_wb_en_n_END (10)
#define SOC_NPU_AICORE_ECC_EN_l0c_ecc_wb_en_n_START (11)
#define SOC_NPU_AICORE_ECC_EN_l0c_ecc_wb_en_n_END (11)
#define SOC_NPU_AICORE_ECC_EN_ub_ecc_wb_en_n_START (12)
#define SOC_NPU_AICORE_ECC_EN_ub_ecc_wb_en_n_END (12)
#define SOC_NPU_AICORE_ECC_EN_tlu_ecc_wb_en_n_START (13)
#define SOC_NPU_AICORE_ECC_EN_tlu_ecc_wb_en_n_END (13)
#define SOC_NPU_AICORE_ECC_EN_ccu_ecc_en_n_START (14)
#define SOC_NPU_AICORE_ECC_EN_ccu_ecc_en_n_END (14)
#define SOC_NPU_AICORE_ECC_EN_ccu_ecc_wb_en_n_START (15)
#define SOC_NPU_AICORE_ECC_EN_ccu_ecc_wb_en_n_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int bus_axi_rst_ack : 1;
        unsigned int cfg_force_req_ack : 1;
        unsigned int bus_axi_rst_req : 1;
        unsigned int bus_axi_rst_ack_1 : 1;
        unsigned int bus_axi_rst_bypass : 1;
        unsigned int reserved : 27;
    } reg;
} SOC_NPU_AICORE_AXI_CLAMP_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_AXI_CLAMP_CTRL_bus_axi_rst_ack_START (0)
#define SOC_NPU_AICORE_AXI_CLAMP_CTRL_bus_axi_rst_ack_END (0)
#define SOC_NPU_AICORE_AXI_CLAMP_CTRL_cfg_force_req_ack_START (1)
#define SOC_NPU_AICORE_AXI_CLAMP_CTRL_cfg_force_req_ack_END (1)
#define SOC_NPU_AICORE_AXI_CLAMP_CTRL_bus_axi_rst_req_START (2)
#define SOC_NPU_AICORE_AXI_CLAMP_CTRL_bus_axi_rst_req_END (2)
#define SOC_NPU_AICORE_AXI_CLAMP_CTRL_bus_axi_rst_ack_1_START (3)
#define SOC_NPU_AICORE_AXI_CLAMP_CTRL_bus_axi_rst_ack_1_END (3)
#define SOC_NPU_AICORE_AXI_CLAMP_CTRL_bus_axi_rst_bypass_START (4)
#define SOC_NPU_AICORE_AXI_CLAMP_CTRL_bus_axi_rst_bypass_END (4)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int axi_softrst_state0 : 32;
    } reg;
} SOC_NPU_AICORE_AXI_CLAMP_STATE_0_UNION;
#endif
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_0_axi_softrst_state0_START (0)
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_0_axi_softrst_state0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int axi_softrst_state1 : 32;
    } reg;
} SOC_NPU_AICORE_AXI_CLAMP_STATE_1_UNION;
#endif
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_1_axi_softrst_state1_START (0)
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_1_axi_softrst_state1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int clk_ccu_cube_en_mask : 1;
        unsigned int clk_ccu_ex_en_mask : 1;
        unsigned int clk_cube_l0a_en_mask : 1;
        unsigned int clk_cube_l0b_en_mask : 1;
        unsigned int clk_cube_l0c_en_mask : 1;
        unsigned int clk_ccu_mte_en_mask : 1;
        unsigned int clk_ccu_vec_en_mask : 1;
        unsigned int clk_cube_pe_en_mask : 1;
        unsigned int clk_ib_en_mask : 1;
        unsigned int clk_ifu_en_mask : 1;
        unsigned int clk_ccu_ub_en_mask : 1;
        unsigned int clk_mte_sub_en_mask : 1;
        unsigned int clk_vec_vdp_en_mask : 1;
        unsigned int clk_vec_valu_cmp_conv_en_mask : 1;
        unsigned int clk_vec_valu_grp_en_mask : 1;
        unsigned int clk_vec_valu_imux_en_mask : 1;
        unsigned int clk_vec_valu_lut_en_mask : 1;
        unsigned int clk_vec_valu_mau_en_mask : 1;
        unsigned int clk_vec_valu_rpn_en_mask : 1;
        unsigned int clk_mte_aipp_scaler_en_mask : 2;
        unsigned int reg_clk_sel : 1;
        unsigned int clk_vec_valu_div_en_mask : 1;
        unsigned int clk_mte_smask_en_mask : 1;
        unsigned int clk_cube_fifo_en_mask : 1;
        unsigned int clk_ccu_sbuf_en_mask : 1;
        unsigned int clk_ccu_dc_en_mask : 1;
        unsigned int clk_fixp_sub_en_mask : 1;
        unsigned int reserved : 4;
    } reg;
} SOC_NPU_AICORE_CLK_GATE_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ccu_cube_en_mask_START (0)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ccu_cube_en_mask_END (0)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ccu_ex_en_mask_START (1)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ccu_ex_en_mask_END (1)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_cube_l0a_en_mask_START (2)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_cube_l0a_en_mask_END (2)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_cube_l0b_en_mask_START (3)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_cube_l0b_en_mask_END (3)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_cube_l0c_en_mask_START (4)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_cube_l0c_en_mask_END (4)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ccu_mte_en_mask_START (5)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ccu_mte_en_mask_END (5)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ccu_vec_en_mask_START (6)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ccu_vec_en_mask_END (6)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_cube_pe_en_mask_START (7)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_cube_pe_en_mask_END (7)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ib_en_mask_START (8)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ib_en_mask_END (8)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ifu_en_mask_START (9)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ifu_en_mask_END (9)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ccu_ub_en_mask_START (10)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ccu_ub_en_mask_END (10)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_mte_sub_en_mask_START (11)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_mte_sub_en_mask_END (11)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_vec_vdp_en_mask_START (12)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_vec_vdp_en_mask_END (12)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_vec_valu_cmp_conv_en_mask_START (13)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_vec_valu_cmp_conv_en_mask_END (13)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_vec_valu_grp_en_mask_START (14)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_vec_valu_grp_en_mask_END (14)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_vec_valu_imux_en_mask_START (15)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_vec_valu_imux_en_mask_END (15)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_vec_valu_lut_en_mask_START (16)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_vec_valu_lut_en_mask_END (16)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_vec_valu_mau_en_mask_START (17)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_vec_valu_mau_en_mask_END (17)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_vec_valu_rpn_en_mask_START (18)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_vec_valu_rpn_en_mask_END (18)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_mte_aipp_scaler_en_mask_START (19)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_mte_aipp_scaler_en_mask_END (20)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_reg_clk_sel_START (21)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_reg_clk_sel_END (21)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_vec_valu_div_en_mask_START (22)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_vec_valu_div_en_mask_END (22)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_mte_smask_en_mask_START (23)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_mte_smask_en_mask_END (23)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_cube_fifo_en_mask_START (24)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_cube_fifo_en_mask_END (24)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ccu_sbuf_en_mask_START (25)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ccu_sbuf_en_mask_END (25)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ccu_dc_en_mask_START (26)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_ccu_dc_en_mask_END (26)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_fixp_sub_en_mask_START (27)
#define SOC_NPU_AICORE_CLK_GATE_MASK_0_clk_fixp_sub_en_mask_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int clk_su_fixp_en_mask : 1;
        unsigned int clk_su_iq_en_mask : 1;
        unsigned int clk_vec_en_mask : 25;
        unsigned int reserved : 3;
        unsigned int debug_mode_en : 1;
        unsigned int clk_global_en_mask : 1;
    } reg;
} SOC_NPU_AICORE_CLK_GATE_MASK_1_UNION;
#endif
#define SOC_NPU_AICORE_CLK_GATE_MASK_1_clk_su_fixp_en_mask_START (0)
#define SOC_NPU_AICORE_CLK_GATE_MASK_1_clk_su_fixp_en_mask_END (0)
#define SOC_NPU_AICORE_CLK_GATE_MASK_1_clk_su_iq_en_mask_START (1)
#define SOC_NPU_AICORE_CLK_GATE_MASK_1_clk_su_iq_en_mask_END (1)
#define SOC_NPU_AICORE_CLK_GATE_MASK_1_clk_vec_en_mask_START (2)
#define SOC_NPU_AICORE_CLK_GATE_MASK_1_clk_vec_en_mask_END (26)
#define SOC_NPU_AICORE_CLK_GATE_MASK_1_debug_mode_en_START (30)
#define SOC_NPU_AICORE_CLK_GATE_MASK_1_debug_mode_en_END (30)
#define SOC_NPU_AICORE_CLK_GATE_MASK_1_clk_global_en_mask_START (31)
#define SOC_NPU_AICORE_CLK_GATE_MASK_1_clk_global_en_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int clk_ccu_vec_delay_cnt : 5;
        unsigned int reserved_0 : 3;
        unsigned int clk_ccu_mte_delay_cnt : 5;
        unsigned int reserved_1 : 3;
        unsigned int clk_ccu_cube_delay_cnt : 5;
        unsigned int reserved_2 : 3;
        unsigned int clk_ccu_ub_delay_cnt : 5;
        unsigned int reserved_3 : 3;
    } reg;
} SOC_NPU_AICORE_CLK_DELAY_CNT_UNION;
#endif
#define SOC_NPU_AICORE_CLK_DELAY_CNT_clk_ccu_vec_delay_cnt_START (0)
#define SOC_NPU_AICORE_CLK_DELAY_CNT_clk_ccu_vec_delay_cnt_END (4)
#define SOC_NPU_AICORE_CLK_DELAY_CNT_clk_ccu_mte_delay_cnt_START (8)
#define SOC_NPU_AICORE_CLK_DELAY_CNT_clk_ccu_mte_delay_cnt_END (12)
#define SOC_NPU_AICORE_CLK_DELAY_CNT_clk_ccu_cube_delay_cnt_START (16)
#define SOC_NPU_AICORE_CLK_DELAY_CNT_clk_ccu_cube_delay_cnt_END (20)
#define SOC_NPU_AICORE_CLK_DELAY_CNT_clk_ccu_ub_delay_cnt_START (24)
#define SOC_NPU_AICORE_CLK_DELAY_CNT_clk_ccu_ub_delay_cnt_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sc_clk_off_dly_cnt : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_AICORE_CLK_DELAY_SC_UNION;
#endif
#define SOC_NPU_AICORE_CLK_DELAY_SC_sc_clk_off_dly_cnt_START (0)
#define SOC_NPU_AICORE_CLK_DELAY_SC_sc_clk_off_dly_cnt_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mbist2ub16mem_all_sel : 6;
        unsigned int reserved_0 : 2;
        unsigned int icg_en_smmu_trans : 1;
        unsigned int icg_en_mbist : 1;
        unsigned int reserved_1 : 22;
    } reg;
} SOC_NPU_AICORE_TOP_ICG_MBIST_UNION;
#endif
#define SOC_NPU_AICORE_TOP_ICG_MBIST_mbist2ub16mem_all_sel_START (0)
#define SOC_NPU_AICORE_TOP_ICG_MBIST_mbist2ub16mem_all_sel_END (5)
#define SOC_NPU_AICORE_TOP_ICG_MBIST_icg_en_smmu_trans_START (8)
#define SOC_NPU_AICORE_TOP_ICG_MBIST_icg_en_smmu_trans_END (8)
#define SOC_NPU_AICORE_TOP_ICG_MBIST_icg_en_mbist_START (9)
#define SOC_NPU_AICORE_TOP_ICG_MBIST_icg_en_mbist_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int axi_softrst_state0_1 : 32;
    } reg;
} SOC_NPU_AICORE_AXI_CLAMP_STATE_2_UNION;
#endif
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_2_axi_softrst_state0_1_START (0)
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_2_axi_softrst_state0_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int axi_softrst_state1_1 : 32;
    } reg;
} SOC_NPU_AICORE_AXI_CLAMP_STATE_3_UNION;
#endif
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_3_axi_softrst_state1_1_START (0)
#define SOC_NPU_AICORE_AXI_CLAMP_STATE_3_axi_softrst_state1_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 4;
        unsigned int lock_bypass0_lpid : 3;
        unsigned int lock_bypass0_srcid : 9;
        unsigned int lock_bypass0_mask_n : 12;
        unsigned int reserved_1 : 3;
        unsigned int lock_bypass0_en : 1;
    } reg;
} SOC_NPU_AICORE_LOCK_BYPASS_0_UNION;
#endif
#define SOC_NPU_AICORE_LOCK_BYPASS_0_lock_bypass0_lpid_START (4)
#define SOC_NPU_AICORE_LOCK_BYPASS_0_lock_bypass0_lpid_END (6)
#define SOC_NPU_AICORE_LOCK_BYPASS_0_lock_bypass0_srcid_START (7)
#define SOC_NPU_AICORE_LOCK_BYPASS_0_lock_bypass0_srcid_END (15)
#define SOC_NPU_AICORE_LOCK_BYPASS_0_lock_bypass0_mask_n_START (16)
#define SOC_NPU_AICORE_LOCK_BYPASS_0_lock_bypass0_mask_n_END (27)
#define SOC_NPU_AICORE_LOCK_BYPASS_0_lock_bypass0_en_START (31)
#define SOC_NPU_AICORE_LOCK_BYPASS_0_lock_bypass0_en_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 4;
        unsigned int lock_bypass1_lpid : 3;
        unsigned int lock_bypass1_srcid : 9;
        unsigned int lock_bypass1_mask_n : 12;
        unsigned int reserved_1 : 3;
        unsigned int lock_bypass1_en : 1;
    } reg;
} SOC_NPU_AICORE_LOCK_BYPASS_1_UNION;
#endif
#define SOC_NPU_AICORE_LOCK_BYPASS_1_lock_bypass1_lpid_START (4)
#define SOC_NPU_AICORE_LOCK_BYPASS_1_lock_bypass1_lpid_END (6)
#define SOC_NPU_AICORE_LOCK_BYPASS_1_lock_bypass1_srcid_START (7)
#define SOC_NPU_AICORE_LOCK_BYPASS_1_lock_bypass1_srcid_END (15)
#define SOC_NPU_AICORE_LOCK_BYPASS_1_lock_bypass1_mask_n_START (16)
#define SOC_NPU_AICORE_LOCK_BYPASS_1_lock_bypass1_mask_n_END (27)
#define SOC_NPU_AICORE_LOCK_BYPASS_1_lock_bypass1_en_START (31)
#define SOC_NPU_AICORE_LOCK_BYPASS_1_lock_bypass1_en_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sysctrl_lock : 32;
    } reg;
} SOC_NPU_AICORE_SYSCTRL_LOCK_UNION;
#endif
#define SOC_NPU_AICORE_SYSCTRL_LOCK_sysctrl_lock_START (0)
#define SOC_NPU_AICORE_SYSCTRL_LOCK_sysctrl_lock_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int va_0 : 30;
    } reg;
} SOC_NPU_AICORE_PC_START_0_UNION;
#endif
#define SOC_NPU_AICORE_PC_START_0_va_0_START (2)
#define SOC_NPU_AICORE_PC_START_0_va_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int va_1 : 16;
        unsigned int reserved : 11;
        unsigned int ifu_preload_cnt : 5;
    } reg;
} SOC_NPU_AICORE_PC_START_1_UNION;
#endif
#define SOC_NPU_AICORE_PC_START_1_va_1_START (0)
#define SOC_NPU_AICORE_PC_START_1_va_1_END (15)
#define SOC_NPU_AICORE_PC_START_1_ifu_preload_cnt_START (27)
#define SOC_NPU_AICORE_PC_START_1_ifu_preload_cnt_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int para_base_0 : 32;
    } reg;
} SOC_NPU_AICORE_PARA_BASE_0_UNION;
#endif
#define SOC_NPU_AICORE_PARA_BASE_0_para_base_0_START (0)
#define SOC_NPU_AICORE_PARA_BASE_0_para_base_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int para_base_1 : 32;
    } reg;
} SOC_NPU_AICORE_PARA_BASE_1_UNION;
#endif
#define SOC_NPU_AICORE_PARA_BASE_1_para_base_1_START (0)
#define SOC_NPU_AICORE_PARA_BASE_1_para_base_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int smmu_substreamid : 16;
        unsigned int two_level_smmu_streamid : 16;
    } reg;
} SOC_NPU_AICORE_SMMU_SUBSTREAMID_UNION;
#endif
#define SOC_NPU_AICORE_SMMU_SUBSTREAMID_smmu_substreamid_START (0)
#define SOC_NPU_AICORE_SMMU_SUBSTREAMID_smmu_substreamid_END (15)
#define SOC_NPU_AICORE_SMMU_SUBSTREAMID_two_level_smmu_streamid_START (16)
#define SOC_NPU_AICORE_SMMU_SUBSTREAMID_two_level_smmu_streamid_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int two_level_en : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_AICORE_SMMU_SUBSTREAMID_EN_UNION;
#endif
#define SOC_NPU_AICORE_SMMU_SUBSTREAMID_EN_two_level_en_START (0)
#define SOC_NPU_AICORE_SMMU_SUBSTREAMID_EN_two_level_en_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int block_id : 16;
        unsigned int task_id : 6;
        unsigned int reserved : 10;
    } reg;
} SOC_NPU_AICORE_TASK_CFG_0_UNION;
#endif
#define SOC_NPU_AICORE_TASK_CFG_0_block_id_START (0)
#define SOC_NPU_AICORE_TASK_CFG_0_block_id_END (15)
#define SOC_NPU_AICORE_TASK_CFG_0_task_id_START (16)
#define SOC_NPU_AICORE_TASK_CFG_0_task_id_END (21)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int block_dim : 16;
        unsigned int l2_in_main : 8;
        unsigned int task_restore : 1;
        unsigned int lite_tiny : 1;
        unsigned int disable_ram_clear : 1;
        unsigned int biu_privilege : 1;
        unsigned int biu_non_secure : 1;
        unsigned int biu_instr : 1;
        unsigned int icache_inv_before_startup : 1;
        unsigned int pipe_rst_before_startup : 1;
    } reg;
} SOC_NPU_AICORE_TASK_CFG_1_UNION;
#endif
#define SOC_NPU_AICORE_TASK_CFG_1_block_dim_START (0)
#define SOC_NPU_AICORE_TASK_CFG_1_block_dim_END (15)
#define SOC_NPU_AICORE_TASK_CFG_1_l2_in_main_START (16)
#define SOC_NPU_AICORE_TASK_CFG_1_l2_in_main_END (23)
#define SOC_NPU_AICORE_TASK_CFG_1_task_restore_START (24)
#define SOC_NPU_AICORE_TASK_CFG_1_task_restore_END (24)
#define SOC_NPU_AICORE_TASK_CFG_1_lite_tiny_START (25)
#define SOC_NPU_AICORE_TASK_CFG_1_lite_tiny_END (25)
#define SOC_NPU_AICORE_TASK_CFG_1_disable_ram_clear_START (26)
#define SOC_NPU_AICORE_TASK_CFG_1_disable_ram_clear_END (26)
#define SOC_NPU_AICORE_TASK_CFG_1_biu_privilege_START (27)
#define SOC_NPU_AICORE_TASK_CFG_1_biu_privilege_END (27)
#define SOC_NPU_AICORE_TASK_CFG_1_biu_non_secure_START (28)
#define SOC_NPU_AICORE_TASK_CFG_1_biu_non_secure_END (28)
#define SOC_NPU_AICORE_TASK_CFG_1_biu_instr_START (29)
#define SOC_NPU_AICORE_TASK_CFG_1_biu_instr_END (29)
#define SOC_NPU_AICORE_TASK_CFG_1_icache_inv_before_startup_START (30)
#define SOC_NPU_AICORE_TASK_CFG_1_icache_inv_before_startup_END (30)
#define SOC_NPU_AICORE_TASK_CFG_1_pipe_rst_before_startup_START (31)
#define SOC_NPU_AICORE_TASK_CFG_1_pipe_rst_before_startup_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int data_main_base_0 : 32;
    } reg;
} SOC_NPU_AICORE_DATA_MAIN_BASE_0_UNION;
#endif
#define SOC_NPU_AICORE_DATA_MAIN_BASE_0_data_main_base_0_START (0)
#define SOC_NPU_AICORE_DATA_MAIN_BASE_0_data_main_base_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int data_main_base_1 : 32;
    } reg;
} SOC_NPU_AICORE_DATA_MAIN_BASE_1_UNION;
#endif
#define SOC_NPU_AICORE_DATA_MAIN_BASE_1_data_main_base_1_START (0)
#define SOC_NPU_AICORE_DATA_MAIN_BASE_1_data_main_base_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int data_ub_base_0 : 32;
    } reg;
} SOC_NPU_AICORE_DATA_UB_BASE_0_UNION;
#endif
#define SOC_NPU_AICORE_DATA_UB_BASE_0_data_ub_base_0_START (0)
#define SOC_NPU_AICORE_DATA_UB_BASE_0_data_ub_base_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int data_ub_base_1 : 32;
    } reg;
} SOC_NPU_AICORE_DATA_UB_BASE_1_UNION;
#endif
#define SOC_NPU_AICORE_DATA_UB_BASE_1_data_ub_base_1_START (0)
#define SOC_NPU_AICORE_DATA_UB_BASE_1_data_ub_base_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sta_mode : 1;
        unsigned int data_size : 31;
    } reg;
} SOC_NPU_AICORE_DATA_SIZE_SAT_MODE_UNION;
#endif
#define SOC_NPU_AICORE_DATA_SIZE_SAT_MODE_sta_mode_START (0)
#define SOC_NPU_AICORE_DATA_SIZE_SAT_MODE_sta_mode_END (0)
#define SOC_NPU_AICORE_DATA_SIZE_SAT_MODE_data_size_START (1)
#define SOC_NPU_AICORE_DATA_SIZE_SAT_MODE_data_size_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_remap_cfg0_0 : 32;
    } reg;
} SOC_NPU_AICORE_L2_REMAP_CFG0_0_UNION;
#endif
#define SOC_NPU_AICORE_L2_REMAP_CFG0_0_l2_remap_cfg0_0_START (0)
#define SOC_NPU_AICORE_L2_REMAP_CFG0_0_l2_remap_cfg0_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_remap_cfg0_1 : 32;
    } reg;
} SOC_NPU_AICORE_L2_REMAP_CFG0_1_UNION;
#endif
#define SOC_NPU_AICORE_L2_REMAP_CFG0_1_l2_remap_cfg0_1_START (0)
#define SOC_NPU_AICORE_L2_REMAP_CFG0_1_l2_remap_cfg0_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_remap_cfg1_0 : 32;
    } reg;
} SOC_NPU_AICORE_L2_REMAP_CFG1_0_UNION;
#endif
#define SOC_NPU_AICORE_L2_REMAP_CFG1_0_l2_remap_cfg1_0_START (0)
#define SOC_NPU_AICORE_L2_REMAP_CFG1_0_l2_remap_cfg1_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_remap_cfg1_1 : 32;
    } reg;
} SOC_NPU_AICORE_L2_REMAP_CFG1_1_UNION;
#endif
#define SOC_NPU_AICORE_L2_REMAP_CFG1_1_l2_remap_cfg1_1_START (0)
#define SOC_NPU_AICORE_L2_REMAP_CFG1_1_l2_remap_cfg1_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_remap_cfg2_0 : 32;
    } reg;
} SOC_NPU_AICORE_L2_REMAP_CFG2_0_UNION;
#endif
#define SOC_NPU_AICORE_L2_REMAP_CFG2_0_l2_remap_cfg2_0_START (0)
#define SOC_NPU_AICORE_L2_REMAP_CFG2_0_l2_remap_cfg2_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_remap_cfg2_1 : 32;
    } reg;
} SOC_NPU_AICORE_L2_REMAP_CFG2_1_UNION;
#endif
#define SOC_NPU_AICORE_L2_REMAP_CFG2_1_l2_remap_cfg2_1_START (0)
#define SOC_NPU_AICORE_L2_REMAP_CFG2_1_l2_remap_cfg2_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_remap_cfg3_0 : 32;
    } reg;
} SOC_NPU_AICORE_L2_REMAP_CFG3_0_UNION;
#endif
#define SOC_NPU_AICORE_L2_REMAP_CFG3_0_l2_remap_cfg3_0_START (0)
#define SOC_NPU_AICORE_L2_REMAP_CFG3_0_l2_remap_cfg3_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_remap_cfg3_1 : 32;
    } reg;
} SOC_NPU_AICORE_L2_REMAP_CFG3_1_UNION;
#endif
#define SOC_NPU_AICORE_L2_REMAP_CFG3_1_l2_remap_cfg3_1_START (0)
#define SOC_NPU_AICORE_L2_REMAP_CFG3_1_l2_remap_cfg3_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_remap_cfg4_0 : 32;
    } reg;
} SOC_NPU_AICORE_L2_REMAP_CFG4_0_UNION;
#endif
#define SOC_NPU_AICORE_L2_REMAP_CFG4_0_l2_remap_cfg4_0_START (0)
#define SOC_NPU_AICORE_L2_REMAP_CFG4_0_l2_remap_cfg4_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_remap_cfg4_1 : 32;
    } reg;
} SOC_NPU_AICORE_L2_REMAP_CFG4_1_UNION;
#endif
#define SOC_NPU_AICORE_L2_REMAP_CFG4_1_l2_remap_cfg4_1_START (0)
#define SOC_NPU_AICORE_L2_REMAP_CFG4_1_l2_remap_cfg4_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_remap_cfg5_0 : 32;
    } reg;
} SOC_NPU_AICORE_L2_REMAP_CFG5_0_UNION;
#endif
#define SOC_NPU_AICORE_L2_REMAP_CFG5_0_l2_remap_cfg5_0_START (0)
#define SOC_NPU_AICORE_L2_REMAP_CFG5_0_l2_remap_cfg5_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_remap_cfg5_1 : 32;
    } reg;
} SOC_NPU_AICORE_L2_REMAP_CFG5_1_UNION;
#endif
#define SOC_NPU_AICORE_L2_REMAP_CFG5_1_l2_remap_cfg5_1_START (0)
#define SOC_NPU_AICORE_L2_REMAP_CFG5_1_l2_remap_cfg5_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_remap_cfg6_0 : 32;
    } reg;
} SOC_NPU_AICORE_L2_REMAP_CFG6_0_UNION;
#endif
#define SOC_NPU_AICORE_L2_REMAP_CFG6_0_l2_remap_cfg6_0_START (0)
#define SOC_NPU_AICORE_L2_REMAP_CFG6_0_l2_remap_cfg6_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_remap_cfg6_1 : 32;
    } reg;
} SOC_NPU_AICORE_L2_REMAP_CFG6_1_UNION;
#endif
#define SOC_NPU_AICORE_L2_REMAP_CFG6_1_l2_remap_cfg6_1_START (0)
#define SOC_NPU_AICORE_L2_REMAP_CFG6_1_l2_remap_cfg6_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_remap_cfg7_0 : 32;
    } reg;
} SOC_NPU_AICORE_L2_REMAP_CFG7_0_UNION;
#endif
#define SOC_NPU_AICORE_L2_REMAP_CFG7_0_l2_remap_cfg7_0_START (0)
#define SOC_NPU_AICORE_L2_REMAP_CFG7_0_l2_remap_cfg7_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_remap_cfg7_1 : 32;
    } reg;
} SOC_NPU_AICORE_L2_REMAP_CFG7_1_UNION;
#endif
#define SOC_NPU_AICORE_L2_REMAP_CFG7_1_l2_remap_cfg7_1_START (0)
#define SOC_NPU_AICORE_L2_REMAP_CFG7_1_l2_remap_cfg7_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int stack_phy_base_0 : 32;
    } reg;
} SOC_NPU_AICORE_AIC_STACK_PHY_BASE_0_UNION;
#endif
#define SOC_NPU_AICORE_AIC_STACK_PHY_BASE_0_stack_phy_base_0_START (0)
#define SOC_NPU_AICORE_AIC_STACK_PHY_BASE_0_stack_phy_base_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int stack_phy_base_1 : 17;
        unsigned int reserved : 15;
    } reg;
} SOC_NPU_AICORE_AIC_STACK_PHY_BASE_1_UNION;
#endif
#define SOC_NPU_AICORE_AIC_STACK_PHY_BASE_1_stack_phy_base_1_START (0)
#define SOC_NPU_AICORE_AIC_STACK_PHY_BASE_1_stack_phy_base_1_END (16)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dbg_ctrl_wr : 1;
        unsigned int dbg_ctrl_rd : 1;
        unsigned int reserved_0 : 6;
        unsigned int dbg_rw_done : 1;
        unsigned int reserved_1 : 23;
    } reg;
} SOC_NPU_AICORE_DBG_RW_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_DBG_RW_CTRL_dbg_ctrl_wr_START (0)
#define SOC_NPU_AICORE_DBG_RW_CTRL_dbg_ctrl_wr_END (0)
#define SOC_NPU_AICORE_DBG_RW_CTRL_dbg_ctrl_rd_START (1)
#define SOC_NPU_AICORE_DBG_RW_CTRL_dbg_ctrl_rd_END (1)
#define SOC_NPU_AICORE_DBG_RW_CTRL_dbg_rw_done_START (8)
#define SOC_NPU_AICORE_DBG_RW_CTRL_dbg_rw_done_END (8)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dbg_addr_0 : 32;
    } reg;
} SOC_NPU_AICORE_DBG_ADDR_0_UNION;
#endif
#define SOC_NPU_AICORE_DBG_ADDR_0_dbg_addr_0_START (0)
#define SOC_NPU_AICORE_DBG_ADDR_0_dbg_addr_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dbg_addr_1 : 16;
        unsigned int dbg_sel : 15;
        unsigned int dfx_en : 1;
    } reg;
} SOC_NPU_AICORE_DBG_ADDR_1_UNION;
#endif
#define SOC_NPU_AICORE_DBG_ADDR_1_dbg_addr_1_START (0)
#define SOC_NPU_AICORE_DBG_ADDR_1_dbg_addr_1_END (15)
#define SOC_NPU_AICORE_DBG_ADDR_1_dbg_sel_START (16)
#define SOC_NPU_AICORE_DBG_ADDR_1_dbg_sel_END (30)
#define SOC_NPU_AICORE_DBG_ADDR_1_dfx_en_START (31)
#define SOC_NPU_AICORE_DBG_ADDR_1_dfx_en_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dbg_data0_0 : 32;
    } reg;
} SOC_NPU_AICORE_DBG_DATA0_0_UNION;
#endif
#define SOC_NPU_AICORE_DBG_DATA0_0_dbg_data0_0_START (0)
#define SOC_NPU_AICORE_DBG_DATA0_0_dbg_data0_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dbg_data0_1 : 32;
    } reg;
} SOC_NPU_AICORE_DBG_DATA0_1_UNION;
#endif
#define SOC_NPU_AICORE_DBG_DATA0_1_dbg_data0_1_START (0)
#define SOC_NPU_AICORE_DBG_DATA0_1_dbg_data0_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dbg_data1_0 : 32;
    } reg;
} SOC_NPU_AICORE_DBG_DATA1_0_UNION;
#endif
#define SOC_NPU_AICORE_DBG_DATA1_0_dbg_data1_0_START (0)
#define SOC_NPU_AICORE_DBG_DATA1_0_dbg_data1_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dbg_data1_1 : 32;
    } reg;
} SOC_NPU_AICORE_DBG_DATA1_1_UNION;
#endif
#define SOC_NPU_AICORE_DBG_DATA1_1_dbg_data1_1_START (0)
#define SOC_NPU_AICORE_DBG_DATA1_1_dbg_data1_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dbg_data2_0 : 32;
    } reg;
} SOC_NPU_AICORE_DBG_DATA2_0_UNION;
#endif
#define SOC_NPU_AICORE_DBG_DATA2_0_dbg_data2_0_START (0)
#define SOC_NPU_AICORE_DBG_DATA2_0_dbg_data2_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dbg_data2_1 : 32;
    } reg;
} SOC_NPU_AICORE_DBG_DATA2_1_UNION;
#endif
#define SOC_NPU_AICORE_DBG_DATA2_1_dbg_data2_1_START (0)
#define SOC_NPU_AICORE_DBG_DATA2_1_dbg_data2_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dbg_data3_0 : 32;
    } reg;
} SOC_NPU_AICORE_DBG_DATA3_0_UNION;
#endif
#define SOC_NPU_AICORE_DBG_DATA3_0_dbg_data3_0_START (0)
#define SOC_NPU_AICORE_DBG_DATA3_0_dbg_data3_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dbg_data3_1 : 32;
    } reg;
} SOC_NPU_AICORE_DBG_DATA3_1_UNION;
#endif
#define SOC_NPU_AICORE_DBG_DATA3_1_dbg_data3_1_START (0)
#define SOC_NPU_AICORE_DBG_DATA3_1_dbg_data3_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_data : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_AICORE_DFX_DATA_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_DATA_0_dfx_data_START (0)
#define SOC_NPU_AICORE_DFX_DATA_0_dfx_data_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 30;
        unsigned int dbg_ifu_resume_all : 1;
        unsigned int dbg_ifu_resume_fetch_one : 1;
    } reg;
} SOC_NPU_AICORE_DFX_DATA_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_DATA_1_dbg_ifu_resume_all_START (30)
#define SOC_NPU_AICORE_DFX_DATA_1_dbg_ifu_resume_all_END (30)
#define SOC_NPU_AICORE_DFX_DATA_1_dbg_ifu_resume_fetch_one_START (31)
#define SOC_NPU_AICORE_DFX_DATA_1_dbg_ifu_resume_fetch_one_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dbg_cache_invalid : 1;
        unsigned int dbg_write_fail : 1;
        unsigned int dbg_read_err : 1;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_AICORE_DBG_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_DBG_STATUS_dbg_cache_invalid_START (0)
#define SOC_NPU_AICORE_DBG_STATUS_dbg_cache_invalid_END (0)
#define SOC_NPU_AICORE_DBG_STATUS_dbg_write_fail_START (1)
#define SOC_NPU_AICORE_DBG_STATUS_dbg_write_fail_END (1)
#define SOC_NPU_AICORE_DBG_STATUS_dbg_read_err_START (2)
#define SOC_NPU_AICORE_DBG_STATUS_dbg_read_err_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mte2_norm_fuse_en_n : 1;
        unsigned int mte2_cmplx_fuse_en_n : 1;
        unsigned int mte3_all_fuse_en_n : 1;
        unsigned int mte3_dm_erly_st_en_n : 1;
        unsigned int mte3_fmc_erly_st_en_n : 1;
        unsigned int mte2_fmd_erly_st_en_n : 1;
        unsigned int mte2_uzp_erly_st_en_n : 1;
        unsigned int scat_bp_en_n : 1;
        unsigned int mte2_ub_erly_st_en_n : 1;
        unsigned int mte2_l1_erly_st_en_n : 1;
        unsigned int mte2_l0b_erly_st_en_n : 1;
        unsigned int mte2_l0a_erly_st_en_n : 1;
        unsigned int mte3_dm_fuse_en_n : 1;
        unsigned int mte2_dm_fuse_en_n : 1;
        unsigned int mte2_2d_fuse_en_n : 1;
        unsigned int reserved : 17;
    } reg;
} SOC_NPU_AICORE_RESERVED_REG00_0_UNION;
#endif
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_norm_fuse_en_n_START (0)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_norm_fuse_en_n_END (0)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_cmplx_fuse_en_n_START (1)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_cmplx_fuse_en_n_END (1)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte3_all_fuse_en_n_START (2)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte3_all_fuse_en_n_END (2)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte3_dm_erly_st_en_n_START (3)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte3_dm_erly_st_en_n_END (3)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte3_fmc_erly_st_en_n_START (4)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte3_fmc_erly_st_en_n_END (4)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_fmd_erly_st_en_n_START (5)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_fmd_erly_st_en_n_END (5)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_uzp_erly_st_en_n_START (6)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_uzp_erly_st_en_n_END (6)
#define SOC_NPU_AICORE_RESERVED_REG00_0_scat_bp_en_n_START (7)
#define SOC_NPU_AICORE_RESERVED_REG00_0_scat_bp_en_n_END (7)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_ub_erly_st_en_n_START (8)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_ub_erly_st_en_n_END (8)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_l1_erly_st_en_n_START (9)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_l1_erly_st_en_n_END (9)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_l0b_erly_st_en_n_START (10)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_l0b_erly_st_en_n_END (10)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_l0a_erly_st_en_n_START (11)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_l0a_erly_st_en_n_END (11)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte3_dm_fuse_en_n_START (12)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte3_dm_fuse_en_n_END (12)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_dm_fuse_en_n_START (13)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_dm_fuse_en_n_END (13)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_2d_fuse_en_n_START (14)
#define SOC_NPU_AICORE_RESERVED_REG00_0_mte2_2d_fuse_en_n_END (14)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_AICORE_RESERVED_REG00_1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_AICORE_RESERVED_REG01_0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_AICORE_RESERVED_REG01_1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int djtag_clk_bypass_en : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_AICORE_DJTAG_CLK_BYPASS_UNION;
#endif
#define SOC_NPU_AICORE_DJTAG_CLK_BYPASS_djtag_clk_bypass_en_START (0)
#define SOC_NPU_AICORE_DJTAG_CLK_BYPASS_djtag_clk_bypass_en_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt0_id_2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT0_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT0_TWO_LEVLE_SMID_hw_bkpt0_id_2_START (0)
#define SOC_NPU_AICORE_HW_BKPT0_TWO_LEVLE_SMID_hw_bkpt0_id_2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt1_id_2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT1_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT1_TWO_LEVLE_SMID_hw_bkpt1_id_2_START (0)
#define SOC_NPU_AICORE_HW_BKPT1_TWO_LEVLE_SMID_hw_bkpt1_id_2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt2_id_2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT2_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT2_TWO_LEVLE_SMID_hw_bkpt2_id_2_START (0)
#define SOC_NPU_AICORE_HW_BKPT2_TWO_LEVLE_SMID_hw_bkpt2_id_2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt3_id_2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT3_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT3_TWO_LEVLE_SMID_hw_bkpt3_id_2_START (0)
#define SOC_NPU_AICORE_HW_BKPT3_TWO_LEVLE_SMID_hw_bkpt3_id_2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt4_id_2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT4_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT4_TWO_LEVLE_SMID_hw_bkpt4_id_2_START (0)
#define SOC_NPU_AICORE_HW_BKPT4_TWO_LEVLE_SMID_hw_bkpt4_id_2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt5_id_2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT5_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT5_TWO_LEVLE_SMID_hw_bkpt5_id_2_START (0)
#define SOC_NPU_AICORE_HW_BKPT5_TWO_LEVLE_SMID_hw_bkpt5_id_2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt6_id_2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT6_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT6_TWO_LEVLE_SMID_hw_bkpt6_id_2_START (0)
#define SOC_NPU_AICORE_HW_BKPT6_TWO_LEVLE_SMID_hw_bkpt6_id_2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt7_id_2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT7_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT7_TWO_LEVLE_SMID_hw_bkpt7_id_2_START (0)
#define SOC_NPU_AICORE_HW_BKPT7_TWO_LEVLE_SMID_hw_bkpt7_id_2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt8_id_2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT8_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT8_TWO_LEVLE_SMID_hw_bkpt8_id_2_START (0)
#define SOC_NPU_AICORE_HW_BKPT8_TWO_LEVLE_SMID_hw_bkpt8_id_2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt9_id_2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT9_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT9_TWO_LEVLE_SMID_hw_bkpt9_id_2_START (0)
#define SOC_NPU_AICORE_HW_BKPT9_TWO_LEVLE_SMID_hw_bkpt9_id_2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt10_id_2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT10_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT10_TWO_LEVLE_SMID_hw_bkpt10_id_2_START (0)
#define SOC_NPU_AICORE_HW_BKPT10_TWO_LEVLE_SMID_hw_bkpt10_id_2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt11_id_2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT11_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT11_TWO_LEVLE_SMID_hw_bkpt11_id_2_START (0)
#define SOC_NPU_AICORE_HW_BKPT11_TWO_LEVLE_SMID_hw_bkpt11_id_2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt12_id_2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT12_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT12_TWO_LEVLE_SMID_hw_bkpt12_id_2_START (0)
#define SOC_NPU_AICORE_HW_BKPT12_TWO_LEVLE_SMID_hw_bkpt12_id_2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt13_id_2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT13_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT13_TWO_LEVLE_SMID_hw_bkpt13_id_2_START (0)
#define SOC_NPU_AICORE_HW_BKPT13_TWO_LEVLE_SMID_hw_bkpt13_id_2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt14_id_2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT14_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT14_TWO_LEVLE_SMID_hw_bkpt14_id_2_START (0)
#define SOC_NPU_AICORE_HW_BKPT14_TWO_LEVLE_SMID_hw_bkpt14_id_2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt15_id_2 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT15_TWO_LEVLE_SMID_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT15_TWO_LEVLE_SMID_hw_bkpt15_id_2_START (0)
#define SOC_NPU_AICORE_HW_BKPT15_TWO_LEVLE_SMID_hw_bkpt15_id_2_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_en : 1;
        unsigned int user_profile_mode : 1;
        unsigned int sample_profile_mode : 1;
        unsigned int aic_task_cyc_cnt_en : 1;
        unsigned int reserved : 4;
        unsigned int pmu_overflow : 1;
        unsigned int pmu_ctrl_reserved_0 : 23;
    } reg;
} SOC_NPU_AICORE_PMU_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CTRL_0_pmu_en_START (0)
#define SOC_NPU_AICORE_PMU_CTRL_0_pmu_en_END (0)
#define SOC_NPU_AICORE_PMU_CTRL_0_user_profile_mode_START (1)
#define SOC_NPU_AICORE_PMU_CTRL_0_user_profile_mode_END (1)
#define SOC_NPU_AICORE_PMU_CTRL_0_sample_profile_mode_START (2)
#define SOC_NPU_AICORE_PMU_CTRL_0_sample_profile_mode_END (2)
#define SOC_NPU_AICORE_PMU_CTRL_0_aic_task_cyc_cnt_en_START (3)
#define SOC_NPU_AICORE_PMU_CTRL_0_aic_task_cyc_cnt_en_END (3)
#define SOC_NPU_AICORE_PMU_CTRL_0_pmu_overflow_START (8)
#define SOC_NPU_AICORE_PMU_CTRL_0_pmu_overflow_END (8)
#define SOC_NPU_AICORE_PMU_CTRL_0_pmu_ctrl_reserved_0_START (9)
#define SOC_NPU_AICORE_PMU_CTRL_0_pmu_ctrl_reserved_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_ctrl_reserved_1 : 32;
    } reg;
} SOC_NPU_AICORE_PMU_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CTRL_1_pmu_ctrl_reserved_1_START (0)
#define SOC_NPU_AICORE_PMU_CTRL_1_pmu_ctrl_reserved_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_min_ov_cnt_0 : 32;
    } reg;
} SOC_NPU_AICORE_PMU_MIN_OV_CNT_0_UNION;
#endif
#define SOC_NPU_AICORE_PMU_MIN_OV_CNT_0_pmu_min_ov_cnt_0_START (0)
#define SOC_NPU_AICORE_PMU_MIN_OV_CNT_0_pmu_min_ov_cnt_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_min_ov_cnt_1 : 32;
    } reg;
} SOC_NPU_AICORE_PMU_MIN_OV_CNT_1_UNION;
#endif
#define SOC_NPU_AICORE_PMU_MIN_OV_CNT_1_pmu_min_ov_cnt_1_START (0)
#define SOC_NPU_AICORE_PMU_MIN_OV_CNT_1_pmu_min_ov_cnt_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_cnt0 : 32;
    } reg;
} SOC_NPU_AICORE_PMU_CNT0_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CNT0_pmu_cnt0_START (0)
#define SOC_NPU_AICORE_PMU_CNT0_pmu_cnt0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_cnt1 : 32;
    } reg;
} SOC_NPU_AICORE_PMU_CNT1_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CNT1_pmu_cnt1_START (0)
#define SOC_NPU_AICORE_PMU_CNT1_pmu_cnt1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_cnt2 : 32;
    } reg;
} SOC_NPU_AICORE_PMU_CNT2_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CNT2_pmu_cnt2_START (0)
#define SOC_NPU_AICORE_PMU_CNT2_pmu_cnt2_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_cnt3 : 32;
    } reg;
} SOC_NPU_AICORE_PMU_CNT3_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CNT3_pmu_cnt3_START (0)
#define SOC_NPU_AICORE_PMU_CNT3_pmu_cnt3_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_cnt4 : 32;
    } reg;
} SOC_NPU_AICORE_PMU_CNT4_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CNT4_pmu_cnt4_START (0)
#define SOC_NPU_AICORE_PMU_CNT4_pmu_cnt4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_cnt5 : 32;
    } reg;
} SOC_NPU_AICORE_PMU_CNT5_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CNT5_pmu_cnt5_START (0)
#define SOC_NPU_AICORE_PMU_CNT5_pmu_cnt5_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_cnt6 : 32;
    } reg;
} SOC_NPU_AICORE_PMU_CNT6_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CNT6_pmu_cnt6_START (0)
#define SOC_NPU_AICORE_PMU_CNT6_pmu_cnt6_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_cnt7 : 32;
    } reg;
} SOC_NPU_AICORE_PMU_CNT7_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CNT7_pmu_cnt7_START (0)
#define SOC_NPU_AICORE_PMU_CNT7_pmu_cnt7_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_task_cyc_cnt_0 : 32;
    } reg;
} SOC_NPU_AICORE_PMU_TASK_CYC_CNT_0_UNION;
#endif
#define SOC_NPU_AICORE_PMU_TASK_CYC_CNT_0_pmu_task_cyc_cnt_0_START (0)
#define SOC_NPU_AICORE_PMU_TASK_CYC_CNT_0_pmu_task_cyc_cnt_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_task_cyc_cnt_1 : 32;
    } reg;
} SOC_NPU_AICORE_PMU_TASK_CYC_CNT_1_UNION;
#endif
#define SOC_NPU_AICORE_PMU_TASK_CYC_CNT_1_pmu_task_cyc_cnt_1_START (0)
#define SOC_NPU_AICORE_PMU_TASK_CYC_CNT_1_pmu_task_cyc_cnt_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_AICORE_RESERVED_0_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_NPU_AICORE_RESERVED_1_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_cnt0_idx : 12;
        unsigned int reserved : 20;
    } reg;
} SOC_NPU_AICORE_PMU_CNT0_IDX_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CNT0_IDX_pmu_cnt0_idx_START (0)
#define SOC_NPU_AICORE_PMU_CNT0_IDX_pmu_cnt0_idx_END (11)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_cnt1_idx : 12;
        unsigned int reserved : 20;
    } reg;
} SOC_NPU_AICORE_PMU_CNT1_IDX_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CNT1_IDX_pmu_cnt1_idx_START (0)
#define SOC_NPU_AICORE_PMU_CNT1_IDX_pmu_cnt1_idx_END (11)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_cnt2_idx : 12;
        unsigned int reserved : 20;
    } reg;
} SOC_NPU_AICORE_PMU_CNT2_IDX_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CNT2_IDX_pmu_cnt2_idx_START (0)
#define SOC_NPU_AICORE_PMU_CNT2_IDX_pmu_cnt2_idx_END (11)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_cnt3_idx : 12;
        unsigned int reserved : 20;
    } reg;
} SOC_NPU_AICORE_PMU_CNT3_IDX_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CNT3_IDX_pmu_cnt3_idx_START (0)
#define SOC_NPU_AICORE_PMU_CNT3_IDX_pmu_cnt3_idx_END (11)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_cnt4_idx : 12;
        unsigned int reserved : 20;
    } reg;
} SOC_NPU_AICORE_PMU_CNT4_IDX_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CNT4_IDX_pmu_cnt4_idx_START (0)
#define SOC_NPU_AICORE_PMU_CNT4_IDX_pmu_cnt4_idx_END (11)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_cnt5_idx : 12;
        unsigned int reserved : 20;
    } reg;
} SOC_NPU_AICORE_PMU_CNT5_IDX_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CNT5_IDX_pmu_cnt5_idx_START (0)
#define SOC_NPU_AICORE_PMU_CNT5_IDX_pmu_cnt5_idx_END (11)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_cnt6_idx : 12;
        unsigned int reserved : 20;
    } reg;
} SOC_NPU_AICORE_PMU_CNT6_IDX_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CNT6_IDX_pmu_cnt6_idx_START (0)
#define SOC_NPU_AICORE_PMU_CNT6_IDX_pmu_cnt6_idx_END (11)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_cnt7_idx : 12;
        unsigned int reserved : 20;
    } reg;
} SOC_NPU_AICORE_PMU_CNT7_IDX_UNION;
#endif
#define SOC_NPU_AICORE_PMU_CNT7_IDX_pmu_cnt7_idx_START (0)
#define SOC_NPU_AICORE_PMU_CNT7_IDX_pmu_cnt7_idx_END (11)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_start_cnt_cyc_0 : 32;
    } reg;
} SOC_NPU_AICORE_PMU_START_CNT_CYC_0_UNION;
#endif
#define SOC_NPU_AICORE_PMU_START_CNT_CYC_0_pmu_start_cnt_cyc_0_START (0)
#define SOC_NPU_AICORE_PMU_START_CNT_CYC_0_pmu_start_cnt_cyc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_start_cnt_cyc_1 : 32;
    } reg;
} SOC_NPU_AICORE_PMU_START_CNT_CYC_1_UNION;
#endif
#define SOC_NPU_AICORE_PMU_START_CNT_CYC_1_pmu_start_cnt_cyc_1_START (0)
#define SOC_NPU_AICORE_PMU_START_CNT_CYC_1_pmu_start_cnt_cyc_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_stop_cnt_cyc_0 : 32;
    } reg;
} SOC_NPU_AICORE_PMU_STOP_CNT_CYC_0_UNION;
#endif
#define SOC_NPU_AICORE_PMU_STOP_CNT_CYC_0_pmu_stop_cnt_cyc_0_START (0)
#define SOC_NPU_AICORE_PMU_STOP_CNT_CYC_0_pmu_stop_cnt_cyc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pmu_stop_cnt_cyc_1 : 32;
    } reg;
} SOC_NPU_AICORE_PMU_STOP_CNT_CYC_1_UNION;
#endif
#define SOC_NPU_AICORE_PMU_STOP_CNT_CYC_1_pmu_stop_cnt_cyc_1_START (0)
#define SOC_NPU_AICORE_PMU_STOP_CNT_CYC_1_pmu_stop_cnt_cyc_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_task_cyc_cnt_0 : 32;
    } reg;
} SOC_NPU_AICORE_AIC_TASK_CYC_CNT_0_UNION;
#endif
#define SOC_NPU_AICORE_AIC_TASK_CYC_CNT_0_aic_task_cyc_cnt_0_START (0)
#define SOC_NPU_AICORE_AIC_TASK_CYC_CNT_0_aic_task_cyc_cnt_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_task_cyc_cnt_1 : 32;
    } reg;
} SOC_NPU_AICORE_AIC_TASK_CYC_CNT_1_UNION;
#endif
#define SOC_NPU_AICORE_AIC_TASK_CYC_CNT_1_aic_task_cyc_cnt_1_START (0)
#define SOC_NPU_AICORE_AIC_TASK_CYC_CNT_1_aic_task_cyc_cnt_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ifu_prefetch_en : 1;
        unsigned int ifu_ic_en : 1;
        unsigned int ifu_prefetch_en1 : 1;
        unsigned int ifu_priority_push_en : 1;
        unsigned int ifu_exception_back_en : 1;
        unsigned int ifu_sw_stall : 1;
        unsigned int ifu_sw_hw_stall_sel : 1;
        unsigned int ifu_exit_from_except_stop : 1;
        unsigned int ifu_reserved_reg_0 : 24;
    } reg;
} SOC_NPU_AICORE_IFU_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_prefetch_en_START (0)
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_prefetch_en_END (0)
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_ic_en_START (1)
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_ic_en_END (1)
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_prefetch_en1_START (2)
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_prefetch_en1_END (2)
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_priority_push_en_START (3)
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_priority_push_en_END (3)
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_exception_back_en_START (4)
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_exception_back_en_END (4)
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_sw_stall_START (5)
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_sw_stall_END (5)
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_sw_hw_stall_sel_START (6)
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_sw_hw_stall_sel_END (6)
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_exit_from_except_stop_START (7)
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_exit_from_except_stop_END (7)
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_reserved_reg_0_START (8)
#define SOC_NPU_AICORE_IFU_CTRL_0_ifu_reserved_reg_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ifu_reserved_reg_1 : 32;
    } reg;
} SOC_NPU_AICORE_IFU_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_IFU_CTRL_1_ifu_reserved_reg_1_START (0)
#define SOC_NPU_AICORE_IFU_CTRL_1_ifu_reserved_reg_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ic_inv_one : 1;
        unsigned int ic_inv_all : 1;
        unsigned int ifu_preload_req : 1;
        unsigned int ifu_preload_stop : 1;
        unsigned int all_cache_inv_req : 1;
        unsigned int reserved : 27;
    } reg;
} SOC_NPU_AICORE_CACHE_INV_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_CACHE_INV_CTRL_ic_inv_one_START (0)
#define SOC_NPU_AICORE_CACHE_INV_CTRL_ic_inv_one_END (0)
#define SOC_NPU_AICORE_CACHE_INV_CTRL_ic_inv_all_START (1)
#define SOC_NPU_AICORE_CACHE_INV_CTRL_ic_inv_all_END (1)
#define SOC_NPU_AICORE_CACHE_INV_CTRL_ifu_preload_req_START (2)
#define SOC_NPU_AICORE_CACHE_INV_CTRL_ifu_preload_req_END (2)
#define SOC_NPU_AICORE_CACHE_INV_CTRL_ifu_preload_stop_START (3)
#define SOC_NPU_AICORE_CACHE_INV_CTRL_ifu_preload_stop_END (3)
#define SOC_NPU_AICORE_CACHE_INV_CTRL_all_cache_inv_req_START (4)
#define SOC_NPU_AICORE_CACHE_INV_CTRL_all_cache_inv_req_END (4)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 7;
        unsigned int ic_inv_va_0 : 25;
    } reg;
} SOC_NPU_AICORE_IC_INV_VA_0_UNION;
#endif
#define SOC_NPU_AICORE_IC_INV_VA_0_ic_inv_va_0_START (7)
#define SOC_NPU_AICORE_IC_INV_VA_0_ic_inv_va_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ic_inv_va_1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_IC_INV_VA_1_UNION;
#endif
#define SOC_NPU_AICORE_IC_INV_VA_1_ic_inv_va_1_START (0)
#define SOC_NPU_AICORE_IC_INV_VA_1_ic_inv_va_1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int inv_done : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_AICORE_IC_INV_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_IC_INV_STATUS_inv_done_START (0)
#define SOC_NPU_AICORE_IC_INV_STATUS_inv_done_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt_en : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT_EN_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT_EN_hw_bkpt_en_START (0)
#define SOC_NPU_AICORE_HW_BKPT_EN_hw_bkpt_en_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int hw_bkpt0_pc_0 : 30;
    } reg;
} SOC_NPU_AICORE_HW_BKPT0_PC_0_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT0_PC_0_hw_bkpt0_pc_0_START (2)
#define SOC_NPU_AICORE_HW_BKPT0_PC_0_hw_bkpt0_pc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt0_pc_1 : 16;
        unsigned int hw_bkpt0_id : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT0_PC_1_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT0_PC_1_hw_bkpt0_pc_1_START (0)
#define SOC_NPU_AICORE_HW_BKPT0_PC_1_hw_bkpt0_pc_1_END (15)
#define SOC_NPU_AICORE_HW_BKPT0_PC_1_hw_bkpt0_id_START (16)
#define SOC_NPU_AICORE_HW_BKPT0_PC_1_hw_bkpt0_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int hw_bkpt1_pc_0 : 30;
    } reg;
} SOC_NPU_AICORE_HW_BKPT1_PC_0_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT1_PC_0_hw_bkpt1_pc_0_START (2)
#define SOC_NPU_AICORE_HW_BKPT1_PC_0_hw_bkpt1_pc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt1_pc_1 : 16;
        unsigned int hw_bkpt1_id : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT1_PC_1_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT1_PC_1_hw_bkpt1_pc_1_START (0)
#define SOC_NPU_AICORE_HW_BKPT1_PC_1_hw_bkpt1_pc_1_END (15)
#define SOC_NPU_AICORE_HW_BKPT1_PC_1_hw_bkpt1_id_START (16)
#define SOC_NPU_AICORE_HW_BKPT1_PC_1_hw_bkpt1_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int hw_bkpt2_pc_0 : 30;
    } reg;
} SOC_NPU_AICORE_HW_BKPT2_PC_0_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT2_PC_0_hw_bkpt2_pc_0_START (2)
#define SOC_NPU_AICORE_HW_BKPT2_PC_0_hw_bkpt2_pc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt2_pc_1 : 16;
        unsigned int hw_bkpt2_id : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT2_PC_1_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT2_PC_1_hw_bkpt2_pc_1_START (0)
#define SOC_NPU_AICORE_HW_BKPT2_PC_1_hw_bkpt2_pc_1_END (15)
#define SOC_NPU_AICORE_HW_BKPT2_PC_1_hw_bkpt2_id_START (16)
#define SOC_NPU_AICORE_HW_BKPT2_PC_1_hw_bkpt2_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int hw_bkpt3_pc_0 : 30;
    } reg;
} SOC_NPU_AICORE_HW_BKPT3_PC_0_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT3_PC_0_hw_bkpt3_pc_0_START (2)
#define SOC_NPU_AICORE_HW_BKPT3_PC_0_hw_bkpt3_pc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt3_pc_1 : 16;
        unsigned int hw_bkpt3_id : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT3_PC_1_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT3_PC_1_hw_bkpt3_pc_1_START (0)
#define SOC_NPU_AICORE_HW_BKPT3_PC_1_hw_bkpt3_pc_1_END (15)
#define SOC_NPU_AICORE_HW_BKPT3_PC_1_hw_bkpt3_id_START (16)
#define SOC_NPU_AICORE_HW_BKPT3_PC_1_hw_bkpt3_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int hw_bkpt4_pc_0 : 30;
    } reg;
} SOC_NPU_AICORE_HW_BKPT4_PC_0_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT4_PC_0_hw_bkpt4_pc_0_START (2)
#define SOC_NPU_AICORE_HW_BKPT4_PC_0_hw_bkpt4_pc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt4_pc_1 : 16;
        unsigned int hw_bkpt4_id : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT4_PC_1_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT4_PC_1_hw_bkpt4_pc_1_START (0)
#define SOC_NPU_AICORE_HW_BKPT4_PC_1_hw_bkpt4_pc_1_END (15)
#define SOC_NPU_AICORE_HW_BKPT4_PC_1_hw_bkpt4_id_START (16)
#define SOC_NPU_AICORE_HW_BKPT4_PC_1_hw_bkpt4_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int hw_bkpt5_pc_0 : 30;
    } reg;
} SOC_NPU_AICORE_HW_BKPT5_PC_0_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT5_PC_0_hw_bkpt5_pc_0_START (2)
#define SOC_NPU_AICORE_HW_BKPT5_PC_0_hw_bkpt5_pc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt5_pc_1 : 16;
        unsigned int hw_bkpt5_id : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT5_PC_1_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT5_PC_1_hw_bkpt5_pc_1_START (0)
#define SOC_NPU_AICORE_HW_BKPT5_PC_1_hw_bkpt5_pc_1_END (15)
#define SOC_NPU_AICORE_HW_BKPT5_PC_1_hw_bkpt5_id_START (16)
#define SOC_NPU_AICORE_HW_BKPT5_PC_1_hw_bkpt5_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int hw_bkpt6_pc_0 : 30;
    } reg;
} SOC_NPU_AICORE_HW_BKPT6_PC_0_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT6_PC_0_hw_bkpt6_pc_0_START (2)
#define SOC_NPU_AICORE_HW_BKPT6_PC_0_hw_bkpt6_pc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt6_pc_1 : 16;
        unsigned int hw_bkpt6_id : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT6_PC_1_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT6_PC_1_hw_bkpt6_pc_1_START (0)
#define SOC_NPU_AICORE_HW_BKPT6_PC_1_hw_bkpt6_pc_1_END (15)
#define SOC_NPU_AICORE_HW_BKPT6_PC_1_hw_bkpt6_id_START (16)
#define SOC_NPU_AICORE_HW_BKPT6_PC_1_hw_bkpt6_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int hw_bkpt7_pc_0 : 30;
    } reg;
} SOC_NPU_AICORE_HW_BKPT7_PC_0_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT7_PC_0_hw_bkpt7_pc_0_START (2)
#define SOC_NPU_AICORE_HW_BKPT7_PC_0_hw_bkpt7_pc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt7_pc_1 : 16;
        unsigned int hw_bkpt7_id : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT7_PC_1_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT7_PC_1_hw_bkpt7_pc_1_START (0)
#define SOC_NPU_AICORE_HW_BKPT7_PC_1_hw_bkpt7_pc_1_END (15)
#define SOC_NPU_AICORE_HW_BKPT7_PC_1_hw_bkpt7_id_START (16)
#define SOC_NPU_AICORE_HW_BKPT7_PC_1_hw_bkpt7_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int hw_bkpt8_pc_0 : 30;
    } reg;
} SOC_NPU_AICORE_HW_BKPT8_PC_0_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT8_PC_0_hw_bkpt8_pc_0_START (2)
#define SOC_NPU_AICORE_HW_BKPT8_PC_0_hw_bkpt8_pc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt8_pc_1 : 16;
        unsigned int hw_bkpt8_id : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT8_PC_1_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT8_PC_1_hw_bkpt8_pc_1_START (0)
#define SOC_NPU_AICORE_HW_BKPT8_PC_1_hw_bkpt8_pc_1_END (15)
#define SOC_NPU_AICORE_HW_BKPT8_PC_1_hw_bkpt8_id_START (16)
#define SOC_NPU_AICORE_HW_BKPT8_PC_1_hw_bkpt8_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int hw_bkpt9_pc_0 : 30;
    } reg;
} SOC_NPU_AICORE_HW_BKPT9_PC_0_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT9_PC_0_hw_bkpt9_pc_0_START (2)
#define SOC_NPU_AICORE_HW_BKPT9_PC_0_hw_bkpt9_pc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt9_pc_1 : 16;
        unsigned int hw_bkpt9_id : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT9_PC_1_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT9_PC_1_hw_bkpt9_pc_1_START (0)
#define SOC_NPU_AICORE_HW_BKPT9_PC_1_hw_bkpt9_pc_1_END (15)
#define SOC_NPU_AICORE_HW_BKPT9_PC_1_hw_bkpt9_id_START (16)
#define SOC_NPU_AICORE_HW_BKPT9_PC_1_hw_bkpt9_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int hw_bkpt10_pc_0 : 30;
    } reg;
} SOC_NPU_AICORE_HW_BKPT10_PC_0_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT10_PC_0_hw_bkpt10_pc_0_START (2)
#define SOC_NPU_AICORE_HW_BKPT10_PC_0_hw_bkpt10_pc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt10_pc_1 : 16;
        unsigned int hw_bkpt10_id : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT10_PC_1_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT10_PC_1_hw_bkpt10_pc_1_START (0)
#define SOC_NPU_AICORE_HW_BKPT10_PC_1_hw_bkpt10_pc_1_END (15)
#define SOC_NPU_AICORE_HW_BKPT10_PC_1_hw_bkpt10_id_START (16)
#define SOC_NPU_AICORE_HW_BKPT10_PC_1_hw_bkpt10_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int hw_bkpt11_pc_0 : 30;
    } reg;
} SOC_NPU_AICORE_HW_BKPT11_PC_0_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT11_PC_0_hw_bkpt11_pc_0_START (2)
#define SOC_NPU_AICORE_HW_BKPT11_PC_0_hw_bkpt11_pc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt11_pc_1 : 16;
        unsigned int hw_bkpt11_id : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT11_PC_1_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT11_PC_1_hw_bkpt11_pc_1_START (0)
#define SOC_NPU_AICORE_HW_BKPT11_PC_1_hw_bkpt11_pc_1_END (15)
#define SOC_NPU_AICORE_HW_BKPT11_PC_1_hw_bkpt11_id_START (16)
#define SOC_NPU_AICORE_HW_BKPT11_PC_1_hw_bkpt11_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int hw_bkpt12_pc_0 : 30;
    } reg;
} SOC_NPU_AICORE_HW_BKPT12_PC_0_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT12_PC_0_hw_bkpt12_pc_0_START (2)
#define SOC_NPU_AICORE_HW_BKPT12_PC_0_hw_bkpt12_pc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt12_pc_1 : 16;
        unsigned int hw_bkpt12_id : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT12_PC_1_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT12_PC_1_hw_bkpt12_pc_1_START (0)
#define SOC_NPU_AICORE_HW_BKPT12_PC_1_hw_bkpt12_pc_1_END (15)
#define SOC_NPU_AICORE_HW_BKPT12_PC_1_hw_bkpt12_id_START (16)
#define SOC_NPU_AICORE_HW_BKPT12_PC_1_hw_bkpt12_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int hw_bkpt13_pc_0 : 30;
    } reg;
} SOC_NPU_AICORE_HW_BKPT13_PC_0_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT13_PC_0_hw_bkpt13_pc_0_START (2)
#define SOC_NPU_AICORE_HW_BKPT13_PC_0_hw_bkpt13_pc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt13_pc_1 : 16;
        unsigned int hw_bkpt13_id : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT13_PC_1_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT13_PC_1_hw_bkpt13_pc_1_START (0)
#define SOC_NPU_AICORE_HW_BKPT13_PC_1_hw_bkpt13_pc_1_END (15)
#define SOC_NPU_AICORE_HW_BKPT13_PC_1_hw_bkpt13_id_START (16)
#define SOC_NPU_AICORE_HW_BKPT13_PC_1_hw_bkpt13_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int hw_bkpt14_pc_0 : 30;
    } reg;
} SOC_NPU_AICORE_HW_BKPT14_PC_0_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT14_PC_0_hw_bkpt14_pc_0_START (2)
#define SOC_NPU_AICORE_HW_BKPT14_PC_0_hw_bkpt14_pc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt14_pc_1 : 16;
        unsigned int hw_bkpt14_id : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT14_PC_1_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT14_PC_1_hw_bkpt14_pc_1_START (0)
#define SOC_NPU_AICORE_HW_BKPT14_PC_1_hw_bkpt14_pc_1_END (15)
#define SOC_NPU_AICORE_HW_BKPT14_PC_1_hw_bkpt14_id_START (16)
#define SOC_NPU_AICORE_HW_BKPT14_PC_1_hw_bkpt14_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int hw_bkpt15_pc_0 : 30;
    } reg;
} SOC_NPU_AICORE_HW_BKPT15_PC_0_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT15_PC_0_hw_bkpt15_pc_0_START (2)
#define SOC_NPU_AICORE_HW_BKPT15_PC_0_hw_bkpt15_pc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int hw_bkpt15_pc_1 : 16;
        unsigned int hw_bkpt15_id : 16;
    } reg;
} SOC_NPU_AICORE_HW_BKPT15_PC_1_UNION;
#endif
#define SOC_NPU_AICORE_HW_BKPT15_PC_1_hw_bkpt15_pc_1_START (0)
#define SOC_NPU_AICORE_HW_BKPT15_PC_1_hw_bkpt15_pc_1_END (15)
#define SOC_NPU_AICORE_HW_BKPT15_PC_1_hw_bkpt15_id_START (16)
#define SOC_NPU_AICORE_HW_BKPT15_PC_1_hw_bkpt15_id_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ccu_iq_timeout : 32;
    } reg;
} SOC_NPU_AICORE_CCU_IQ_TIMEOUT_UNION;
#endif
#define SOC_NPU_AICORE_CCU_IQ_TIMEOUT_ccu_iq_timeout_START (0)
#define SOC_NPU_AICORE_CCU_IQ_TIMEOUT_ccu_iq_timeout_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ccu_single_issue_mode : 1;
        unsigned int mte1_single_commit : 1;
        unsigned int mte2_single_commit : 1;
        unsigned int mte3_single_commit : 1;
        unsigned int vec_single_commit : 1;
        unsigned int cube_single_commit : 1;
        unsigned int global_single_commit : 1;
        unsigned int ccu_rff_bp_en : 1;
        unsigned int mte4_single_commit : 1;
        unsigned int mte5_single_commit : 1;
        unsigned int ccu_dc_single_commit : 1;
        unsigned int fixp_single_commit : 1;
        unsigned int su_stack_buffer_mode : 1;
        unsigned int su_lsu_fetcher_en : 1;
        unsigned int su_lsu_fetcher_fetchnum : 3;
        unsigned int su_lsu_fetcher_ost_cnt_lmt : 4;
        unsigned int su_lsu_fetcher_line_disp_num : 3;
        unsigned int su_lsu_fetcher_priority : 1;
        unsigned int ccu_reserved_reg_0 : 7;
    } reg;
} SOC_NPU_AICORE_CCU_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_CCU_CTRL_0_ccu_single_issue_mode_START (0)
#define SOC_NPU_AICORE_CCU_CTRL_0_ccu_single_issue_mode_END (0)
#define SOC_NPU_AICORE_CCU_CTRL_0_mte1_single_commit_START (1)
#define SOC_NPU_AICORE_CCU_CTRL_0_mte1_single_commit_END (1)
#define SOC_NPU_AICORE_CCU_CTRL_0_mte2_single_commit_START (2)
#define SOC_NPU_AICORE_CCU_CTRL_0_mte2_single_commit_END (2)
#define SOC_NPU_AICORE_CCU_CTRL_0_mte3_single_commit_START (3)
#define SOC_NPU_AICORE_CCU_CTRL_0_mte3_single_commit_END (3)
#define SOC_NPU_AICORE_CCU_CTRL_0_vec_single_commit_START (4)
#define SOC_NPU_AICORE_CCU_CTRL_0_vec_single_commit_END (4)
#define SOC_NPU_AICORE_CCU_CTRL_0_cube_single_commit_START (5)
#define SOC_NPU_AICORE_CCU_CTRL_0_cube_single_commit_END (5)
#define SOC_NPU_AICORE_CCU_CTRL_0_global_single_commit_START (6)
#define SOC_NPU_AICORE_CCU_CTRL_0_global_single_commit_END (6)
#define SOC_NPU_AICORE_CCU_CTRL_0_ccu_rff_bp_en_START (7)
#define SOC_NPU_AICORE_CCU_CTRL_0_ccu_rff_bp_en_END (7)
#define SOC_NPU_AICORE_CCU_CTRL_0_mte4_single_commit_START (8)
#define SOC_NPU_AICORE_CCU_CTRL_0_mte4_single_commit_END (8)
#define SOC_NPU_AICORE_CCU_CTRL_0_mte5_single_commit_START (9)
#define SOC_NPU_AICORE_CCU_CTRL_0_mte5_single_commit_END (9)
#define SOC_NPU_AICORE_CCU_CTRL_0_ccu_dc_single_commit_START (10)
#define SOC_NPU_AICORE_CCU_CTRL_0_ccu_dc_single_commit_END (10)
#define SOC_NPU_AICORE_CCU_CTRL_0_fixp_single_commit_START (11)
#define SOC_NPU_AICORE_CCU_CTRL_0_fixp_single_commit_END (11)
#define SOC_NPU_AICORE_CCU_CTRL_0_su_stack_buffer_mode_START (12)
#define SOC_NPU_AICORE_CCU_CTRL_0_su_stack_buffer_mode_END (12)
#define SOC_NPU_AICORE_CCU_CTRL_0_su_lsu_fetcher_en_START (13)
#define SOC_NPU_AICORE_CCU_CTRL_0_su_lsu_fetcher_en_END (13)
#define SOC_NPU_AICORE_CCU_CTRL_0_su_lsu_fetcher_fetchnum_START (14)
#define SOC_NPU_AICORE_CCU_CTRL_0_su_lsu_fetcher_fetchnum_END (16)
#define SOC_NPU_AICORE_CCU_CTRL_0_su_lsu_fetcher_ost_cnt_lmt_START (17)
#define SOC_NPU_AICORE_CCU_CTRL_0_su_lsu_fetcher_ost_cnt_lmt_END (20)
#define SOC_NPU_AICORE_CCU_CTRL_0_su_lsu_fetcher_line_disp_num_START (21)
#define SOC_NPU_AICORE_CCU_CTRL_0_su_lsu_fetcher_line_disp_num_END (23)
#define SOC_NPU_AICORE_CCU_CTRL_0_su_lsu_fetcher_priority_START (24)
#define SOC_NPU_AICORE_CCU_CTRL_0_su_lsu_fetcher_priority_END (24)
#define SOC_NPU_AICORE_CCU_CTRL_0_ccu_reserved_reg_0_START (25)
#define SOC_NPU_AICORE_CCU_CTRL_0_ccu_reserved_reg_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ccu_reserved_reg_1 : 32;
    } reg;
} SOC_NPU_AICORE_CCU_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_CCU_CTRL_1_ccu_reserved_reg_1_START (0)
#define SOC_NPU_AICORE_CCU_CTRL_1_ccu_reserved_reg_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int clk_su_fixp_delay_cnt : 5;
        unsigned int clk_su_iq_delay_cnt : 5;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_AICORE_SU_DELAY_CNT_UNION;
#endif
#define SOC_NPU_AICORE_SU_DELAY_CNT_clk_su_fixp_delay_cnt_START (0)
#define SOC_NPU_AICORE_SU_DELAY_CNT_clk_su_fixp_delay_cnt_END (4)
#define SOC_NPU_AICORE_SU_DELAY_CNT_clk_su_iq_delay_cnt_START (5)
#define SOC_NPU_AICORE_SU_DELAY_CNT_clk_su_iq_delay_cnt_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int su_stb_timeout_cnt : 10;
        unsigned int reserved : 21;
        unsigned int su_stb_timeout_en : 1;
    } reg;
} SOC_NPU_AICORE_SU_STB_UNION;
#endif
#define SOC_NPU_AICORE_SU_STB_su_stb_timeout_cnt_START (0)
#define SOC_NPU_AICORE_SU_STB_su_stb_timeout_cnt_END (9)
#define SOC_NPU_AICORE_SU_STB_su_stb_timeout_en_START (31)
#define SOC_NPU_AICORE_SU_STB_su_stb_timeout_en_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int spr_status_0 : 32;
    } reg;
} SOC_NPU_AICORE_SPR_STATUS_0_UNION;
#endif
#define SOC_NPU_AICORE_SPR_STATUS_0_spr_status_0_START (0)
#define SOC_NPU_AICORE_SPR_STATUS_0_spr_status_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int spr_status_1 : 32;
    } reg;
} SOC_NPU_AICORE_SPR_STATUS_1_UNION;
#endif
#define SOC_NPU_AICORE_SPR_STATUS_1_spr_status_1_START (0)
#define SOC_NPU_AICORE_SPR_STATUS_1_spr_status_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ccu_cond_spr_0 : 32;
    } reg;
} SOC_NPU_AICORE_COND_SPR_0_UNION;
#endif
#define SOC_NPU_AICORE_COND_SPR_0_ccu_cond_spr_0_START (0)
#define SOC_NPU_AICORE_COND_SPR_0_ccu_cond_spr_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ccu_cond_spr_1 : 32;
    } reg;
} SOC_NPU_AICORE_COND_SPR_1_UNION;
#endif
#define SOC_NPU_AICORE_COND_SPR_1_ccu_cond_spr_1_START (0)
#define SOC_NPU_AICORE_COND_SPR_1_ccu_cond_spr_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int redirect_ifu_status : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_AICORE_CCU_REDIRECT_IFU_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_CCU_REDIRECT_IFU_STATUS_redirect_ifu_status_START (0)
#define SOC_NPU_AICORE_CCU_REDIRECT_IFU_STATUS_redirect_ifu_status_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_ctrl0_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_CTRL0_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL0_0_biu_ctrl0_0_START (0)
#define SOC_NPU_AICORE_BIU_CTRL0_0_biu_ctrl0_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_ctrl0_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_CTRL0_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL0_1_biu_ctrl0_1_START (0)
#define SOC_NPU_AICORE_BIU_CTRL0_1_biu_ctrl0_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_ctrl1_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_CTRL1_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL1_0_biu_ctrl1_0_START (0)
#define SOC_NPU_AICORE_BIU_CTRL1_0_biu_ctrl1_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_ctrl1_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_CTRL1_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL1_1_biu_ctrl1_1_START (0)
#define SOC_NPU_AICORE_BIU_CTRL1_1_biu_ctrl1_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_ctrl2_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_CTRL2_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL2_0_biu_ctrl2_0_START (0)
#define SOC_NPU_AICORE_BIU_CTRL2_0_biu_ctrl2_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_ctrl2_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_CTRL2_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL2_1_biu_ctrl2_1_START (0)
#define SOC_NPU_AICORE_BIU_CTRL2_1_biu_ctrl2_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_status0_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_STATUS0_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS0_0_biu_status0_0_START (0)
#define SOC_NPU_AICORE_BIU_STATUS0_0_biu_status0_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_status0_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_STATUS0_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS0_1_biu_status0_1_START (0)
#define SOC_NPU_AICORE_BIU_STATUS0_1_biu_status0_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_status1_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_STATUS1_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS1_0_biu_status1_0_START (0)
#define SOC_NPU_AICORE_BIU_STATUS1_0_biu_status1_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_status1_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_STATUS1_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS1_1_biu_status1_1_START (0)
#define SOC_NPU_AICORE_BIU_STATUS1_1_biu_status1_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_status2_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_STATUS2_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS2_0_biu_status2_0_START (0)
#define SOC_NPU_AICORE_BIU_STATUS2_0_biu_status2_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_status2_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_STATUS2_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS2_1_biu_status2_1_START (0)
#define SOC_NPU_AICORE_BIU_STATUS2_1_biu_status2_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_status3_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_STATUS3_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS3_0_biu_status3_0_START (0)
#define SOC_NPU_AICORE_BIU_STATUS3_0_biu_status3_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_status3_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_STATUS3_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS3_1_biu_status3_1_START (0)
#define SOC_NPU_AICORE_BIU_STATUS3_1_biu_status3_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_status4_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_STATUS4_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS4_0_biu_status4_0_START (0)
#define SOC_NPU_AICORE_BIU_STATUS4_0_biu_status4_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_status4_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_STATUS4_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS4_1_biu_status4_1_START (0)
#define SOC_NPU_AICORE_BIU_STATUS4_1_biu_status4_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_status5_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_STATUS5_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS5_0_biu_status5_0_START (0)
#define SOC_NPU_AICORE_BIU_STATUS5_0_biu_status5_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_status5_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_STATUS5_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS5_1_biu_status5_1_START (0)
#define SOC_NPU_AICORE_BIU_STATUS5_1_biu_status5_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_smmu_streamid : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_BIU_SMMU_STREAMID_UNION;
#endif
#define SOC_NPU_AICORE_BIU_SMMU_STREAMID_biu_smmu_streamid_START (0)
#define SOC_NPU_AICORE_BIU_SMMU_STREAMID_biu_smmu_streamid_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_l2_paddr_base_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_0_biu_l2_paddr_base_0_START (0)
#define SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_0_biu_l2_paddr_base_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_l2_paddr_base_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_1_biu_l2_paddr_base_1_START (0)
#define SOC_NPU_AICORE_BIU_L2_REMAP_PADDR_BASE_1_biu_l2_paddr_base_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_l2_size : 4;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_AICORE_BIU_L2_SIZE_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_L2_SIZE_0_biu_l2_size_START (0)
#define SOC_NPU_AICORE_BIU_L2_SIZE_0_biu_l2_size_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 31;
        unsigned int biu_l2_remap_en : 1;
    } reg;
} SOC_NPU_AICORE_BIU_L2_SIZE_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_L2_SIZE_1_biu_l2_remap_en_START (31)
#define SOC_NPU_AICORE_BIU_L2_SIZE_1_biu_l2_remap_en_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_l2_page_size : 4;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_AICORE_BIU_L2_PAGE_SIZE_UNION;
#endif
#define SOC_NPU_AICORE_BIU_L2_PAGE_SIZE_biu_l2_page_size_START (0)
#define SOC_NPU_AICORE_BIU_L2_PAGE_SIZE_biu_l2_page_size_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_ctrl6_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_CTRL6_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL6_0_biu_ctrl6_0_START (0)
#define SOC_NPU_AICORE_BIU_CTRL6_0_biu_ctrl6_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_ctrl6_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_CTRL6_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL6_1_biu_ctrl6_1_START (0)
#define SOC_NPU_AICORE_BIU_CTRL6_1_biu_ctrl6_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_status8_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_STATUS8_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS8_0_biu_status8_0_START (0)
#define SOC_NPU_AICORE_BIU_STATUS8_0_biu_status8_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_status8_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_STATUS8_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS8_1_biu_status8_1_START (0)
#define SOC_NPU_AICORE_BIU_STATUS8_1_biu_status8_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_stream_ns : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_AICORE_BIU_STREAM_NS_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STREAM_NS_biu_stream_ns_START (0)
#define SOC_NPU_AICORE_BIU_STREAM_NS_biu_stream_ns_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pqos_otsd0_lvl : 8;
        unsigned int pqos_otsd1_lvl : 8;
        unsigned int pqos_otsd2_lvl : 8;
        unsigned int reserved : 8;
    } reg;
} SOC_NPU_AICORE_BIU_CTRL7_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL7_pqos_otsd0_lvl_START (0)
#define SOC_NPU_AICORE_BIU_CTRL7_pqos_otsd0_lvl_END (7)
#define SOC_NPU_AICORE_BIU_CTRL7_pqos_otsd1_lvl_START (8)
#define SOC_NPU_AICORE_BIU_CTRL7_pqos_otsd1_lvl_END (15)
#define SOC_NPU_AICORE_BIU_CTRL7_pqos_otsd2_lvl_START (16)
#define SOC_NPU_AICORE_BIU_CTRL7_pqos_otsd2_lvl_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 1;
        unsigned int addr_intlv_cfg : 2;
        unsigned int reserved_1 : 1;
        unsigned int rosd_ctrl_en : 4;
        unsigned int rosd_ifu_th : 3;
        unsigned int reserved_2 : 1;
        unsigned int rosd_dc_th : 3;
        unsigned int reserved_3 : 1;
        unsigned int rosd_mte_th : 7;
        unsigned int reserved_4 : 1;
        unsigned int wosd_ctrl_en : 2;
        unsigned int reserved_5 : 2;
        unsigned int wosd_dc_th : 3;
        unsigned int reserved_6 : 1;
    } reg;
} SOC_NPU_AICORE_BIU_CTRL8_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL8_0_addr_intlv_cfg_START (1)
#define SOC_NPU_AICORE_BIU_CTRL8_0_addr_intlv_cfg_END (2)
#define SOC_NPU_AICORE_BIU_CTRL8_0_rosd_ctrl_en_START (4)
#define SOC_NPU_AICORE_BIU_CTRL8_0_rosd_ctrl_en_END (7)
#define SOC_NPU_AICORE_BIU_CTRL8_0_rosd_ifu_th_START (8)
#define SOC_NPU_AICORE_BIU_CTRL8_0_rosd_ifu_th_END (10)
#define SOC_NPU_AICORE_BIU_CTRL8_0_rosd_dc_th_START (12)
#define SOC_NPU_AICORE_BIU_CTRL8_0_rosd_dc_th_END (14)
#define SOC_NPU_AICORE_BIU_CTRL8_0_rosd_mte_th_START (16)
#define SOC_NPU_AICORE_BIU_CTRL8_0_rosd_mte_th_END (22)
#define SOC_NPU_AICORE_BIU_CTRL8_0_wosd_ctrl_en_START (24)
#define SOC_NPU_AICORE_BIU_CTRL8_0_wosd_ctrl_en_END (25)
#define SOC_NPU_AICORE_BIU_CTRL8_0_wosd_dc_th_START (28)
#define SOC_NPU_AICORE_BIU_CTRL8_0_wosd_dc_th_END (30)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wosd_mte_th : 6;
        unsigned int reserved_0 : 2;
        unsigned int rosd_istv_th : 3;
        unsigned int reserved_1 : 21;
    } reg;
} SOC_NPU_AICORE_BIU_CTRL8_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_CTRL8_1_wosd_mte_th_START (0)
#define SOC_NPU_AICORE_BIU_CTRL8_1_wosd_mte_th_END (5)
#define SOC_NPU_AICORE_BIU_CTRL8_1_rosd_istv_th_START (8)
#define SOC_NPU_AICORE_BIU_CTRL8_1_rosd_istv_th_END (10)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int smmu_bp_sel : 2;
        unsigned int smmu_ssidv_unbp : 1;
        unsigned int smmu_ssidv_bp : 1;
        unsigned int reserved : 12;
        unsigned int smmu_streamid_bp : 16;
    } reg;
} SOC_NPU_AICORE_BIU_SMMU_CFG_UNION;
#endif
#define SOC_NPU_AICORE_BIU_SMMU_CFG_smmu_bp_sel_START (0)
#define SOC_NPU_AICORE_BIU_SMMU_CFG_smmu_bp_sel_END (1)
#define SOC_NPU_AICORE_BIU_SMMU_CFG_smmu_ssidv_unbp_START (2)
#define SOC_NPU_AICORE_BIU_SMMU_CFG_smmu_ssidv_unbp_END (2)
#define SOC_NPU_AICORE_BIU_SMMU_CFG_smmu_ssidv_bp_START (3)
#define SOC_NPU_AICORE_BIU_SMMU_CFG_smmu_ssidv_bp_END (3)
#define SOC_NPU_AICORE_BIU_SMMU_CFG_smmu_streamid_bp_START (16)
#define SOC_NPU_AICORE_BIU_SMMU_CFG_smmu_streamid_bp_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int smmu_sec_strmid_unbp : 16;
        unsigned int smmu_sec_strmid_bp : 16;
    } reg;
} SOC_NPU_AICORE_SMMU_SEC_STREAMID_UNION;
#endif
#define SOC_NPU_AICORE_SMMU_SEC_STREAMID_smmu_sec_strmid_unbp_START (0)
#define SOC_NPU_AICORE_SMMU_SEC_STREAMID_smmu_sec_strmid_unbp_END (15)
#define SOC_NPU_AICORE_SMMU_SEC_STREAMID_smmu_sec_strmid_bp_START (16)
#define SOC_NPU_AICORE_SMMU_SEC_STREAMID_smmu_sec_strmid_bp_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sc_biu_asil : 3;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_AICORE_AIC_ASIL_UNION;
#endif
#define SOC_NPU_AICORE_AIC_ASIL_sc_biu_asil_START (0)
#define SOC_NPU_AICORE_AIC_ASIL_sc_biu_asil_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int partid_for_inst : 4;
        unsigned int partid_for_data : 4;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_AICORE_AIC_PARTID_UNION;
#endif
#define SOC_NPU_AICORE_AIC_PARTID_partid_for_inst_START (0)
#define SOC_NPU_AICORE_AIC_PARTID_partid_for_inst_END (3)
#define SOC_NPU_AICORE_AIC_PARTID_partid_for_data_START (4)
#define SOC_NPU_AICORE_AIC_PARTID_partid_for_data_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_status9_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_STATUS9_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS9_0_biu_status9_0_START (0)
#define SOC_NPU_AICORE_BIU_STATUS9_0_biu_status9_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_status9_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_STATUS9_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_STATUS9_1_biu_status9_1_START (0)
#define SOC_NPU_AICORE_BIU_STATUS9_1_biu_status9_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int core_id : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_CORE_ID_UNION;
#endif
#define SOC_NPU_AICORE_CORE_ID_core_id_START (0)
#define SOC_NPU_AICORE_CORE_ID_core_id_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_tag_ver : 32;
    } reg;
} SOC_NPU_AICORE_AIC_VER_0_UNION;
#endif
#define SOC_NPU_AICORE_AIC_VER_0_aic_tag_ver_START (0)
#define SOC_NPU_AICORE_AIC_VER_0_aic_tag_ver_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int core_ver : 16;
        unsigned int isa_ver : 16;
    } reg;
} SOC_NPU_AICORE_AIC_VER_1_UNION;
#endif
#define SOC_NPU_AICORE_AIC_VER_1_core_ver_START (0)
#define SOC_NPU_AICORE_AIC_VER_1_core_ver_END (15)
#define SOC_NPU_AICORE_AIC_VER_1_isa_ver_START (16)
#define SOC_NPU_AICORE_AIC_VER_1_isa_ver_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int smmu_svn_ver_0 : 32;
    } reg;
} SOC_NPU_AICORE_SMMU_VER_0_UNION;
#endif
#define SOC_NPU_AICORE_SMMU_VER_0_smmu_svn_ver_0_START (0)
#define SOC_NPU_AICORE_SMMU_VER_0_smmu_svn_ver_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int smmu_svn_ver_1 : 32;
    } reg;
} SOC_NPU_AICORE_SMMU_VER_1_UNION;
#endif
#define SOC_NPU_AICORE_SMMU_VER_1_smmu_svn_ver_1_START (0)
#define SOC_NPU_AICORE_SMMU_VER_1_smmu_svn_ver_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dispatch_svn_ver_0 : 32;
    } reg;
} SOC_NPU_AICORE_DISPATCH_VER_0_UNION;
#endif
#define SOC_NPU_AICORE_DISPATCH_VER_0_dispatch_svn_ver_0_START (0)
#define SOC_NPU_AICORE_DISPATCH_VER_0_dispatch_svn_ver_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dispatch_svn_ver_1 : 32;
    } reg;
} SOC_NPU_AICORE_DISPATCH_VER_1_UNION;
#endif
#define SOC_NPU_AICORE_DISPATCH_VER_1_dispatch_svn_ver_1_START (0)
#define SOC_NPU_AICORE_DISPATCH_VER_1_dispatch_svn_ver_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aa_svn_ver_0 : 32;
    } reg;
} SOC_NPU_AICORE_AA_VER_0_UNION;
#endif
#define SOC_NPU_AICORE_AA_VER_0_aa_svn_ver_0_START (0)
#define SOC_NPU_AICORE_AA_VER_0_aa_svn_ver_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aa_svn_ver_1 : 32;
    } reg;
} SOC_NPU_AICORE_AA_VER_1_UNION;
#endif
#define SOC_NPU_AICORE_AA_VER_1_aa_svn_ver_1_START (0)
#define SOC_NPU_AICORE_AA_VER_1_aa_svn_ver_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int crg_svn_ver_0 : 32;
    } reg;
} SOC_NPU_AICORE_CRG_VER_0_UNION;
#endif
#define SOC_NPU_AICORE_CRG_VER_0_crg_svn_ver_0_START (0)
#define SOC_NPU_AICORE_CRG_VER_0_crg_svn_ver_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int crg_svn_ver_1 : 32;
    } reg;
} SOC_NPU_AICORE_CRG_VER_1_UNION;
#endif
#define SOC_NPU_AICORE_CRG_VER_1_crg_svn_ver_1_START (0)
#define SOC_NPU_AICORE_CRG_VER_1_crg_svn_ver_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int smmu_mem_power_mode : 6;
        unsigned int reserved_0 : 2;
        unsigned int aic_mem_power_mode : 6;
        unsigned int reserved_1 : 18;
    } reg;
} SOC_NPU_AICORE_POWER_MODE_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_POWER_MODE_CTRL_0_smmu_mem_power_mode_START (0)
#define SOC_NPU_AICORE_POWER_MODE_CTRL_0_smmu_mem_power_mode_END (5)
#define SOC_NPU_AICORE_POWER_MODE_CTRL_0_aic_mem_power_mode_START (8)
#define SOC_NPU_AICORE_POWER_MODE_CTRL_0_aic_mem_power_mode_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 30;
        unsigned int sd_mode : 1;
        unsigned int pudelay_aic : 1;
    } reg;
} SOC_NPU_AICORE_POWER_MODE_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_POWER_MODE_CTRL_1_sd_mode_START (30)
#define SOC_NPU_AICORE_POWER_MODE_CTRL_1_sd_mode_END (30)
#define SOC_NPU_AICORE_POWER_MODE_CTRL_1_pudelay_aic_START (31)
#define SOC_NPU_AICORE_POWER_MODE_CTRL_1_pudelay_aic_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int smmu_tp_ram_tmod : 10;
        unsigned int reserved_0 : 6;
        unsigned int smmu_sp_ram_tmod : 10;
        unsigned int reserved_1 : 6;
    } reg;
} SOC_NPU_AICORE_MEM_TMOD_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_MEM_TMOD_CTRL_0_smmu_tp_ram_tmod_START (0)
#define SOC_NPU_AICORE_MEM_TMOD_CTRL_0_smmu_tp_ram_tmod_END (9)
#define SOC_NPU_AICORE_MEM_TMOD_CTRL_0_smmu_sp_ram_tmod_START (16)
#define SOC_NPU_AICORE_MEM_TMOD_CTRL_0_smmu_sp_ram_tmod_END (25)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_tp_ram_tmod : 10;
        unsigned int reserved_0 : 6;
        unsigned int aic_sp_ram_tmod : 10;
        unsigned int reserved_1 : 6;
    } reg;
} SOC_NPU_AICORE_MEM_TMOD_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_MEM_TMOD_CTRL_1_aic_tp_ram_tmod_START (0)
#define SOC_NPU_AICORE_MEM_TMOD_CTRL_1_aic_tp_ram_tmod_END (9)
#define SOC_NPU_AICORE_MEM_TMOD_CTRL_1_aic_sp_ram_tmod_START (16)
#define SOC_NPU_AICORE_MEM_TMOD_CTRL_1_aic_sp_ram_tmod_END (25)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_l2_read_oob : 1;
        unsigned int biu_l2_write_oob : 1;
        unsigned int ccu_call_depth_ovrflw : 1;
        unsigned int ccu_div0 : 1;
        unsigned int ccu_illegal_instr : 1;
        unsigned int ccu_loop_cnt_err : 1;
        unsigned int ccu_loop_err : 1;
        unsigned int ccu_neg_sqrt : 1;
        unsigned int ccu_ub_ecc : 1;
        unsigned int cube_invld_input : 1;
        unsigned int cube_l0a_ecc : 1;
        unsigned int cube_l0a_rdwr_cflt : 1;
        unsigned int cube_l0a_wrap_around : 1;
        unsigned int cube_l0b_ecc : 1;
        unsigned int cube_l0b_rdwr_cflt : 1;
        unsigned int cube_l0b_wrap_around : 1;
        unsigned int cube_l0c_ecc : 1;
        unsigned int cube_l0c_rdwr_cflt : 1;
        unsigned int cube_l0c_self_rdwr_cflt : 1;
        unsigned int cube_l0c_wrap_around : 1;
        unsigned int ifu_bus_err : 1;
        unsigned int mte_aipp_illegal_param : 1;
        unsigned int mte_bas_raddr_obound : 1;
        unsigned int mte_biu_rdwr_resp : 1;
        unsigned int mte_cidx_overflow : 1;
        unsigned int mte_decomp : 1;
        unsigned int mte_f1wpos_larger_fsize : 1;
        unsigned int mte_fmap_less_kernel : 1;
        unsigned int mte_fmapwh_larger_l1size : 1;
        unsigned int mte_fpos_larger_fsize : 1;
        unsigned int mte_gdma_illegal_burst_len : 1;
        unsigned int mte_gdma_illegal_burst_num : 1;
    } reg;
} SOC_NPU_AICORE_AIC_ERROR_0_UNION;
#endif
#define SOC_NPU_AICORE_AIC_ERROR_0_biu_l2_read_oob_START (0)
#define SOC_NPU_AICORE_AIC_ERROR_0_biu_l2_read_oob_END (0)
#define SOC_NPU_AICORE_AIC_ERROR_0_biu_l2_write_oob_START (1)
#define SOC_NPU_AICORE_AIC_ERROR_0_biu_l2_write_oob_END (1)
#define SOC_NPU_AICORE_AIC_ERROR_0_ccu_call_depth_ovrflw_START (2)
#define SOC_NPU_AICORE_AIC_ERROR_0_ccu_call_depth_ovrflw_END (2)
#define SOC_NPU_AICORE_AIC_ERROR_0_ccu_div0_START (3)
#define SOC_NPU_AICORE_AIC_ERROR_0_ccu_div0_END (3)
#define SOC_NPU_AICORE_AIC_ERROR_0_ccu_illegal_instr_START (4)
#define SOC_NPU_AICORE_AIC_ERROR_0_ccu_illegal_instr_END (4)
#define SOC_NPU_AICORE_AIC_ERROR_0_ccu_loop_cnt_err_START (5)
#define SOC_NPU_AICORE_AIC_ERROR_0_ccu_loop_cnt_err_END (5)
#define SOC_NPU_AICORE_AIC_ERROR_0_ccu_loop_err_START (6)
#define SOC_NPU_AICORE_AIC_ERROR_0_ccu_loop_err_END (6)
#define SOC_NPU_AICORE_AIC_ERROR_0_ccu_neg_sqrt_START (7)
#define SOC_NPU_AICORE_AIC_ERROR_0_ccu_neg_sqrt_END (7)
#define SOC_NPU_AICORE_AIC_ERROR_0_ccu_ub_ecc_START (8)
#define SOC_NPU_AICORE_AIC_ERROR_0_ccu_ub_ecc_END (8)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_invld_input_START (9)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_invld_input_END (9)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0a_ecc_START (10)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0a_ecc_END (10)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0a_rdwr_cflt_START (11)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0a_rdwr_cflt_END (11)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0a_wrap_around_START (12)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0a_wrap_around_END (12)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0b_ecc_START (13)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0b_ecc_END (13)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0b_rdwr_cflt_START (14)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0b_rdwr_cflt_END (14)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0b_wrap_around_START (15)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0b_wrap_around_END (15)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0c_ecc_START (16)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0c_ecc_END (16)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0c_rdwr_cflt_START (17)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0c_rdwr_cflt_END (17)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0c_self_rdwr_cflt_START (18)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0c_self_rdwr_cflt_END (18)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0c_wrap_around_START (19)
#define SOC_NPU_AICORE_AIC_ERROR_0_cube_l0c_wrap_around_END (19)
#define SOC_NPU_AICORE_AIC_ERROR_0_ifu_bus_err_START (20)
#define SOC_NPU_AICORE_AIC_ERROR_0_ifu_bus_err_END (20)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_aipp_illegal_param_START (21)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_aipp_illegal_param_END (21)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_bas_raddr_obound_START (22)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_bas_raddr_obound_END (22)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_biu_rdwr_resp_START (23)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_biu_rdwr_resp_END (23)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_cidx_overflow_START (24)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_cidx_overflow_END (24)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_decomp_START (25)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_decomp_END (25)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_f1wpos_larger_fsize_START (26)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_f1wpos_larger_fsize_END (26)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_fmap_less_kernel_START (27)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_fmap_less_kernel_END (27)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_fmapwh_larger_l1size_START (28)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_fmapwh_larger_l1size_END (28)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_fpos_larger_fsize_START (29)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_fpos_larger_fsize_END (29)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_gdma_illegal_burst_len_START (30)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_gdma_illegal_burst_len_END (30)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_gdma_illegal_burst_num_START (31)
#define SOC_NPU_AICORE_AIC_ERROR_0_mte_gdma_illegal_burst_num_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mte_gdma_read_overflow : 1;
        unsigned int mte_gdma_write_overflow : 1;
        unsigned int mte_comp : 1;
        unsigned int mte_illegal_fm_size : 1;
        unsigned int mte_illegal_l1_3d_size : 1;
        unsigned int mte_illegal_stride : 1;
        unsigned int mte_l0a_rdwr_cflt : 1;
        unsigned int mte_l0b_rdwr_cflt : 1;
        unsigned int mte_l1_ecc : 1;
        unsigned int mte_padding_cfg : 1;
        unsigned int mte_read_overflow : 1;
        unsigned int mte_rob_ecc : 1;
        unsigned int mte_tlu_ecc : 1;
        unsigned int mte_ub_ecc : 1;
        unsigned int mte_unzip : 1;
        unsigned int mte_write_3d_overflow : 1;
        unsigned int mte_write_overflow : 1;
        unsigned int vec_data_excp_ccu : 1;
        unsigned int vec_data_excp_mte : 1;
        unsigned int vec_data_excp_vec : 1;
        unsigned int vec_div0 : 1;
        unsigned int vec_illegal_mask : 1;
        unsigned int vec_inf_nan : 1;
        unsigned int vec_l0c_ecc : 1;
        unsigned int vec_l0c_rdwr_cflt : 1;
        unsigned int vec_neg_ln : 1;
        unsigned int vec_neg_sqrt : 1;
        unsigned int vec_same_blk_addr : 1;
        unsigned int vec_ub_ecc : 1;
        unsigned int vec_ub_self_rdwr_cflt : 1;
        unsigned int vec_ub_wrap_around : 1;
        unsigned int biu_dfx_err : 1;
    } reg;
} SOC_NPU_AICORE_AIC_ERROR_1_UNION;
#endif
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_gdma_read_overflow_START (0)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_gdma_read_overflow_END (0)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_gdma_write_overflow_START (1)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_gdma_write_overflow_END (1)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_comp_START (2)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_comp_END (2)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_illegal_fm_size_START (3)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_illegal_fm_size_END (3)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_illegal_l1_3d_size_START (4)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_illegal_l1_3d_size_END (4)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_illegal_stride_START (5)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_illegal_stride_END (5)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_l0a_rdwr_cflt_START (6)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_l0a_rdwr_cflt_END (6)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_l0b_rdwr_cflt_START (7)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_l0b_rdwr_cflt_END (7)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_l1_ecc_START (8)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_l1_ecc_END (8)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_padding_cfg_START (9)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_padding_cfg_END (9)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_read_overflow_START (10)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_read_overflow_END (10)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_rob_ecc_START (11)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_rob_ecc_END (11)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_tlu_ecc_START (12)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_tlu_ecc_END (12)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_ub_ecc_START (13)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_ub_ecc_END (13)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_unzip_START (14)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_unzip_END (14)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_write_3d_overflow_START (15)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_write_3d_overflow_END (15)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_write_overflow_START (16)
#define SOC_NPU_AICORE_AIC_ERROR_1_mte_write_overflow_END (16)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_data_excp_ccu_START (17)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_data_excp_ccu_END (17)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_data_excp_mte_START (18)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_data_excp_mte_END (18)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_data_excp_vec_START (19)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_data_excp_vec_END (19)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_div0_START (20)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_div0_END (20)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_illegal_mask_START (21)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_illegal_mask_END (21)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_inf_nan_START (22)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_inf_nan_END (22)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_l0c_ecc_START (23)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_l0c_ecc_END (23)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_l0c_rdwr_cflt_START (24)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_l0c_rdwr_cflt_END (24)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_neg_ln_START (25)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_neg_ln_END (25)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_neg_sqrt_START (26)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_neg_sqrt_END (26)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_same_blk_addr_START (27)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_same_blk_addr_END (27)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_ub_ecc_START (28)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_ub_ecc_END (28)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_ub_self_rdwr_cflt_START (29)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_ub_self_rdwr_cflt_END (29)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_ub_wrap_around_START (30)
#define SOC_NPU_AICORE_AIC_ERROR_1_vec_ub_wrap_around_END (30)
#define SOC_NPU_AICORE_AIC_ERROR_1_biu_dfx_err_START (31)
#define SOC_NPU_AICORE_AIC_ERROR_1_biu_dfx_err_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_l2_read_oob_mask : 1;
        unsigned int biu_l2_write_oob_mask : 1;
        unsigned int ccu_call_depth_ovrflw_mask : 1;
        unsigned int ccu_div0_mask : 1;
        unsigned int ccu_illegal_instr_mask : 1;
        unsigned int ccu_loop_cnt_err_mask : 1;
        unsigned int ccu_loop_err_mask : 1;
        unsigned int ccu_neg_sqrt_mask : 1;
        unsigned int ccu_ub_ecc_mask : 1;
        unsigned int cube_invld_input_mask : 1;
        unsigned int cube_l0a_ecc_mask : 1;
        unsigned int cube_l0a_rdwr_cflt_mask : 1;
        unsigned int cube_l0a_wrap_around_mask : 1;
        unsigned int cube_l0b_ecc_mask : 1;
        unsigned int cube_l0b_rdwr_cflt_mask : 1;
        unsigned int cube_l0b_wrap_around_mask : 1;
        unsigned int cube_l0c_ecc_mask : 1;
        unsigned int cube_l0c_rdwr_cflt_mask : 1;
        unsigned int cube_l0c_self_rdwr_cflt_mask : 1;
        unsigned int cube_l0c_wrap_around_mask : 1;
        unsigned int ifu_bus_err_mask : 1;
        unsigned int mte_aipp_illegal_param_mask : 1;
        unsigned int mte_bas_raddr_obound_mask : 1;
        unsigned int mte_biu_rdwr_resp_mask : 1;
        unsigned int mte_cidx_overflow_mask : 1;
        unsigned int mte_decomp_mask : 1;
        unsigned int mte_f1wpos_larger_fsize_mask : 1;
        unsigned int mte_fmap_less_kernel_mask : 1;
        unsigned int mte_fmapwh_larger_l1size_mask : 1;
        unsigned int mte_fpos_larger_fsize_mask : 1;
        unsigned int mte_gdma_illegal_burst_len_mask : 1;
        unsigned int mte_gdma_illegal_burst_num_mask : 1;
    } reg;
} SOC_NPU_AICORE_AIC_ERROR_MASK_0_UNION;
#endif
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_biu_l2_read_oob_mask_START (0)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_biu_l2_read_oob_mask_END (0)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_biu_l2_write_oob_mask_START (1)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_biu_l2_write_oob_mask_END (1)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ccu_call_depth_ovrflw_mask_START (2)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ccu_call_depth_ovrflw_mask_END (2)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ccu_div0_mask_START (3)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ccu_div0_mask_END (3)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ccu_illegal_instr_mask_START (4)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ccu_illegal_instr_mask_END (4)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ccu_loop_cnt_err_mask_START (5)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ccu_loop_cnt_err_mask_END (5)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ccu_loop_err_mask_START (6)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ccu_loop_err_mask_END (6)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ccu_neg_sqrt_mask_START (7)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ccu_neg_sqrt_mask_END (7)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ccu_ub_ecc_mask_START (8)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ccu_ub_ecc_mask_END (8)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_invld_input_mask_START (9)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_invld_input_mask_END (9)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0a_ecc_mask_START (10)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0a_ecc_mask_END (10)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0a_rdwr_cflt_mask_START (11)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0a_rdwr_cflt_mask_END (11)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0a_wrap_around_mask_START (12)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0a_wrap_around_mask_END (12)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0b_ecc_mask_START (13)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0b_ecc_mask_END (13)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0b_rdwr_cflt_mask_START (14)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0b_rdwr_cflt_mask_END (14)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0b_wrap_around_mask_START (15)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0b_wrap_around_mask_END (15)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0c_ecc_mask_START (16)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0c_ecc_mask_END (16)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0c_rdwr_cflt_mask_START (17)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0c_rdwr_cflt_mask_END (17)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0c_self_rdwr_cflt_mask_START (18)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0c_self_rdwr_cflt_mask_END (18)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0c_wrap_around_mask_START (19)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_cube_l0c_wrap_around_mask_END (19)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ifu_bus_err_mask_START (20)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_ifu_bus_err_mask_END (20)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_aipp_illegal_param_mask_START (21)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_aipp_illegal_param_mask_END (21)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_bas_raddr_obound_mask_START (22)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_bas_raddr_obound_mask_END (22)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_biu_rdwr_resp_mask_START (23)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_biu_rdwr_resp_mask_END (23)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_cidx_overflow_mask_START (24)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_cidx_overflow_mask_END (24)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_decomp_mask_START (25)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_decomp_mask_END (25)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_f1wpos_larger_fsize_mask_START (26)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_f1wpos_larger_fsize_mask_END (26)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_fmap_less_kernel_mask_START (27)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_fmap_less_kernel_mask_END (27)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_fmapwh_larger_l1size_mask_START (28)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_fmapwh_larger_l1size_mask_END (28)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_fpos_larger_fsize_mask_START (29)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_fpos_larger_fsize_mask_END (29)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_gdma_illegal_burst_len_mask_START (30)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_gdma_illegal_burst_len_mask_END (30)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_gdma_illegal_burst_num_mask_START (31)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_0_mte_gdma_illegal_burst_num_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mte_gdma_read_overflow_mask : 1;
        unsigned int mte_gdma_write_overflow_mask : 1;
        unsigned int mte_comp_mask : 1;
        unsigned int mte_illegal_fm_size_mask : 1;
        unsigned int mte_illegal_l1_3d_size_mask : 1;
        unsigned int mte_illegal_stride_mask : 1;
        unsigned int mte_l0a_rdwr_cflt_mask : 1;
        unsigned int mte_l0b_rdwr_cflt_mask : 1;
        unsigned int mte_l1_ecc_mask : 1;
        unsigned int mte_padding_cfg_mask : 1;
        unsigned int mte_read_overflow_mask : 1;
        unsigned int mte_rob_ecc_mask : 1;
        unsigned int mte_tlu_ecc_mask : 1;
        unsigned int mte_ub_ecc_mask : 1;
        unsigned int mte_unzip_mask : 1;
        unsigned int mte_write_3d_overflow_mask : 1;
        unsigned int mte_write_overflow_mask : 1;
        unsigned int vec_data_excp_ccu_mask : 1;
        unsigned int vec_data_excp_mte_mask : 1;
        unsigned int vec_data_excp_vec_mask : 1;
        unsigned int vec_div0_mask : 1;
        unsigned int vec_illegal_mask_mask : 1;
        unsigned int vec_inf_nan_mask : 1;
        unsigned int vec_l0c_ecc_mask : 1;
        unsigned int vec_l0c_rdwr_cflt_mask : 1;
        unsigned int vec_neg_ln_mask : 1;
        unsigned int vec_neg_sqrt_mask : 1;
        unsigned int vec_same_blk_addr_mask : 1;
        unsigned int vec_ub_ecc_mask : 1;
        unsigned int vec_ub_self_rdwr_cflt_mask : 1;
        unsigned int vec_ub_wrap_around_mask : 1;
        unsigned int biu_dfx_err_mask : 1;
    } reg;
} SOC_NPU_AICORE_AIC_ERROR_MASK_1_UNION;
#endif
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_gdma_read_overflow_mask_START (0)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_gdma_read_overflow_mask_END (0)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_gdma_write_overflow_mask_START (1)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_gdma_write_overflow_mask_END (1)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_comp_mask_START (2)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_comp_mask_END (2)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_illegal_fm_size_mask_START (3)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_illegal_fm_size_mask_END (3)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_illegal_l1_3d_size_mask_START (4)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_illegal_l1_3d_size_mask_END (4)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_illegal_stride_mask_START (5)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_illegal_stride_mask_END (5)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_l0a_rdwr_cflt_mask_START (6)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_l0a_rdwr_cflt_mask_END (6)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_l0b_rdwr_cflt_mask_START (7)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_l0b_rdwr_cflt_mask_END (7)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_l1_ecc_mask_START (8)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_l1_ecc_mask_END (8)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_padding_cfg_mask_START (9)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_padding_cfg_mask_END (9)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_read_overflow_mask_START (10)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_read_overflow_mask_END (10)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_rob_ecc_mask_START (11)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_rob_ecc_mask_END (11)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_tlu_ecc_mask_START (12)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_tlu_ecc_mask_END (12)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_ub_ecc_mask_START (13)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_ub_ecc_mask_END (13)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_unzip_mask_START (14)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_unzip_mask_END (14)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_write_3d_overflow_mask_START (15)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_write_3d_overflow_mask_END (15)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_write_overflow_mask_START (16)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_mte_write_overflow_mask_END (16)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_data_excp_ccu_mask_START (17)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_data_excp_ccu_mask_END (17)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_data_excp_mte_mask_START (18)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_data_excp_mte_mask_END (18)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_data_excp_vec_mask_START (19)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_data_excp_vec_mask_END (19)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_div0_mask_START (20)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_div0_mask_END (20)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_illegal_mask_mask_START (21)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_illegal_mask_mask_END (21)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_inf_nan_mask_START (22)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_inf_nan_mask_END (22)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_l0c_ecc_mask_START (23)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_l0c_ecc_mask_END (23)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_l0c_rdwr_cflt_mask_START (24)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_l0c_rdwr_cflt_mask_END (24)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_neg_ln_mask_START (25)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_neg_ln_mask_END (25)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_neg_sqrt_mask_START (26)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_neg_sqrt_mask_END (26)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_same_blk_addr_mask_START (27)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_same_blk_addr_mask_END (27)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_ub_ecc_mask_START (28)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_ub_ecc_mask_END (28)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_ub_self_rdwr_cflt_mask_START (29)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_ub_self_rdwr_cflt_mask_END (29)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_ub_wrap_around_mask_START (30)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_vec_ub_wrap_around_mask_END (30)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_biu_dfx_err_mask_START (31)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_1_biu_dfx_err_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_err_addr_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_ERR_INFO_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU_ERR_INFO_0_biu_err_addr_0_START (0)
#define SOC_NPU_AICORE_BIU_ERR_INFO_0_biu_err_addr_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu_err_addr_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU_ERR_INFO_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU_ERR_INFO_1_biu_err_addr_1_START (0)
#define SOC_NPU_AICORE_BIU_ERR_INFO_1_biu_err_addr_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ccu_err_pc : 8;
        unsigned int ccu_err_addr : 15;
        unsigned int reserved : 9;
    } reg;
} SOC_NPU_AICORE_CCU_ERR_INFO_0_UNION;
#endif
#define SOC_NPU_AICORE_CCU_ERR_INFO_0_ccu_err_pc_START (0)
#define SOC_NPU_AICORE_CCU_ERR_INFO_0_ccu_err_pc_END (7)
#define SOC_NPU_AICORE_CCU_ERR_INFO_0_ccu_err_addr_START (8)
#define SOC_NPU_AICORE_CCU_ERR_INFO_0_ccu_err_addr_END (22)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ccu_err_instr : 32;
    } reg;
} SOC_NPU_AICORE_CCU_ERR_INFO_1_UNION;
#endif
#define SOC_NPU_AICORE_CCU_ERR_INFO_1_ccu_err_instr_START (0)
#define SOC_NPU_AICORE_CCU_ERR_INFO_1_ccu_err_instr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cube_err_pc : 8;
        unsigned int cube_err_addr : 10;
        unsigned int reserved : 14;
    } reg;
} SOC_NPU_AICORE_CUBE_ERR_INFO_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_ERR_INFO_cube_err_pc_START (0)
#define SOC_NPU_AICORE_CUBE_ERR_INFO_cube_err_pc_END (7)
#define SOC_NPU_AICORE_CUBE_ERR_INFO_cube_err_addr_START (8)
#define SOC_NPU_AICORE_CUBE_ERR_INFO_cube_err_addr_END (17)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int ifu_err_addr_0 : 30;
    } reg;
} SOC_NPU_AICORE_IFU_ERR_INFO_0_UNION;
#endif
#define SOC_NPU_AICORE_IFU_ERR_INFO_0_ifu_err_addr_0_START (2)
#define SOC_NPU_AICORE_IFU_ERR_INFO_0_ifu_err_addr_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ifu_err_addr_1 : 16;
        unsigned int ifu_err_type : 3;
        unsigned int reserved : 13;
    } reg;
} SOC_NPU_AICORE_IFU_ERR_INFO_1_UNION;
#endif
#define SOC_NPU_AICORE_IFU_ERR_INFO_1_ifu_err_addr_1_START (0)
#define SOC_NPU_AICORE_IFU_ERR_INFO_1_ifu_err_addr_1_END (15)
#define SOC_NPU_AICORE_IFU_ERR_INFO_1_ifu_err_type_START (16)
#define SOC_NPU_AICORE_IFU_ERR_INFO_1_ifu_err_type_END (18)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mte_err_pc : 8;
        unsigned int mte_err_addr : 16;
        unsigned int mte_err_type : 8;
    } reg;
} SOC_NPU_AICORE_MTE_ERR_INFO_UNION;
#endif
#define SOC_NPU_AICORE_MTE_ERR_INFO_mte_err_pc_START (0)
#define SOC_NPU_AICORE_MTE_ERR_INFO_mte_err_pc_END (7)
#define SOC_NPU_AICORE_MTE_ERR_INFO_mte_err_addr_START (8)
#define SOC_NPU_AICORE_MTE_ERR_INFO_mte_err_addr_END (23)
#define SOC_NPU_AICORE_MTE_ERR_INFO_mte_err_type_START (24)
#define SOC_NPU_AICORE_MTE_ERR_INFO_mte_err_type_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_err_pc : 8;
        unsigned int vec_err_rcnt : 8;
        unsigned int vec_err_addr : 13;
        unsigned int reserved : 3;
    } reg;
} SOC_NPU_AICORE_VEC_ERR_INFO_UNION;
#endif
#define SOC_NPU_AICORE_VEC_ERR_INFO_vec_err_pc_START (0)
#define SOC_NPU_AICORE_VEC_ERR_INFO_vec_err_pc_END (7)
#define SOC_NPU_AICORE_VEC_ERR_INFO_vec_err_rcnt_START (8)
#define SOC_NPU_AICORE_VEC_ERR_INFO_vec_err_rcnt_END (15)
#define SOC_NPU_AICORE_VEC_ERR_INFO_vec_err_addr_START (16)
#define SOC_NPU_AICORE_VEC_ERR_INFO_vec_err_addr_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mte_warn_l1_ecc_1bit_addr : 15;
        unsigned int reserved_0 : 1;
        unsigned int mte_warn_rob_ecc_1bit_addr : 11;
        unsigned int reserved_1 : 5;
    } reg;
} SOC_NPU_AICORE_MTE_SU_ECC_1BIT_ERR_0_UNION;
#endif
#define SOC_NPU_AICORE_MTE_SU_ECC_1BIT_ERR_0_mte_warn_l1_ecc_1bit_addr_START (0)
#define SOC_NPU_AICORE_MTE_SU_ECC_1BIT_ERR_0_mte_warn_l1_ecc_1bit_addr_END (14)
#define SOC_NPU_AICORE_MTE_SU_ECC_1BIT_ERR_0_mte_warn_rob_ecc_1bit_addr_START (16)
#define SOC_NPU_AICORE_MTE_SU_ECC_1BIT_ERR_0_mte_warn_rob_ecc_1bit_addr_END (26)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mte_warn_tlu_ecc_1bit_addr : 7;
        unsigned int ccu_warn_sbuf_ecc_1bit_addr : 11;
        unsigned int reserved_0 : 5;
        unsigned int ccu_warn_veciq_ecc_1bit_addr : 7;
        unsigned int reserved_1 : 2;
    } reg;
} SOC_NPU_AICORE_MTE_SU_ECC_1BIT_ERR_1_UNION;
#endif
#define SOC_NPU_AICORE_MTE_SU_ECC_1BIT_ERR_1_mte_warn_tlu_ecc_1bit_addr_START (0)
#define SOC_NPU_AICORE_MTE_SU_ECC_1BIT_ERR_1_mte_warn_tlu_ecc_1bit_addr_END (6)
#define SOC_NPU_AICORE_MTE_SU_ECC_1BIT_ERR_1_ccu_warn_sbuf_ecc_1bit_addr_START (7)
#define SOC_NPU_AICORE_MTE_SU_ECC_1BIT_ERR_1_ccu_warn_sbuf_ecc_1bit_addr_END (17)
#define SOC_NPU_AICORE_MTE_SU_ECC_1BIT_ERR_1_ccu_warn_veciq_ecc_1bit_addr_START (23)
#define SOC_NPU_AICORE_MTE_SU_ECC_1BIT_ERR_1_ccu_warn_veciq_ecc_1bit_addr_END (29)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_warn_ub_ecc_1bit_addr : 13;
        unsigned int reserved_0 : 3;
        unsigned int vec_warn_l0c_ecc_1bit_addr : 10;
        unsigned int reserved_1 : 6;
    } reg;
} SOC_NPU_AICORE_VEC_CUBE_ECC_1BIT_ERR_0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_CUBE_ECC_1BIT_ERR_0_vec_warn_ub_ecc_1bit_addr_START (0)
#define SOC_NPU_AICORE_VEC_CUBE_ECC_1BIT_ERR_0_vec_warn_ub_ecc_1bit_addr_END (12)
#define SOC_NPU_AICORE_VEC_CUBE_ECC_1BIT_ERR_0_vec_warn_l0c_ecc_1bit_addr_START (16)
#define SOC_NPU_AICORE_VEC_CUBE_ECC_1BIT_ERR_0_vec_warn_l0c_ecc_1bit_addr_END (25)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cube_warn_l0a_ecc_1bit_addr : 7;
        unsigned int cube_warn_l0b_ecc_1bit_addr : 7;
        unsigned int reserved_0 : 2;
        unsigned int cube_warn_l0c_ecc_1bit_addr : 12;
        unsigned int reserved_1 : 4;
    } reg;
} SOC_NPU_AICORE_VEC_CUBE_ECC_1BIT_ERR_1_UNION;
#endif
#define SOC_NPU_AICORE_VEC_CUBE_ECC_1BIT_ERR_1_cube_warn_l0a_ecc_1bit_addr_START (0)
#define SOC_NPU_AICORE_VEC_CUBE_ECC_1BIT_ERR_1_cube_warn_l0a_ecc_1bit_addr_END (6)
#define SOC_NPU_AICORE_VEC_CUBE_ECC_1BIT_ERR_1_cube_warn_l0b_ecc_1bit_addr_START (7)
#define SOC_NPU_AICORE_VEC_CUBE_ECC_1BIT_ERR_1_cube_warn_l0b_ecc_1bit_addr_END (13)
#define SOC_NPU_AICORE_VEC_CUBE_ECC_1BIT_ERR_1_cube_warn_l0c_ecc_1bit_addr_START (16)
#define SOC_NPU_AICORE_VEC_CUBE_ECC_1BIT_ERR_1_cube_warn_l0c_ecc_1bit_addr_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 8;
        unsigned int ccu_ub_ecc_force : 1;
        unsigned int reserved_1 : 1;
        unsigned int cube_l0a_ecc_force : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 1;
        unsigned int cube_l0b_ecc_force : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_5 : 1;
        unsigned int cube_l0c_ecc_force : 1;
        unsigned int reserved_6 : 15;
    } reg;
} SOC_NPU_AICORE_AIC_ERROR_FORCE_0_UNION;
#endif
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_0_ccu_ub_ecc_force_START (8)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_0_ccu_ub_ecc_force_END (8)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_0_cube_l0a_ecc_force_START (10)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_0_cube_l0a_ecc_force_END (10)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_0_cube_l0b_ecc_force_START (13)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_0_cube_l0b_ecc_force_END (13)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_0_cube_l0c_ecc_force_START (16)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_0_cube_l0c_ecc_force_END (16)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_pb_ecc_mberr_force : 1;
        unsigned int vec_ic_ecc_err_force : 1;
        unsigned int vec_ub_ecc_mberr_force : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 1;
        unsigned int mte_l1_ecc_force : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_5 : 1;
        unsigned int mte_rob_ecc_force : 1;
        unsigned int mte_tlu_ecc_force : 1;
        unsigned int mte_ub_ecc_force : 1;
        unsigned int mte_err_cache_ecc_force : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_10 : 1;
        unsigned int reserved_11 : 1;
        unsigned int reserved_12 : 1;
        unsigned int vec_l0c_ecc_force : 1;
        unsigned int reserved_13 : 1;
        unsigned int reserved_14 : 1;
        unsigned int reserved_15 : 1;
        unsigned int reserved_16 : 1;
        unsigned int vec_ub_ecc_force : 1;
        unsigned int reserved_17 : 1;
        unsigned int reserved_18 : 4;
    } reg;
} SOC_NPU_AICORE_AIC_ERROR_FORCE_1_UNION;
#endif
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_vec_pb_ecc_mberr_force_START (0)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_vec_pb_ecc_mberr_force_END (0)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_vec_ic_ecc_err_force_START (1)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_vec_ic_ecc_err_force_END (1)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_vec_ub_ecc_mberr_force_START (2)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_vec_ub_ecc_mberr_force_END (2)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_mte_l1_ecc_force_START (7)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_mte_l1_ecc_force_END (7)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_mte_rob_ecc_force_START (10)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_mte_rob_ecc_force_END (10)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_mte_tlu_ecc_force_START (11)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_mte_tlu_ecc_force_END (11)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_mte_ub_ecc_force_START (12)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_mte_ub_ecc_force_END (12)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_mte_err_cache_ecc_force_START (13)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_mte_err_cache_ecc_force_END (13)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_vec_l0c_ecc_force_START (21)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_vec_l0c_ecc_force_END (21)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_vec_ub_ecc_force_START (26)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_1_vec_ub_ecc_force_END (26)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ccu_sbuf_ecc_force : 1;
        unsigned int ccu_veciq_ecc_force : 1;
        unsigned int ccu_dc_data_ecc_force : 1;
        unsigned int ccu_dc_tag_ecc_force : 1;
        unsigned int ccu_pb_ecc_force : 1;
        unsigned int reserved : 27;
    } reg;
} SOC_NPU_AICORE_AIC_ERROR_FORCE_2_UNION;
#endif
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_2_ccu_sbuf_ecc_force_START (0)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_2_ccu_sbuf_ecc_force_END (0)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_2_ccu_veciq_ecc_force_START (1)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_2_ccu_veciq_ecc_force_END (1)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_2_ccu_dc_data_ecc_force_START (2)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_2_ccu_dc_data_ecc_force_END (2)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_2_ccu_dc_tag_ecc_force_START (3)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_2_ccu_dc_tag_ecc_force_END (3)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_2_ccu_pb_ecc_force_START (4)
#define SOC_NPU_AICORE_AIC_ERROR_FORCE_2_ccu_pb_ecc_force_END (4)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ccu_sbuf_ecc : 1;
        unsigned int vec_col2img_rd_fm_addr_ovflow : 1;
        unsigned int vec_col2img_rd_dfm_addr_ovfflow : 1;
        unsigned int vec_col2img_illegal_fm_size : 1;
        unsigned int vec_col2img_illegal_stride : 1;
        unsigned int vec_col2img_illegal_1st_win_pos : 1;
        unsigned int vec_col2img_illegal_fetch_pos : 1;
        unsigned int vec_col2img_illegal_k_size : 1;
        unsigned int ccu_inf_nan : 1;
        unsigned int mte_illegal_schn_cfg : 1;
        unsigned int mte_atm_addr_misalg : 1;
        unsigned int vec_instr_addr_misalign : 1;
        unsigned int vec_instr_illegal_cfg : 1;
        unsigned int vec_instr_undef : 1;
        unsigned int ccu_addr_err : 1;
        unsigned int ccu_bus_err : 1;
        unsigned int mte_err_addr_misalign : 1;
        unsigned int mte_err_dw_pad_conf_err : 1;
        unsigned int mte_err_dw_fmap_h_illegal : 1;
        unsigned int mte_err_wino_l0b_write_overflow : 1;
        unsigned int mte_err_wino_l0b_read_overflow : 1;
        unsigned int mte_err_illegal_v_cov_pad_ctl : 1;
        unsigned int mte_err_illegal_h_cov_pad_ctl : 1;
        unsigned int mte_err_illegal_w_size : 1;
        unsigned int mte_err_illegal_h_size : 1;
        unsigned int mte_err_illegal_chn_size : 1;
        unsigned int mte_err_illegal_k_m_ext_step : 1;
        unsigned int mte_err_illegal_k_m_start_pos : 1;
        unsigned int mte_err_illegal_smallk_cfg : 1;
        unsigned int mte_err_read_3d_overflow : 1;
        unsigned int ccu_veciq_ecc : 1;
        unsigned int ccu_dc_data_ecc : 1;
    } reg;
} SOC_NPU_AICORE_AIC_ERROR_2_UNION;
#endif
#define SOC_NPU_AICORE_AIC_ERROR_2_ccu_sbuf_ecc_START (0)
#define SOC_NPU_AICORE_AIC_ERROR_2_ccu_sbuf_ecc_END (0)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_col2img_rd_fm_addr_ovflow_START (1)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_col2img_rd_fm_addr_ovflow_END (1)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_col2img_rd_dfm_addr_ovfflow_START (2)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_col2img_rd_dfm_addr_ovfflow_END (2)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_col2img_illegal_fm_size_START (3)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_col2img_illegal_fm_size_END (3)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_col2img_illegal_stride_START (4)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_col2img_illegal_stride_END (4)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_col2img_illegal_1st_win_pos_START (5)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_col2img_illegal_1st_win_pos_END (5)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_col2img_illegal_fetch_pos_START (6)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_col2img_illegal_fetch_pos_END (6)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_col2img_illegal_k_size_START (7)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_col2img_illegal_k_size_END (7)
#define SOC_NPU_AICORE_AIC_ERROR_2_ccu_inf_nan_START (8)
#define SOC_NPU_AICORE_AIC_ERROR_2_ccu_inf_nan_END (8)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_illegal_schn_cfg_START (9)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_illegal_schn_cfg_END (9)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_atm_addr_misalg_START (10)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_atm_addr_misalg_END (10)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_instr_addr_misalign_START (11)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_instr_addr_misalign_END (11)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_instr_illegal_cfg_START (12)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_instr_illegal_cfg_END (12)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_instr_undef_START (13)
#define SOC_NPU_AICORE_AIC_ERROR_2_vec_instr_undef_END (13)
#define SOC_NPU_AICORE_AIC_ERROR_2_ccu_addr_err_START (14)
#define SOC_NPU_AICORE_AIC_ERROR_2_ccu_addr_err_END (14)
#define SOC_NPU_AICORE_AIC_ERROR_2_ccu_bus_err_START (15)
#define SOC_NPU_AICORE_AIC_ERROR_2_ccu_bus_err_END (15)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_addr_misalign_START (16)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_addr_misalign_END (16)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_dw_pad_conf_err_START (17)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_dw_pad_conf_err_END (17)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_dw_fmap_h_illegal_START (18)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_dw_fmap_h_illegal_END (18)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_wino_l0b_write_overflow_START (19)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_wino_l0b_write_overflow_END (19)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_wino_l0b_read_overflow_START (20)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_wino_l0b_read_overflow_END (20)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_illegal_v_cov_pad_ctl_START (21)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_illegal_v_cov_pad_ctl_END (21)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_illegal_h_cov_pad_ctl_START (22)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_illegal_h_cov_pad_ctl_END (22)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_illegal_w_size_START (23)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_illegal_w_size_END (23)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_illegal_h_size_START (24)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_illegal_h_size_END (24)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_illegal_chn_size_START (25)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_illegal_chn_size_END (25)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_illegal_k_m_ext_step_START (26)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_illegal_k_m_ext_step_END (26)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_illegal_k_m_start_pos_START (27)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_illegal_k_m_start_pos_END (27)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_illegal_smallk_cfg_START (28)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_illegal_smallk_cfg_END (28)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_read_3d_overflow_START (29)
#define SOC_NPU_AICORE_AIC_ERROR_2_mte_err_read_3d_overflow_END (29)
#define SOC_NPU_AICORE_AIC_ERROR_2_ccu_veciq_ecc_START (30)
#define SOC_NPU_AICORE_AIC_ERROR_2_ccu_veciq_ecc_END (30)
#define SOC_NPU_AICORE_AIC_ERROR_2_ccu_dc_data_ecc_START (31)
#define SOC_NPU_AICORE_AIC_ERROR_2_ccu_dc_data_ecc_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ccu_dc_tag_ecc : 1;
        unsigned int ccu_div0_fp : 1;
        unsigned int ccu_neg_sqrt_fp : 1;
        unsigned int cnt_sw_bus_err : 1;
        unsigned int fixp_err_instr_addr_misal : 1;
        unsigned int fixp_err_illegal_cfg : 1;
        unsigned int fixp_err_read_l0c_ovflw : 1;
        unsigned int fixp_err_read_l1_ovflw : 1;
        unsigned int fixp_err_read_ub_ovflw : 1;
        unsigned int fixp_err_write_l1_ovflw : 1;
        unsigned int fixp_err_write_ub_ovflw : 1;
        unsigned int fixp_err_fbuf_write_ovflw : 1;
        unsigned int fixp_err_fbuf_read_ovflw : 1;
        unsigned int sc_reg_parity_err : 1;
        unsigned int mte_err_fifo_parity : 1;
        unsigned int mte_err_waitset : 1;
        unsigned int ccu_err_parity_err : 1;
        unsigned int mte_err_cache_ecc : 1;
        unsigned int cube_err_hset_cnt_unf : 1;
        unsigned int cube_err_hset_cnt_ovf : 1;
        unsigned int mte_err_instr_illegal_cfg : 1;
        unsigned int mte_err_hebcd : 1;
        unsigned int mte_err_hebce : 1;
        unsigned int mte_err_waipp : 1;
        unsigned int ccu_seq_err : 1;
        unsigned int ccu_mpu_err : 1;
        unsigned int ccu_lsu_err : 1;
        unsigned int ccu_pb_ecc_err : 1;
        unsigned int mte_ub_wr_ovflw : 1;
        unsigned int mte_ub_rd_ovflw : 1;
        unsigned int cube_illegal_instr : 1;
        unsigned int ccu_safety_crc_err : 1;
    } reg;
} SOC_NPU_AICORE_AIC_ERROR_3_UNION;
#endif
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_dc_tag_ecc_START (0)
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_dc_tag_ecc_END (0)
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_div0_fp_START (1)
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_div0_fp_END (1)
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_neg_sqrt_fp_START (2)
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_neg_sqrt_fp_END (2)
#define SOC_NPU_AICORE_AIC_ERROR_3_cnt_sw_bus_err_START (3)
#define SOC_NPU_AICORE_AIC_ERROR_3_cnt_sw_bus_err_END (3)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_instr_addr_misal_START (4)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_instr_addr_misal_END (4)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_illegal_cfg_START (5)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_illegal_cfg_END (5)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_read_l0c_ovflw_START (6)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_read_l0c_ovflw_END (6)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_read_l1_ovflw_START (7)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_read_l1_ovflw_END (7)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_read_ub_ovflw_START (8)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_read_ub_ovflw_END (8)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_write_l1_ovflw_START (9)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_write_l1_ovflw_END (9)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_write_ub_ovflw_START (10)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_write_ub_ovflw_END (10)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_fbuf_write_ovflw_START (11)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_fbuf_write_ovflw_END (11)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_fbuf_read_ovflw_START (12)
#define SOC_NPU_AICORE_AIC_ERROR_3_fixp_err_fbuf_read_ovflw_END (12)
#define SOC_NPU_AICORE_AIC_ERROR_3_sc_reg_parity_err_START (13)
#define SOC_NPU_AICORE_AIC_ERROR_3_sc_reg_parity_err_END (13)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_err_fifo_parity_START (14)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_err_fifo_parity_END (14)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_err_waitset_START (15)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_err_waitset_END (15)
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_err_parity_err_START (16)
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_err_parity_err_END (16)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_err_cache_ecc_START (17)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_err_cache_ecc_END (17)
#define SOC_NPU_AICORE_AIC_ERROR_3_cube_err_hset_cnt_unf_START (18)
#define SOC_NPU_AICORE_AIC_ERROR_3_cube_err_hset_cnt_unf_END (18)
#define SOC_NPU_AICORE_AIC_ERROR_3_cube_err_hset_cnt_ovf_START (19)
#define SOC_NPU_AICORE_AIC_ERROR_3_cube_err_hset_cnt_ovf_END (19)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_err_instr_illegal_cfg_START (20)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_err_instr_illegal_cfg_END (20)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_err_hebcd_START (21)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_err_hebcd_END (21)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_err_hebce_START (22)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_err_hebce_END (22)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_err_waipp_START (23)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_err_waipp_END (23)
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_seq_err_START (24)
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_seq_err_END (24)
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_mpu_err_START (25)
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_mpu_err_END (25)
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_lsu_err_START (26)
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_lsu_err_END (26)
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_pb_ecc_err_START (27)
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_pb_ecc_err_END (27)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_ub_wr_ovflw_START (28)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_ub_wr_ovflw_END (28)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_ub_rd_ovflw_START (29)
#define SOC_NPU_AICORE_AIC_ERROR_3_mte_ub_rd_ovflw_END (29)
#define SOC_NPU_AICORE_AIC_ERROR_3_cube_illegal_instr_START (30)
#define SOC_NPU_AICORE_AIC_ERROR_3_cube_illegal_instr_END (30)
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_safety_crc_err_START (31)
#define SOC_NPU_AICORE_AIC_ERROR_3_ccu_safety_crc_err_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ccu_sbuf_ecc_mask : 1;
        unsigned int vec_col2img_rd_fm_addr_ovflow_mask : 1;
        unsigned int vec_col2img_rd_dfm_addr_ovfflow_mask : 1;
        unsigned int vec_col2img_illegal_fm_size_mask : 1;
        unsigned int vec_col2img_illegal_stride_mask : 1;
        unsigned int vec_col2img_illegal_1st_win_pos_mask : 1;
        unsigned int vec_col2img_illegal_fetch_pos_mask : 1;
        unsigned int vec_col2img_illegal_k_size_mask : 1;
        unsigned int ccu_inf_nan_mask : 1;
        unsigned int mte_illegal_schn_cfg_mask : 1;
        unsigned int mte_atm_addr_misalg_mask : 1;
        unsigned int vec_instr_addr_misalign_mask : 1;
        unsigned int vec_instr_illegal_cfg_mask : 1;
        unsigned int vec_instr_undef_mask : 1;
        unsigned int ccu_addr_err_mask : 1;
        unsigned int ccu_bus_err_mask : 1;
        unsigned int mte_err_addr_misalign_mask : 1;
        unsigned int mte_err_dw_pad_conf_err_mask : 1;
        unsigned int mte_err_dw_fmap_h_illegal_mask : 1;
        unsigned int mte_err_wino_l0b_write_overflow_mask : 1;
        unsigned int mte_err_wino_l0b_read_overflow_mask : 1;
        unsigned int mte_err_illegal_v_cov_pad_ctl_mask : 1;
        unsigned int mte_err_illegal_h_cov_pad_ctl_mask : 1;
        unsigned int mte_err_illegal_w_size_mask : 1;
        unsigned int mte_err_illegal_h_size_mask : 1;
        unsigned int mte_err_illegal_chn_size_mask : 1;
        unsigned int mte_err_illegal_k_m_ext_step_mask : 1;
        unsigned int mte_err_illegal_k_m_start_pos_mask : 1;
        unsigned int mte_err_illegal_smallk_cfg_mask : 1;
        unsigned int mte_err_read_3d_overflow_mask : 1;
        unsigned int ccu_veciq_ecc_mask : 1;
        unsigned int ccu_dc_data_ecc_mask : 1;
    } reg;
} SOC_NPU_AICORE_AIC_ERROR_MASK_2_UNION;
#endif
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_ccu_sbuf_ecc_mask_START (0)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_ccu_sbuf_ecc_mask_END (0)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_col2img_rd_fm_addr_ovflow_mask_START (1)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_col2img_rd_fm_addr_ovflow_mask_END (1)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_col2img_rd_dfm_addr_ovfflow_mask_START (2)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_col2img_rd_dfm_addr_ovfflow_mask_END (2)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_col2img_illegal_fm_size_mask_START (3)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_col2img_illegal_fm_size_mask_END (3)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_col2img_illegal_stride_mask_START (4)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_col2img_illegal_stride_mask_END (4)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_col2img_illegal_1st_win_pos_mask_START (5)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_col2img_illegal_1st_win_pos_mask_END (5)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_col2img_illegal_fetch_pos_mask_START (6)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_col2img_illegal_fetch_pos_mask_END (6)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_col2img_illegal_k_size_mask_START (7)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_col2img_illegal_k_size_mask_END (7)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_ccu_inf_nan_mask_START (8)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_ccu_inf_nan_mask_END (8)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_illegal_schn_cfg_mask_START (9)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_illegal_schn_cfg_mask_END (9)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_atm_addr_misalg_mask_START (10)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_atm_addr_misalg_mask_END (10)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_instr_addr_misalign_mask_START (11)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_instr_addr_misalign_mask_END (11)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_instr_illegal_cfg_mask_START (12)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_instr_illegal_cfg_mask_END (12)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_instr_undef_mask_START (13)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_vec_instr_undef_mask_END (13)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_ccu_addr_err_mask_START (14)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_ccu_addr_err_mask_END (14)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_ccu_bus_err_mask_START (15)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_ccu_bus_err_mask_END (15)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_addr_misalign_mask_START (16)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_addr_misalign_mask_END (16)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_dw_pad_conf_err_mask_START (17)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_dw_pad_conf_err_mask_END (17)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_dw_fmap_h_illegal_mask_START (18)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_dw_fmap_h_illegal_mask_END (18)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_wino_l0b_write_overflow_mask_START (19)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_wino_l0b_write_overflow_mask_END (19)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_wino_l0b_read_overflow_mask_START (20)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_wino_l0b_read_overflow_mask_END (20)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_illegal_v_cov_pad_ctl_mask_START (21)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_illegal_v_cov_pad_ctl_mask_END (21)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_illegal_h_cov_pad_ctl_mask_START (22)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_illegal_h_cov_pad_ctl_mask_END (22)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_illegal_w_size_mask_START (23)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_illegal_w_size_mask_END (23)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_illegal_h_size_mask_START (24)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_illegal_h_size_mask_END (24)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_illegal_chn_size_mask_START (25)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_illegal_chn_size_mask_END (25)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_illegal_k_m_ext_step_mask_START (26)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_illegal_k_m_ext_step_mask_END (26)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_illegal_k_m_start_pos_mask_START (27)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_illegal_k_m_start_pos_mask_END (27)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_illegal_smallk_cfg_mask_START (28)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_illegal_smallk_cfg_mask_END (28)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_read_3d_overflow_mask_START (29)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_mte_err_read_3d_overflow_mask_END (29)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_ccu_veciq_ecc_mask_START (30)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_ccu_veciq_ecc_mask_END (30)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_ccu_dc_data_ecc_mask_START (31)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_2_ccu_dc_data_ecc_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ccu_dc_tag_ecc_mask : 1;
        unsigned int ccu_div0_fp_mask : 1;
        unsigned int ccu_neg_sqrt_fp_mask : 1;
        unsigned int cnt_sw_bus_err_mask : 1;
        unsigned int fixp_err_instr_addr_misal_mask : 1;
        unsigned int fixp_err_illegal_cfg_mask : 1;
        unsigned int fixp_err_read_l0c_ovflw_mask : 1;
        unsigned int fixp_err_read_l1_ovflw_mask : 1;
        unsigned int fixp_err_read_ub_ovflw_mask : 1;
        unsigned int fixp_err_write_l1_ovflw_mask : 1;
        unsigned int fixp_err_write_ub_ovflw_mask : 1;
        unsigned int fixp_err_fbuf_write_ovflw_mask : 1;
        unsigned int fixp_err_fbuf_read_ovflw_mask : 1;
        unsigned int sc_reg_parity_err_mask : 1;
        unsigned int mte_err_fifo_parity_mask : 1;
        unsigned int mte_err_waitset_mask : 1;
        unsigned int ccu_err_parity_err_mask : 1;
        unsigned int mte_err_cache_ecc_mask : 1;
        unsigned int cube_err_hset_cnt_unf_mask : 1;
        unsigned int cube_err_hset_cnt_ovf_mask : 1;
        unsigned int mte_err_instr_illegal_cfg_mask : 1;
        unsigned int mte_err_hebcd_mask : 1;
        unsigned int mte_err_hebce_mask : 1;
        unsigned int mte_err_waipp_mask : 1;
        unsigned int ccu_seq_err_mask : 1;
        unsigned int ccu_mpu_err_mask : 1;
        unsigned int ccu_lsu_err_mask : 1;
        unsigned int ccu_pb_ecc_err_mask : 1;
        unsigned int mte_ub_wr_ovflw_mask : 1;
        unsigned int mte_ub_rd_ovflw_mask : 1;
        unsigned int cube_illegal_instr_mask : 1;
        unsigned int ccu_safety_crc_err_mask : 1;
    } reg;
} SOC_NPU_AICORE_AIC_ERROR_MASK_3_UNION;
#endif
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_dc_tag_ecc_mask_START (0)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_dc_tag_ecc_mask_END (0)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_div0_fp_mask_START (1)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_div0_fp_mask_END (1)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_neg_sqrt_fp_mask_START (2)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_neg_sqrt_fp_mask_END (2)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_cnt_sw_bus_err_mask_START (3)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_cnt_sw_bus_err_mask_END (3)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_instr_addr_misal_mask_START (4)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_instr_addr_misal_mask_END (4)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_illegal_cfg_mask_START (5)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_illegal_cfg_mask_END (5)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_read_l0c_ovflw_mask_START (6)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_read_l0c_ovflw_mask_END (6)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_read_l1_ovflw_mask_START (7)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_read_l1_ovflw_mask_END (7)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_read_ub_ovflw_mask_START (8)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_read_ub_ovflw_mask_END (8)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_write_l1_ovflw_mask_START (9)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_write_l1_ovflw_mask_END (9)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_write_ub_ovflw_mask_START (10)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_write_ub_ovflw_mask_END (10)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_fbuf_write_ovflw_mask_START (11)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_fbuf_write_ovflw_mask_END (11)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_fbuf_read_ovflw_mask_START (12)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_fixp_err_fbuf_read_ovflw_mask_END (12)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_sc_reg_parity_err_mask_START (13)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_sc_reg_parity_err_mask_END (13)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_err_fifo_parity_mask_START (14)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_err_fifo_parity_mask_END (14)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_err_waitset_mask_START (15)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_err_waitset_mask_END (15)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_err_parity_err_mask_START (16)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_err_parity_err_mask_END (16)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_err_cache_ecc_mask_START (17)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_err_cache_ecc_mask_END (17)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_cube_err_hset_cnt_unf_mask_START (18)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_cube_err_hset_cnt_unf_mask_END (18)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_cube_err_hset_cnt_ovf_mask_START (19)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_cube_err_hset_cnt_ovf_mask_END (19)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_err_instr_illegal_cfg_mask_START (20)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_err_instr_illegal_cfg_mask_END (20)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_err_hebcd_mask_START (21)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_err_hebcd_mask_END (21)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_err_hebce_mask_START (22)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_err_hebce_mask_END (22)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_err_waipp_mask_START (23)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_err_waipp_mask_END (23)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_seq_err_mask_START (24)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_seq_err_mask_END (24)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_mpu_err_mask_START (25)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_mpu_err_mask_END (25)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_lsu_err_mask_START (26)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_lsu_err_mask_END (26)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_pb_ecc_err_mask_START (27)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_pb_ecc_err_mask_END (27)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_ub_wr_ovflw_mask_START (28)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_ub_wr_ovflw_mask_END (28)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_ub_rd_ovflw_mask_START (29)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_mte_ub_rd_ovflw_mask_END (29)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_cube_illegal_instr_mask_START (30)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_cube_illegal_instr_mask_END (30)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_safety_crc_err_mask_START (31)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_3_ccu_safety_crc_err_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ccu_bus_err_addr_0 : 32;
    } reg;
} SOC_NPU_AICORE_CCU_BUS_ERR_INFO_0_UNION;
#endif
#define SOC_NPU_AICORE_CCU_BUS_ERR_INFO_0_ccu_bus_err_addr_0_START (0)
#define SOC_NPU_AICORE_CCU_BUS_ERR_INFO_0_ccu_bus_err_addr_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ccu_bus_err_addr_1 : 16;
        unsigned int ccu_bus_err_type : 4;
        unsigned int reserved : 12;
    } reg;
} SOC_NPU_AICORE_CCU_BUS_ERR_INFO_1_UNION;
#endif
#define SOC_NPU_AICORE_CCU_BUS_ERR_INFO_1_ccu_bus_err_addr_1_START (0)
#define SOC_NPU_AICORE_CCU_BUS_ERR_INFO_1_ccu_bus_err_addr_1_END (15)
#define SOC_NPU_AICORE_CCU_BUS_ERR_INFO_1_ccu_bus_err_type_START (16)
#define SOC_NPU_AICORE_CCU_BUS_ERR_INFO_1_ccu_bus_err_type_END (19)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sc_cnt_sw_addr_0 : 32;
    } reg;
} SOC_NPU_AICORE_SC_BUS_ERR_INFO_0_UNION;
#endif
#define SOC_NPU_AICORE_SC_BUS_ERR_INFO_0_sc_cnt_sw_addr_0_START (0)
#define SOC_NPU_AICORE_SC_BUS_ERR_INFO_0_sc_cnt_sw_addr_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sc_cnt_sw_addr_1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_SC_BUS_ERR_INFO_1_UNION;
#endif
#define SOC_NPU_AICORE_SC_BUS_ERR_INFO_1_sc_cnt_sw_addr_1_START (0)
#define SOC_NPU_AICORE_SC_BUS_ERR_INFO_1_sc_cnt_sw_addr_1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mte_timeout : 1;
        unsigned int mte_ub_rd_cflt : 1;
        unsigned int mte_ub_wr_cflt : 1;
        unsigned int mte_ktable_wr_addr_overflow : 1;
        unsigned int mte_ktable_rd_addr_overflow : 1;
        unsigned int ccu_ub_rd_cflt : 1;
        unsigned int ccu_ub_wr_cflt : 1;
        unsigned int ccu_ub_overflow_err : 1;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_AICORE_AIC_ERROR_4_UNION;
#endif
#define SOC_NPU_AICORE_AIC_ERROR_4_mte_timeout_START (0)
#define SOC_NPU_AICORE_AIC_ERROR_4_mte_timeout_END (0)
#define SOC_NPU_AICORE_AIC_ERROR_4_mte_ub_rd_cflt_START (1)
#define SOC_NPU_AICORE_AIC_ERROR_4_mte_ub_rd_cflt_END (1)
#define SOC_NPU_AICORE_AIC_ERROR_4_mte_ub_wr_cflt_START (2)
#define SOC_NPU_AICORE_AIC_ERROR_4_mte_ub_wr_cflt_END (2)
#define SOC_NPU_AICORE_AIC_ERROR_4_mte_ktable_wr_addr_overflow_START (3)
#define SOC_NPU_AICORE_AIC_ERROR_4_mte_ktable_wr_addr_overflow_END (3)
#define SOC_NPU_AICORE_AIC_ERROR_4_mte_ktable_rd_addr_overflow_START (4)
#define SOC_NPU_AICORE_AIC_ERROR_4_mte_ktable_rd_addr_overflow_END (4)
#define SOC_NPU_AICORE_AIC_ERROR_4_ccu_ub_rd_cflt_START (5)
#define SOC_NPU_AICORE_AIC_ERROR_4_ccu_ub_rd_cflt_END (5)
#define SOC_NPU_AICORE_AIC_ERROR_4_ccu_ub_wr_cflt_START (6)
#define SOC_NPU_AICORE_AIC_ERROR_4_ccu_ub_wr_cflt_END (6)
#define SOC_NPU_AICORE_AIC_ERROR_4_ccu_ub_overflow_err_START (7)
#define SOC_NPU_AICORE_AIC_ERROR_4_ccu_ub_overflow_err_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mte_timeout_mask : 1;
        unsigned int mte_ub_rd_cflt_mask : 1;
        unsigned int mte_ub_wr_cflt_mask : 1;
        unsigned int mte_ktable_wr_addr_overflow_mask : 1;
        unsigned int mte_ktable_rd_addr_overflow_mask : 1;
        unsigned int ccu_ub_rd_cflt_mask : 1;
        unsigned int ccu_ub_wr_cflt_mask : 1;
        unsigned int ccu_ub_overflow_err_mask : 1;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_AICORE_AIC_ERROR_MASK_4_UNION;
#endif
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_mte_timeout_mask_START (0)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_mte_timeout_mask_END (0)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_mte_ub_rd_cflt_mask_START (1)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_mte_ub_rd_cflt_mask_END (1)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_mte_ub_wr_cflt_mask_START (2)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_mte_ub_wr_cflt_mask_END (2)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_mte_ktable_wr_addr_overflow_mask_START (3)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_mte_ktable_wr_addr_overflow_mask_END (3)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_mte_ktable_rd_addr_overflow_mask_START (4)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_mte_ktable_rd_addr_overflow_mask_END (4)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_ccu_ub_rd_cflt_mask_START (5)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_ccu_ub_rd_cflt_mask_END (5)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_ccu_ub_wr_cflt_mask_START (6)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_ccu_ub_wr_cflt_mask_END (6)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_ccu_ub_overflow_err_mask_START (7)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_4_ccu_ub_overflow_err_mask_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int fixp_err_pc : 8;
        unsigned int fixp_err_addr : 16;
        unsigned int fixp_err_type : 4;
        unsigned int reserved : 4;
    } reg;
} SOC_NPU_AICORE_FIXP_ERR_INFO_UNION;
#endif
#define SOC_NPU_AICORE_FIXP_ERR_INFO_fixp_err_pc_START (0)
#define SOC_NPU_AICORE_FIXP_ERR_INFO_fixp_err_pc_END (7)
#define SOC_NPU_AICORE_FIXP_ERR_INFO_fixp_err_addr_START (8)
#define SOC_NPU_AICORE_FIXP_ERR_INFO_fixp_err_addr_END (23)
#define SOC_NPU_AICORE_FIXP_ERR_INFO_fixp_err_type_START (24)
#define SOC_NPU_AICORE_FIXP_ERR_INFO_fixp_err_type_END (27)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_data_excpt_mte : 1;
        unsigned int vec_data_excpt_su : 1;
        unsigned int vec_data_excpt_vec : 1;
        unsigned int vec_instr_timeout : 1;
        unsigned int vec_instrs_undef : 1;
        unsigned int vec_instr_ill_cfg : 1;
        unsigned int vec_instr_misalign : 1;
        unsigned int vec_instr_ill_mask : 1;
        unsigned int vec_instr_ill_sqzn : 1;
        unsigned int vec_ub_addr_wrap_around : 1;
        unsigned int vec_ub_ecc_mberr : 1;
        unsigned int vec_idata_inf_nan : 1;
        unsigned int vec_div_by_zero : 1;
        unsigned int vec_valu_neg_ln : 1;
        unsigned int vec_valu_neg_sqrt : 1;
        unsigned int vec_vci_idata_out_range : 1;
        unsigned int vec_ill_vloop_op : 1;
        unsigned int vec_ill_vloop_sreg : 1;
        unsigned int vec_ld_num_mismatch : 1;
        unsigned int vec_st_num_mismatch : 1;
        unsigned int vec_ex_num_mismatch : 1;
        unsigned int vec_ld_num_exceed_limit : 1;
        unsigned int vec_st_num_exceed_limit : 1;
        unsigned int vec_ill_instr_padding : 1;
        unsigned int vec_ill_vga_vpd_order : 1;
        unsigned int vec_ic_ecc_err : 1;
        unsigned int vec_biu_resp_err : 1;
        unsigned int vec_pb_ecc_mberr : 1;
        unsigned int vec_pb_read_no_resp : 1;
        unsigned int vec_valu_ill_issue : 1;
        unsigned int vec_err_parity_err : 1;
        unsigned int reserved : 1;
    } reg;
} SOC_NPU_AICORE_AIC_ERROR_5_UNION;
#endif
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_data_excpt_mte_START (0)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_data_excpt_mte_END (0)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_data_excpt_su_START (1)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_data_excpt_su_END (1)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_data_excpt_vec_START (2)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_data_excpt_vec_END (2)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_instr_timeout_START (3)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_instr_timeout_END (3)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_instrs_undef_START (4)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_instrs_undef_END (4)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_instr_ill_cfg_START (5)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_instr_ill_cfg_END (5)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_instr_misalign_START (6)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_instr_misalign_END (6)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_instr_ill_mask_START (7)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_instr_ill_mask_END (7)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_instr_ill_sqzn_START (8)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_instr_ill_sqzn_END (8)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ub_addr_wrap_around_START (9)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ub_addr_wrap_around_END (9)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ub_ecc_mberr_START (10)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ub_ecc_mberr_END (10)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_idata_inf_nan_START (11)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_idata_inf_nan_END (11)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_div_by_zero_START (12)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_div_by_zero_END (12)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_valu_neg_ln_START (13)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_valu_neg_ln_END (13)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_valu_neg_sqrt_START (14)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_valu_neg_sqrt_END (14)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_vci_idata_out_range_START (15)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_vci_idata_out_range_END (15)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ill_vloop_op_START (16)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ill_vloop_op_END (16)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ill_vloop_sreg_START (17)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ill_vloop_sreg_END (17)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ld_num_mismatch_START (18)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ld_num_mismatch_END (18)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_st_num_mismatch_START (19)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_st_num_mismatch_END (19)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ex_num_mismatch_START (20)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ex_num_mismatch_END (20)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ld_num_exceed_limit_START (21)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ld_num_exceed_limit_END (21)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_st_num_exceed_limit_START (22)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_st_num_exceed_limit_END (22)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ill_instr_padding_START (23)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ill_instr_padding_END (23)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ill_vga_vpd_order_START (24)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ill_vga_vpd_order_END (24)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ic_ecc_err_START (25)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_ic_ecc_err_END (25)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_biu_resp_err_START (26)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_biu_resp_err_END (26)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_pb_ecc_mberr_START (27)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_pb_ecc_mberr_END (27)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_pb_read_no_resp_START (28)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_pb_read_no_resp_END (28)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_valu_ill_issue_START (29)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_valu_ill_issue_END (29)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_err_parity_err_START (30)
#define SOC_NPU_AICORE_AIC_ERROR_5_vec_err_parity_err_END (30)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_data_excpt_mte_mask : 1;
        unsigned int vec_data_excpt_su_mask : 1;
        unsigned int vec_data_excpt_vec_mask : 1;
        unsigned int vec_instr_timeout_mask : 1;
        unsigned int vec_instrs_undef_mask : 1;
        unsigned int vec_instr_ill_cfg_mask : 1;
        unsigned int vec_instr_misalign_mask : 1;
        unsigned int vec_instr_ill_mask_mask : 1;
        unsigned int vec_instr_ill_sqzn_mask : 1;
        unsigned int vec_ub_addr_wrap_around_mask : 1;
        unsigned int vec_ub_ecc_mberr_mask : 1;
        unsigned int vec_idata_inf_nan_mask : 1;
        unsigned int vec_div_by_zero_mask : 1;
        unsigned int vec_valu_neg_ln_mask : 1;
        unsigned int vec_valu_neg_sqrt_mask : 1;
        unsigned int vec_vci_idata_out_range_mask : 1;
        unsigned int vec_ill_vloop_op_mask : 1;
        unsigned int vec_ill_vloop_sreg_mask : 1;
        unsigned int vec_ld_num_mismatch_mask : 1;
        unsigned int vec_st_num_mismatch_mask : 1;
        unsigned int vec_ex_num_mismatch_mask : 1;
        unsigned int vec_ld_num_exceed_limit_mask : 1;
        unsigned int vec_st_num_exceed_limit_mask : 1;
        unsigned int vec_ill_instr_padding_mask : 1;
        unsigned int vec_ill_vga_vpd_order_mask : 1;
        unsigned int vec_ic_ecc_err_mask : 1;
        unsigned int vec_biu_resp_err_mask : 1;
        unsigned int vec_pb_ecc_mberr_mask : 1;
        unsigned int vec_pb_read_no_resp_mask : 1;
        unsigned int vec_valu_ill_issue_mask : 1;
        unsigned int vec_err_parity_err_mask : 1;
        unsigned int reserved : 1;
    } reg;
} SOC_NPU_AICORE_AIC_ERROR_MASK_5_UNION;
#endif
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_data_excpt_mte_mask_START (0)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_data_excpt_mte_mask_END (0)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_data_excpt_su_mask_START (1)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_data_excpt_su_mask_END (1)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_data_excpt_vec_mask_START (2)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_data_excpt_vec_mask_END (2)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_instr_timeout_mask_START (3)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_instr_timeout_mask_END (3)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_instrs_undef_mask_START (4)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_instrs_undef_mask_END (4)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_instr_ill_cfg_mask_START (5)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_instr_ill_cfg_mask_END (5)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_instr_misalign_mask_START (6)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_instr_misalign_mask_END (6)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_instr_ill_mask_mask_START (7)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_instr_ill_mask_mask_END (7)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_instr_ill_sqzn_mask_START (8)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_instr_ill_sqzn_mask_END (8)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ub_addr_wrap_around_mask_START (9)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ub_addr_wrap_around_mask_END (9)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ub_ecc_mberr_mask_START (10)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ub_ecc_mberr_mask_END (10)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_idata_inf_nan_mask_START (11)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_idata_inf_nan_mask_END (11)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_div_by_zero_mask_START (12)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_div_by_zero_mask_END (12)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_valu_neg_ln_mask_START (13)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_valu_neg_ln_mask_END (13)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_valu_neg_sqrt_mask_START (14)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_valu_neg_sqrt_mask_END (14)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_vci_idata_out_range_mask_START (15)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_vci_idata_out_range_mask_END (15)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ill_vloop_op_mask_START (16)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ill_vloop_op_mask_END (16)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ill_vloop_sreg_mask_START (17)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ill_vloop_sreg_mask_END (17)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ld_num_mismatch_mask_START (18)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ld_num_mismatch_mask_END (18)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_st_num_mismatch_mask_START (19)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_st_num_mismatch_mask_END (19)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ex_num_mismatch_mask_START (20)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ex_num_mismatch_mask_END (20)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ld_num_exceed_limit_mask_START (21)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ld_num_exceed_limit_mask_END (21)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_st_num_exceed_limit_mask_START (22)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_st_num_exceed_limit_mask_END (22)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ill_instr_padding_mask_START (23)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ill_instr_padding_mask_END (23)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ill_vga_vpd_order_mask_START (24)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ill_vga_vpd_order_mask_END (24)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ic_ecc_err_mask_START (25)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_ic_ecc_err_mask_END (25)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_biu_resp_err_mask_START (26)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_biu_resp_err_mask_END (26)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_pb_ecc_mberr_mask_START (27)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_pb_ecc_mberr_mask_END (27)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_pb_read_no_resp_mask_START (28)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_pb_read_no_resp_mask_END (28)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_valu_ill_issue_mask_START (29)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_valu_ill_issue_mask_END (29)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_err_parity_err_mask_START (30)
#define SOC_NPU_AICORE_AIC_ERROR_MASK_5_vec_err_parity_err_mask_END (30)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_err_instr_pc_rng : 8;
        unsigned int vec_err_instr_opcode_rng : 6;
        unsigned int reserved : 18;
    } reg;
} SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_0_UNION;
#endif
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_0_vec_err_instr_pc_rng_START (0)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_0_vec_err_instr_pc_rng_END (7)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_0_vec_err_instr_opcode_rng_START (8)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_0_vec_err_instr_opcode_rng_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_err_lpu_instr_pc_rng_0 : 32;
    } reg;
} SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_1_UNION;
#endif
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_1_vec_err_lpu_instr_pc_rng_0_START (0)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_1_vec_err_lpu_instr_pc_rng_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_err_lpu_instr_pc_rng_1 : 16;
        unsigned int reserved : 14;
        unsigned int vec_err_lpu_gather_d_rng : 1;
        unsigned int vec_err_lpu_instr_rng : 1;
    } reg;
} SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_2_UNION;
#endif
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_2_vec_err_lpu_instr_pc_rng_1_START (0)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_2_vec_err_lpu_instr_pc_rng_1_END (15)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_2_vec_err_lpu_gather_d_rng_START (30)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_2_vec_err_lpu_gather_d_rng_END (30)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_2_vec_err_lpu_instr_rng_START (31)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_2_vec_err_lpu_instr_rng_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_err_lpu_loop_i0_rng : 16;
        unsigned int vec_err_lpu_loop_i1_rng : 16;
    } reg;
} SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_3_UNION;
#endif
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_3_vec_err_lpu_loop_i0_rng_START (0)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_3_vec_err_lpu_loop_i0_rng_END (15)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_3_vec_err_lpu_loop_i1_rng_START (16)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_3_vec_err_lpu_loop_i1_rng_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_err_lpu_loop_i2_rng : 16;
        unsigned int vec_err_lpu_loop_i3_rng : 16;
    } reg;
} SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_4_UNION;
#endif
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_4_vec_err_lpu_loop_i2_rng_START (0)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_4_vec_err_lpu_loop_i2_rng_END (15)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_4_vec_err_lpu_loop_i3_rng_START (16)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_4_vec_err_lpu_loop_i3_rng_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_ub_ecc_sberr_addr_rng : 19;
        unsigned int reserved : 13;
    } reg;
} SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_5_UNION;
#endif
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_5_vec_ub_ecc_sberr_addr_rng_START (0)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_5_vec_ub_ecc_sberr_addr_rng_END (18)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_ub_ecc_mberr_addr_rng_0 : 19;
        unsigned int vec_pb_ecc_mberr_addr_rng : 10;
        unsigned int reserved : 3;
    } reg;
} SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_6_UNION;
#endif
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_6_vec_ub_ecc_mberr_addr_rng_0_START (0)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_6_vec_ub_ecc_mberr_addr_rng_0_END (18)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_6_vec_pb_ecc_mberr_addr_rng_START (19)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_6_vec_pb_ecc_mberr_addr_rng_END (28)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_ub_ecc_mberr_addr_rng_1 : 15;
        unsigned int reserved : 17;
    } reg;
} SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_7_UNION;
#endif
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_7_vec_ub_ecc_mberr_addr_rng_1_START (0)
#define SOC_NPU_AICORE_AIC_VEC_210_ERR_INFO_7_vec_ub_ecc_mberr_addr_rng_1_END (14)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int su_pb_ecc_1bit_addr : 10;
        unsigned int mte_warn_cache_ecc_1bit_addr : 10;
        unsigned int reserved : 12;
    } reg;
} SOC_NPU_AICORE_SU_MTE_ECC_1BIT_ERR_UNION;
#endif
#define SOC_NPU_AICORE_SU_MTE_ECC_1BIT_ERR_su_pb_ecc_1bit_addr_START (0)
#define SOC_NPU_AICORE_SU_MTE_ECC_1BIT_ERR_su_pb_ecc_1bit_addr_END (9)
#define SOC_NPU_AICORE_SU_MTE_ECC_1BIT_ERR_mte_warn_cache_ecc_1bit_addr_START (10)
#define SOC_NPU_AICORE_SU_MTE_ECC_1BIT_ERR_mte_warn_cache_ecc_1bit_addr_END (19)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ccu_warn_dc_tag_ecc_1bit_addr : 7;
        unsigned int reserved_0 : 9;
        unsigned int ccu_warn_dc_data_ecc_1bit_addr : 9;
        unsigned int reserved_1 : 7;
    } reg;
} SOC_NPU_AICORE_SU_DC_ECC_1BIT_ERR_INFO_UNION;
#endif
#define SOC_NPU_AICORE_SU_DC_ECC_1BIT_ERR_INFO_ccu_warn_dc_tag_ecc_1bit_addr_START (0)
#define SOC_NPU_AICORE_SU_DC_ECC_1BIT_ERR_INFO_ccu_warn_dc_tag_ecc_1bit_addr_END (6)
#define SOC_NPU_AICORE_SU_DC_ECC_1BIT_ERR_INFO_ccu_warn_dc_data_ecc_1bit_addr_START (16)
#define SOC_NPU_AICORE_SU_DC_ECC_1BIT_ERR_INFO_ccu_warn_dc_data_ecc_1bit_addr_END (24)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int warn_int_ovfl : 1;
        unsigned int warn_fp_ovfl : 1;
        unsigned int warn_fp_undfl : 1;
        unsigned int warn_neg_err : 1;
        unsigned int warn_conv_ovfl : 1;
        unsigned int warn_conv_undfl : 1;
        unsigned int warn_cube_acc_ovfl : 1;
        unsigned int warn_cube_acc_undfl : 1;
        unsigned int warn_aipp_f16_ovfl : 1;
        unsigned int warn_scalar_nan_inf : 1;
        unsigned int warn_vec_nan_inf : 1;
        unsigned int warn_cube_nan_inf : 1;
        unsigned int warn_vec_sqrt_neg : 1;
        unsigned int warn_vec_ln_neg : 1;
        unsigned int warn_vec_nan_err : 1;
        unsigned int warn_vec_div0_err : 1;
        unsigned int warn_l0abc_nan_inf : 1;
        unsigned int warn_scalar_sqrt_neg : 1;
        unsigned int warn_scalar_div0 : 1;
        unsigned int warn_atomic_ovfl : 1;
        unsigned int warn_atomic_inf : 1;
        unsigned int warn_atomic_src_nan : 1;
        unsigned int warn_atomic_des_nan : 1;
        unsigned int warn_atomic_src_des_nan : 1;
        unsigned int reserved : 8;
    } reg;
} SOC_NPU_AICORE_AIC_WARN_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_int_ovfl_START (0)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_int_ovfl_END (0)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_fp_ovfl_START (1)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_fp_ovfl_END (1)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_fp_undfl_START (2)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_fp_undfl_END (2)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_neg_err_START (3)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_neg_err_END (3)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_conv_ovfl_START (4)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_conv_ovfl_END (4)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_conv_undfl_START (5)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_conv_undfl_END (5)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_cube_acc_ovfl_START (6)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_cube_acc_ovfl_END (6)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_cube_acc_undfl_START (7)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_cube_acc_undfl_END (7)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_aipp_f16_ovfl_START (8)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_aipp_f16_ovfl_END (8)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_scalar_nan_inf_START (9)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_scalar_nan_inf_END (9)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_vec_nan_inf_START (10)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_vec_nan_inf_END (10)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_cube_nan_inf_START (11)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_cube_nan_inf_END (11)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_vec_sqrt_neg_START (12)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_vec_sqrt_neg_END (12)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_vec_ln_neg_START (13)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_vec_ln_neg_END (13)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_vec_nan_err_START (14)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_vec_nan_err_END (14)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_vec_div0_err_START (15)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_vec_div0_err_END (15)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_l0abc_nan_inf_START (16)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_l0abc_nan_inf_END (16)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_scalar_sqrt_neg_START (17)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_scalar_sqrt_neg_END (17)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_scalar_div0_START (18)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_scalar_div0_END (18)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_atomic_ovfl_START (19)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_atomic_ovfl_END (19)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_atomic_inf_START (20)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_atomic_inf_END (20)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_atomic_src_nan_START (21)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_atomic_src_nan_END (21)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_atomic_des_nan_START (22)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_atomic_des_nan_END (22)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_atomic_src_des_nan_START (23)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_warn_atomic_src_des_nan_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int warn_int_ovfl_mask : 1;
        unsigned int warn_fp_ovfl_mask : 1;
        unsigned int warn_fp_undfl_mask : 1;
        unsigned int warn_neg_err_mask : 1;
        unsigned int warn_conv_ovfl_mask : 1;
        unsigned int warn_conv_undfl_mask : 1;
        unsigned int warn_cube_acc_ovfl_mask : 1;
        unsigned int warn_cube_acc_undfl_mask : 1;
        unsigned int warn_aipp_f16_ovfl_mask : 1;
        unsigned int warn_scalar_nan_inf_mask : 1;
        unsigned int warn_vec_nan_inf_mask : 1;
        unsigned int warn_cube_nan_inf_mask : 1;
        unsigned int warn_vec_sqrt_neg_mask : 1;
        unsigned int warn_vec_ln_neg_mask : 1;
        unsigned int warn_vec_nan_err_mask : 1;
        unsigned int warn_vec_div0_err_mask : 1;
        unsigned int warn_l0abc_nan_inf_mask : 1;
        unsigned int warn_scalar_sqrt_neg_mask : 1;
        unsigned int warn_scalar_div0_mask : 1;
        unsigned int warn_atomic_ovfl_mask : 1;
        unsigned int warn_atomic_inf_mask : 1;
        unsigned int warn_atomic_src_nan_mask : 1;
        unsigned int warn_atomic_des_nan_mask : 1;
        unsigned int warn_atomic_src_des_nan_mask : 1;
        unsigned int reserved : 8;
    } reg;
} SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_UNION;
#endif
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_int_ovfl_mask_START (0)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_int_ovfl_mask_END (0)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_fp_ovfl_mask_START (1)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_fp_ovfl_mask_END (1)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_fp_undfl_mask_START (2)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_fp_undfl_mask_END (2)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_neg_err_mask_START (3)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_neg_err_mask_END (3)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_conv_ovfl_mask_START (4)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_conv_ovfl_mask_END (4)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_conv_undfl_mask_START (5)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_conv_undfl_mask_END (5)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_cube_acc_ovfl_mask_START (6)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_cube_acc_ovfl_mask_END (6)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_cube_acc_undfl_mask_START (7)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_cube_acc_undfl_mask_END (7)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_aipp_f16_ovfl_mask_START (8)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_aipp_f16_ovfl_mask_END (8)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_scalar_nan_inf_mask_START (9)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_scalar_nan_inf_mask_END (9)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_vec_nan_inf_mask_START (10)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_vec_nan_inf_mask_END (10)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_cube_nan_inf_mask_START (11)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_cube_nan_inf_mask_END (11)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_vec_sqrt_neg_mask_START (12)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_vec_sqrt_neg_mask_END (12)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_vec_ln_neg_mask_START (13)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_vec_ln_neg_mask_END (13)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_vec_nan_err_mask_START (14)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_vec_nan_err_mask_END (14)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_vec_div0_err_mask_START (15)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_vec_div0_err_mask_END (15)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_l0abc_nan_inf_mask_START (16)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_l0abc_nan_inf_mask_END (16)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_scalar_sqrt_neg_mask_START (17)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_scalar_sqrt_neg_mask_END (17)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_scalar_div0_mask_START (18)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_scalar_div0_mask_END (18)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_atomic_ovfl_mask_START (19)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_atomic_ovfl_mask_END (19)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_atomic_inf_mask_START (20)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_atomic_inf_mask_END (20)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_atomic_src_nan_mask_START (21)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_atomic_src_nan_mask_END (21)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_atomic_des_nan_mask_START (22)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_atomic_des_nan_mask_END (22)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_atomic_src_des_nan_mask_START (23)
#define SOC_NPU_AICORE_AIC_WARN_STATUS_MASK_warn_atomic_src_des_nan_mask_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pct_en : 1;
        unsigned int pct_user_profile_mode : 1;
        unsigned int pct_loop_instr_en : 1;
        unsigned int pct_timestamp_gray : 1;
        unsigned int pct_timestamp_en_dly : 4;
        unsigned int pct_ctrl_instrs_single_issue : 1;
        unsigned int pct_ctrl_reserved_0 : 23;
    } reg;
} SOC_NPU_AICORE_PCT_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_PCT_CTRL_0_pct_en_START (0)
#define SOC_NPU_AICORE_PCT_CTRL_0_pct_en_END (0)
#define SOC_NPU_AICORE_PCT_CTRL_0_pct_user_profile_mode_START (1)
#define SOC_NPU_AICORE_PCT_CTRL_0_pct_user_profile_mode_END (1)
#define SOC_NPU_AICORE_PCT_CTRL_0_pct_loop_instr_en_START (2)
#define SOC_NPU_AICORE_PCT_CTRL_0_pct_loop_instr_en_END (2)
#define SOC_NPU_AICORE_PCT_CTRL_0_pct_timestamp_gray_START (3)
#define SOC_NPU_AICORE_PCT_CTRL_0_pct_timestamp_gray_END (3)
#define SOC_NPU_AICORE_PCT_CTRL_0_pct_timestamp_en_dly_START (4)
#define SOC_NPU_AICORE_PCT_CTRL_0_pct_timestamp_en_dly_END (7)
#define SOC_NPU_AICORE_PCT_CTRL_0_pct_ctrl_instrs_single_issue_START (8)
#define SOC_NPU_AICORE_PCT_CTRL_0_pct_ctrl_instrs_single_issue_END (8)
#define SOC_NPU_AICORE_PCT_CTRL_0_pct_ctrl_reserved_0_START (9)
#define SOC_NPU_AICORE_PCT_CTRL_0_pct_ctrl_reserved_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pct_ctrl_reserved_1 : 32;
    } reg;
} SOC_NPU_AICORE_PCT_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_PCT_CTRL_1_pct_ctrl_reserved_1_START (0)
#define SOC_NPU_AICORE_PCT_CTRL_1_pct_ctrl_reserved_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pct_overflow : 1;
        unsigned int pct_done : 1;
        unsigned int pct_buf_err : 1;
        unsigned int pct_warning : 1;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_AICORE_PCT_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_PCT_STATUS_pct_overflow_START (0)
#define SOC_NPU_AICORE_PCT_STATUS_pct_overflow_END (0)
#define SOC_NPU_AICORE_PCT_STATUS_pct_done_START (1)
#define SOC_NPU_AICORE_PCT_STATUS_pct_done_END (1)
#define SOC_NPU_AICORE_PCT_STATUS_pct_buf_err_START (2)
#define SOC_NPU_AICORE_PCT_STATUS_pct_buf_err_END (2)
#define SOC_NPU_AICORE_PCT_STATUS_pct_warning_START (3)
#define SOC_NPU_AICORE_PCT_STATUS_pct_warning_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pct_num_entries : 10;
        unsigned int reserved : 22;
    } reg;
} SOC_NPU_AICORE_PCT_NUM_ENTRIES_UNION;
#endif
#define SOC_NPU_AICORE_PCT_NUM_ENTRIES_pct_num_entries_START (0)
#define SOC_NPU_AICORE_PCT_NUM_ENTRIES_pct_num_entries_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pct_start_cnt_cyc_0 : 32;
    } reg;
} SOC_NPU_AICORE_PCT_START_CNT_CYC_0_UNION;
#endif
#define SOC_NPU_AICORE_PCT_START_CNT_CYC_0_pct_start_cnt_cyc_0_START (0)
#define SOC_NPU_AICORE_PCT_START_CNT_CYC_0_pct_start_cnt_cyc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pct_start_cnt_cyc_1 : 32;
    } reg;
} SOC_NPU_AICORE_PCT_START_CNT_CYC_1_UNION;
#endif
#define SOC_NPU_AICORE_PCT_START_CNT_CYC_1_pct_start_cnt_cyc_1_START (0)
#define SOC_NPU_AICORE_PCT_START_CNT_CYC_1_pct_start_cnt_cyc_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pct_stop_cnt_cyc_0 : 32;
    } reg;
} SOC_NPU_AICORE_PCT_STOP_CNT_CYC_0_UNION;
#endif
#define SOC_NPU_AICORE_PCT_STOP_CNT_CYC_0_pct_stop_cnt_cyc_0_START (0)
#define SOC_NPU_AICORE_PCT_STOP_CNT_CYC_0_pct_stop_cnt_cyc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pct_stop_cnt_cyc_1 : 32;
    } reg;
} SOC_NPU_AICORE_PCT_STOP_CNT_CYC_1_UNION;
#endif
#define SOC_NPU_AICORE_PCT_STOP_CNT_CYC_1_pct_stop_cnt_cyc_1_START (0)
#define SOC_NPU_AICORE_PCT_STOP_CNT_CYC_1_pct_stop_cnt_cyc_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pct_ov_timestamp_0 : 32;
    } reg;
} SOC_NPU_AICORE_PCT_OV_TIMESTAMP_0_UNION;
#endif
#define SOC_NPU_AICORE_PCT_OV_TIMESTAMP_0_pct_ov_timestamp_0_START (0)
#define SOC_NPU_AICORE_PCT_OV_TIMESTAMP_0_pct_ov_timestamp_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pct_ov_timestamp_1 : 32;
    } reg;
} SOC_NPU_AICORE_PCT_OV_TIMESTAMP_1_UNION;
#endif
#define SOC_NPU_AICORE_PCT_OV_TIMESTAMP_1_pct_ov_timestamp_1_START (0)
#define SOC_NPU_AICORE_PCT_OV_TIMESTAMP_1_pct_ov_timestamp_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_wb_mrg_disable : 1;
        unsigned int vec_vms4_chicken_en : 1;
        unsigned int vec_col2img_cflt_chk_en : 1;
        unsigned int vec_instr_fusion_disable : 1;
        unsigned int vec_glb_active_en : 1;
        unsigned int vec_ub_random_rd_en : 1;
        unsigned int vec_fast_csw_mask : 1;
        unsigned int vec_warm_up_en : 1;
        unsigned int vec_warm_up_ramp_cyc : 8;
        unsigned int vec_warm_up_lane_num : 5;
        unsigned int vec_fast_csw_pid : 1;
        unsigned int vec_peek_entry_disab : 1;
        unsigned int vec_err_disab : 1;
        unsigned int vec_ifu_idle_mode : 1;
        unsigned int vec_ldst_warm_up_en : 1;
        unsigned int vec_ex_idle_warm_up_en : 1;
        unsigned int reserved : 5;
    } reg;
} SOC_NPU_AICORE_VEC_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_wb_mrg_disable_START (0)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_wb_mrg_disable_END (0)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_vms4_chicken_en_START (1)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_vms4_chicken_en_END (1)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_col2img_cflt_chk_en_START (2)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_col2img_cflt_chk_en_END (2)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_instr_fusion_disable_START (3)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_instr_fusion_disable_END (3)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_glb_active_en_START (4)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_glb_active_en_END (4)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_ub_random_rd_en_START (5)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_ub_random_rd_en_END (5)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_fast_csw_mask_START (6)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_fast_csw_mask_END (6)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_warm_up_en_START (7)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_warm_up_en_END (7)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_warm_up_ramp_cyc_START (8)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_warm_up_ramp_cyc_END (15)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_warm_up_lane_num_START (16)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_warm_up_lane_num_END (20)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_fast_csw_pid_START (21)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_fast_csw_pid_END (21)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_peek_entry_disab_START (22)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_peek_entry_disab_END (22)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_err_disab_START (23)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_err_disab_END (23)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_ifu_idle_mode_START (24)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_ifu_idle_mode_END (24)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_ldst_warm_up_en_START (25)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_ldst_warm_up_en_END (25)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_ex_idle_warm_up_en_START (26)
#define SOC_NPU_AICORE_VEC_CTRL_0_vec_ex_idle_warm_up_en_END (26)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_dummy_data0 : 8;
        unsigned int vec_dummy_data1 : 8;
        unsigned int vec_idle_guard_cyc : 8;
        unsigned int vec_final_warm_up_cyc : 8;
    } reg;
} SOC_NPU_AICORE_VEC_DUMMY_0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_DUMMY_0_vec_dummy_data0_START (0)
#define SOC_NPU_AICORE_VEC_DUMMY_0_vec_dummy_data0_END (7)
#define SOC_NPU_AICORE_VEC_DUMMY_0_vec_dummy_data1_START (8)
#define SOC_NPU_AICORE_VEC_DUMMY_0_vec_dummy_data1_END (15)
#define SOC_NPU_AICORE_VEC_DUMMY_0_vec_idle_guard_cyc_START (16)
#define SOC_NPU_AICORE_VEC_DUMMY_0_vec_idle_guard_cyc_END (23)
#define SOC_NPU_AICORE_VEC_DUMMY_0_vec_final_warm_up_cyc_START (24)
#define SOC_NPU_AICORE_VEC_DUMMY_0_vec_final_warm_up_cyc_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_runtime_thr : 20;
        unsigned int reserved : 12;
    } reg;
} SOC_NPU_AICORE_VEC_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_VEC_CTRL_1_vec_runtime_thr_START (0)
#define SOC_NPU_AICORE_VEC_CTRL_1_vec_runtime_thr_END (19)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_single_commit_mode_en : 1;
        unsigned int reserved : 30;
        unsigned int vec_clr_vld : 1;
    } reg;
} SOC_NPU_AICORE_VEC_CTRL_2_UNION;
#endif
#define SOC_NPU_AICORE_VEC_CTRL_2_vec_single_commit_mode_en_START (0)
#define SOC_NPU_AICORE_VEC_CTRL_2_vec_single_commit_mode_en_END (0)
#define SOC_NPU_AICORE_VEC_CTRL_2_vec_clr_vld_START (31)
#define SOC_NPU_AICORE_VEC_CTRL_2_vec_clr_vld_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_dbg_done : 1;
        unsigned int vec_dbg_rdy : 1;
        unsigned int vec_clear_done : 1;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_AICORE_VEC_RC_CTRL_UNION;
#endif
#define SOC_NPU_AICORE_VEC_RC_CTRL_vec_dbg_done_START (0)
#define SOC_NPU_AICORE_VEC_RC_CTRL_vec_dbg_done_END (0)
#define SOC_NPU_AICORE_VEC_RC_CTRL_vec_dbg_rdy_START (1)
#define SOC_NPU_AICORE_VEC_RC_CTRL_vec_dbg_rdy_END (1)
#define SOC_NPU_AICORE_VEC_RC_CTRL_vec_clear_done_START (2)
#define SOC_NPU_AICORE_VEC_RC_CTRL_vec_clear_done_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_reserved_reg00_0 : 32;
    } reg;
} SOC_NPU_AICORE_VEC_RESERVED_REG00_0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_RESERVED_REG00_0_vec_reserved_reg00_0_START (0)
#define SOC_NPU_AICORE_VEC_RESERVED_REG00_0_vec_reserved_reg00_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_reserved_reg00_1 : 32;
    } reg;
} SOC_NPU_AICORE_VEC_RESERVED_REG00_1_UNION;
#endif
#define SOC_NPU_AICORE_VEC_RESERVED_REG00_1_vec_reserved_reg00_1_START (0)
#define SOC_NPU_AICORE_VEC_RESERVED_REG00_1_vec_reserved_reg00_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_reserved_reg01_0 : 32;
    } reg;
} SOC_NPU_AICORE_VEC_RESERVED_REG01_0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_RESERVED_REG01_0_vec_reserved_reg01_0_START (0)
#define SOC_NPU_AICORE_VEC_RESERVED_REG01_0_vec_reserved_reg01_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_reserved_reg01_1 : 32;
    } reg;
} SOC_NPU_AICORE_VEC_RESERVED_REG01_1_UNION;
#endif
#define SOC_NPU_AICORE_VEC_RESERVED_REG01_1_vec_reserved_reg01_1_START (0)
#define SOC_NPU_AICORE_VEC_RESERVED_REG01_1_vec_reserved_reg01_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cube_reserved_reg00_0 : 32;
    } reg;
} SOC_NPU_AICORE_CUBE_RESERVED_REG00_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_RESERVED_REG00_0_cube_reserved_reg00_0_START (0)
#define SOC_NPU_AICORE_CUBE_RESERVED_REG00_0_cube_reserved_reg00_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cube_reserved_reg00_1 : 32;
    } reg;
} SOC_NPU_AICORE_CUBE_RESERVED_REG00_1_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_RESERVED_REG00_1_cube_reserved_reg00_1_START (0)
#define SOC_NPU_AICORE_CUBE_RESERVED_REG00_1_cube_reserved_reg00_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cube_reserved_reg01_0 : 32;
    } reg;
} SOC_NPU_AICORE_CUBE_RESERVED_REG01_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_RESERVED_REG01_0_cube_reserved_reg01_0_START (0)
#define SOC_NPU_AICORE_CUBE_RESERVED_REG01_0_cube_reserved_reg01_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cube_reserved_reg01_1 : 32;
    } reg;
} SOC_NPU_AICORE_CUBE_RESERVED_REG01_1_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_RESERVED_REG01_1_cube_reserved_reg01_1_START (0)
#define SOC_NPU_AICORE_CUBE_RESERVED_REG01_1_cube_reserved_reg01_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int eco_ver : 4;
        unsigned int sc_reserved_reg00_7to4 : 4;
        unsigned int sc_reserved_reg00_0 : 24;
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_REG00_0_UNION;
#endif
#define SOC_NPU_AICORE_SC_RESERVED_REG00_0_eco_ver_START (0)
#define SOC_NPU_AICORE_SC_RESERVED_REG00_0_eco_ver_END (3)
#define SOC_NPU_AICORE_SC_RESERVED_REG00_0_sc_reserved_reg00_7to4_START (4)
#define SOC_NPU_AICORE_SC_RESERVED_REG00_0_sc_reserved_reg00_7to4_END (7)
#define SOC_NPU_AICORE_SC_RESERVED_REG00_0_sc_reserved_reg00_0_START (8)
#define SOC_NPU_AICORE_SC_RESERVED_REG00_0_sc_reserved_reg00_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sc_reserved_reg00_1 : 32;
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_REG00_1_UNION;
#endif
#define SOC_NPU_AICORE_SC_RESERVED_REG00_1_sc_reserved_reg00_1_START (0)
#define SOC_NPU_AICORE_SC_RESERVED_REG00_1_sc_reserved_reg00_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cube_l0c_mbist_all_mask_n : 4;
        unsigned int cube_l0b_mbist_all_mask_n : 1;
        unsigned int sc_reserved_reg01_7to5 : 3;
        unsigned int mte_l0a_mbist_all_mask_n : 4;
        unsigned int sc_reserved_reg01_15to12 : 4;
        unsigned int mte_rob_mbist_all_mask_n : 4;
        unsigned int mte_aipp_mbist_all_mask_n : 1;
        unsigned int sc_reserved_reg01_27to21 : 7;
        unsigned int ifu_mbist_all_mask_n : 1;
        unsigned int sc_reserved_reg01_31to29 : 3;
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_REG01_0_UNION;
#endif
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_cube_l0c_mbist_all_mask_n_START (0)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_cube_l0c_mbist_all_mask_n_END (3)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_cube_l0b_mbist_all_mask_n_START (4)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_cube_l0b_mbist_all_mask_n_END (4)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_sc_reserved_reg01_7to5_START (5)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_sc_reserved_reg01_7to5_END (7)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_mte_l0a_mbist_all_mask_n_START (8)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_mte_l0a_mbist_all_mask_n_END (11)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_sc_reserved_reg01_15to12_START (12)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_sc_reserved_reg01_15to12_END (15)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_mte_rob_mbist_all_mask_n_START (16)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_mte_rob_mbist_all_mask_n_END (19)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_mte_aipp_mbist_all_mask_n_START (20)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_mte_aipp_mbist_all_mask_n_END (20)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_sc_reserved_reg01_27to21_START (21)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_sc_reserved_reg01_27to21_END (27)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_ifu_mbist_all_mask_n_START (28)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_ifu_mbist_all_mask_n_END (28)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_sc_reserved_reg01_31to29_START (29)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_0_sc_reserved_reg01_31to29_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int pct_mbist_all_mask_n : 1;
        unsigned int sc_reserved_reg01_35to33 : 3;
        unsigned int mte_l1_mbist_all_mask_n : 6;
        unsigned int ccu_sbuf_mbist_all_mask_n : 1;
        unsigned int sc_reserved_reg01 : 21;
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_REG01_1_UNION;
#endif
#define SOC_NPU_AICORE_SC_RESERVED_REG01_1_pct_mbist_all_mask_n_START (0)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_1_pct_mbist_all_mask_n_END (0)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_1_sc_reserved_reg01_35to33_START (1)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_1_sc_reserved_reg01_35to33_END (3)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_1_mte_l1_mbist_all_mask_n_START (4)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_1_mte_l1_mbist_all_mask_n_END (9)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_1_ccu_sbuf_mbist_all_mask_n_START (10)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_1_ccu_sbuf_mbist_all_mask_n_END (10)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_1_sc_reserved_reg01_START (11)
#define SOC_NPU_AICORE_SC_RESERVED_REG01_1_sc_reserved_reg01_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sc_reserved_ro_reg00_0 : 32;
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_RO_REG00_0_UNION;
#endif
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG00_0_sc_reserved_ro_reg00_0_START (0)
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG00_0_sc_reserved_ro_reg00_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sc_reserved_ro_reg00_1 : 32;
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_RO_REG00_1_UNION;
#endif
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG00_1_sc_reserved_ro_reg00_1_START (0)
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG00_1_sc_reserved_ro_reg00_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sc_reserved_ro_reg01_0 : 32;
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_RO_REG01_0_UNION;
#endif
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG01_0_sc_reserved_ro_reg01_0_START (0)
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG01_0_sc_reserved_ro_reg01_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sc_reserved_ro_reg01_1 : 32;
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_RO_REG01_1_UNION;
#endif
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG01_1_sc_reserved_ro_reg01_1_START (0)
#define SOC_NPU_AICORE_SC_RESERVED_RO_REG01_1_sc_reserved_ro_reg01_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sc_reserved_reg02_0 : 32;
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_REG02_0_UNION;
#endif
#define SOC_NPU_AICORE_SC_RESERVED_REG02_0_sc_reserved_reg02_0_START (0)
#define SOC_NPU_AICORE_SC_RESERVED_REG02_0_sc_reserved_reg02_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sc_reserved_reg02_1 : 32;
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_REG02_1_UNION;
#endif
#define SOC_NPU_AICORE_SC_RESERVED_REG02_1_sc_reserved_reg02_1_START (0)
#define SOC_NPU_AICORE_SC_RESERVED_REG02_1_sc_reserved_reg02_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sc_reserved_reg03_0 : 32;
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_REG03_0_UNION;
#endif
#define SOC_NPU_AICORE_SC_RESERVED_REG03_0_sc_reserved_reg03_0_START (0)
#define SOC_NPU_AICORE_SC_RESERVED_REG03_0_sc_reserved_reg03_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sc_reserved_reg03_1 : 32;
    } reg;
} SOC_NPU_AICORE_SC_RESERVED_REG03_1_UNION;
#endif
#define SOC_NPU_AICORE_SC_RESERVED_REG03_1_sc_reserved_reg03_1_START (0)
#define SOC_NPU_AICORE_SC_RESERVED_REG03_1_sc_reserved_reg03_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_reserved_ro_reg00_0 : 32;
    } reg;
} SOC_NPU_AICORE_VEC_RESERVED_RO_REG00_0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG00_0_vec_reserved_ro_reg00_0_START (0)
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG00_0_vec_reserved_ro_reg00_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_reserved_ro_reg00_1 : 32;
    } reg;
} SOC_NPU_AICORE_VEC_RESERVED_RO_REG00_1_UNION;
#endif
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG00_1_vec_reserved_ro_reg00_1_START (0)
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG00_1_vec_reserved_ro_reg00_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_reserved_ro_reg01_0 : 32;
    } reg;
} SOC_NPU_AICORE_VEC_RESERVED_RO_REG01_0_UNION;
#endif
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG01_0_vec_reserved_ro_reg01_0_START (0)
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG01_0_vec_reserved_ro_reg01_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_reserved_ro_reg01_1 : 32;
    } reg;
} SOC_NPU_AICORE_VEC_RESERVED_RO_REG01_1_UNION;
#endif
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG01_1_vec_reserved_ro_reg01_1_START (0)
#define SOC_NPU_AICORE_VEC_RESERVED_RO_REG01_1_vec_reserved_ro_reg01_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cube_reserved_ro_reg00_0 : 32;
    } reg;
} SOC_NPU_AICORE_CUBE_RESERVED_RO_REG00_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG00_0_cube_reserved_ro_reg00_0_START (0)
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG00_0_cube_reserved_ro_reg00_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cube_reserved_ro_reg00_1 : 32;
    } reg;
} SOC_NPU_AICORE_CUBE_RESERVED_RO_REG00_1_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG00_1_cube_reserved_ro_reg00_1_START (0)
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG00_1_cube_reserved_ro_reg00_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cube_reserved_ro_reg01_0 : 32;
    } reg;
} SOC_NPU_AICORE_CUBE_RESERVED_RO_REG01_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG01_0_cube_reserved_ro_reg01_0_START (0)
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG01_0_cube_reserved_ro_reg01_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cube_reserved_ro_reg01_1 : 32;
    } reg;
} SOC_NPU_AICORE_CUBE_RESERVED_RO_REG01_1_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG01_1_cube_reserved_ro_reg01_1_START (0)
#define SOC_NPU_AICORE_CUBE_RESERVED_RO_REG01_1_cube_reserved_ro_reg01_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mte_fuse_en : 1;
        unsigned int mte_mvf_cache_ctl : 2;
        unsigned int reserved : 13;
        unsigned int bwif_cfg : 8;
        unsigned int brif_cfg : 8;
    } reg;
} SOC_NPU_AICORE_MTE_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_MTE_CTRL_0_mte_fuse_en_START (0)
#define SOC_NPU_AICORE_MTE_CTRL_0_mte_fuse_en_END (0)
#define SOC_NPU_AICORE_MTE_CTRL_0_mte_mvf_cache_ctl_START (1)
#define SOC_NPU_AICORE_MTE_CTRL_0_mte_mvf_cache_ctl_END (2)
#define SOC_NPU_AICORE_MTE_CTRL_0_bwif_cfg_START (16)
#define SOC_NPU_AICORE_MTE_CTRL_0_bwif_cfg_END (23)
#define SOC_NPU_AICORE_MTE_CTRL_0_brif_cfg_START (24)
#define SOC_NPU_AICORE_MTE_CTRL_0_brif_cfg_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mte_erly_pth_en_n : 1;
        unsigned int mte_l1_wr_arb_cfg : 4;
        unsigned int mte_aipp_rsv_0 : 16;
        unsigned int mte_ub_wr_comb_en : 1;
        unsigned int reserved_0 : 6;
        unsigned int mte_atm_rlast_cfg : 2;
        unsigned int reserved_1 : 1;
        unsigned int mte_sid_hw_remap_en : 1;
    } reg;
} SOC_NPU_AICORE_MTE_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_MTE_CTRL_1_mte_erly_pth_en_n_START (0)
#define SOC_NPU_AICORE_MTE_CTRL_1_mte_erly_pth_en_n_END (0)
#define SOC_NPU_AICORE_MTE_CTRL_1_mte_l1_wr_arb_cfg_START (1)
#define SOC_NPU_AICORE_MTE_CTRL_1_mte_l1_wr_arb_cfg_END (4)
#define SOC_NPU_AICORE_MTE_CTRL_1_mte_aipp_rsv_0_START (5)
#define SOC_NPU_AICORE_MTE_CTRL_1_mte_aipp_rsv_0_END (20)
#define SOC_NPU_AICORE_MTE_CTRL_1_mte_ub_wr_comb_en_START (21)
#define SOC_NPU_AICORE_MTE_CTRL_1_mte_ub_wr_comb_en_END (21)
#define SOC_NPU_AICORE_MTE_CTRL_1_mte_atm_rlast_cfg_START (28)
#define SOC_NPU_AICORE_MTE_CTRL_1_mte_atm_rlast_cfg_END (29)
#define SOC_NPU_AICORE_MTE_CTRL_1_mte_sid_hw_remap_en_START (31)
#define SOC_NPU_AICORE_MTE_CTRL_1_mte_sid_hw_remap_en_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mte_wrmup_bk_num_max : 5;
        unsigned int reserved_0 : 3;
        unsigned int mte_wrmup_bk_num : 5;
        unsigned int reserved_1 : 3;
        unsigned int mte_wrmup_cyc_cnt : 8;
        unsigned int reserved_2 : 8;
    } reg;
} SOC_NPU_AICORE_MTE_WARMUP_0_UNION;
#endif
#define SOC_NPU_AICORE_MTE_WARMUP_0_mte_wrmup_bk_num_max_START (0)
#define SOC_NPU_AICORE_MTE_WARMUP_0_mte_wrmup_bk_num_max_END (4)
#define SOC_NPU_AICORE_MTE_WARMUP_0_mte_wrmup_bk_num_START (8)
#define SOC_NPU_AICORE_MTE_WARMUP_0_mte_wrmup_bk_num_END (12)
#define SOC_NPU_AICORE_MTE_WARMUP_0_mte_wrmup_cyc_cnt_START (16)
#define SOC_NPU_AICORE_MTE_WARMUP_0_mte_wrmup_cyc_cnt_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mte_wrmup_gt_cnt : 16;
        unsigned int mte_wrmup_gl_en : 1;
        unsigned int reserved : 15;
    } reg;
} SOC_NPU_AICORE_MTE_WARMUP_1_UNION;
#endif
#define SOC_NPU_AICORE_MTE_WARMUP_1_mte_wrmup_gt_cnt_START (0)
#define SOC_NPU_AICORE_MTE_WARMUP_1_mte_wrmup_gt_cnt_END (15)
#define SOC_NPU_AICORE_MTE_WARMUP_1_mte_wrmup_gl_en_START (16)
#define SOC_NPU_AICORE_MTE_WARMUP_1_mte_wrmup_gl_en_END (16)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mte_aipp_rsv_1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_MTE_AIPP_RSV_1_UNION;
#endif
#define SOC_NPU_AICORE_MTE_AIPP_RSV_1_mte_aipp_rsv_1_START (0)
#define SOC_NPU_AICORE_MTE_AIPP_RSV_1_mte_aipp_rsv_1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mte_waipp_rsv : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_MTE_WAIPP_RSV_UNION;
#endif
#define SOC_NPU_AICORE_MTE_WAIPP_RSV_mte_waipp_rsv_START (0)
#define SOC_NPU_AICORE_MTE_WAIPP_RSV_mte_waipp_rsv_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mte_hebce_rsv : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_MTE_HEBCE_RSV_UNION;
#endif
#define SOC_NPU_AICORE_MTE_HEBCE_RSV_mte_hebce_rsv_START (0)
#define SOC_NPU_AICORE_MTE_HEBCE_RSV_mte_hebce_rsv_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mte_hebcd_rsv : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_MTE_HEBCD_RSV_UNION;
#endif
#define SOC_NPU_AICORE_MTE_HEBCD_RSV_mte_hebcd_rsv_START (0)
#define SOC_NPU_AICORE_MTE_HEBCD_RSV_mte_hebcd_rsv_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mte_fixp_rsv : 15;
        unsigned int reserved : 17;
    } reg;
} SOC_NPU_AICORE_MTE_FIXP_RSV_UNION;
#endif
#define SOC_NPU_AICORE_MTE_FIXP_RSV_mte_fixp_rsv_START (0)
#define SOC_NPU_AICORE_MTE_FIXP_RSV_mte_fixp_rsv_END (14)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int fixp_wrmup_data : 16;
        unsigned int reserved : 15;
        unsigned int fixp_wrmup_en : 1;
    } reg;
} SOC_NPU_AICORE_MTE_FIXP_WRMUP_0_UNION;
#endif
#define SOC_NPU_AICORE_MTE_FIXP_WRMUP_0_fixp_wrmup_data_START (0)
#define SOC_NPU_AICORE_MTE_FIXP_WRMUP_0_fixp_wrmup_data_END (15)
#define SOC_NPU_AICORE_MTE_FIXP_WRMUP_0_fixp_wrmup_en_START (31)
#define SOC_NPU_AICORE_MTE_FIXP_WRMUP_0_fixp_wrmup_en_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int fixp_wrmup_gt_cnt : 16;
        unsigned int fixp_wrmup_lane_cnt : 8;
        unsigned int reserved : 8;
    } reg;
} SOC_NPU_AICORE_MTE_FIXP_WRMUP_1_UNION;
#endif
#define SOC_NPU_AICORE_MTE_FIXP_WRMUP_1_fixp_wrmup_gt_cnt_START (0)
#define SOC_NPU_AICORE_MTE_FIXP_WRMUP_1_fixp_wrmup_gt_cnt_END (15)
#define SOC_NPU_AICORE_MTE_FIXP_WRMUP_1_fixp_wrmup_lane_cnt_START (16)
#define SOC_NPU_AICORE_MTE_FIXP_WRMUP_1_fixp_wrmup_lane_cnt_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int fixp_instr_fuse_disable : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_AICORE_FIXP_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_FIXP_CTRL_0_fixp_instr_fuse_disable_START (0)
#define SOC_NPU_AICORE_FIXP_CTRL_0_fixp_instr_fuse_disable_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cube_dummy_nop_en : 1;
        unsigned int cube_dummy_nop_cycle : 3;
        unsigned int cube_dummy_start_en : 1;
        unsigned int cube_dummy_cfg_cycle : 4;
        unsigned int cube_dummy_cfg_k : 5;
        unsigned int cube_vdrop_cycle : 6;
        unsigned int cube_vdrop_en : 1;
        unsigned int cube_inst_interval_cycle : 6;
        unsigned int cube_active_cfg_en : 1;
        unsigned int cube_active_interval_cycle_0 : 4;
    } reg;
} SOC_NPU_AICORE_CUBE_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_dummy_nop_en_START (0)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_dummy_nop_en_END (0)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_dummy_nop_cycle_START (1)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_dummy_nop_cycle_END (3)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_dummy_start_en_START (4)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_dummy_start_en_END (4)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_dummy_cfg_cycle_START (5)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_dummy_cfg_cycle_END (8)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_dummy_cfg_k_START (9)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_dummy_cfg_k_END (13)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_vdrop_cycle_START (14)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_vdrop_cycle_END (19)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_vdrop_en_START (20)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_vdrop_en_END (20)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_inst_interval_cycle_START (21)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_inst_interval_cycle_END (26)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_active_cfg_en_START (27)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_active_cfg_en_END (27)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_active_interval_cycle_0_START (28)
#define SOC_NPU_AICORE_CUBE_CTRL_0_cube_active_interval_cycle_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cube_active_interval_cycle_1 : 2;
        unsigned int cube_dummy_interval_cycle : 6;
        unsigned int cube_dummy_data0 : 8;
        unsigned int cube_dummy_data1 : 8;
        unsigned int cube_dummy_cfg_cycle_1 : 2;
        unsigned int cube_flag_clr : 1;
        unsigned int cube_n2_mode : 1;
        unsigned int reserved : 3;
        unsigned int cube_end_dummy_en : 1;
    } reg;
} SOC_NPU_AICORE_CUBE_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_CTRL_1_cube_active_interval_cycle_1_START (0)
#define SOC_NPU_AICORE_CUBE_CTRL_1_cube_active_interval_cycle_1_END (1)
#define SOC_NPU_AICORE_CUBE_CTRL_1_cube_dummy_interval_cycle_START (2)
#define SOC_NPU_AICORE_CUBE_CTRL_1_cube_dummy_interval_cycle_END (7)
#define SOC_NPU_AICORE_CUBE_CTRL_1_cube_dummy_data0_START (8)
#define SOC_NPU_AICORE_CUBE_CTRL_1_cube_dummy_data0_END (15)
#define SOC_NPU_AICORE_CUBE_CTRL_1_cube_dummy_data1_START (16)
#define SOC_NPU_AICORE_CUBE_CTRL_1_cube_dummy_data1_END (23)
#define SOC_NPU_AICORE_CUBE_CTRL_1_cube_dummy_cfg_cycle_1_START (24)
#define SOC_NPU_AICORE_CUBE_CTRL_1_cube_dummy_cfg_cycle_1_END (25)
#define SOC_NPU_AICORE_CUBE_CTRL_1_cube_flag_clr_START (26)
#define SOC_NPU_AICORE_CUBE_CTRL_1_cube_flag_clr_END (26)
#define SOC_NPU_AICORE_CUBE_CTRL_1_cube_n2_mode_START (27)
#define SOC_NPU_AICORE_CUBE_CTRL_1_cube_n2_mode_END (27)
#define SOC_NPU_AICORE_CUBE_CTRL_1_cube_end_dummy_en_START (31)
#define SOC_NPU_AICORE_CUBE_CTRL_1_cube_end_dummy_en_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cube_dummy_cfg_k_step_cycle : 6;
        unsigned int cube_dummy_cfg_max_k : 5;
        unsigned int cube_dummy_cfg_k_step : 5;
        unsigned int cube_dummy_cfg_max_k_dw : 5;
        unsigned int cube_dummy_cfg_max_k_wo : 5;
        unsigned int cube_dummy_cfg_max_k_nm : 5;
        unsigned int reserved : 1;
    } reg;
} SOC_NPU_AICORE_CUBE_DUMMY_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_1_cube_dummy_cfg_k_step_cycle_START (0)
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_1_cube_dummy_cfg_k_step_cycle_END (5)
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_1_cube_dummy_cfg_max_k_START (6)
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_1_cube_dummy_cfg_max_k_END (10)
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_1_cube_dummy_cfg_k_step_START (11)
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_1_cube_dummy_cfg_k_step_END (15)
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_1_cube_dummy_cfg_max_k_dw_START (16)
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_1_cube_dummy_cfg_max_k_dw_END (20)
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_1_cube_dummy_cfg_max_k_wo_START (21)
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_1_cube_dummy_cfg_max_k_wo_END (25)
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_1_cube_dummy_cfg_max_k_nm_START (26)
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_1_cube_dummy_cfg_max_k_nm_END (30)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int cube_hset_hwait_counter_range : 6;
        unsigned int reserved : 25;
        unsigned int cube_hset_hwait_reset : 1;
    } reg;
} SOC_NPU_AICORE_CUBE_DUMMY_CTRL_2_UNION;
#endif
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_2_cube_hset_hwait_counter_range_START (0)
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_2_cube_hset_hwait_counter_range_END (5)
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_2_cube_hset_hwait_reset_START (31)
#define SOC_NPU_AICORE_CUBE_DUMMY_CTRL_2_cube_hset_hwait_reset_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_status2_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_STATUS2_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_STATUS2_0_biu8_status2_0_START (0)
#define SOC_NPU_AICORE_BIU8_STATUS2_0_biu8_status2_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_status2_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_STATUS2_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_STATUS2_1_biu8_status2_1_START (0)
#define SOC_NPU_AICORE_BIU8_STATUS2_1_biu8_status2_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_status3_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_STATUS3_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_STATUS3_0_biu8_status3_0_START (0)
#define SOC_NPU_AICORE_BIU8_STATUS3_0_biu8_status3_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_status3_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_STATUS3_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_STATUS3_1_biu8_status3_1_START (0)
#define SOC_NPU_AICORE_BIU8_STATUS3_1_biu8_status3_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_status4_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_STATUS4_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_STATUS4_0_biu8_status4_0_START (0)
#define SOC_NPU_AICORE_BIU8_STATUS4_0_biu8_status4_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_status4_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_STATUS4_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_STATUS4_1_biu8_status4_1_START (0)
#define SOC_NPU_AICORE_BIU8_STATUS4_1_biu8_status4_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_smmu_streamid : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_BIU8_SMMU_STREAMID_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_SMMU_STREAMID_biu8_smmu_streamid_START (0)
#define SOC_NPU_AICORE_BIU8_SMMU_STREAMID_biu8_smmu_streamid_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_l2_paddr_base_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_L2_REMAP_PADDR_BASE_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_L2_REMAP_PADDR_BASE_0_biu8_l2_paddr_base_0_START (0)
#define SOC_NPU_AICORE_BIU8_L2_REMAP_PADDR_BASE_0_biu8_l2_paddr_base_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_l2_paddr_base_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_L2_REMAP_PADDR_BASE_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_L2_REMAP_PADDR_BASE_1_biu8_l2_paddr_base_1_START (0)
#define SOC_NPU_AICORE_BIU8_L2_REMAP_PADDR_BASE_1_biu8_l2_paddr_base_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_l2_page_size : 3;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_AICORE_BIU8_L2_PAGE_SIZE_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_L2_PAGE_SIZE_biu8_l2_page_size_START (0)
#define SOC_NPU_AICORE_BIU8_L2_PAGE_SIZE_biu8_l2_page_size_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_l2_size : 3;
        unsigned int reserved : 29;
    } reg;
} SOC_NPU_AICORE_BIU8_L2_SIZE_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_L2_SIZE_0_biu8_l2_size_START (0)
#define SOC_NPU_AICORE_BIU8_L2_SIZE_0_biu8_l2_size_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 31;
        unsigned int biu8_l2_remap_en : 1;
    } reg;
} SOC_NPU_AICORE_BIU8_L2_SIZE_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_L2_SIZE_1_biu8_l2_remap_en_START (31)
#define SOC_NPU_AICORE_BIU8_L2_SIZE_1_biu8_l2_remap_en_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_ctrl3_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_CTRL3_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_CTRL3_0_biu8_ctrl3_0_START (0)
#define SOC_NPU_AICORE_BIU8_CTRL3_0_biu8_ctrl3_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_ctrl3_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_CTRL3_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_CTRL3_1_biu8_ctrl3_1_START (0)
#define SOC_NPU_AICORE_BIU8_CTRL3_1_biu8_ctrl3_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_ctrl4_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_CTRL4_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_CTRL4_0_biu8_ctrl4_0_START (0)
#define SOC_NPU_AICORE_BIU8_CTRL4_0_biu8_ctrl4_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_ctrl4_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_CTRL4_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_CTRL4_1_biu8_ctrl4_1_START (0)
#define SOC_NPU_AICORE_BIU8_CTRL4_1_biu8_ctrl4_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_ctrl5_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_CTRL5_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_CTRL5_0_biu8_ctrl5_0_START (0)
#define SOC_NPU_AICORE_BIU8_CTRL5_0_biu8_ctrl5_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_ctrl5_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_CTRL5_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_CTRL5_1_biu8_ctrl5_1_START (0)
#define SOC_NPU_AICORE_BIU8_CTRL5_1_biu8_ctrl5_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_status6_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_STATUS6_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_STATUS6_0_biu8_status6_0_START (0)
#define SOC_NPU_AICORE_BIU8_STATUS6_0_biu8_status6_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_status6_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_STATUS6_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_STATUS6_1_biu8_status6_1_START (0)
#define SOC_NPU_AICORE_BIU8_STATUS6_1_biu8_status6_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_status7_0 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_STATUS7_0_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_STATUS7_0_biu8_status7_0_START (0)
#define SOC_NPU_AICORE_BIU8_STATUS7_0_biu8_status7_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int biu8_status7_1 : 32;
    } reg;
} SOC_NPU_AICORE_BIU8_STATUS7_1_UNION;
#endif
#define SOC_NPU_AICORE_BIU8_STATUS7_1_biu8_status7_1_START (0)
#define SOC_NPU_AICORE_BIU8_STATUS7_1_biu8_status7_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_except_compcnt_0 : 32;
    } reg;
} SOC_NPU_AICORE_CCU_TIME_COMPARE_COUNTER_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_CCU_TIME_COMPARE_COUNTER_CTRL_0_tiny_except_compcnt_0_START (0)
#define SOC_NPU_AICORE_CCU_TIME_COMPARE_COUNTER_CTRL_0_tiny_except_compcnt_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_except_compcnt_1 : 31;
        unsigned int tiny_except_compcnt_bypass : 1;
    } reg;
} SOC_NPU_AICORE_CCU_TIME_COMPARE_COUNTER_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_CCU_TIME_COMPARE_COUNTER_CTRL_1_tiny_except_compcnt_1_START (0)
#define SOC_NPU_AICORE_CCU_TIME_COMPARE_COUNTER_CTRL_1_tiny_except_compcnt_1_END (30)
#define SOC_NPU_AICORE_CCU_TIME_COMPARE_COUNTER_CTRL_1_tiny_except_compcnt_bypass_START (31)
#define SOC_NPU_AICORE_CCU_TIME_COMPARE_COUNTER_CTRL_1_tiny_except_compcnt_bypass_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tiny_except_compcnt_int : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_AICORE_CCU_TIME_COMPARE_COUNTER_INT_UNION;
#endif
#define SOC_NPU_AICORE_CCU_TIME_COMPARE_COUNTER_INT_tiny_except_compcnt_int_START (0)
#define SOC_NPU_AICORE_CCU_TIME_COMPARE_COUNTER_INT_tiny_except_compcnt_int_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_sec_en : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_AICORE_AIC_SECURE_EN_UNION;
#endif
#define SOC_NPU_AICORE_AIC_SECURE_EN_aic_sec_en_START (0)
#define SOC_NPU_AICORE_AIC_SECURE_EN_aic_sec_en_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_err_resp_en : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_AICORE_AIC_ERR_RESP_EN_UNION;
#endif
#define SOC_NPU_AICORE_AIC_ERR_RESP_EN_aic_err_resp_en_START (0)
#define SOC_NPU_AICORE_AIC_ERR_RESP_EN_aic_err_resp_en_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int mem_init_req_w1_p : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_AICORE_AIC_MEM_INIT_EN_UNION;
#endif
#define SOC_NPU_AICORE_AIC_MEM_INIT_EN_mem_init_req_w1_p_START (0)
#define SOC_NPU_AICORE_AIC_MEM_INIT_EN_mem_init_req_w1_p_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int axi_master_lp_id : 3;
        unsigned int axi_master_src_id : 9;
        unsigned int axi_master_mask_n : 12;
        unsigned int reserved : 8;
    } reg;
} SOC_NPU_AICORE_AIC_SRCID_LPID_MASK_UNION;
#endif
#define SOC_NPU_AICORE_AIC_SRCID_LPID_MASK_axi_master_lp_id_START (0)
#define SOC_NPU_AICORE_AIC_SRCID_LPID_MASK_axi_master_lp_id_END (2)
#define SOC_NPU_AICORE_AIC_SRCID_LPID_MASK_axi_master_src_id_START (3)
#define SOC_NPU_AICORE_AIC_SRCID_LPID_MASK_axi_master_src_id_END (11)
#define SOC_NPU_AICORE_AIC_SRCID_LPID_MASK_axi_master_mask_n_START (12)
#define SOC_NPU_AICORE_AIC_SRCID_LPID_MASK_axi_master_mask_n_END (23)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ram_always_not_clear : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_AICORE_AIC_RAM_ALWAYS_NOT_CLEAR_UNION;
#endif
#define SOC_NPU_AICORE_AIC_RAM_ALWAYS_NOT_CLEAR_ram_always_not_clear_START (0)
#define SOC_NPU_AICORE_AIC_RAM_ALWAYS_NOT_CLEAR_ram_always_not_clear_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ram_always_clear : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_AICORE_AIC_RAM_ALWAYS_CLEAR_UNION;
#endif
#define SOC_NPU_AICORE_AIC_RAM_ALWAYS_CLEAR_ram_always_clear_START (0)
#define SOC_NPU_AICORE_AIC_RAM_ALWAYS_CLEAR_ram_always_clear_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int safety_int_ecc_err_mask : 1;
        unsigned int safety_int_bus_err_mask : 1;
        unsigned int safety_int_crc_err_mask : 1;
        unsigned int safety_int_ecc_warm_mask : 1;
        unsigned int safety_int_reg_pty_err_mask : 1;
        unsigned int reserved : 27;
    } reg;
} SOC_NPU_AICORE_AIC_SAFETY_INT_MASK_UNION;
#endif
#define SOC_NPU_AICORE_AIC_SAFETY_INT_MASK_safety_int_ecc_err_mask_START (0)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_MASK_safety_int_ecc_err_mask_END (0)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_MASK_safety_int_bus_err_mask_START (1)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_MASK_safety_int_bus_err_mask_END (1)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_MASK_safety_int_crc_err_mask_START (2)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_MASK_safety_int_crc_err_mask_END (2)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_MASK_safety_int_ecc_warm_mask_START (3)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_MASK_safety_int_ecc_warm_mask_END (3)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_MASK_safety_int_reg_pty_err_mask_START (4)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_MASK_safety_int_reg_pty_err_mask_END (4)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int safety_err_ecc_err_mask : 1;
        unsigned int safety_err_bus_err_mask : 1;
        unsigned int safety_err_crc_err_mask : 1;
        unsigned int safety_err_ecc_warm_mask : 1;
        unsigned int safety_err_reg_pty_err_mask : 1;
        unsigned int reserved : 27;
    } reg;
} SOC_NPU_AICORE_AIC_SAFETY_ERR_MASK_UNION;
#endif
#define SOC_NPU_AICORE_AIC_SAFETY_ERR_MASK_safety_err_ecc_err_mask_START (0)
#define SOC_NPU_AICORE_AIC_SAFETY_ERR_MASK_safety_err_ecc_err_mask_END (0)
#define SOC_NPU_AICORE_AIC_SAFETY_ERR_MASK_safety_err_bus_err_mask_START (1)
#define SOC_NPU_AICORE_AIC_SAFETY_ERR_MASK_safety_err_bus_err_mask_END (1)
#define SOC_NPU_AICORE_AIC_SAFETY_ERR_MASK_safety_err_crc_err_mask_START (2)
#define SOC_NPU_AICORE_AIC_SAFETY_ERR_MASK_safety_err_crc_err_mask_END (2)
#define SOC_NPU_AICORE_AIC_SAFETY_ERR_MASK_safety_err_ecc_warm_mask_START (3)
#define SOC_NPU_AICORE_AIC_SAFETY_ERR_MASK_safety_err_ecc_warm_mask_END (3)
#define SOC_NPU_AICORE_AIC_SAFETY_ERR_MASK_safety_err_reg_pty_err_mask_START (4)
#define SOC_NPU_AICORE_AIC_SAFETY_ERR_MASK_safety_err_reg_pty_err_mask_END (4)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int safety_ecc_err_int : 1;
        unsigned int safety_bus_err_int : 1;
        unsigned int safety_crc_err_int : 1;
        unsigned int safety_ecc_warm_int : 1;
        unsigned int safety_reg_pty_err_int : 1;
        unsigned int reserved : 27;
    } reg;
} SOC_NPU_AICORE_AIC_SAFETY_INT_UNION;
#endif
#define SOC_NPU_AICORE_AIC_SAFETY_INT_safety_ecc_err_int_START (0)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_safety_ecc_err_int_END (0)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_safety_bus_err_int_START (1)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_safety_bus_err_int_END (1)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_safety_crc_err_int_START (2)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_safety_crc_err_int_END (2)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_safety_ecc_warm_int_START (3)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_safety_ecc_warm_int_END (3)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_safety_reg_pty_err_int_START (4)
#define SOC_NPU_AICORE_AIC_SAFETY_INT_safety_reg_pty_err_int_END (4)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aic_parity_stop : 1;
        unsigned int aic_parity_mask : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_AICORE_AIC_SAFETY_REG_PTY_CTL_UNION;
#endif
#define SOC_NPU_AICORE_AIC_SAFETY_REG_PTY_CTL_aic_parity_stop_START (0)
#define SOC_NPU_AICORE_AIC_SAFETY_REG_PTY_CTL_aic_parity_stop_END (0)
#define SOC_NPU_AICORE_AIC_SAFETY_REG_PTY_CTL_aic_parity_mask_START (1)
#define SOC_NPU_AICORE_AIC_SAFETY_REG_PTY_CTL_aic_parity_mask_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ecc_1bit_err_num : 8;
        unsigned int reserved : 24;
    } reg;
} SOC_NPU_AICORE_AIC_SAFETY_1BIT_ECC_ERR_NUM_UNION;
#endif
#define SOC_NPU_AICORE_AIC_SAFETY_1BIT_ECC_ERR_NUM_ecc_1bit_err_num_START (0)
#define SOC_NPU_AICORE_AIC_SAFETY_1BIT_ECC_ERR_NUM_ecc_1bit_err_num_END (7)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_req : 1;
        unsigned int dfx_mem_all : 1;
        unsigned int dfx_mem_array : 16;
        unsigned int dfx_mem_we : 1;
        unsigned int dfx_mem_waddr_0_0 : 13;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_0_dfx_mem_req_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_0_dfx_mem_req_END (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_0_dfx_mem_all_START (1)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_0_dfx_mem_all_END (1)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_0_dfx_mem_array_START (2)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_0_dfx_mem_array_END (17)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_0_dfx_mem_we_START (18)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_0_dfx_mem_we_END (18)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_0_dfx_mem_waddr_0_0_START (19)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_0_dfx_mem_waddr_0_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_waddr_0_1 : 3;
        unsigned int dfx_mem_wbe : 4;
        unsigned int reserved_0 : 1;
        unsigned int dfx_mem_re : 1;
        unsigned int reserved_1 : 3;
        unsigned int dfx_mem_add_rd : 16;
        unsigned int reserved_2 : 3;
        unsigned int dfx_mem_access0 : 1;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_1_dfx_mem_waddr_0_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_1_dfx_mem_waddr_0_1_END (2)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_1_dfx_mem_wbe_START (3)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_1_dfx_mem_wbe_END (6)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_1_dfx_mem_re_START (8)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_1_dfx_mem_re_END (8)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_1_dfx_mem_add_rd_START (12)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_1_dfx_mem_add_rd_END (27)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_1_dfx_mem_access0_START (31)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_CTRL_1_dfx_mem_access0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_wreq_ack : 1;
        unsigned int dfx_mem_rready : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_STATUS_dfx_mem_wreq_ack_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_STATUS_dfx_mem_wreq_ack_END (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_STATUS_dfx_mem_rready_START (1)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_STATUS_dfx_mem_rready_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_wdata0_0 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA0_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA0_0_dfx_mem_access0_wdata0_0_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA0_0_dfx_mem_access0_wdata0_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_wdata0_1 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA0_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA0_1_dfx_mem_access0_wdata0_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA0_1_dfx_mem_access0_wdata0_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_wdata1_0 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA1_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA1_0_dfx_mem_access0_wdata1_0_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA1_0_dfx_mem_access0_wdata1_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_wdata1_1 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA1_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA1_1_dfx_mem_access0_wdata1_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA1_1_dfx_mem_access0_wdata1_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_wdata2_0 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA2_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA2_0_dfx_mem_access0_wdata2_0_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA2_0_dfx_mem_access0_wdata2_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_wdata2_1 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA2_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA2_1_dfx_mem_access0_wdata2_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA2_1_dfx_mem_access0_wdata2_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_wdata3_0 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA3_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA3_0_dfx_mem_access0_wdata3_0_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA3_0_dfx_mem_access0_wdata3_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_wdata3_1 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA3_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA3_1_dfx_mem_access0_wdata3_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA3_1_dfx_mem_access0_wdata3_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_wdata4 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA4_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA4_dfx_mem_access0_wdata4_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_WDATA4_dfx_mem_access0_wdata4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_rdata0_0 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA0_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA0_0_dfx_mem_access0_rdata0_0_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA0_0_dfx_mem_access0_rdata0_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_rdata0_1 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA0_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA0_1_dfx_mem_access0_rdata0_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA0_1_dfx_mem_access0_rdata0_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_rdata1_0 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA1_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA1_0_dfx_mem_access0_rdata1_0_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA1_0_dfx_mem_access0_rdata1_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_rdata1_1 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA1_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA1_1_dfx_mem_access0_rdata1_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA1_1_dfx_mem_access0_rdata1_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_rdata2_0 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA2_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA2_0_dfx_mem_access0_rdata2_0_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA2_0_dfx_mem_access0_rdata2_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_rdata2_1 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA2_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA2_1_dfx_mem_access0_rdata2_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA2_1_dfx_mem_access0_rdata2_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_rdata3_0 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA3_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA3_0_dfx_mem_access0_rdata3_0_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA3_0_dfx_mem_access0_rdata3_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_rdata3_1 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA3_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA3_1_dfx_mem_access0_rdata3_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA3_1_dfx_mem_access0_rdata3_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access0_rdata4 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA4_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA4_dfx_mem_access0_rdata4_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS0_RDATA4_dfx_mem_access0_rdata4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_req1 : 1;
        unsigned int dfx_mem_all1 : 1;
        unsigned int dfx_mem_array1 : 16;
        unsigned int dfx_mem_we1 : 1;
        unsigned int dfx_mem_waddr1_0 : 13;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_0_dfx_mem_req1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_0_dfx_mem_req1_END (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_0_dfx_mem_all1_START (1)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_0_dfx_mem_all1_END (1)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_0_dfx_mem_array1_START (2)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_0_dfx_mem_array1_END (17)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_0_dfx_mem_we1_START (18)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_0_dfx_mem_we1_END (18)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_0_dfx_mem_waddr1_0_START (19)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_0_dfx_mem_waddr1_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_waddr1_1 : 3;
        unsigned int reserved_0 : 1;
        unsigned int dfx_mem_re1 : 1;
        unsigned int dfx_mem_add_rd1 : 16;
        unsigned int reserved_1 : 10;
        unsigned int dfx_mem_access1 : 1;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_1_dfx_mem_waddr1_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_1_dfx_mem_waddr1_1_END (2)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_1_dfx_mem_re1_START (4)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_1_dfx_mem_re1_END (4)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_1_dfx_mem_add_rd1_START (5)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_1_dfx_mem_add_rd1_END (20)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_1_dfx_mem_access1_START (31)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_CTRL_1_dfx_mem_access1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_wreq_ack1 : 1;
        unsigned int dfx_mem_rready1 : 1;
        unsigned int reserved : 30;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_STATUS_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_STATUS_dfx_mem_wreq_ack1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_STATUS_dfx_mem_wreq_ack1_END (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_STATUS_dfx_mem_rready1_START (1)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_STATUS_dfx_mem_rready1_END (1)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_wdata0_0 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA0_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA0_0_dfx_mem_access1_wdata0_0_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA0_0_dfx_mem_access1_wdata0_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_wdata0_1 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA0_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA0_1_dfx_mem_access1_wdata0_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA0_1_dfx_mem_access1_wdata0_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_wdata1_0 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA1_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA1_0_dfx_mem_access1_wdata1_0_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA1_0_dfx_mem_access1_wdata1_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_wdata1_1 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA1_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA1_1_dfx_mem_access1_wdata1_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA1_1_dfx_mem_access1_wdata1_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_wdata2_0 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA2_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA2_0_dfx_mem_access1_wdata2_0_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA2_0_dfx_mem_access1_wdata2_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_wdata2_1 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA2_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA2_1_dfx_mem_access1_wdata2_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA2_1_dfx_mem_access1_wdata2_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_wdata3_0 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA3_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA3_0_dfx_mem_access1_wdata3_0_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA3_0_dfx_mem_access1_wdata3_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_wdata3_1 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA3_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA3_1_dfx_mem_access1_wdata3_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA3_1_dfx_mem_access1_wdata3_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_wdata4 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA4_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA4_dfx_mem_access1_wdata4_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_WDATA4_dfx_mem_access1_wdata4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_rdata0_0 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA0_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA0_0_dfx_mem_access1_rdata0_0_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA0_0_dfx_mem_access1_rdata0_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_rdata0_1 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA0_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA0_1_dfx_mem_access1_rdata0_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA0_1_dfx_mem_access1_rdata0_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_rdata1_0 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA1_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA1_0_dfx_mem_access1_rdata1_0_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA1_0_dfx_mem_access1_rdata1_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_rdata1_1 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA1_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA1_1_dfx_mem_access1_rdata1_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA1_1_dfx_mem_access1_rdata1_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_rdata2_0 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA2_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA2_0_dfx_mem_access1_rdata2_0_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA2_0_dfx_mem_access1_rdata2_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_rdata2_1 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA2_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA2_1_dfx_mem_access1_rdata2_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA2_1_dfx_mem_access1_rdata2_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_rdata3_0 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA3_0_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA3_0_dfx_mem_access1_rdata3_0_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA3_0_dfx_mem_access1_rdata3_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_rdata3_1 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA3_1_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA3_1_dfx_mem_access1_rdata3_1_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA3_1_dfx_mem_access1_rdata3_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int dfx_mem_access1_rdata4 : 32;
    } reg;
} SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA4_UNION;
#endif
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA4_dfx_mem_access1_rdata4_START (0)
#define SOC_NPU_AICORE_DFX_MEM_ACCESS1_RDATA4_dfx_mem_access1_rdata4_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int switch_buffer_0 : 30;
    } reg;
} SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CTRL_0_UNION;
#endif
#define SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CTRL_0_switch_buffer_0_START (2)
#define SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CTRL_0_switch_buffer_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int switch_buffer_1 : 16;
        unsigned int reserved : 15;
        unsigned int context_switch_en : 1;
    } reg;
} SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CTRL_1_UNION;
#endif
#define SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CTRL_1_switch_buffer_1_START (0)
#define SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CTRL_1_switch_buffer_1_END (15)
#define SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CTRL_1_context_switch_en_START (31)
#define SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CTRL_1_context_switch_en_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int context_switch_done_width : 4;
        unsigned int reserved : 27;
        unsigned int slw_csw_busy : 1;
    } reg;
} SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CFG_ST_UNION;
#endif
#define SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CFG_ST_context_switch_done_width_START (0)
#define SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CFG_ST_context_switch_done_width_END (3)
#define SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CFG_ST_slw_csw_busy_START (31)
#define SOC_NPU_AICORE_AIC_CONTEXT_SWITCH_CFG_ST_slw_csw_busy_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sys_va_base_0 : 32;
    } reg;
} SOC_NPU_AICORE_AIC_SYS_VA_BASE_0_UNION;
#endif
#define SOC_NPU_AICORE_AIC_SYS_VA_BASE_0_sys_va_base_0_START (0)
#define SOC_NPU_AICORE_AIC_SYS_VA_BASE_0_sys_va_base_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sys_va_base_1 : 17;
        unsigned int reserved : 15;
    } reg;
} SOC_NPU_AICORE_AIC_SYS_VA_BASE_1_UNION;
#endif
#define SOC_NPU_AICORE_AIC_SYS_VA_BASE_1_sys_va_base_1_START (0)
#define SOC_NPU_AICORE_AIC_SYS_VA_BASE_1_sys_va_base_1_END (16)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_vaddr_base_0 : 32;
    } reg;
} SOC_NPU_AICORE_L2_VADDR_BASE_0_UNION;
#endif
#define SOC_NPU_AICORE_L2_VADDR_BASE_0_l2_vaddr_base_0_START (0)
#define SOC_NPU_AICORE_L2_VADDR_BASE_0_l2_vaddr_base_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int l2_vaddr_base_1 : 32;
    } reg;
} SOC_NPU_AICORE_L2_VADDR_BASE_1_UNION;
#endif
#define SOC_NPU_AICORE_L2_VADDR_BASE_1_l2_vaddr_base_1_START (0)
#define SOC_NPU_AICORE_L2_VADDR_BASE_1_l2_vaddr_base_1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ub_mem_attribute : 1;
        unsigned int reserved_0 : 7;
        unsigned int out_mem_attribute : 1;
        unsigned int reserved_1 : 7;
        unsigned int stack_mem_attribute : 1;
        unsigned int reserved_2 : 15;
    } reg;
} SOC_NPU_AICORE_AIC_MPU_CHICKEN_BIT_UNION;
#endif
#define SOC_NPU_AICORE_AIC_MPU_CHICKEN_BIT_ub_mem_attribute_START (0)
#define SOC_NPU_AICORE_AIC_MPU_CHICKEN_BIT_ub_mem_attribute_END (0)
#define SOC_NPU_AICORE_AIC_MPU_CHICKEN_BIT_out_mem_attribute_START (8)
#define SOC_NPU_AICORE_AIC_MPU_CHICKEN_BIT_out_mem_attribute_END (8)
#define SOC_NPU_AICORE_AIC_MPU_CHICKEN_BIT_stack_mem_attribute_START (16)
#define SOC_NPU_AICORE_AIC_MPU_CHICKEN_BIT_stack_mem_attribute_END (16)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int ub_base_offset : 22;
        unsigned int reserved : 10;
    } reg;
} SOC_NPU_AICORE_AIC_UB_BASE_OFFSET_UNION;
#endif
#define SOC_NPU_AICORE_AIC_UB_BASE_OFFSET_ub_base_offset_START (0)
#define SOC_NPU_AICORE_AIC_UB_BASE_OFFSET_ub_base_offset_END (21)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_fast_csw_en : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_NPU_AICORE_AIC_VEC_CSW_UNION;
#endif
#define SOC_NPU_AICORE_AIC_VEC_CSW_vec_fast_csw_en_START (0)
#define SOC_NPU_AICORE_AIC_VEC_CSW_vec_fast_csw_en_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_fast_csw_period : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_AIC_VEC_PERIOD_UNION;
#endif
#define SOC_NPU_AICORE_AIC_VEC_PERIOD_vec_fast_csw_period_START (0)
#define SOC_NPU_AICORE_AIC_VEC_PERIOD_vec_fast_csw_period_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_fast_csw_thr_low : 20;
        unsigned int reserved : 12;
    } reg;
} SOC_NPU_AICORE_AIC_VEC_THR_LOW_UNION;
#endif
#define SOC_NPU_AICORE_AIC_VEC_THR_LOW_vec_fast_csw_thr_low_START (0)
#define SOC_NPU_AICORE_AIC_VEC_THR_LOW_vec_fast_csw_thr_low_END (19)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_fast_csw_thr_high : 20;
        unsigned int reserved : 12;
    } reg;
} SOC_NPU_AICORE_AIC_VEC_THR_HIGH_UNION;
#endif
#define SOC_NPU_AICORE_AIC_VEC_THR_HIGH_vec_fast_csw_thr_high_START (0)
#define SOC_NPU_AICORE_AIC_VEC_THR_HIGH_vec_fast_csw_thr_high_END (19)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int vec_pfifo_peekn : 4;
        unsigned int reserved : 28;
    } reg;
} SOC_NPU_AICORE_AIC_VEC_FIFO_PKN_UNION;
#endif
#define SOC_NPU_AICORE_AIC_VEC_FIFO_PKN_vec_pfifo_peekn_START (0)
#define SOC_NPU_AICORE_AIC_VEC_FIFO_PKN_vec_pfifo_peekn_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int aiv_restore_pc_0 : 30;
    } reg;
} SOC_NPU_AICORE_AIV_RESTORE_PC_0_UNION;
#endif
#define SOC_NPU_AICORE_AIV_RESTORE_PC_0_aiv_restore_pc_0_START (2)
#define SOC_NPU_AICORE_AIV_RESTORE_PC_0_aiv_restore_pc_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aiv_restore_pc_1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_AIV_RESTORE_PC_1_UNION;
#endif
#define SOC_NPU_AICORE_AIV_RESTORE_PC_1_aiv_restore_pc_1_START (0)
#define SOC_NPU_AICORE_AIV_RESTORE_PC_1_aiv_restore_pc_1_END (15)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 2;
        unsigned int aiv_restore_addr_0 : 30;
    } reg;
} SOC_NPU_AICORE_AIV_RESTORE_BUFFER_ADDR_0_UNION;
#endif
#define SOC_NPU_AICORE_AIV_RESTORE_BUFFER_ADDR_0_aiv_restore_addr_0_START (2)
#define SOC_NPU_AICORE_AIV_RESTORE_BUFFER_ADDR_0_aiv_restore_addr_0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int aiv_restore_addr_1 : 16;
        unsigned int reserved : 16;
    } reg;
} SOC_NPU_AICORE_AIV_RESTORE_BUFFER_ADDR_1_UNION;
#endif
#define SOC_NPU_AICORE_AIV_RESTORE_BUFFER_ADDR_1_aiv_restore_addr_1_START (0)
#define SOC_NPU_AICORE_AIV_RESTORE_BUFFER_ADDR_1_aiv_restore_addr_1_END (15)
#ifdef __cplusplus
#if __cplusplus
    }
#endif
#endif
#endif
