Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Jul 12 18:57:33 2021
| Host         : Anpanman running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file stimulus_for_Crossbar4_control_sets_placed.rpt
| Design       : stimulus_for_Crossbar4
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             100 |           60 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           21 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                      Enable Signal                      |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                         | req[3]_i_1_n_0                      |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG |                                                         | Crossbar4/RR_Arbiter_unit/RR1/SR[0] |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                         | Crossbar4/in3/p_0_in__0             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | hard_reset_IBUF                                         |                                     |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | zero_state/r_reg[3]_i_1_n_0                             |                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | Crossbar4/out2/input_ack[3]_i_2_n_0                     | Crossbar4/out2/input_ack[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | Crossbar4/RR_Arbiter_unit/RR0/arbiter_answer[2]_i_1_n_0 | Crossbar4/RR_Arbiter_unit/RR1/SR[0] |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | Crossbar4/RR_Arbiter_unit/RR1/arbiter_answer[2]_i_2_n_0 | Crossbar4/RR_Arbiter_unit/RR1/SR[0] |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | Crossbar4/out1/input_ack[3]_i_2_n_0                     | Crossbar4/out1/input_ack[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | Crossbar4/out3/input_ack[3]_i_2_n_0                     | Crossbar4/out3/input_ack[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | Crossbar4/out0/input_ack[3]_i_2_n_0                     | Crossbar4/out0/input_ack[3]_i_1_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                         | Crossbar4/out2/input_ack[3]_i_1_n_0 |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG |                                                         | Crossbar4/out1/input_ack[3]_i_1_n_0 |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG |                                                         | Crossbar4/out3/input_ack[3]_i_1_n_0 |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG |                                                         | Crossbar4/out0/input_ack[3]_i_1_n_0 |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG |                                                         |                                     |               60 |            100 |         1.67 |
+----------------+---------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+


