
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fsck.cramfs_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017d0 <.init>:
  4017d0:	stp	x29, x30, [sp, #-16]!
  4017d4:	mov	x29, sp
  4017d8:	bl	401cf0 <ferror@plt+0x60>
  4017dc:	ldp	x29, x30, [sp], #16
  4017e0:	ret

Disassembly of section .plt:

00000000004017f0 <memcpy@plt-0x20>:
  4017f0:	stp	x16, x30, [sp, #-16]!
  4017f4:	adrp	x16, 416000 <ferror@plt+0x14370>
  4017f8:	ldr	x17, [x16, #4088]
  4017fc:	add	x16, x16, #0xff8
  401800:	br	x17
  401804:	nop
  401808:	nop
  40180c:	nop

0000000000401810 <memcpy@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15370>
  401814:	ldr	x17, [x16]
  401818:	add	x16, x16, #0x0
  40181c:	br	x17

0000000000401820 <_exit@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15370>
  401824:	ldr	x17, [x16, #8]
  401828:	add	x16, x16, #0x8
  40182c:	br	x17

0000000000401830 <strtoul@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15370>
  401834:	ldr	x17, [x16, #16]
  401838:	add	x16, x16, #0x10
  40183c:	br	x17

0000000000401840 <strlen@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15370>
  401844:	ldr	x17, [x16, #24]
  401848:	add	x16, x16, #0x18
  40184c:	br	x17

0000000000401850 <fputs@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15370>
  401854:	ldr	x17, [x16, #32]
  401858:	add	x16, x16, #0x20
  40185c:	br	x17

0000000000401860 <exit@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15370>
  401864:	ldr	x17, [x16, #40]
  401868:	add	x16, x16, #0x28
  40186c:	br	x17

0000000000401870 <dup@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15370>
  401874:	ldr	x17, [x16, #48]
  401878:	add	x16, x16, #0x30
  40187c:	br	x17

0000000000401880 <strtod@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15370>
  401884:	ldr	x17, [x16, #56]
  401888:	add	x16, x16, #0x38
  40188c:	br	x17

0000000000401890 <geteuid@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15370>
  401894:	ldr	x17, [x16, #64]
  401898:	add	x16, x16, #0x40
  40189c:	br	x17

00000000004018a0 <inflate@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4018a4:	ldr	x17, [x16, #72]
  4018a8:	add	x16, x16, #0x48
  4018ac:	br	x17

00000000004018b0 <__xmknod@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4018b4:	ldr	x17, [x16, #80]
  4018b8:	add	x16, x16, #0x50
  4018bc:	br	x17

00000000004018c0 <__cxa_atexit@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4018c4:	ldr	x17, [x16, #88]
  4018c8:	add	x16, x16, #0x58
  4018cc:	br	x17

00000000004018d0 <fputc@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4018d4:	ldr	x17, [x16, #96]
  4018d8:	add	x16, x16, #0x60
  4018dc:	br	x17

00000000004018e0 <crc32@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4018e4:	ldr	x17, [x16, #104]
  4018e8:	add	x16, x16, #0x68
  4018ec:	br	x17

00000000004018f0 <lseek@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4018f4:	ldr	x17, [x16, #112]
  4018f8:	add	x16, x16, #0x70
  4018fc:	br	x17

0000000000401900 <snprintf@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15370>
  401904:	ldr	x17, [x16, #120]
  401908:	add	x16, x16, #0x78
  40190c:	br	x17

0000000000401910 <localeconv@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15370>
  401914:	ldr	x17, [x16, #128]
  401918:	add	x16, x16, #0x80
  40191c:	br	x17

0000000000401920 <fileno@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15370>
  401924:	ldr	x17, [x16, #136]
  401928:	add	x16, x16, #0x88
  40192c:	br	x17

0000000000401930 <fsync@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15370>
  401934:	ldr	x17, [x16, #144]
  401938:	add	x16, x16, #0x90
  40193c:	br	x17

0000000000401940 <malloc@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15370>
  401944:	ldr	x17, [x16, #152]
  401948:	add	x16, x16, #0x98
  40194c:	br	x17

0000000000401950 <zError@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15370>
  401954:	ldr	x17, [x16, #160]
  401958:	add	x16, x16, #0xa0
  40195c:	br	x17

0000000000401960 <chmod@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15370>
  401964:	ldr	x17, [x16, #168]
  401968:	add	x16, x16, #0xa8
  40196c:	br	x17

0000000000401970 <open@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15370>
  401974:	ldr	x17, [x16, #176]
  401978:	add	x16, x16, #0xb0
  40197c:	br	x17

0000000000401980 <__strtol_internal@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15370>
  401984:	ldr	x17, [x16, #184]
  401988:	add	x16, x16, #0xb8
  40198c:	br	x17

0000000000401990 <strncmp@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15370>
  401994:	ldr	x17, [x16, #192]
  401998:	add	x16, x16, #0xc0
  40199c:	br	x17

00000000004019a0 <bindtextdomain@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4019a4:	ldr	x17, [x16, #200]
  4019a8:	add	x16, x16, #0xc8
  4019ac:	br	x17

00000000004019b0 <__libc_start_main@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4019b4:	ldr	x17, [x16, #208]
  4019b8:	add	x16, x16, #0xd0
  4019bc:	br	x17

00000000004019c0 <fgetc@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4019c4:	ldr	x17, [x16, #216]
  4019c8:	add	x16, x16, #0xd8
  4019cc:	br	x17

00000000004019d0 <memset@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4019d4:	ldr	x17, [x16, #224]
  4019d8:	add	x16, x16, #0xe0
  4019dc:	br	x17

00000000004019e0 <__strtoul_internal@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4019e4:	ldr	x17, [x16, #232]
  4019e8:	add	x16, x16, #0xe8
  4019ec:	br	x17

00000000004019f0 <getpagesize@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15370>
  4019f4:	ldr	x17, [x16, #240]
  4019f8:	add	x16, x16, #0xf0
  4019fc:	br	x17

0000000000401a00 <strdup@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a04:	ldr	x17, [x16, #248]
  401a08:	add	x16, x16, #0xf8
  401a0c:	br	x17

0000000000401a10 <close@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a14:	ldr	x17, [x16, #256]
  401a18:	add	x16, x16, #0x100
  401a1c:	br	x17

0000000000401a20 <__gmon_start__@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a24:	ldr	x17, [x16, #264]
  401a28:	add	x16, x16, #0x108
  401a2c:	br	x17

0000000000401a30 <write@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a34:	ldr	x17, [x16, #272]
  401a38:	add	x16, x16, #0x110
  401a3c:	br	x17

0000000000401a40 <abort@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a44:	ldr	x17, [x16, #280]
  401a48:	add	x16, x16, #0x118
  401a4c:	br	x17

0000000000401a50 <inflateEnd@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a54:	ldr	x17, [x16, #288]
  401a58:	add	x16, x16, #0x120
  401a5c:	br	x17

0000000000401a60 <textdomain@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a64:	ldr	x17, [x16, #296]
  401a68:	add	x16, x16, #0x128
  401a6c:	br	x17

0000000000401a70 <getopt_long@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a74:	ldr	x17, [x16, #304]
  401a78:	add	x16, x16, #0x130
  401a7c:	br	x17

0000000000401a80 <strcmp@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a84:	ldr	x17, [x16, #312]
  401a88:	add	x16, x16, #0x138
  401a8c:	br	x17

0000000000401a90 <warn@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15370>
  401a94:	ldr	x17, [x16, #320]
  401a98:	add	x16, x16, #0x140
  401a9c:	br	x17

0000000000401aa0 <__ctype_b_loc@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401aa4:	ldr	x17, [x16, #328]
  401aa8:	add	x16, x16, #0x148
  401aac:	br	x17

0000000000401ab0 <mmap@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401ab4:	ldr	x17, [x16, #336]
  401ab8:	add	x16, x16, #0x150
  401abc:	br	x17

0000000000401ac0 <lchown@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401ac4:	ldr	x17, [x16, #344]
  401ac8:	add	x16, x16, #0x158
  401acc:	br	x17

0000000000401ad0 <strtol@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401ad4:	ldr	x17, [x16, #352]
  401ad8:	add	x16, x16, #0x160
  401adc:	br	x17

0000000000401ae0 <free@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401ae4:	ldr	x17, [x16, #360]
  401ae8:	add	x16, x16, #0x168
  401aec:	br	x17

0000000000401af0 <symlink@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401af4:	ldr	x17, [x16, #368]
  401af8:	add	x16, x16, #0x170
  401afc:	br	x17

0000000000401b00 <vasprintf@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b04:	ldr	x17, [x16, #376]
  401b08:	add	x16, x16, #0x178
  401b0c:	br	x17

0000000000401b10 <strndup@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b14:	ldr	x17, [x16, #384]
  401b18:	add	x16, x16, #0x180
  401b1c:	br	x17

0000000000401b20 <strspn@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b24:	ldr	x17, [x16, #392]
  401b28:	add	x16, x16, #0x188
  401b2c:	br	x17

0000000000401b30 <strchr@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b34:	ldr	x17, [x16, #400]
  401b38:	add	x16, x16, #0x190
  401b3c:	br	x17

0000000000401b40 <inflateInit_@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b44:	ldr	x17, [x16, #408]
  401b48:	add	x16, x16, #0x198
  401b4c:	br	x17

0000000000401b50 <munmap@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b54:	ldr	x17, [x16, #416]
  401b58:	add	x16, x16, #0x1a0
  401b5c:	br	x17

0000000000401b60 <fflush@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b64:	ldr	x17, [x16, #424]
  401b68:	add	x16, x16, #0x1a8
  401b6c:	br	x17

0000000000401b70 <warnx@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b74:	ldr	x17, [x16, #432]
  401b78:	add	x16, x16, #0x1b0
  401b7c:	br	x17

0000000000401b80 <read@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b84:	ldr	x17, [x16, #440]
  401b88:	add	x16, x16, #0x1b8
  401b8c:	br	x17

0000000000401b90 <memchr@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15370>
  401b94:	ldr	x17, [x16, #448]
  401b98:	add	x16, x16, #0x1c0
  401b9c:	br	x17

0000000000401ba0 <utimes@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401ba4:	ldr	x17, [x16, #456]
  401ba8:	add	x16, x16, #0x1c8
  401bac:	br	x17

0000000000401bb0 <__fxstat@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401bb4:	ldr	x17, [x16, #464]
  401bb8:	add	x16, x16, #0x1d0
  401bbc:	br	x17

0000000000401bc0 <dcgettext@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401bc4:	ldr	x17, [x16, #472]
  401bc8:	add	x16, x16, #0x1d8
  401bcc:	br	x17

0000000000401bd0 <inflateReset@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401bd4:	ldr	x17, [x16, #480]
  401bd8:	add	x16, x16, #0x1e0
  401bdc:	br	x17

0000000000401be0 <errx@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401be4:	ldr	x17, [x16, #488]
  401be8:	add	x16, x16, #0x1e8
  401bec:	br	x17

0000000000401bf0 <umask@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x15370>
  401bf4:	ldr	x17, [x16, #496]
  401bf8:	add	x16, x16, #0x1f0
  401bfc:	br	x17

0000000000401c00 <strcspn@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c04:	ldr	x17, [x16, #504]
  401c08:	add	x16, x16, #0x1f8
  401c0c:	br	x17

0000000000401c10 <printf@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c14:	ldr	x17, [x16, #512]
  401c18:	add	x16, x16, #0x200
  401c1c:	br	x17

0000000000401c20 <__errno_location@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c24:	ldr	x17, [x16, #520]
  401c28:	add	x16, x16, #0x208
  401c2c:	br	x17

0000000000401c30 <__xstat@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c34:	ldr	x17, [x16, #528]
  401c38:	add	x16, x16, #0x210
  401c3c:	br	x17

0000000000401c40 <mkdir@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c44:	ldr	x17, [x16, #536]
  401c48:	add	x16, x16, #0x218
  401c4c:	br	x17

0000000000401c50 <fprintf@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c54:	ldr	x17, [x16, #544]
  401c58:	add	x16, x16, #0x220
  401c5c:	br	x17

0000000000401c60 <err@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c64:	ldr	x17, [x16, #552]
  401c68:	add	x16, x16, #0x228
  401c6c:	br	x17

0000000000401c70 <ioctl@plt>:
  401c70:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c74:	ldr	x17, [x16, #560]
  401c78:	add	x16, x16, #0x230
  401c7c:	br	x17

0000000000401c80 <setlocale@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c84:	ldr	x17, [x16, #568]
  401c88:	add	x16, x16, #0x238
  401c8c:	br	x17

0000000000401c90 <ferror@plt>:
  401c90:	adrp	x16, 417000 <ferror@plt+0x15370>
  401c94:	ldr	x17, [x16, #576]
  401c98:	add	x16, x16, #0x240
  401c9c:	br	x17

Disassembly of section .text:

0000000000401ca0 <.text>:
  401ca0:	mov	x29, #0x0                   	// #0
  401ca4:	mov	x30, #0x0                   	// #0
  401ca8:	mov	x5, x0
  401cac:	ldr	x1, [sp]
  401cb0:	add	x2, sp, #0x8
  401cb4:	mov	x6, sp
  401cb8:	movz	x0, #0x0, lsl #48
  401cbc:	movk	x0, #0x0, lsl #32
  401cc0:	movk	x0, #0x40, lsl #16
  401cc4:	movk	x0, #0x1dac
  401cc8:	movz	x3, #0x0, lsl #48
  401ccc:	movk	x3, #0x0, lsl #32
  401cd0:	movk	x3, #0x40, lsl #16
  401cd4:	movk	x3, #0x5818
  401cd8:	movz	x4, #0x0, lsl #48
  401cdc:	movk	x4, #0x0, lsl #32
  401ce0:	movk	x4, #0x40, lsl #16
  401ce4:	movk	x4, #0x5898
  401ce8:	bl	4019b0 <__libc_start_main@plt>
  401cec:	bl	401a40 <abort@plt>
  401cf0:	adrp	x0, 416000 <ferror@plt+0x14370>
  401cf4:	ldr	x0, [x0, #4064]
  401cf8:	cbz	x0, 401d00 <ferror@plt+0x70>
  401cfc:	b	401a20 <__gmon_start__@plt>
  401d00:	ret
  401d04:	nop
  401d08:	adrp	x0, 417000 <ferror@plt+0x15370>
  401d0c:	add	x0, x0, #0x280
  401d10:	adrp	x1, 417000 <ferror@plt+0x15370>
  401d14:	add	x1, x1, #0x280
  401d18:	cmp	x1, x0
  401d1c:	b.eq	401d34 <ferror@plt+0xa4>  // b.none
  401d20:	adrp	x1, 405000 <ferror@plt+0x3370>
  401d24:	ldr	x1, [x1, #2248]
  401d28:	cbz	x1, 401d34 <ferror@plt+0xa4>
  401d2c:	mov	x16, x1
  401d30:	br	x16
  401d34:	ret
  401d38:	adrp	x0, 417000 <ferror@plt+0x15370>
  401d3c:	add	x0, x0, #0x280
  401d40:	adrp	x1, 417000 <ferror@plt+0x15370>
  401d44:	add	x1, x1, #0x280
  401d48:	sub	x1, x1, x0
  401d4c:	lsr	x2, x1, #63
  401d50:	add	x1, x2, x1, asr #3
  401d54:	cmp	xzr, x1, asr #1
  401d58:	asr	x1, x1, #1
  401d5c:	b.eq	401d74 <ferror@plt+0xe4>  // b.none
  401d60:	adrp	x2, 405000 <ferror@plt+0x3370>
  401d64:	ldr	x2, [x2, #2256]
  401d68:	cbz	x2, 401d74 <ferror@plt+0xe4>
  401d6c:	mov	x16, x2
  401d70:	br	x16
  401d74:	ret
  401d78:	stp	x29, x30, [sp, #-32]!
  401d7c:	mov	x29, sp
  401d80:	str	x19, [sp, #16]
  401d84:	adrp	x19, 417000 <ferror@plt+0x15370>
  401d88:	ldrb	w0, [x19, #680]
  401d8c:	cbnz	w0, 401d9c <ferror@plt+0x10c>
  401d90:	bl	401d08 <ferror@plt+0x78>
  401d94:	mov	w0, #0x1                   	// #1
  401d98:	strb	w0, [x19, #680]
  401d9c:	ldr	x19, [sp, #16]
  401da0:	ldp	x29, x30, [sp], #32
  401da4:	ret
  401da8:	b	401d38 <ferror@plt+0xa8>
  401dac:	sub	sp, sp, #0xf0
  401db0:	stp	x22, x21, [sp, #208]
  401db4:	adrp	x21, 406000 <ferror@plt+0x4370>
  401db8:	add	x21, x21, #0xcc
  401dbc:	stp	x20, x19, [sp, #224]
  401dc0:	mov	x19, x1
  401dc4:	mov	w20, w0
  401dc8:	mov	w0, #0x5                   	// #5
  401dcc:	mov	x1, x21
  401dd0:	stp	x29, x30, [sp, #144]
  401dd4:	stp	x28, x27, [sp, #160]
  401dd8:	stp	x26, x25, [sp, #176]
  401ddc:	stp	x24, x23, [sp, #192]
  401de0:	add	x29, sp, #0x90
  401de4:	bl	401c80 <setlocale@plt>
  401de8:	mov	w0, wzr
  401dec:	mov	x1, x21
  401df0:	bl	401c80 <setlocale@plt>
  401df4:	adrp	x21, 405000 <ferror@plt+0x3370>
  401df8:	add	x21, x21, #0x9fa
  401dfc:	adrp	x1, 405000 <ferror@plt+0x3370>
  401e00:	add	x1, x1, #0xa05
  401e04:	mov	x0, x21
  401e08:	bl	4019a0 <bindtextdomain@plt>
  401e0c:	mov	x0, x21
  401e10:	bl	401a60 <textdomain@plt>
  401e14:	adrp	x0, 402000 <ferror@plt+0x370>
  401e18:	add	x0, x0, #0x8a8
  401e1c:	bl	4058a0 <ferror@plt+0x3c10>
  401e20:	mov	w0, #0x10                  	// #16
  401e24:	bl	403c68 <ferror@plt+0x1fd8>
  401e28:	adrp	x21, 405000 <ferror@plt+0x3370>
  401e2c:	adrp	x22, 405000 <ferror@plt+0x3370>
  401e30:	adrp	x26, 405000 <ferror@plt+0x3370>
  401e34:	adrp	x23, 405000 <ferror@plt+0x3370>
  401e38:	add	x21, x21, #0xa17
  401e3c:	add	x22, x22, #0x920
  401e40:	add	x26, x26, #0x8d8
  401e44:	adrp	x27, 417000 <ferror@plt+0x15370>
  401e48:	add	x23, x23, #0xa3d
  401e4c:	adrp	x25, 417000 <ferror@plt+0x15370>
  401e50:	mov	w28, #0x1                   	// #1
  401e54:	mov	w0, w20
  401e58:	mov	x1, x19
  401e5c:	mov	x2, x21
  401e60:	mov	x3, x22
  401e64:	mov	x4, xzr
  401e68:	bl	401a70 <getopt_long@plt>
  401e6c:	sub	w8, w0, #0x56
  401e70:	cmp	w8, #0x23
  401e74:	b.hi	401ee4 <ferror@plt+0x254>  // b.pmore
  401e78:	adr	x9, 401e54 <ferror@plt+0x1c4>
  401e7c:	ldrh	w10, [x26, x8, lsl #1]
  401e80:	add	x9, x9, x10, lsl #2
  401e84:	br	x9
  401e88:	ldr	x24, [x27, #648]
  401e8c:	mov	w2, #0x5                   	// #5
  401e90:	mov	x0, xzr
  401e94:	mov	x1, x23
  401e98:	bl	401bc0 <dcgettext@plt>
  401e9c:	mov	x1, x0
  401ea0:	mov	x0, x24
  401ea4:	bl	404544 <ferror@plt+0x28b4>
  401ea8:	mov	w8, w0
  401eac:	str	x8, [x25, #696]
  401eb0:	b	401e54 <ferror@plt+0x1c4>
  401eb4:	ldr	x8, [x27, #648]
  401eb8:	adrp	x9, 417000 <ferror@plt+0x15370>
  401ebc:	strb	w28, [x9, #688]
  401ec0:	cbz	x8, 401e54 <ferror@plt+0x1c4>
  401ec4:	adrp	x9, 417000 <ferror@plt+0x15370>
  401ec8:	str	x8, [x9, #600]
  401ecc:	b	401e54 <ferror@plt+0x1c4>
  401ed0:	adrp	x9, 417000 <ferror@plt+0x15370>
  401ed4:	ldr	w8, [x9, #692]
  401ed8:	add	w8, w8, #0x1
  401edc:	str	w8, [x9, #692]
  401ee0:	b	401e54 <ferror@plt+0x1c4>
  401ee4:	cmn	w0, #0x1
  401ee8:	b.ne	40251c <ferror@plt+0x88c>  // b.any
  401eec:	adrp	x8, 417000 <ferror@plt+0x15370>
  401ef0:	ldrsw	x8, [x8, #656]
  401ef4:	sub	w9, w20, w8
  401ef8:	cmp	w9, #0x1
  401efc:	b.ne	402504 <ferror@plt+0x874>  // b.any
  401f00:	ldr	x1, [x19, x8, lsl #3]
  401f04:	adrp	x25, 417000 <ferror@plt+0x15370>
  401f08:	add	x2, sp, #0x10
  401f0c:	mov	w0, wzr
  401f10:	str	x1, [x25, #704]
  401f14:	bl	401c30 <__xstat@plt>
  401f18:	tbnz	w0, #31, 402554 <ferror@plt+0x8c4>
  401f1c:	ldr	x0, [x25, #704]
  401f20:	mov	w1, wzr
  401f24:	bl	401970 <open@plt>
  401f28:	adrp	x27, 417000 <ferror@plt+0x15370>
  401f2c:	str	w0, [x27, #720]
  401f30:	tbnz	w0, #31, 402560 <ferror@plt+0x8d0>
  401f34:	ldr	w8, [sp, #32]
  401f38:	and	w8, w8, #0xf000
  401f3c:	cmp	w8, #0x8, lsl #12
  401f40:	b.eq	401f60 <ferror@plt+0x2d0>  // b.none
  401f44:	cmp	w8, #0x6, lsl #12
  401f48:	b.ne	40256c <ferror@plt+0x8dc>  // b.any
  401f4c:	add	x1, sp, #0x8
  401f50:	bl	403890 <ferror@plt+0x1c00>
  401f54:	cbnz	w0, 402670 <ferror@plt+0x9e0>
  401f58:	ldr	x22, [sp, #8]
  401f5c:	b	401f64 <ferror@plt+0x2d4>
  401f60:	ldr	x22, [sp, #64]
  401f64:	cmp	x22, #0x4b
  401f68:	b.ls	4024ec <ferror@plt+0x85c>  // b.plast
  401f6c:	ldr	w0, [x27, #720]
  401f70:	adrp	x19, 417000 <ferror@plt+0x15370>
  401f74:	add	x19, x19, #0x2d4
  401f78:	mov	w2, #0x4c                  	// #76
  401f7c:	mov	x1, x19
  401f80:	bl	401b80 <read@plt>
  401f84:	cmp	x0, #0x4c
  401f88:	b.ne	4024f8 <ferror@plt+0x868>  // b.any
  401f8c:	adrp	x20, 417000 <ferror@plt+0x15370>
  401f90:	ldr	w24, [x20, #724]
  401f94:	mov	w23, #0x3d45                	// #15685
  401f98:	movk	w23, #0x28cd, lsl #16
  401f9c:	cmp	w24, w23
  401fa0:	b.ne	401fb0 <ferror@plt+0x320>  // b.any
  401fa4:	mov	w21, wzr
  401fa8:	mov	w20, wzr
  401fac:	b	402044 <ferror@plt+0x3b4>
  401fb0:	mov	w1, #0x3d45                	// #15685
  401fb4:	mov	w0, #0x1                   	// #1
  401fb8:	movk	w1, #0x28cd, lsl #16
  401fbc:	mov	w21, #0x1                   	// #1
  401fc0:	bl	40358c <ferror@plt+0x18fc>
  401fc4:	cmp	w0, w24
  401fc8:	b.ne	401fd4 <ferror@plt+0x344>  // b.any
  401fcc:	mov	w20, wzr
  401fd0:	b	402044 <ferror@plt+0x3b4>
  401fd4:	cmp	x22, #0x24c
  401fd8:	b.cc	4026d4 <ferror@plt+0xa44>  // b.lo, b.ul, b.last
  401fdc:	ldr	w0, [x27, #720]
  401fe0:	mov	w1, #0x200                 	// #512
  401fe4:	mov	w2, wzr
  401fe8:	bl	4018f0 <lseek@plt>
  401fec:	cmn	x0, #0x1
  401ff0:	b.eq	4026e0 <ferror@plt+0xa50>  // b.none
  401ff4:	ldr	w0, [x27, #720]
  401ff8:	adrp	x1, 417000 <ferror@plt+0x15370>
  401ffc:	add	x1, x1, #0x2d4
  402000:	mov	w2, #0x4c                  	// #76
  402004:	bl	401b80 <read@plt>
  402008:	cmp	x0, #0x4c
  40200c:	b.ne	4024f8 <ferror@plt+0x868>  // b.any
  402010:	ldr	w20, [x20, #724]
  402014:	cmp	w20, w23
  402018:	b.ne	402024 <ferror@plt+0x394>  // b.any
  40201c:	mov	w21, wzr
  402020:	b	402040 <ferror@plt+0x3b0>
  402024:	mov	w1, #0x3d45                	// #15685
  402028:	mov	w0, #0x1                   	// #1
  40202c:	movk	w1, #0x28cd, lsl #16
  402030:	mov	w21, #0x1                   	// #1
  402034:	bl	40358c <ferror@plt+0x18fc>
  402038:	cmp	w0, w20
  40203c:	b.ne	4026d4 <ferror@plt+0xa44>  // b.any
  402040:	mov	w20, #0x200                 	// #512
  402044:	adrp	x8, 417000 <ferror@plt+0x15370>
  402048:	ldr	w8, [x8, #692]
  40204c:	adrp	x28, 417000 <ferror@plt+0x15370>
  402050:	strb	w21, [x28, #800]
  402054:	cbz	w8, 4020a8 <ferror@plt+0x418>
  402058:	adrp	x1, 405000 <ferror@plt+0x3370>
  40205c:	add	x1, x1, #0xd65
  402060:	mov	w2, #0x5                   	// #5
  402064:	mov	x0, xzr
  402068:	bl	401bc0 <dcgettext@plt>
  40206c:	ldrb	w8, [x28, #800]
  402070:	adrp	x9, 405000 <ferror@plt+0x3370>
  402074:	adrp	x10, 405000 <ferror@plt+0x3370>
  402078:	add	x9, x9, #0xd82
  40207c:	add	x10, x10, #0xd7e
  402080:	cmp	w8, #0x0
  402084:	mov	x21, x0
  402088:	csel	x1, x10, x9, ne  // ne = any
  40208c:	mov	w2, #0x5                   	// #5
  402090:	mov	x0, xzr
  402094:	bl	401bc0 <dcgettext@plt>
  402098:	mov	x1, x0
  40209c:	mov	x0, x21
  4020a0:	bl	401c10 <printf@plt>
  4020a4:	ldrb	w21, [x28, #800]
  4020a8:	mov	w0, w21
  4020ac:	mov	x1, x19
  4020b0:	bl	40359c <ferror@plt+0x190c>
  4020b4:	ldr	w9, [x19, #8]
  4020b8:	cmp	w9, #0x100
  4020bc:	b.cs	402590 <ferror@plt+0x900>  // b.hs, b.nlast
  4020c0:	adrp	x26, 417000 <ferror@plt+0x15370>
  4020c4:	ldr	w8, [x26, #728]
  4020c8:	mov	w10, #0x4c                  	// #76
  4020cc:	orr	x19, x20, x10
  4020d0:	cmp	x19, x8
  4020d4:	b.hi	4025b0 <ferror@plt+0x920>  // b.pmore
  4020d8:	tbnz	w9, #0, 4020e8 <ferror@plt+0x458>
  4020dc:	adrp	x1, 405000 <ferror@plt+0x3370>
  4020e0:	add	x1, x1, #0xe10
  4020e4:	b	402108 <ferror@plt+0x478>
  4020e8:	adrp	x9, 417000 <ferror@plt+0x15370>
  4020ec:	ldr	w9, [x9, #768]
  4020f0:	cbz	w9, 40267c <ferror@plt+0x9ec>
  4020f4:	cmp	x22, x8
  4020f8:	b.cc	4024ec <ferror@plt+0x85c>  // b.lo, b.ul, b.last
  4020fc:	b.ls	402118 <ferror@plt+0x488>  // b.plast
  402100:	adrp	x1, 405000 <ferror@plt+0x3370>
  402104:	add	x1, x1, #0xdd8
  402108:	mov	w2, #0x5                   	// #5
  40210c:	mov	x0, xzr
  402110:	bl	401bc0 <dcgettext@plt>
  402114:	bl	401b70 <warnx@plt>
  402118:	adrp	x8, 417000 <ferror@plt+0x15370>
  40211c:	ldrb	w8, [x8, #732]
  402120:	tbz	w8, #0, 4025d4 <ferror@plt+0x944>
  402124:	mov	x0, xzr
  402128:	mov	x1, xzr
  40212c:	mov	w2, wzr
  402130:	bl	4018e0 <crc32@plt>
  402134:	ldr	w1, [x26, #728]
  402138:	ldr	w4, [x27, #720]
  40213c:	mov	x21, x0
  402140:	mov	w2, #0x3                   	// #3
  402144:	mov	w3, #0x2                   	// #2
  402148:	mov	x0, xzr
  40214c:	mov	x5, xzr
  402150:	bl	401ab0 <mmap@plt>
  402154:	cmn	x0, #0x1
  402158:	b.ne	4025f4 <ferror@plt+0x964>  // b.any
  40215c:	ldr	w1, [x26, #728]
  402160:	mov	w2, #0x3                   	// #3
  402164:	mov	w3, #0x22                  	// #34
  402168:	mov	w4, #0xffffffff            	// #-1
  40216c:	mov	x0, xzr
  402170:	mov	x5, xzr
  402174:	bl	401ab0 <mmap@plt>
  402178:	cmn	x0, #0x1
  40217c:	b.ne	402634 <ferror@plt+0x9a4>  // b.any
  402180:	mov	w0, #0x1000                	// #4096
  402184:	bl	401940 <malloc@plt>
  402188:	cbz	x0, 40265c <ferror@plt+0x9cc>
  40218c:	mov	x22, x0
  402190:	ldr	w0, [x27, #720]
  402194:	mov	x1, x20
  402198:	mov	w2, wzr
  40219c:	bl	4018f0 <lseek@plt>
  4021a0:	cmn	x0, #0x1
  4021a4:	b.eq	402650 <ferror@plt+0x9c0>  // b.none
  4021a8:	ldr	w0, [x27, #720]
  4021ac:	mov	w2, #0x1000                	// #4096
  4021b0:	mov	x1, x22
  4021b4:	bl	401b80 <read@plt>
  4021b8:	mov	x23, x0
  4021bc:	tbnz	w23, #31, 402228 <ferror@plt+0x598>
  4021c0:	mov	x25, xzr
  4021c4:	cbz	w23, 402260 <ferror@plt+0x5d0>
  4021c8:	cbnz	x25, 4021e0 <ferror@plt+0x550>
  4021cc:	mov	x0, xzr
  4021d0:	mov	x1, xzr
  4021d4:	mov	w2, wzr
  4021d8:	bl	4018e0 <crc32@plt>
  4021dc:	str	w0, [x22, #32]
  4021e0:	ldr	w8, [x26, #728]
  4021e4:	add	x24, x25, w23, sxtw
  4021e8:	and	x0, x21, #0xffffffff
  4021ec:	sub	w8, w8, w20
  4021f0:	cmp	x24, x8
  4021f4:	b.hi	402250 <ferror@plt+0x5c0>  // b.pmore
  4021f8:	mov	x1, x22
  4021fc:	mov	w2, w23
  402200:	bl	4018e0 <crc32@plt>
  402204:	ldr	w8, [x27, #720]
  402208:	mov	x21, x0
  40220c:	mov	w2, #0x1000                	// #4096
  402210:	mov	x1, x22
  402214:	mov	w0, w8
  402218:	bl	401b80 <read@plt>
  40221c:	mov	x23, x0
  402220:	mov	x25, x24
  402224:	tbz	w23, #31, 4021c4 <ferror@plt+0x534>
  402228:	adrp	x1, 405000 <ferror@plt+0x3370>
  40222c:	add	x1, x1, #0xd29
  402230:	mov	w2, #0x5                   	// #5
  402234:	mov	x0, xzr
  402238:	bl	401bc0 <dcgettext@plt>
  40223c:	adrp	x8, 417000 <ferror@plt+0x15370>
  402240:	ldr	x2, [x8, #704]
  402244:	mov	x1, x0
  402248:	mov	w0, #0x8                   	// #8
  40224c:	bl	401c60 <err@plt>
  402250:	sub	w2, w8, w25
  402254:	mov	x1, x22
  402258:	bl	4018e0 <crc32@plt>
  40225c:	mov	x21, x0
  402260:	mov	x0, x22
  402264:	bl	401ae0 <free@plt>
  402268:	adrp	x8, 417000 <ferror@plt+0x15370>
  40226c:	ldr	w8, [x8, #756]
  402270:	adrp	x20, 417000 <ferror@plt+0x15370>
  402274:	cmp	w8, w21
  402278:	b.ne	4022c8 <ferror@plt+0x638>  // b.any
  40227c:	adrp	x8, 417000 <ferror@plt+0x15370>
  402280:	ldrb	w8, [x8, #688]
  402284:	cmp	w8, #0x1
  402288:	b.ne	40245c <ferror@plt+0x7cc>  // b.any
  40228c:	ldr	x8, [x20, #696]
  402290:	cbnz	x8, 4022a0 <ferror@plt+0x610>
  402294:	bl	4019f0 <getpagesize@plt>
  402298:	sxtw	x8, w0
  40229c:	str	x8, [x20, #696]
  4022a0:	lsl	x20, x8, #1
  4022a4:	mov	x0, x20
  4022a8:	bl	401940 <malloc@plt>
  4022ac:	cbz	x20, 4022e8 <ferror@plt+0x658>
  4022b0:	cbnz	x0, 4022e8 <ferror@plt+0x658>
  4022b4:	adrp	x1, 405000 <ferror@plt+0x3370>
  4022b8:	add	x1, x1, #0xe51
  4022bc:	mov	w0, #0x8                   	// #8
  4022c0:	mov	x2, x20
  4022c4:	bl	401c60 <err@plt>
  4022c8:	adrp	x1, 405000 <ferror@plt+0x3370>
  4022cc:	add	x1, x1, #0xe47
  4022d0:	mov	w2, #0x5                   	// #5
  4022d4:	mov	x0, xzr
  4022d8:	bl	401bc0 <dcgettext@plt>
  4022dc:	mov	x1, x0
  4022e0:	mov	w0, #0x4                   	// #4
  4022e4:	bl	401be0 <errx@plt>
  4022e8:	adrp	x8, 417000 <ferror@plt+0x15370>
  4022ec:	str	x0, [x8, #712]
  4022f0:	mov	w0, #0xc                   	// #12
  4022f4:	bl	401940 <malloc@plt>
  4022f8:	cbnz	x0, 402310 <ferror@plt+0x680>
  4022fc:	adrp	x1, 405000 <ferror@plt+0x3370>
  402300:	add	x1, x1, #0xe51
  402304:	mov	w0, #0x8                   	// #8
  402308:	mov	w2, #0xc                   	// #12
  40230c:	bl	401c60 <err@plt>
  402310:	mov	x20, x0
  402314:	ldrb	w0, [x28, #800]
  402318:	adrp	x1, 417000 <ferror@plt+0x15370>
  40231c:	add	x1, x1, #0x314
  402320:	mov	x2, x20
  402324:	bl	4035ec <ferror@plt+0x195c>
  402328:	ldr	x8, [x20]
  40232c:	and	x8, x8, #0xf000
  402330:	eor	x8, x8, #0x4000
  402334:	cbnz	x8, 402380 <ferror@plt+0x6f0>
  402338:	ldr	w8, [x20, #8]
  40233c:	adrp	x22, 417000 <ferror@plt+0x15370>
  402340:	lsr	x8, x8, #4
  402344:	and	x21, x8, #0xffffffc
  402348:	orr	x8, x21, #0x200
  40234c:	cmp	x8, #0x24c
  402350:	b.eq	40238c <ferror@plt+0x6fc>  // b.none
  402354:	ldr	w8, [x22, #732]
  402358:	tbnz	w8, #10, 40238c <ferror@plt+0x6fc>
  40235c:	adrp	x1, 405000 <ferror@plt+0x3370>
  402360:	add	x1, x1, #0xf20
  402364:	mov	w2, #0x5                   	// #5
  402368:	mov	x0, xzr
  40236c:	bl	401bc0 <dcgettext@plt>
  402370:	mov	x1, x0
  402374:	mov	w0, #0x4                   	// #4
  402378:	mov	x2, x21
  40237c:	bl	401be0 <errx@plt>
  402380:	adrp	x1, 405000 <ferror@plt+0x3370>
  402384:	add	x1, x1, #0xf04
  402388:	b	4022d0 <ferror@plt+0x640>
  40238c:	mov	w0, wzr
  402390:	bl	401bf0 <umask@plt>
  402394:	bl	401890 <geteuid@plt>
  402398:	adrp	x21, 417000 <ferror@plt+0x15370>
  40239c:	adrp	x8, 417000 <ferror@plt+0x15370>
  4023a0:	add	x21, x21, #0x328
  4023a4:	adrp	x1, 405000 <ferror@plt+0x3370>
  4023a8:	str	w0, [x8, #804]
  4023ac:	add	x1, x1, #0xe6b
  4023b0:	mov	w2, #0x70                  	// #112
  4023b4:	mov	x0, x21
  4023b8:	str	xzr, [x21]
  4023bc:	str	wzr, [x21, #8]
  4023c0:	bl	401b40 <inflateInit_@plt>
  4023c4:	adrp	x8, 417000 <ferror@plt+0x15370>
  4023c8:	ldr	x0, [x8, #600]
  4023cc:	mov	x1, x20
  4023d0:	bl	4029b8 <ferror@plt+0xd28>
  4023d4:	mov	x0, x21
  4023d8:	bl	401a50 <inflateEnd@plt>
  4023dc:	adrp	x21, 417000 <ferror@plt+0x15370>
  4023e0:	ldr	x8, [x21, #608]
  4023e4:	cmn	x8, #0x1
  4023e8:	b.eq	40242c <ferror@plt+0x79c>  // b.none
  4023ec:	cmp	x8, x19
  4023f0:	b.cs	40241c <ferror@plt+0x78c>  // b.hs, b.nlast
  4023f4:	adrp	x1, 405000 <ferror@plt+0x3370>
  4023f8:	add	x1, x1, #0xe72
  4023fc:	mov	w2, #0x5                   	// #5
  402400:	mov	x0, xzr
  402404:	bl	401bc0 <dcgettext@plt>
  402408:	ldr	x2, [x21, #608]
  40240c:	mov	x1, x0
  402410:	mov	w0, #0x4                   	// #4
  402414:	mov	x3, x19
  402418:	bl	401be0 <errx@plt>
  40241c:	adrp	x19, 417000 <ferror@plt+0x15370>
  402420:	ldr	x9, [x19, #920]
  402424:	cmp	x9, x8
  402428:	b.ne	402490 <ferror@plt+0x800>  // b.any
  40242c:	ldrb	w8, [x22, #732]
  402430:	tbz	w8, #0, 402454 <ferror@plt+0x7c4>
  402434:	adrp	x8, 417000 <ferror@plt+0x15370>
  402438:	ldr	x8, [x8, #928]
  40243c:	ldr	w9, [x26, #728]
  402440:	cmp	x8, x9
  402444:	b.ls	402454 <ferror@plt+0x7c4>  // b.plast
  402448:	adrp	x1, 405000 <ferror@plt+0x3370>
  40244c:	add	x1, x1, #0xeeb
  402450:	b	4022d0 <ferror@plt+0x640>
  402454:	mov	x0, x20
  402458:	bl	401ae0 <free@plt>
  40245c:	adrp	x8, 417000 <ferror@plt+0x15370>
  402460:	ldr	w8, [x8, #692]
  402464:	cbz	w8, 402488 <ferror@plt+0x7f8>
  402468:	adrp	x1, 405000 <ferror@plt+0x3370>
  40246c:	add	x1, x1, #0xa89
  402470:	mov	w2, #0x5                   	// #5
  402474:	mov	x0, xzr
  402478:	bl	401bc0 <dcgettext@plt>
  40247c:	adrp	x8, 417000 <ferror@plt+0x15370>
  402480:	ldr	x1, [x8, #704]
  402484:	bl	401c10 <printf@plt>
  402488:	mov	w0, wzr
  40248c:	bl	401860 <exit@plt>
  402490:	adrp	x1, 405000 <ferror@plt+0x3370>
  402494:	add	x1, x1, #0xeb9
  402498:	mov	w2, #0x5                   	// #5
  40249c:	mov	x0, xzr
  4024a0:	bl	401bc0 <dcgettext@plt>
  4024a4:	ldr	x2, [x19, #920]
  4024a8:	ldr	x3, [x21, #608]
  4024ac:	mov	x1, x0
  4024b0:	mov	w0, #0x4                   	// #4
  4024b4:	bl	401be0 <errx@plt>
  4024b8:	adrp	x1, 405000 <ferror@plt+0x3370>
  4024bc:	add	x1, x1, #0xa1f
  4024c0:	mov	w2, #0x5                   	// #5
  4024c4:	mov	x0, xzr
  4024c8:	bl	401bc0 <dcgettext@plt>
  4024cc:	adrp	x8, 417000 <ferror@plt+0x15370>
  4024d0:	ldr	x1, [x8, #672]
  4024d4:	adrp	x2, 405000 <ferror@plt+0x3370>
  4024d8:	add	x2, x2, #0xa2b
  4024dc:	bl	401c10 <printf@plt>
  4024e0:	mov	w0, wzr
  4024e4:	bl	401860 <exit@plt>
  4024e8:	bl	4026fc <ferror@plt+0xa6c>
  4024ec:	adrp	x1, 405000 <ferror@plt+0x3370>
  4024f0:	add	x1, x1, #0xd13
  4024f4:	b	4022d0 <ferror@plt+0x640>
  4024f8:	adrp	x1, 405000 <ferror@plt+0x3370>
  4024fc:	add	x1, x1, #0xd29
  402500:	b	4026e8 <ferror@plt+0xa58>
  402504:	adrp	x1, 405000 <ferror@plt+0x3370>
  402508:	add	x1, x1, #0xa7f
  40250c:	mov	w2, #0x5                   	// #5
  402510:	mov	x0, xzr
  402514:	bl	401bc0 <dcgettext@plt>
  402518:	bl	401b70 <warnx@plt>
  40251c:	adrp	x8, 417000 <ferror@plt+0x15370>
  402520:	ldr	x19, [x8, #640]
  402524:	adrp	x1, 405000 <ferror@plt+0x3370>
  402528:	add	x1, x1, #0xa58
  40252c:	mov	w2, #0x5                   	// #5
  402530:	mov	x0, xzr
  402534:	bl	401bc0 <dcgettext@plt>
  402538:	adrp	x8, 417000 <ferror@plt+0x15370>
  40253c:	ldr	x2, [x8, #672]
  402540:	mov	x1, x0
  402544:	mov	x0, x19
  402548:	bl	401c50 <fprintf@plt>
  40254c:	mov	w0, #0x10                  	// #16
  402550:	bl	401860 <exit@plt>
  402554:	adrp	x1, 405000 <ferror@plt+0x3370>
  402558:	add	x1, x1, #0xca1
  40255c:	b	4026e8 <ferror@plt+0xa58>
  402560:	adrp	x1, 405000 <ferror@plt+0x3370>
  402564:	add	x1, x1, #0xcb3
  402568:	b	4026e8 <ferror@plt+0xa58>
  40256c:	adrp	x1, 405000 <ferror@plt+0x3370>
  402570:	add	x1, x1, #0xcf4
  402574:	mov	w2, #0x5                   	// #5
  402578:	mov	x0, xzr
  40257c:	bl	401bc0 <dcgettext@plt>
  402580:	ldr	x2, [x25, #704]
  402584:	mov	x1, x0
  402588:	mov	w0, #0x8                   	// #8
  40258c:	bl	401be0 <errx@plt>
  402590:	adrp	x1, 405000 <ferror@plt+0x3370>
  402594:	add	x1, x1, #0xd89
  402598:	mov	w2, #0x5                   	// #5
  40259c:	mov	x0, xzr
  4025a0:	bl	401bc0 <dcgettext@plt>
  4025a4:	mov	x1, x0
  4025a8:	mov	w0, #0x8                   	// #8
  4025ac:	bl	401be0 <errx@plt>
  4025b0:	adrp	x1, 405000 <ferror@plt+0x3370>
  4025b4:	add	x1, x1, #0xda9
  4025b8:	mov	w2, #0x5                   	// #5
  4025bc:	mov	x0, xzr
  4025c0:	bl	401bc0 <dcgettext@plt>
  4025c4:	ldr	w2, [x26, #728]
  4025c8:	mov	x1, x0
  4025cc:	mov	w0, #0x4                   	// #4
  4025d0:	bl	401be0 <errx@plt>
  4025d4:	adrp	x1, 405000 <ferror@plt+0x3370>
  4025d8:	add	x1, x1, #0xdfc
  4025dc:	mov	w2, #0x5                   	// #5
  4025e0:	mov	x0, xzr
  4025e4:	bl	401bc0 <dcgettext@plt>
  4025e8:	bl	401b70 <warnx@plt>
  4025ec:	adrp	x20, 417000 <ferror@plt+0x15370>
  4025f0:	b	40227c <ferror@plt+0x5ec>
  4025f4:	mov	x22, x0
  4025f8:	mov	x0, xzr
  4025fc:	mov	x1, xzr
  402600:	mov	w2, wzr
  402604:	bl	4018e0 <crc32@plt>
  402608:	add	x1, x22, x20
  40260c:	str	w0, [x1, #32]
  402610:	ldr	w8, [x26, #728]
  402614:	and	x0, x21, #0xffffffff
  402618:	sub	w2, w8, w20
  40261c:	bl	4018e0 <crc32@plt>
  402620:	ldr	w1, [x26, #728]
  402624:	mov	x21, x0
  402628:	mov	x0, x22
  40262c:	bl	401b50 <munmap@plt>
  402630:	b	402268 <ferror@plt+0x5d8>
  402634:	mov	x22, x0
  402638:	ldr	w0, [x27, #720]
  40263c:	mov	x1, xzr
  402640:	mov	w2, wzr
  402644:	bl	4018f0 <lseek@plt>
  402648:	cmn	x0, #0x1
  40264c:	b.ne	402688 <ferror@plt+0x9f8>  // b.any
  402650:	adrp	x1, 405000 <ferror@plt+0x3370>
  402654:	add	x1, x1, #0xd38
  402658:	b	402230 <ferror@plt+0x5a0>
  40265c:	adrp	x1, 405000 <ferror@plt+0x3370>
  402660:	add	x1, x1, #0xe51
  402664:	mov	w0, #0x8                   	// #8
  402668:	mov	w2, #0x1000                	// #4096
  40266c:	bl	401c60 <err@plt>
  402670:	adrp	x1, 405000 <ferror@plt+0x3370>
  402674:	add	x1, x1, #0xcc2
  402678:	b	4026e8 <ferror@plt+0xa58>
  40267c:	adrp	x1, 405000 <ferror@plt+0x3370>
  402680:	add	x1, x1, #0xdc8
  402684:	b	4022d0 <ferror@plt+0x640>
  402688:	ldr	w0, [x27, #720]
  40268c:	ldr	w2, [x26, #728]
  402690:	mov	x1, x22
  402694:	bl	401b80 <read@plt>
  402698:	tbnz	x0, #63, 402228 <ferror@plt+0x598>
  40269c:	ldr	w8, [x26, #728]
  4026a0:	cmp	x0, x8
  4026a4:	b.eq	4025f8 <ferror@plt+0x968>  // b.none
  4026a8:	adrp	x1, 405000 <ferror@plt+0x3370>
  4026ac:	add	x1, x1, #0xe22
  4026b0:	mov	w2, #0x5                   	// #5
  4026b4:	mov	x0, xzr
  4026b8:	bl	401bc0 <dcgettext@plt>
  4026bc:	adrp	x8, 417000 <ferror@plt+0x15370>
  4026c0:	ldr	w2, [x26, #728]
  4026c4:	ldr	x3, [x8, #704]
  4026c8:	mov	x1, x0
  4026cc:	mov	w0, #0x8                   	// #8
  4026d0:	bl	401be0 <errx@plt>
  4026d4:	adrp	x1, 405000 <ferror@plt+0x3370>
  4026d8:	add	x1, x1, #0xd4a
  4026dc:	b	4022d0 <ferror@plt+0x640>
  4026e0:	adrp	x1, 405000 <ferror@plt+0x3370>
  4026e4:	add	x1, x1, #0xd38
  4026e8:	mov	w2, #0x5                   	// #5
  4026ec:	mov	x0, xzr
  4026f0:	bl	401bc0 <dcgettext@plt>
  4026f4:	ldr	x2, [x25, #704]
  4026f8:	b	402244 <ferror@plt+0x5b4>
  4026fc:	stp	x29, x30, [sp, #-32]!
  402700:	adrp	x8, 417000 <ferror@plt+0x15370>
  402704:	str	x19, [sp, #16]
  402708:	ldr	x19, [x8, #664]
  40270c:	adrp	x1, 405000 <ferror@plt+0x3370>
  402710:	add	x1, x1, #0xa9d
  402714:	mov	w2, #0x5                   	// #5
  402718:	mov	x0, xzr
  40271c:	mov	x29, sp
  402720:	bl	401bc0 <dcgettext@plt>
  402724:	mov	x1, x19
  402728:	bl	401850 <fputs@plt>
  40272c:	adrp	x1, 405000 <ferror@plt+0x3370>
  402730:	add	x1, x1, #0xaa6
  402734:	mov	w2, #0x5                   	// #5
  402738:	mov	x0, xzr
  40273c:	bl	401bc0 <dcgettext@plt>
  402740:	adrp	x8, 417000 <ferror@plt+0x15370>
  402744:	ldr	x2, [x8, #672]
  402748:	mov	x1, x0
  40274c:	mov	x0, x19
  402750:	bl	401c50 <fprintf@plt>
  402754:	mov	w0, #0xa                   	// #10
  402758:	mov	x1, x19
  40275c:	bl	4018d0 <fputc@plt>
  402760:	adrp	x1, 405000 <ferror@plt+0x3370>
  402764:	add	x1, x1, #0xabc
  402768:	mov	w2, #0x5                   	// #5
  40276c:	mov	x0, xzr
  402770:	bl	401bc0 <dcgettext@plt>
  402774:	mov	x1, x19
  402778:	bl	401850 <fputs@plt>
  40277c:	adrp	x1, 405000 <ferror@plt+0x3370>
  402780:	add	x1, x1, #0xaeb
  402784:	mov	w2, #0x5                   	// #5
  402788:	mov	x0, xzr
  40278c:	bl	401bc0 <dcgettext@plt>
  402790:	mov	x1, x19
  402794:	bl	401850 <fputs@plt>
  402798:	adrp	x1, 405000 <ferror@plt+0x3370>
  40279c:	add	x1, x1, #0xaf6
  4027a0:	mov	w2, #0x5                   	// #5
  4027a4:	mov	x0, xzr
  4027a8:	bl	401bc0 <dcgettext@plt>
  4027ac:	mov	x1, x19
  4027b0:	bl	401850 <fputs@plt>
  4027b4:	adrp	x1, 405000 <ferror@plt+0x3370>
  4027b8:	add	x1, x1, #0xb31
  4027bc:	mov	w2, #0x5                   	// #5
  4027c0:	mov	x0, xzr
  4027c4:	bl	401bc0 <dcgettext@plt>
  4027c8:	mov	x1, x19
  4027cc:	bl	401850 <fputs@plt>
  4027d0:	adrp	x1, 405000 <ferror@plt+0x3370>
  4027d4:	add	x1, x1, #0xb5c
  4027d8:	mov	w2, #0x5                   	// #5
  4027dc:	mov	x0, xzr
  4027e0:	bl	401bc0 <dcgettext@plt>
  4027e4:	mov	x1, x19
  4027e8:	bl	401850 <fputs@plt>
  4027ec:	adrp	x1, 405000 <ferror@plt+0x3370>
  4027f0:	add	x1, x1, #0xb97
  4027f4:	mov	w2, #0x5                   	// #5
  4027f8:	mov	x0, xzr
  4027fc:	bl	401bc0 <dcgettext@plt>
  402800:	mov	x1, x19
  402804:	bl	401850 <fputs@plt>
  402808:	adrp	x1, 405000 <ferror@plt+0x3370>
  40280c:	add	x1, x1, #0xbdc
  402810:	mov	w2, #0x5                   	// #5
  402814:	mov	x0, xzr
  402818:	bl	401bc0 <dcgettext@plt>
  40281c:	mov	x1, x19
  402820:	bl	401850 <fputs@plt>
  402824:	mov	w0, #0xa                   	// #10
  402828:	mov	x1, x19
  40282c:	bl	4018d0 <fputc@plt>
  402830:	adrp	x1, 405000 <ferror@plt+0x3370>
  402834:	add	x1, x1, #0xc46
  402838:	mov	w2, #0x5                   	// #5
  40283c:	mov	x0, xzr
  402840:	bl	401bc0 <dcgettext@plt>
  402844:	adrp	x1, 405000 <ferror@plt+0x3370>
  402848:	mov	x19, x0
  40284c:	add	x1, x1, #0xc67
  402850:	mov	w2, #0x5                   	// #5
  402854:	mov	x0, xzr
  402858:	bl	401bc0 <dcgettext@plt>
  40285c:	mov	x4, x0
  402860:	adrp	x0, 405000 <ferror@plt+0x3370>
  402864:	adrp	x1, 405000 <ferror@plt+0x3370>
  402868:	adrp	x3, 405000 <ferror@plt+0x3370>
  40286c:	add	x0, x0, #0xc29
  402870:	add	x1, x1, #0xc3a
  402874:	add	x3, x3, #0xc58
  402878:	mov	x2, x19
  40287c:	bl	401c10 <printf@plt>
  402880:	adrp	x1, 405000 <ferror@plt+0x3370>
  402884:	add	x1, x1, #0xc77
  402888:	mov	w2, #0x5                   	// #5
  40288c:	mov	x0, xzr
  402890:	bl	401bc0 <dcgettext@plt>
  402894:	adrp	x1, 405000 <ferror@plt+0x3370>
  402898:	add	x1, x1, #0xc92
  40289c:	bl	401c10 <printf@plt>
  4028a0:	mov	w0, wzr
  4028a4:	bl	401860 <exit@plt>
  4028a8:	stp	x29, x30, [sp, #-32]!
  4028ac:	adrp	x8, 417000 <ferror@plt+0x15370>
  4028b0:	stp	x20, x19, [sp, #16]
  4028b4:	ldr	x20, [x8, #664]
  4028b8:	mov	x29, sp
  4028bc:	bl	401c20 <__errno_location@plt>
  4028c0:	mov	x19, x0
  4028c4:	str	wzr, [x0]
  4028c8:	mov	x0, x20
  4028cc:	bl	401c90 <ferror@plt>
  4028d0:	cbnz	w0, 402970 <ferror@plt+0xce0>
  4028d4:	mov	x0, x20
  4028d8:	bl	401b60 <fflush@plt>
  4028dc:	cbz	w0, 402930 <ferror@plt+0xca0>
  4028e0:	ldr	w20, [x19]
  4028e4:	cmp	w20, #0x9
  4028e8:	b.eq	4028f4 <ferror@plt+0xc64>  // b.none
  4028ec:	cmp	w20, #0x20
  4028f0:	b.ne	402988 <ferror@plt+0xcf8>  // b.any
  4028f4:	adrp	x8, 417000 <ferror@plt+0x15370>
  4028f8:	ldr	x20, [x8, #640]
  4028fc:	str	wzr, [x19]
  402900:	mov	x0, x20
  402904:	bl	401c90 <ferror@plt>
  402908:	cbnz	w0, 4029b0 <ferror@plt+0xd20>
  40290c:	mov	x0, x20
  402910:	bl	401b60 <fflush@plt>
  402914:	cbz	w0, 402950 <ferror@plt+0xcc0>
  402918:	ldr	w8, [x19]
  40291c:	cmp	w8, #0x9
  402920:	b.ne	4029b0 <ferror@plt+0xd20>  // b.any
  402924:	ldp	x20, x19, [sp, #16]
  402928:	ldp	x29, x30, [sp], #32
  40292c:	ret
  402930:	mov	x0, x20
  402934:	bl	401920 <fileno@plt>
  402938:	tbnz	w0, #31, 4028e0 <ferror@plt+0xc50>
  40293c:	bl	401870 <dup@plt>
  402940:	tbnz	w0, #31, 4028e0 <ferror@plt+0xc50>
  402944:	bl	401a10 <close@plt>
  402948:	cbnz	w0, 4028e0 <ferror@plt+0xc50>
  40294c:	b	4028f4 <ferror@plt+0xc64>
  402950:	mov	x0, x20
  402954:	bl	401920 <fileno@plt>
  402958:	tbnz	w0, #31, 402918 <ferror@plt+0xc88>
  40295c:	bl	401870 <dup@plt>
  402960:	tbnz	w0, #31, 402918 <ferror@plt+0xc88>
  402964:	bl	401a10 <close@plt>
  402968:	cbnz	w0, 402918 <ferror@plt+0xc88>
  40296c:	b	402924 <ferror@plt+0xc94>
  402970:	adrp	x1, 405000 <ferror@plt+0x3370>
  402974:	add	x1, x1, #0xa91
  402978:	mov	w2, #0x5                   	// #5
  40297c:	mov	x0, xzr
  402980:	bl	401bc0 <dcgettext@plt>
  402984:	b	4029a0 <ferror@plt+0xd10>
  402988:	adrp	x1, 405000 <ferror@plt+0x3370>
  40298c:	add	x1, x1, #0xa91
  402990:	mov	w2, #0x5                   	// #5
  402994:	mov	x0, xzr
  402998:	bl	401bc0 <dcgettext@plt>
  40299c:	cbnz	w20, 4029ac <ferror@plt+0xd1c>
  4029a0:	bl	401b70 <warnx@plt>
  4029a4:	mov	w0, #0x1                   	// #1
  4029a8:	bl	401820 <_exit@plt>
  4029ac:	bl	401a90 <warn@plt>
  4029b0:	mov	w0, #0x1                   	// #1
  4029b4:	bl	401820 <_exit@plt>
  4029b8:	sub	sp, sp, #0x80
  4029bc:	stp	x29, x30, [sp, #32]
  4029c0:	stp	x28, x27, [sp, #48]
  4029c4:	stp	x26, x25, [sp, #64]
  4029c8:	stp	x24, x23, [sp, #80]
  4029cc:	stp	x22, x21, [sp, #96]
  4029d0:	stp	x20, x19, [sp, #112]
  4029d4:	ldr	x19, [x1]
  4029d8:	ldr	w20, [x1, #8]
  4029dc:	mov	x24, x1
  4029e0:	mov	x27, x0
  4029e4:	and	w8, w19, #0xf000
  4029e8:	cmp	w8, #0xa, lsl #12
  4029ec:	add	x29, sp, #0x20
  4029f0:	b.eq	402c34 <ferror@plt+0xfa4>  // b.none
  4029f4:	cmp	w8, #0x8, lsl #12
  4029f8:	b.eq	402bac <ferror@plt+0xf1c>  // b.none
  4029fc:	cmp	w8, #0x4, lsl #12
  402a00:	b.ne	402d58 <ferror@plt+0x10c8>  // b.any
  402a04:	mov	x0, x27
  402a08:	mov	x28, x24
  402a0c:	bl	401840 <strlen@plt>
  402a10:	lsl	x25, x0, #32
  402a14:	mov	x8, #0x10000000000         	// #1099511627776
  402a18:	add	x24, x25, x8
  402a1c:	asr	x23, x24, #32
  402a20:	mov	x22, x0
  402a24:	mov	x0, x23
  402a28:	bl	401940 <malloc@plt>
  402a2c:	mov	x21, x0
  402a30:	cbnz	x0, 402a38 <ferror@plt+0xda8>
  402a34:	cbnz	x24, 4030dc <ferror@plt+0x144c>
  402a38:	lsr	x8, x20, #4
  402a3c:	and	x26, x8, #0xffffffc
  402a40:	ubfx	x24, x19, #32, #24
  402a44:	cbnz	x26, 402a4c <ferror@plt+0xdbc>
  402a48:	cbnz	w24, 4030f0 <ferror@plt+0x1460>
  402a4c:	adrp	x9, 417000 <ferror@plt+0x15370>
  402a50:	cbz	x26, 402a64 <ferror@plt+0xdd4>
  402a54:	ldr	x8, [x9, #616]
  402a58:	cmp	x26, x8
  402a5c:	b.cs	402a64 <ferror@plt+0xdd4>  // b.hs, b.nlast
  402a60:	str	x26, [x9, #616]
  402a64:	asr	x23, x25, #32
  402a68:	mov	x0, x21
  402a6c:	mov	x1, x27
  402a70:	mov	x2, x23
  402a74:	bl	401810 <memcpy@plt>
  402a78:	adrp	x8, 417000 <ferror@plt+0x15370>
  402a7c:	ldr	w8, [x8, #692]
  402a80:	mov	w9, #0x2f                  	// #47
  402a84:	mov	x19, x28
  402a88:	strb	w9, [x21, x23]
  402a8c:	cbz	w8, 402aa0 <ferror@plt+0xe10>
  402a90:	mov	w0, #0x64                  	// #100
  402a94:	mov	x1, x19
  402a98:	mov	x2, x27
  402a9c:	bl	4031d8 <ferror@plt+0x1548>
  402aa0:	adrp	x8, 417000 <ferror@plt+0x15370>
  402aa4:	ldr	x8, [x8, #600]
  402aa8:	ldrb	w8, [x8]
  402aac:	cbz	w8, 402acc <ferror@plt+0xe3c>
  402ab0:	ldrh	w1, [x19]
  402ab4:	mov	x0, x27
  402ab8:	bl	401c40 <mkdir@plt>
  402abc:	tbnz	w0, #31, 403144 <ferror@plt+0x14b4>
  402ac0:	mov	x0, x27
  402ac4:	mov	x1, x19
  402ac8:	bl	4032a8 <ferror@plt+0x1618>
  402acc:	cbz	w24, 402d90 <ferror@plt+0x1100>
  402ad0:	sxtw	x8, w22
  402ad4:	add	x28, x8, #0x1
  402ad8:	adrp	x27, 417000 <ferror@plt+0x15370>
  402adc:	add	x19, x21, w28, sxtw
  402ae0:	adrp	x25, 417000 <ferror@plt+0x15370>
  402ae4:	b	402af8 <ferror@plt+0xe68>
  402ae8:	mov	x0, x20
  402aec:	bl	401ae0 <free@plt>
  402af0:	cmp	w24, #0x0
  402af4:	b.le	402d90 <ferror@plt+0x1100>
  402af8:	and	x0, x26, #0xffffffff
  402afc:	bl	403384 <ferror@plt+0x16f4>
  402b00:	mov	x22, x0
  402b04:	mov	w0, #0xc                   	// #12
  402b08:	bl	401940 <malloc@plt>
  402b0c:	cbz	x0, 403020 <ferror@plt+0x1390>
  402b10:	mov	x20, x0
  402b14:	ldrb	w0, [x27, #800]
  402b18:	mov	x1, x22
  402b1c:	mov	x2, x20
  402b20:	bl	4035ec <ferror@plt+0x195c>
  402b24:	ldr	x8, [x20]
  402b28:	ldr	w9, [x20, #8]
  402b2c:	add	x23, x26, #0xc
  402b30:	mov	x0, x23
  402b34:	extr	x8, x9, x8, #62
  402b38:	and	x22, x8, #0xfc
  402b3c:	bl	403384 <ferror@plt+0x16f4>
  402b40:	mov	x1, x0
  402b44:	mov	x0, x19
  402b48:	mov	x2, x22
  402b4c:	bl	401810 <memcpy@plt>
  402b50:	add	x26, x22, x28
  402b54:	strb	wzr, [x21, x26]
  402b58:	cbz	w22, 403034 <ferror@plt+0x13a4>
  402b5c:	mov	x0, x21
  402b60:	bl	401840 <strlen@plt>
  402b64:	sub	x8, x26, x0
  402b68:	cmp	x8, #0x4
  402b6c:	b.cs	403040 <ferror@plt+0x13b0>  // b.hs, b.nlast
  402b70:	mov	x0, x21
  402b74:	mov	x1, x20
  402b78:	bl	4029b8 <ferror@plt+0xd28>
  402b7c:	adrp	x8, 417000 <ferror@plt+0x15370>
  402b80:	ldr	x8, [x8, #616]
  402b84:	add	x26, x23, x22
  402b88:	cmp	x26, x8
  402b8c:	b.ls	40304c <ferror@plt+0x13bc>  // b.plast
  402b90:	ldr	x8, [x25, #920]
  402b94:	sub	w9, w24, w22
  402b98:	sub	w24, w9, #0xc
  402b9c:	cmp	x26, x8
  402ba0:	b.ls	402ae8 <ferror@plt+0xe58>  // b.plast
  402ba4:	str	x26, [x25, #920]
  402ba8:	b	402ae8 <ferror@plt+0xe58>
  402bac:	lsr	x9, x20, #4
  402bb0:	ands	x8, x19, #0xffffff00000000
  402bb4:	and	x21, x9, #0xffffffc
  402bb8:	b.eq	402bc0 <ferror@plt+0xf30>  // b.none
  402bbc:	cbz	x21, 4030fc <ferror@plt+0x146c>
  402bc0:	cbnz	x8, 402bc8 <ferror@plt+0xf38>
  402bc4:	cbnz	x21, 403108 <ferror@plt+0x1478>
  402bc8:	cbz	x21, 402be0 <ferror@plt+0xf50>
  402bcc:	adrp	x8, 417000 <ferror@plt+0x15370>
  402bd0:	ldr	x9, [x8, #608]
  402bd4:	cmp	x21, x9
  402bd8:	b.cs	402be0 <ferror@plt+0xf50>  // b.hs, b.nlast
  402bdc:	str	x21, [x8, #608]
  402be0:	adrp	x8, 417000 <ferror@plt+0x15370>
  402be4:	ldr	w8, [x8, #692]
  402be8:	cbz	w8, 402bfc <ferror@plt+0xf6c>
  402bec:	mov	w0, #0x66                  	// #102
  402bf0:	mov	x1, x24
  402bf4:	mov	x2, x27
  402bf8:	bl	4031d8 <ferror@plt+0x1548>
  402bfc:	adrp	x8, 417000 <ferror@plt+0x15370>
  402c00:	ldr	x8, [x8, #600]
  402c04:	str	x27, [sp, #16]
  402c08:	ldrb	w8, [x8]
  402c0c:	cbz	w8, 402dc4 <ferror@plt+0x1134>
  402c10:	ldrh	w2, [x24]
  402c14:	mov	w1, #0x241                 	// #577
  402c18:	mov	x0, x27
  402c1c:	bl	401970 <open@plt>
  402c20:	mov	w22, w0
  402c24:	tbz	w0, #31, 402dc8 <ferror@plt+0x1138>
  402c28:	adrp	x1, 405000 <ferror@plt+0x3370>
  402c2c:	add	x1, x1, #0xcb3
  402c30:	b	403074 <ferror@plt+0x13e4>
  402c34:	adrp	x8, 417000 <ferror@plt+0x15370>
  402c38:	ldrb	w21, [x8, #800]
  402c3c:	lsr	x8, x20, #4
  402c40:	and	x23, x8, #0xffffffc
  402c44:	mov	x0, x23
  402c48:	bl	403384 <ferror@plt+0x16f4>
  402c4c:	ldr	w1, [x0]
  402c50:	mov	w0, w21
  402c54:	bl	40358c <ferror@plt+0x18fc>
  402c58:	cbz	x23, 403114 <ferror@plt+0x1484>
  402c5c:	ldr	x8, [x24]
  402c60:	tst	x8, #0xffffff00000000
  402c64:	b.eq	403120 <ferror@plt+0x1490>  // b.none
  402c68:	adrp	x8, 417000 <ferror@plt+0x15370>
  402c6c:	ldr	x9, [x8, #608]
  402c70:	add	x21, x23, #0x4
  402c74:	mov	w22, w0
  402c78:	cmp	x23, x9
  402c7c:	b.cs	402c84 <ferror@plt+0xff4>  // b.hs, b.nlast
  402c80:	str	x23, [x8, #608]
  402c84:	adrp	x8, 417000 <ferror@plt+0x15370>
  402c88:	ldr	x9, [x8, #928]
  402c8c:	cmp	x9, x22
  402c90:	b.cs	402c98 <ferror@plt+0x1008>  // b.hs, b.nlast
  402c94:	str	x22, [x8, #928]
  402c98:	mov	x0, x21
  402c9c:	bl	403384 <ferror@plt+0x16f4>
  402ca0:	sub	x23, x22, x21
  402ca4:	mov	x1, x23
  402ca8:	bl	403434 <ferror@plt+0x17a4>
  402cac:	ldr	w9, [x24, #4]
  402cb0:	sxtw	x8, w0
  402cb4:	and	x9, x9, #0xffffff
  402cb8:	cmp	x9, x8
  402cbc:	b.ne	403138 <ferror@plt+0x14a8>  // b.any
  402cc0:	adrp	x19, 417000 <ferror@plt+0x15370>
  402cc4:	ldr	x3, [x19, #712]
  402cc8:	adrp	x20, 417000 <ferror@plt+0x15370>
  402ccc:	strb	wzr, [x3, x8]
  402cd0:	ldr	w8, [x20, #692]
  402cd4:	cbz	w8, 402d2c <ferror@plt+0x109c>
  402cd8:	sub	x0, x29, #0x8
  402cdc:	mov	x2, x27
  402ce0:	bl	403504 <ferror@plt+0x1874>
  402ce4:	ldur	x2, [x29, #-8]
  402ce8:	mov	w0, #0x6c                  	// #108
  402cec:	mov	x1, x24
  402cf0:	bl	4031d8 <ferror@plt+0x1548>
  402cf4:	ldr	w8, [x20, #692]
  402cf8:	cmp	w8, #0x2
  402cfc:	b.lt	402d24 <ferror@plt+0x1094>  // b.tstop
  402d00:	adrp	x1, 406000 <ferror@plt+0x4370>
  402d04:	add	x1, x1, #0xa2
  402d08:	mov	w2, #0x5                   	// #5
  402d0c:	mov	x0, xzr
  402d10:	bl	401bc0 <dcgettext@plt>
  402d14:	mov	x1, x21
  402d18:	mov	x2, x22
  402d1c:	mov	x3, x23
  402d20:	bl	401c10 <printf@plt>
  402d24:	ldur	x0, [x29, #-8]
  402d28:	bl	401ae0 <free@plt>
  402d2c:	adrp	x8, 417000 <ferror@plt+0x15370>
  402d30:	ldr	x8, [x8, #600]
  402d34:	ldrb	w8, [x8]
  402d38:	cbz	w8, 403000 <ferror@plt+0x1370>
  402d3c:	ldr	x0, [x19, #712]
  402d40:	mov	x1, x27
  402d44:	bl	401af0 <symlink@plt>
  402d48:	tbz	w0, #31, 402ff4 <ferror@plt+0x1364>
  402d4c:	adrp	x1, 406000 <ferror@plt+0x4370>
  402d50:	add	x1, x1, #0x189
  402d54:	b	40317c <ferror@plt+0x14ec>
  402d58:	and	x8, x20, #0xffffffff
  402d5c:	cmp	x8, #0x40
  402d60:	b.cs	40312c <ferror@plt+0x149c>  // b.hs, b.nlast
  402d64:	and	w8, w19, #0xfffff000
  402d68:	and	w8, w8, #0xffff
  402d6c:	cmp	w8, #0x6, lsl #12
  402d70:	b.ge	402db4 <ferror@plt+0x1124>  // b.tcont
  402d74:	cmp	w8, #0x1, lsl #12
  402d78:	b.ne	402f84 <ferror@plt+0x12f4>  // b.any
  402d7c:	tst	x19, #0xffffff00000000
  402d80:	b.ne	4031c0 <ferror@plt+0x1530>  // b.any
  402d84:	mov	x19, xzr
  402d88:	mov	w0, #0x70                  	// #112
  402d8c:	b	402fb0 <ferror@plt+0x1320>
  402d90:	mov	x0, x21
  402d94:	ldp	x20, x19, [sp, #112]
  402d98:	ldp	x22, x21, [sp, #96]
  402d9c:	ldp	x24, x23, [sp, #80]
  402da0:	ldp	x26, x25, [sp, #64]
  402da4:	ldp	x28, x27, [sp, #48]
  402da8:	ldp	x29, x30, [sp, #32]
  402dac:	add	sp, sp, #0x80
  402db0:	b	401ae0 <free@plt>
  402db4:	b.ne	402f98 <ferror@plt+0x1308>  // b.any
  402db8:	ubfx	x19, x19, #32, #24
  402dbc:	mov	w0, #0x62                  	// #98
  402dc0:	b	402fb0 <ferror@plt+0x1320>
  402dc4:	mov	w22, wzr
  402dc8:	ldr	w8, [x24, #4]
  402dcc:	str	x24, [sp, #8]
  402dd0:	ands	w23, w8, #0xffffff
  402dd4:	b.eq	402f2c <ferror@plt+0x129c>  // b.none
  402dd8:	adrp	x19, 417000 <ferror@plt+0x15370>
  402ddc:	ldr	x28, [x19, #696]
  402de0:	adrp	x24, 417000 <ferror@plt+0x15370>
  402de4:	adrp	x25, 417000 <ferror@plt+0x15370>
  402de8:	add	x8, x23, x28
  402dec:	sub	x8, x8, #0x1
  402df0:	udiv	x8, x8, x28
  402df4:	add	x27, x21, x8, lsl #2
  402df8:	adrp	x8, 417000 <ferror@plt+0x15370>
  402dfc:	ldrb	w26, [x8, #800]
  402e00:	mov	x0, x21
  402e04:	bl	403384 <ferror@plt+0x16f4>
  402e08:	ldr	w1, [x0]
  402e0c:	mov	w0, w26
  402e10:	bl	40358c <ferror@plt+0x18fc>
  402e14:	ldr	x8, [x24, #928]
  402e18:	mov	w26, w0
  402e1c:	cmp	x8, x26
  402e20:	b.cs	402e28 <ferror@plt+0x1198>  // b.hs, b.nlast
  402e24:	str	x26, [x24, #928]
  402e28:	adrp	x8, 417000 <ferror@plt+0x15370>
  402e2c:	ldr	w8, [x8, #692]
  402e30:	cmp	x27, x26
  402e34:	b.ne	402e90 <ferror@plt+0x1200>  // b.any
  402e38:	cmp	w8, #0x2
  402e3c:	b.lt	402e60 <ferror@plt+0x11d0>  // b.tstop
  402e40:	adrp	x1, 406000 <ferror@plt+0x4370>
  402e44:	mov	w2, #0x5                   	// #5
  402e48:	mov	x0, xzr
  402e4c:	add	x1, x1, #0x8d
  402e50:	bl	401bc0 <dcgettext@plt>
  402e54:	ldr	x2, [x19, #696]
  402e58:	mov	x1, x27
  402e5c:	bl	401c10 <printf@plt>
  402e60:	ldr	x20, [x19, #696]
  402e64:	ldr	x0, [x25, #712]
  402e68:	mov	w1, wzr
  402e6c:	cmp	x23, x20
  402e70:	csel	x27, x23, x28, cc  // cc = lo, ul, last
  402e74:	mov	x2, x27
  402e78:	bl	4019d0 <memset@plt>
  402e7c:	cmp	x23, x20
  402e80:	b.cc	402ee8 <ferror@plt+0x1258>  // b.lo, b.ul, b.last
  402e84:	cmp	x27, x20
  402e88:	b.eq	402ef0 <ferror@plt+0x1260>  // b.none
  402e8c:	b	403090 <ferror@plt+0x1400>
  402e90:	cmp	w8, #0x1
  402e94:	b.le	402ec4 <ferror@plt+0x1234>
  402e98:	adrp	x1, 406000 <ferror@plt+0x4370>
  402e9c:	mov	w2, #0x5                   	// #5
  402ea0:	mov	x0, xzr
  402ea4:	add	x1, x1, #0xa2
  402ea8:	bl	401bc0 <dcgettext@plt>
  402eac:	sub	x28, x26, x27
  402eb0:	mov	x1, x27
  402eb4:	mov	x2, x26
  402eb8:	mov	x3, x28
  402ebc:	bl	401c10 <printf@plt>
  402ec0:	b	402ec8 <ferror@plt+0x1238>
  402ec4:	sub	x28, x26, x27
  402ec8:	mov	x0, x27
  402ecc:	bl	403384 <ferror@plt+0x16f4>
  402ed0:	mov	x1, x28
  402ed4:	bl	403434 <ferror@plt+0x17a4>
  402ed8:	ldr	x20, [x19, #696]
  402edc:	sxtw	x27, w0
  402ee0:	cmp	x23, x20
  402ee4:	b.cs	402e84 <ferror@plt+0x11f4>  // b.hs, b.nlast
  402ee8:	cmp	x23, x27
  402eec:	b.ne	4030b4 <ferror@plt+0x1424>  // b.any
  402ef0:	adrp	x8, 417000 <ferror@plt+0x15370>
  402ef4:	ldr	x8, [x8, #600]
  402ef8:	ldrb	w8, [x8]
  402efc:	cbz	w8, 402f14 <ferror@plt+0x1284>
  402f00:	ldr	x1, [x25, #712]
  402f04:	mov	w0, w22
  402f08:	mov	x2, x27
  402f0c:	bl	401a30 <write@plt>
  402f10:	tbnz	x0, #63, 40306c <ferror@plt+0x13dc>
  402f14:	sub	x23, x23, x27
  402f18:	cbz	x23, 402f2c <ferror@plt+0x129c>
  402f1c:	ldr	x28, [x19, #696]
  402f20:	add	x21, x21, #0x4
  402f24:	mov	x27, x26
  402f28:	b	402df8 <ferror@plt+0x1168>
  402f2c:	adrp	x8, 417000 <ferror@plt+0x15370>
  402f30:	ldr	x8, [x8, #600]
  402f34:	ldp	x20, x19, [sp, #8]
  402f38:	ldrb	w8, [x8]
  402f3c:	cbz	w8, 403000 <ferror@plt+0x1370>
  402f40:	mov	w0, w22
  402f44:	bl	401930 <fsync@plt>
  402f48:	mov	w21, w0
  402f4c:	mov	w0, w22
  402f50:	bl	401a10 <close@plt>
  402f54:	orr	w8, w0, w21
  402f58:	cbnz	w8, 403150 <ferror@plt+0x14c0>
  402f5c:	mov	x0, x19
  402f60:	mov	x1, x20
  402f64:	ldp	x20, x19, [sp, #112]
  402f68:	ldp	x22, x21, [sp, #96]
  402f6c:	ldp	x24, x23, [sp, #80]
  402f70:	ldp	x26, x25, [sp, #64]
  402f74:	ldp	x28, x27, [sp, #48]
  402f78:	ldp	x29, x30, [sp, #32]
  402f7c:	add	sp, sp, #0x80
  402f80:	b	4032a8 <ferror@plt+0x1618>
  402f84:	cmp	w8, #0x2, lsl #12
  402f88:	b.ne	403198 <ferror@plt+0x1508>  // b.any
  402f8c:	ubfx	x19, x19, #32, #24
  402f90:	mov	w0, #0x63                  	// #99
  402f94:	b	402fb0 <ferror@plt+0x1320>
  402f98:	cmp	w8, #0xc, lsl #12
  402f9c:	b.ne	403198 <ferror@plt+0x1508>  // b.any
  402fa0:	tst	x19, #0xffffff00000000
  402fa4:	b.ne	4031cc <ferror@plt+0x153c>  // b.any
  402fa8:	mov	x19, xzr
  402fac:	mov	w0, #0x73                  	// #115
  402fb0:	adrp	x8, 417000 <ferror@plt+0x15370>
  402fb4:	ldr	w8, [x8, #692]
  402fb8:	cbz	w8, 402fc8 <ferror@plt+0x1338>
  402fbc:	mov	x1, x24
  402fc0:	mov	x2, x27
  402fc4:	bl	4031d8 <ferror@plt+0x1548>
  402fc8:	adrp	x8, 417000 <ferror@plt+0x15370>
  402fcc:	ldr	x8, [x8, #600]
  402fd0:	ldrb	w8, [x8]
  402fd4:	cbz	w8, 403000 <ferror@plt+0x1370>
  402fd8:	ldrh	w2, [x24]
  402fdc:	sub	x3, x29, #0x8
  402fe0:	mov	w0, wzr
  402fe4:	mov	x1, x27
  402fe8:	stur	x19, [x29, #-8]
  402fec:	bl	4018b0 <__xmknod@plt>
  402ff0:	tbnz	w0, #31, 403174 <ferror@plt+0x14e4>
  402ff4:	mov	x0, x27
  402ff8:	mov	x1, x24
  402ffc:	bl	4032a8 <ferror@plt+0x1618>
  403000:	ldp	x20, x19, [sp, #112]
  403004:	ldp	x22, x21, [sp, #96]
  403008:	ldp	x24, x23, [sp, #80]
  40300c:	ldp	x26, x25, [sp, #64]
  403010:	ldp	x28, x27, [sp, #48]
  403014:	ldp	x29, x30, [sp, #32]
  403018:	add	sp, sp, #0x80
  40301c:	ret
  403020:	adrp	x1, 405000 <ferror@plt+0x3370>
  403024:	add	x1, x1, #0xe51
  403028:	mov	w0, #0x8                   	// #8
  40302c:	mov	w2, #0xc                   	// #12
  403030:	bl	401c60 <err@plt>
  403034:	adrp	x1, 405000 <ferror@plt+0x3370>
  403038:	add	x1, x1, #0xf7d
  40303c:	b	403054 <ferror@plt+0x13c4>
  403040:	adrp	x1, 405000 <ferror@plt+0x3370>
  403044:	add	x1, x1, #0xf95
  403048:	b	403054 <ferror@plt+0x13c4>
  40304c:	adrp	x1, 405000 <ferror@plt+0x3370>
  403050:	add	x1, x1, #0xfa9
  403054:	mov	w2, #0x5                   	// #5
  403058:	mov	x0, xzr
  40305c:	bl	401bc0 <dcgettext@plt>
  403060:	mov	x1, x0
  403064:	mov	w0, #0x4                   	// #4
  403068:	bl	401be0 <errx@plt>
  40306c:	adrp	x1, 406000 <ferror@plt+0x4370>
  403070:	add	x1, x1, #0x7c
  403074:	mov	w2, #0x5                   	// #5
  403078:	mov	x0, xzr
  40307c:	bl	401bc0 <dcgettext@plt>
  403080:	ldr	x2, [sp, #16]
  403084:	mov	x1, x0
  403088:	mov	w0, #0x8                   	// #8
  40308c:	bl	401c60 <err@plt>
  403090:	adrp	x1, 406000 <ferror@plt+0x4370>
  403094:	add	x1, x1, #0xcd
  403098:	mov	w2, #0x5                   	// #5
  40309c:	mov	x0, xzr
  4030a0:	bl	401bc0 <dcgettext@plt>
  4030a4:	mov	x1, x0
  4030a8:	mov	w0, #0x4                   	// #4
  4030ac:	mov	x2, x27
  4030b0:	bl	401be0 <errx@plt>
  4030b4:	adrp	x1, 406000 <ferror@plt+0x4370>
  4030b8:	add	x1, x1, #0xe3
  4030bc:	mov	w2, #0x5                   	// #5
  4030c0:	mov	x0, xzr
  4030c4:	bl	401bc0 <dcgettext@plt>
  4030c8:	mov	x1, x0
  4030cc:	mov	w0, #0x4                   	// #4
  4030d0:	mov	x2, x27
  4030d4:	mov	x3, x23
  4030d8:	bl	401be0 <errx@plt>
  4030dc:	adrp	x1, 405000 <ferror@plt+0x3370>
  4030e0:	add	x1, x1, #0xe51
  4030e4:	mov	w0, #0x8                   	// #8
  4030e8:	mov	x2, x23
  4030ec:	bl	401c60 <err@plt>
  4030f0:	adrp	x1, 405000 <ferror@plt+0x3370>
  4030f4:	add	x1, x1, #0xf36
  4030f8:	b	403098 <ferror@plt+0x1408>
  4030fc:	adrp	x1, 406000 <ferror@plt+0x4370>
  403100:	add	x1, x1, #0x22
  403104:	b	403054 <ferror@plt+0x13c4>
  403108:	adrp	x1, 406000 <ferror@plt+0x4370>
  40310c:	add	x1, x1, #0x4f
  403110:	b	403054 <ferror@plt+0x13c4>
  403114:	adrp	x1, 406000 <ferror@plt+0x4370>
  403118:	add	x1, x1, #0x12c
  40311c:	b	403054 <ferror@plt+0x13c4>
  403120:	adrp	x1, 406000 <ferror@plt+0x4370>
  403124:	add	x1, x1, #0x14a
  403128:	b	403054 <ferror@plt+0x13c4>
  40312c:	adrp	x1, 406000 <ferror@plt+0x4370>
  403130:	add	x1, x1, #0x1b3
  403134:	b	403098 <ferror@plt+0x1408>
  403138:	adrp	x1, 406000 <ferror@plt+0x4370>
  40313c:	add	x1, x1, #0x166
  403140:	b	403098 <ferror@plt+0x1408>
  403144:	adrp	x1, 405000 <ferror@plt+0x3370>
  403148:	add	x1, x1, #0xf6c
  40314c:	b	40317c <ferror@plt+0x14ec>
  403150:	adrp	x1, 406000 <ferror@plt+0x4370>
  403154:	add	x1, x1, #0x7c
  403158:	mov	w2, #0x5                   	// #5
  40315c:	mov	x0, xzr
  403160:	bl	401bc0 <dcgettext@plt>
  403164:	mov	x1, x0
  403168:	mov	w0, #0x8                   	// #8
  40316c:	mov	x2, x19
  403170:	bl	401c60 <err@plt>
  403174:	adrp	x1, 406000 <ferror@plt+0x4370>
  403178:	add	x1, x1, #0x224
  40317c:	mov	w2, #0x5                   	// #5
  403180:	mov	x0, xzr
  403184:	bl	401bc0 <dcgettext@plt>
  403188:	mov	x1, x0
  40318c:	mov	w0, #0x8                   	// #8
  403190:	mov	x2, x27
  403194:	bl	401c60 <err@plt>
  403198:	adrp	x1, 406000 <ferror@plt+0x4370>
  40319c:	add	x1, x1, #0x210
  4031a0:	mov	w2, #0x5                   	// #5
  4031a4:	mov	x0, xzr
  4031a8:	bl	401bc0 <dcgettext@plt>
  4031ac:	ldrh	w3, [x24]
  4031b0:	mov	x1, x0
  4031b4:	mov	w0, #0x4                   	// #4
  4031b8:	mov	x2, x27
  4031bc:	bl	401be0 <errx@plt>
  4031c0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4031c4:	add	x1, x1, #0x1d8
  4031c8:	b	403098 <ferror@plt+0x1408>
  4031cc:	adrp	x1, 406000 <ferror@plt+0x4370>
  4031d0:	add	x1, x1, #0x1f3
  4031d4:	b	403098 <ferror@plt+0x1408>
  4031d8:	sub	sp, sp, #0x40
  4031dc:	stp	x29, x30, [sp, #16]
  4031e0:	stp	x20, x19, [sp, #48]
  4031e4:	ldr	x8, [x1]
  4031e8:	str	x21, [sp, #32]
  4031ec:	mov	x19, x2
  4031f0:	mov	x20, x1
  4031f4:	and	w9, w8, #0xf000
  4031f8:	orr	w9, w9, #0x4000
  4031fc:	cmp	w9, #0x6, lsl #12
  403200:	mov	w21, w0
  403204:	add	x29, sp, #0x10
  403208:	b.ne	403238 <ferror@plt+0x15a8>  // b.any
  40320c:	ubfx	x3, x8, #40, #12
  403210:	ubfx	x9, x8, #32, #8
  403214:	lsr	x8, x8, #44
  403218:	and	w8, w8, #0xf00
  40321c:	adrp	x2, 405000 <ferror@plt+0x3370>
  403220:	orr	w4, w8, w9
  403224:	add	x2, x2, #0xfba
  403228:	add	x0, sp, #0x4
  40322c:	mov	w1, #0xa                   	// #10
  403230:	bl	401900 <snprintf@plt>
  403234:	b	403250 <ferror@plt+0x15c0>
  403238:	adrp	x2, 405000 <ferror@plt+0x3370>
  40323c:	ubfx	x3, x8, #32, #24
  403240:	add	x2, x2, #0xfc2
  403244:	add	x0, sp, #0x4
  403248:	mov	w1, #0xa                   	// #10
  40324c:	bl	401900 <snprintf@plt>
  403250:	ldr	x8, [x20]
  403254:	ldrb	w10, [x19]
  403258:	and	w9, w21, #0xff
  40325c:	mov	w11, #0x64                  	// #100
  403260:	and	w2, w8, #0xfff
  403264:	ubfx	x4, x8, #16, #16
  403268:	lsr	x5, x8, #56
  40326c:	cmp	w10, #0x0
  403270:	adrp	x8, 405000 <ferror@plt+0x3370>
  403274:	ccmp	w9, w11, #0x0, eq  // eq = none
  403278:	add	x8, x8, #0xfde
  40327c:	adrp	x0, 405000 <ferror@plt+0x3370>
  403280:	sxtb	w1, w21
  403284:	csel	x6, x8, x19, eq  // eq = none
  403288:	add	x0, x0, #0xfc6
  40328c:	add	x3, sp, #0x4
  403290:	bl	401c10 <printf@plt>
  403294:	ldp	x20, x19, [sp, #48]
  403298:	ldr	x21, [sp, #32]
  40329c:	ldp	x29, x30, [sp, #16]
  4032a0:	add	sp, sp, #0x40
  4032a4:	ret
  4032a8:	sub	sp, sp, #0x40
  4032ac:	adrp	x8, 417000 <ferror@plt+0x15370>
  4032b0:	ldr	w8, [x8, #804]
  4032b4:	stp	x20, x19, [sp, #48]
  4032b8:	mov	x20, x1
  4032bc:	mov	x19, x0
  4032c0:	movi	v0.2d, #0x0
  4032c4:	stp	x29, x30, [sp, #32]
  4032c8:	add	x29, sp, #0x20
  4032cc:	stp	q0, q0, [sp]
  4032d0:	cbz	w8, 403304 <ferror@plt+0x1674>
  4032d4:	ldr	x8, [x20]
  4032d8:	mov	w9, #0xa000                	// #40960
  4032dc:	and	x8, x8, #0xf000
  4032e0:	eor	x8, x8, x9
  4032e4:	cbz	x8, 40332c <ferror@plt+0x169c>
  4032e8:	mov	x1, sp
  4032ec:	mov	x0, x19
  4032f0:	bl	401ba0 <utimes@plt>
  4032f4:	tbz	w0, #31, 40332c <ferror@plt+0x169c>
  4032f8:	adrp	x1, 405000 <ferror@plt+0x3370>
  4032fc:	add	x1, x1, #0xff2
  403300:	b	403368 <ferror@plt+0x16d8>
  403304:	ldr	x8, [x20]
  403308:	mov	x0, x19
  40330c:	ubfx	x1, x8, #16, #16
  403310:	lsr	x2, x8, #56
  403314:	bl	401ac0 <lchown@plt>
  403318:	tbnz	w0, #31, 403360 <ferror@plt+0x16d0>
  40331c:	ldr	w8, [x20]
  403320:	and	w9, w8, #0xf000
  403324:	cmp	w9, #0xa, lsl #12
  403328:	b.ne	40333c <ferror@plt+0x16ac>  // b.any
  40332c:	ldp	x20, x19, [sp, #48]
  403330:	ldp	x29, x30, [sp, #32]
  403334:	add	sp, sp, #0x40
  403338:	ret
  40333c:	tst	w8, #0xc00
  403340:	b.eq	4032d4 <ferror@plt+0x1644>  // b.none
  403344:	and	w1, w8, #0xffff
  403348:	mov	x0, x19
  40334c:	bl	401960 <chmod@plt>
  403350:	tbz	w0, #31, 4032d4 <ferror@plt+0x1644>
  403354:	adrp	x1, 405000 <ferror@plt+0x3370>
  403358:	add	x1, x1, #0xfe1
  40335c:	b	403368 <ferror@plt+0x16d8>
  403360:	adrp	x1, 405000 <ferror@plt+0x3370>
  403364:	add	x1, x1, #0xfe0
  403368:	mov	w2, #0x5                   	// #5
  40336c:	mov	x0, xzr
  403370:	bl	401bc0 <dcgettext@plt>
  403374:	mov	x1, x0
  403378:	mov	w0, #0x8                   	// #8
  40337c:	mov	x2, x19
  403380:	bl	401c60 <err@plt>
  403384:	stp	x29, x30, [sp, #-48]!
  403388:	adrp	x8, 417000 <ferror@plt+0x15370>
  40338c:	ldr	x10, [x8, #624]
  403390:	stp	x20, x19, [sp, #32]
  403394:	ubfx	x9, x0, #13, #32
  403398:	adrp	x20, 417000 <ferror@plt+0x15370>
  40339c:	mov	x19, x0
  4033a0:	cmp	x9, x10
  4033a4:	add	x20, x20, #0x3a8
  4033a8:	str	x21, [sp, #16]
  4033ac:	mov	x29, sp
  4033b0:	b.eq	40341c <ferror@plt+0x178c>  // b.none
  4033b4:	adrp	x21, 417000 <ferror@plt+0x15370>
  4033b8:	ldr	w0, [x21, #720]
  4033bc:	and	x1, x19, #0xffffe000
  4033c0:	mov	w2, wzr
  4033c4:	str	x9, [x8, #624]
  4033c8:	bl	4018f0 <lseek@plt>
  4033cc:	cmn	x0, #0x1
  4033d0:	b.ne	4033ec <ferror@plt+0x175c>  // b.any
  4033d4:	adrp	x1, 406000 <ferror@plt+0x4370>
  4033d8:	add	x1, x1, #0x4
  4033dc:	mov	w2, #0x5                   	// #5
  4033e0:	mov	x0, xzr
  4033e4:	bl	401bc0 <dcgettext@plt>
  4033e8:	bl	401a90 <warn@plt>
  4033ec:	ldr	w0, [x21, #720]
  4033f0:	adrp	x1, 417000 <ferror@plt+0x15370>
  4033f4:	add	x1, x1, #0x3a8
  4033f8:	mov	w2, #0x4000                	// #16384
  4033fc:	bl	401b80 <read@plt>
  403400:	tbz	x0, #63, 40341c <ferror@plt+0x178c>
  403404:	adrp	x1, 406000 <ferror@plt+0x4370>
  403408:	add	x1, x1, #0x10
  40340c:	mov	w2, #0x5                   	// #5
  403410:	mov	x0, xzr
  403414:	bl	401bc0 <dcgettext@plt>
  403418:	bl	401a90 <warn@plt>
  40341c:	and	x8, x19, #0x1fff
  403420:	add	x0, x20, x8
  403424:	ldp	x20, x19, [sp, #32]
  403428:	ldr	x21, [sp, #16]
  40342c:	ldp	x29, x30, [sp], #48
  403430:	ret
  403434:	stp	x29, x30, [sp, #-32]!
  403438:	stp	x20, x19, [sp, #16]
  40343c:	adrp	x9, 417000 <ferror@plt+0x15370>
  403440:	adrp	x20, 417000 <ferror@plt+0x15370>
  403444:	ldr	x9, [x9, #712]
  403448:	ldr	w10, [x20, #696]
  40344c:	adrp	x8, 417000 <ferror@plt+0x15370>
  403450:	add	x8, x8, #0x328
  403454:	mov	x19, x1
  403458:	str	x0, [x8]
  40345c:	str	x9, [x8, #24]
  403460:	lsl	w9, w10, #1
  403464:	mov	x0, x8
  403468:	mov	x29, sp
  40346c:	str	w19, [x8, #8]
  403470:	str	w9, [x8, #32]
  403474:	bl	401bd0 <inflateReset@plt>
  403478:	ldr	x8, [x20, #696]
  40347c:	cmp	x19, x8, lsl #1
  403480:	b.hi	4034b0 <ferror@plt+0x1820>  // b.pmore
  403484:	adrp	x0, 417000 <ferror@plt+0x15370>
  403488:	add	x0, x0, #0x328
  40348c:	mov	w1, #0x4                   	// #4
  403490:	bl	4018a0 <inflate@plt>
  403494:	cmp	w0, #0x1
  403498:	b.ne	4034d0 <ferror@plt+0x1840>  // b.any
  40349c:	adrp	x8, 417000 <ferror@plt+0x15370>
  4034a0:	ldr	w0, [x8, #848]
  4034a4:	ldp	x20, x19, [sp, #16]
  4034a8:	ldp	x29, x30, [sp], #32
  4034ac:	ret
  4034b0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4034b4:	add	x1, x1, #0xff
  4034b8:	mov	w2, #0x5                   	// #5
  4034bc:	mov	x0, xzr
  4034c0:	bl	401bc0 <dcgettext@plt>
  4034c4:	mov	x1, x0
  4034c8:	mov	w0, #0x4                   	// #4
  4034cc:	bl	401be0 <errx@plt>
  4034d0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4034d4:	add	x1, x1, #0x114
  4034d8:	mov	w2, #0x5                   	// #5
  4034dc:	mov	w19, w0
  4034e0:	mov	x0, xzr
  4034e4:	bl	401bc0 <dcgettext@plt>
  4034e8:	mov	x20, x0
  4034ec:	mov	w0, w19
  4034f0:	bl	401950 <zError@plt>
  4034f4:	mov	x2, x0
  4034f8:	mov	w0, #0x4                   	// #4
  4034fc:	mov	x1, x20
  403500:	bl	401be0 <errx@plt>
  403504:	sub	sp, sp, #0x100
  403508:	stp	x29, x30, [sp, #240]
  40350c:	add	x29, sp, #0xf0
  403510:	mov	x8, #0xffffffffffffffd0    	// #-48
  403514:	mov	x9, sp
  403518:	sub	x10, x29, #0x70
  40351c:	movk	x8, #0xff80, lsl #32
  403520:	add	x11, x29, #0x10
  403524:	add	x9, x9, #0x80
  403528:	add	x10, x10, #0x30
  40352c:	stp	x9, x8, [x29, #-16]
  403530:	stp	x11, x10, [x29, #-32]
  403534:	stp	x2, x3, [x29, #-112]
  403538:	stp	x4, x5, [x29, #-96]
  40353c:	stp	x6, x7, [x29, #-80]
  403540:	stp	q1, q2, [sp, #16]
  403544:	str	q0, [sp]
  403548:	ldp	q0, q1, [x29, #-32]
  40354c:	adrp	x1, 406000 <ferror@plt+0x4370>
  403550:	add	x1, x1, #0x180
  403554:	sub	x2, x29, #0x40
  403558:	stp	q3, q4, [sp, #48]
  40355c:	stp	q5, q6, [sp, #80]
  403560:	str	q7, [sp, #112]
  403564:	stp	q0, q1, [x29, #-64]
  403568:	bl	401b00 <vasprintf@plt>
  40356c:	tbnz	w0, #31, 40357c <ferror@plt+0x18ec>
  403570:	ldp	x29, x30, [sp, #240]
  403574:	add	sp, sp, #0x100
  403578:	ret
  40357c:	adrp	x1, 406000 <ferror@plt+0x4370>
  403580:	add	x1, x1, #0x19c
  403584:	mov	w0, #0x8                   	// #8
  403588:	bl	401c60 <err@plt>
  40358c:	rev	w8, w1
  403590:	cmp	w0, #0x0
  403594:	csel	w0, w1, w8, eq  // eq = none
  403598:	ret
  40359c:	cbz	w0, 4035e8 <ferror@plt+0x1958>
  4035a0:	ldp	w8, w9, [x1]
  4035a4:	rev	w8, w8
  4035a8:	str	w8, [x1]
  4035ac:	ldp	w10, w8, [x1, #8]
  4035b0:	rev	w9, w9
  4035b4:	rev	w10, w10
  4035b8:	stp	w9, w10, [x1, #4]
  4035bc:	ldp	w9, w10, [x1, #32]
  4035c0:	rev	w8, w8
  4035c4:	str	w8, [x1, #12]
  4035c8:	rev	w9, w9
  4035cc:	str	w9, [x1, #32]
  4035d0:	ldp	w8, w9, [x1, #40]
  4035d4:	rev	w10, w10
  4035d8:	rev	w8, w8
  4035dc:	stp	w10, w8, [x1, #36]
  4035e0:	rev	w8, w9
  4035e4:	str	w8, [x1, #44]
  4035e8:	ret
  4035ec:	cbz	w0, 403674 <ferror@plt+0x19e4>
  4035f0:	ldrb	w8, [x1, #1]
  4035f4:	ldrb	w9, [x1]
  4035f8:	ldrb	w10, [x1, #3]
  4035fc:	ldrb	w16, [x1, #8]
  403600:	ldrb	w17, [x1, #11]
  403604:	ldrb	w18, [x1, #10]
  403608:	ldrb	w0, [x1, #9]
  40360c:	ldrb	w11, [x1, #2]
  403610:	ldrb	w12, [x1, #6]
  403614:	ldrb	w13, [x1, #5]
  403618:	ldrb	w14, [x1, #4]
  40361c:	ldrb	w15, [x1, #7]
  403620:	lsr	w1, w16, #2
  403624:	strb	w8, [x2]
  403628:	lsr	w8, w17, #2
  40362c:	strb	w9, [x2, #1]
  403630:	lsr	w9, w18, #2
  403634:	strb	w10, [x2, #2]
  403638:	lsr	w10, w0, #2
  40363c:	bfi	w1, w17, #6, #8
  403640:	bfi	w8, w18, #6, #8
  403644:	bfi	w9, w0, #6, #8
  403648:	bfi	w10, w16, #6, #8
  40364c:	strb	w11, [x2, #3]
  403650:	strb	w12, [x2, #4]
  403654:	strb	w13, [x2, #5]
  403658:	strb	w14, [x2, #6]
  40365c:	strb	w15, [x2, #7]
  403660:	strb	w1, [x2, #8]
  403664:	strb	w8, [x2, #9]
  403668:	strb	w9, [x2, #10]
  40366c:	strb	w10, [x2, #11]
  403670:	ret
  403674:	ldr	w8, [x1, #8]
  403678:	ldr	x9, [x1]
  40367c:	str	w8, [x2, #8]
  403680:	str	x9, [x2]
  403684:	ret
  403688:	cbz	w0, 403710 <ferror@plt+0x1a80>
  40368c:	ldrb	w8, [x1, #1]
  403690:	ldrb	w9, [x1]
  403694:	ldrb	w16, [x1, #11]
  403698:	ldrb	w17, [x1, #10]
  40369c:	ldrb	w18, [x1, #8]
  4036a0:	ldrb	w0, [x1, #9]
  4036a4:	ldrb	w10, [x1, #3]
  4036a8:	ldrb	w11, [x1, #2]
  4036ac:	ldrb	w12, [x1, #6]
  4036b0:	ldrb	w13, [x1, #5]
  4036b4:	ldrb	w14, [x1, #4]
  4036b8:	ldrb	w15, [x1, #7]
  4036bc:	lsr	w1, w16, #6
  4036c0:	lsr	w3, w17, #6
  4036c4:	strb	w8, [x2]
  4036c8:	lsr	w8, w0, #6
  4036cc:	strb	w9, [x2, #1]
  4036d0:	lsr	w9, w18, #6
  4036d4:	bfi	w1, w18, #2, #8
  4036d8:	bfi	w3, w16, #2, #8
  4036dc:	bfi	w8, w17, #2, #8
  4036e0:	bfi	w9, w0, #2, #8
  4036e4:	strb	w10, [x2, #2]
  4036e8:	strb	w11, [x2, #3]
  4036ec:	strb	w12, [x2, #4]
  4036f0:	strb	w13, [x2, #5]
  4036f4:	strb	w14, [x2, #6]
  4036f8:	strb	w15, [x2, #7]
  4036fc:	strb	w1, [x2, #8]
  403700:	strb	w3, [x2, #9]
  403704:	strb	w8, [x2, #10]
  403708:	strb	w9, [x2, #11]
  40370c:	ret
  403710:	ldr	w8, [x1, #8]
  403714:	ldr	x9, [x1]
  403718:	str	w8, [x2, #8]
  40371c:	str	x9, [x2]
  403720:	ret
  403724:	sub	sp, sp, #0x90
  403728:	mov	w1, w0
  40372c:	mov	x2, sp
  403730:	mov	w0, wzr
  403734:	stp	x29, x30, [sp, #128]
  403738:	add	x29, sp, #0x80
  40373c:	bl	401bb0 <__fxstat@plt>
  403740:	ldr	w8, [sp, #16]
  403744:	cmp	w0, #0x0
  403748:	ldp	x29, x30, [sp, #128]
  40374c:	cset	w9, eq  // eq = none
  403750:	and	w8, w8, #0xf000
  403754:	cmp	w8, #0x6, lsl #12
  403758:	cset	w8, eq  // eq = none
  40375c:	and	w0, w9, w8
  403760:	add	sp, sp, #0x90
  403764:	ret
  403768:	sub	sp, sp, #0x50
  40376c:	mov	w1, #0x400                 	// #1024
  403770:	mov	w2, wzr
  403774:	stp	x29, x30, [sp, #16]
  403778:	str	x23, [sp, #32]
  40377c:	stp	x22, x21, [sp, #48]
  403780:	stp	x20, x19, [sp, #64]
  403784:	add	x29, sp, #0x10
  403788:	mov	w19, w0
  40378c:	mov	w20, #0x400                 	// #1024
  403790:	bl	4018f0 <lseek@plt>
  403794:	mov	x21, xzr
  403798:	tbnz	x0, #63, 4037ec <ferror@plt+0x1b5c>
  40379c:	mov	w22, #0x400                 	// #1024
  4037a0:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  4037a4:	sub	x1, x29, #0x4
  4037a8:	mov	w2, #0x1                   	// #1
  4037ac:	mov	w0, w19
  4037b0:	bl	401b80 <read@plt>
  4037b4:	cmp	x0, #0x0
  4037b8:	b.le	403818 <ferror@plt+0x1b88>
  4037bc:	cmn	x22, #0x1
  4037c0:	b.eq	403874 <ferror@plt+0x1be4>  // b.none
  4037c4:	lsl	x8, x22, #1
  4037c8:	cmp	x22, x23
  4037cc:	csinv	x20, x8, xzr, ls  // ls = plast
  4037d0:	mov	w0, w19
  4037d4:	mov	x1, x20
  4037d8:	mov	w2, wzr
  4037dc:	bl	4018f0 <lseek@plt>
  4037e0:	mov	x21, x22
  4037e4:	mov	x22, x20
  4037e8:	tbz	x0, #63, 4037a4 <ferror@plt+0x1b14>
  4037ec:	mov	x22, x20
  4037f0:	b	403818 <ferror@plt+0x1b88>
  4037f4:	add	x1, x29, #0x18
  4037f8:	mov	w2, #0x1                   	// #1
  4037fc:	mov	w0, w19
  403800:	bl	401b80 <read@plt>
  403804:	cmp	x0, #0x0
  403808:	cset	w8, gt
  40380c:	cmp	x8, #0x0
  403810:	csel	x22, x20, x22, eq  // eq = none
  403814:	csel	x21, x21, x20, eq  // eq = none
  403818:	sub	x8, x22, #0x1
  40381c:	cmp	x21, x8
  403820:	b.cs	403848 <ferror@plt+0x1bb8>  // b.hs, b.nlast
  403824:	add	x8, x21, x22
  403828:	lsr	x20, x8, #1
  40382c:	mov	w0, w19
  403830:	mov	x1, x20
  403834:	mov	w2, wzr
  403838:	bl	4018f0 <lseek@plt>
  40383c:	tbz	x0, #63, 4037f4 <ferror@plt+0x1b64>
  403840:	mov	x8, xzr
  403844:	b	40380c <ferror@plt+0x1b7c>
  403848:	mov	w0, w19
  40384c:	mov	x1, xzr
  403850:	mov	w2, wzr
  403854:	bl	4018f0 <lseek@plt>
  403858:	tbnz	x0, #63, 40386c <ferror@plt+0x1bdc>
  40385c:	add	x1, x29, #0x1c
  403860:	mov	w2, #0x1                   	// #1
  403864:	mov	w0, w19
  403868:	bl	401b80 <read@plt>
  40386c:	add	x0, x21, #0x1
  403870:	b	403878 <ferror@plt+0x1be8>
  403874:	mov	x0, #0xffffffffffffffff    	// #-1
  403878:	ldp	x20, x19, [sp, #64]
  40387c:	ldp	x22, x21, [sp, #48]
  403880:	ldr	x23, [sp, #32]
  403884:	ldp	x29, x30, [sp, #16]
  403888:	add	sp, sp, #0x50
  40388c:	ret
  403890:	sub	sp, sp, #0xa0
  403894:	stp	x20, x19, [sp, #144]
  403898:	mov	x19, x1
  40389c:	mov	w1, #0x1272                	// #4722
  4038a0:	movk	w1, #0x8008, lsl #16
  4038a4:	mov	x2, x19
  4038a8:	stp	x29, x30, [sp, #128]
  4038ac:	add	x29, sp, #0x80
  4038b0:	mov	w20, w0
  4038b4:	bl	401c70 <ioctl@plt>
  4038b8:	tbnz	w0, #31, 4038c4 <ferror@plt+0x1c34>
  4038bc:	mov	w0, wzr
  4038c0:	b	403908 <ferror@plt+0x1c78>
  4038c4:	mov	x2, sp
  4038c8:	mov	w1, #0x1260                	// #4704
  4038cc:	mov	w0, w20
  4038d0:	bl	401c70 <ioctl@plt>
  4038d4:	tbnz	w0, #31, 4038e0 <ferror@plt+0x1c50>
  4038d8:	ldr	x8, [sp]
  4038dc:	b	4038fc <ferror@plt+0x1c6c>
  4038e0:	mov	w1, #0x204                 	// #516
  4038e4:	mov	x2, sp
  4038e8:	movk	w1, #0x8020, lsl #16
  4038ec:	mov	w0, w20
  4038f0:	bl	401c70 <ioctl@plt>
  4038f4:	tbnz	w0, #31, 403918 <ferror@plt+0x1c88>
  4038f8:	ldr	w8, [sp]
  4038fc:	mov	w0, wzr
  403900:	lsl	x8, x8, #9
  403904:	str	x8, [x19]
  403908:	ldp	x20, x19, [sp, #144]
  40390c:	ldp	x29, x30, [sp, #128]
  403910:	add	sp, sp, #0xa0
  403914:	ret
  403918:	mov	x2, sp
  40391c:	mov	w0, wzr
  403920:	mov	w1, w20
  403924:	bl	401bb0 <__fxstat@plt>
  403928:	ldr	w8, [sp, #16]
  40392c:	and	w8, w8, #0xf000
  403930:	cbnz	w0, 403944 <ferror@plt+0x1cb4>
  403934:	cmp	w8, #0x8, lsl #12
  403938:	b.ne	403944 <ferror@plt+0x1cb4>  // b.any
  40393c:	ldr	x8, [sp, #48]
  403940:	b	403958 <ferror@plt+0x1cc8>
  403944:	cmp	w8, #0x6, lsl #12
  403948:	b.ne	403960 <ferror@plt+0x1cd0>  // b.any
  40394c:	mov	w0, w20
  403950:	bl	403768 <ferror@plt+0x1ad8>
  403954:	mov	x8, x0
  403958:	mov	w0, wzr
  40395c:	b	403904 <ferror@plt+0x1c74>
  403960:	mov	w0, #0xffffffff            	// #-1
  403964:	b	403908 <ferror@plt+0x1c78>
  403968:	stp	x29, x30, [sp, #-32]!
  40396c:	mov	x29, sp
  403970:	str	x19, [sp, #16]
  403974:	mov	x19, x1
  403978:	add	x1, x29, #0x18
  40397c:	bl	403890 <ferror@plt+0x1c00>
  403980:	cbz	w0, 40398c <ferror@plt+0x1cfc>
  403984:	mov	w0, #0xffffffff            	// #-1
  403988:	b	403998 <ferror@plt+0x1d08>
  40398c:	ldr	x8, [x29, #24]
  403990:	lsr	x8, x8, #9
  403994:	str	x8, [x19]
  403998:	ldr	x19, [sp, #16]
  40399c:	ldp	x29, x30, [sp], #32
  4039a0:	ret
  4039a4:	stp	x29, x30, [sp, #-16]!
  4039a8:	mov	x2, x1
  4039ac:	mov	w1, #0x1268                	// #4712
  4039b0:	mov	x29, sp
  4039b4:	bl	401c70 <ioctl@plt>
  4039b8:	asr	w0, w0, #31
  4039bc:	ldp	x29, x30, [sp], #16
  4039c0:	ret
  4039c4:	sub	sp, sp, #0x20
  4039c8:	str	x1, [sp, #8]
  4039cc:	add	x2, sp, #0x8
  4039d0:	mov	w1, #0x127b                	// #4731
  4039d4:	stp	x29, x30, [sp, #16]
  4039d8:	add	x29, sp, #0x10
  4039dc:	bl	401c70 <ioctl@plt>
  4039e0:	ldp	x29, x30, [sp, #16]
  4039e4:	asr	w0, w0, #31
  4039e8:	add	sp, sp, #0x20
  4039ec:	ret
  4039f0:	sub	sp, sp, #0x20
  4039f4:	stp	x29, x30, [sp, #16]
  4039f8:	add	x29, sp, #0x10
  4039fc:	sub	x2, x29, #0x4
  403a00:	mov	w1, #0x127a                	// #4730
  403a04:	bl	401c70 <ioctl@plt>
  403a08:	ldur	w8, [x29, #-4]
  403a0c:	cmp	w0, #0x0
  403a10:	ldp	x29, x30, [sp, #16]
  403a14:	cset	w9, ge  // ge = tcont
  403a18:	cmp	w8, #0x0
  403a1c:	cset	w8, ne  // ne = any
  403a20:	and	w0, w9, w8
  403a24:	add	sp, sp, #0x20
  403a28:	ret
  403a2c:	sub	sp, sp, #0xb0
  403a30:	stp	x29, x30, [sp, #128]
  403a34:	stp	x20, x19, [sp, #160]
  403a38:	ldr	w8, [x0, #16]
  403a3c:	mov	x20, x1
  403a40:	orr	w9, w2, #0x80
  403a44:	str	x21, [sp, #144]
  403a48:	and	w8, w8, #0xf000
  403a4c:	cmp	w8, #0x6, lsl #12
  403a50:	mov	x21, x0
  403a54:	csel	w1, w9, w2, eq  // eq = none
  403a58:	mov	x0, x20
  403a5c:	add	x29, sp, #0x80
  403a60:	bl	401970 <open@plt>
  403a64:	mov	w19, w0
  403a68:	tbnz	w0, #31, 403b04 <ferror@plt+0x1e74>
  403a6c:	mov	x2, sp
  403a70:	mov	w0, wzr
  403a74:	mov	w1, w19
  403a78:	bl	401bb0 <__fxstat@plt>
  403a7c:	tbnz	w0, #31, 403aec <ferror@plt+0x1e5c>
  403a80:	ldr	x8, [sp]
  403a84:	ldr	x9, [x21]
  403a88:	cmp	x8, x9
  403a8c:	b.ne	403aec <ferror@plt+0x1e5c>  // b.any
  403a90:	ldr	x8, [sp, #8]
  403a94:	ldr	x9, [x21, #8]
  403a98:	cmp	x8, x9
  403a9c:	b.ne	403aec <ferror@plt+0x1e5c>  // b.any
  403aa0:	ldr	w8, [x21, #16]
  403aa4:	and	w8, w8, #0xf000
  403aa8:	cmp	w8, #0x6, lsl #12
  403aac:	b.ne	403b04 <ferror@plt+0x1e74>  // b.any
  403ab0:	mov	x2, sp
  403ab4:	mov	w1, #0x127a                	// #4730
  403ab8:	mov	w0, w19
  403abc:	bl	401c70 <ioctl@plt>
  403ac0:	tbnz	w0, #31, 403b04 <ferror@plt+0x1e74>
  403ac4:	ldr	w8, [sp]
  403ac8:	cbz	w8, 403b04 <ferror@plt+0x1e74>
  403acc:	adrp	x1, 406000 <ferror@plt+0x4370>
  403ad0:	add	x1, x1, #0x2b5
  403ad4:	mov	w2, #0x5                   	// #5
  403ad8:	mov	x0, xzr
  403adc:	bl	401bc0 <dcgettext@plt>
  403ae0:	mov	x1, x20
  403ae4:	bl	401b70 <warnx@plt>
  403ae8:	b	403b04 <ferror@plt+0x1e74>
  403aec:	mov	w0, w19
  403af0:	bl	401a10 <close@plt>
  403af4:	bl	401c20 <__errno_location@plt>
  403af8:	mov	w8, #0x4d                  	// #77
  403afc:	str	w8, [x0]
  403b00:	mov	w19, #0xffffffff            	// #-1
  403b04:	mov	w0, w19
  403b08:	ldp	x20, x19, [sp, #160]
  403b0c:	ldr	x21, [sp, #144]
  403b10:	ldp	x29, x30, [sp, #128]
  403b14:	add	sp, sp, #0xb0
  403b18:	ret
  403b1c:	stp	x29, x30, [sp, #-16]!
  403b20:	mov	w1, #0x5331                	// #21297
  403b24:	mov	x2, xzr
  403b28:	mov	x29, sp
  403b2c:	bl	401c70 <ioctl@plt>
  403b30:	bic	w0, w0, w0, asr #31
  403b34:	ldp	x29, x30, [sp], #16
  403b38:	ret
  403b3c:	sub	sp, sp, #0x30
  403b40:	stp	x20, x19, [sp, #32]
  403b44:	mov	x19, x2
  403b48:	mov	x20, x1
  403b4c:	mov	x2, sp
  403b50:	mov	w1, #0x301                 	// #769
  403b54:	stp	x29, x30, [sp, #16]
  403b58:	add	x29, sp, #0x10
  403b5c:	bl	401c70 <ioctl@plt>
  403b60:	cbz	w0, 403b6c <ferror@plt+0x1edc>
  403b64:	mov	w0, #0xffffffff            	// #-1
  403b68:	b	403b7c <ferror@plt+0x1eec>
  403b6c:	ldrb	w8, [sp]
  403b70:	str	w8, [x20]
  403b74:	ldrb	w8, [sp, #1]
  403b78:	str	w8, [x19]
  403b7c:	ldp	x20, x19, [sp, #32]
  403b80:	ldp	x29, x30, [sp, #16]
  403b84:	add	sp, sp, #0x30
  403b88:	ret
  403b8c:	cmp	w0, #0x7f
  403b90:	b.hi	403c18 <ferror@plt+0x1f88>  // b.pmore
  403b94:	adrp	x9, 406000 <ferror@plt+0x4370>
  403b98:	mov	w8, w0
  403b9c:	add	x9, x9, #0x235
  403ba0:	adr	x10, 403bb8 <ferror@plt+0x1f28>
  403ba4:	ldrb	w11, [x9, x8]
  403ba8:	add	x10, x10, x11, lsl #2
  403bac:	adrp	x0, 406000 <ferror@plt+0x4370>
  403bb0:	add	x0, x0, #0x2fa
  403bb4:	br	x10
  403bb8:	adrp	x0, 406000 <ferror@plt+0x4370>
  403bbc:	add	x0, x0, #0x2cf
  403bc0:	ret
  403bc4:	adrp	x0, 406000 <ferror@plt+0x4370>
  403bc8:	add	x0, x0, #0x2d4
  403bcc:	ret
  403bd0:	adrp	x0, 406000 <ferror@plt+0x4370>
  403bd4:	add	x0, x0, #0x2dc
  403bd8:	ret
  403bdc:	adrp	x0, 406000 <ferror@plt+0x4370>
  403be0:	add	x0, x0, #0x2e6
  403be4:	ret
  403be8:	adrp	x0, 406000 <ferror@plt+0x4370>
  403bec:	add	x0, x0, #0x2eb
  403bf0:	ret
  403bf4:	adrp	x0, 406000 <ferror@plt+0x4370>
  403bf8:	add	x0, x0, #0x2ef
  403bfc:	ret
  403c00:	adrp	x0, 406000 <ferror@plt+0x4370>
  403c04:	add	x0, x0, #0x2f7
  403c08:	ret
  403c0c:	adrp	x0, 406000 <ferror@plt+0x4370>
  403c10:	add	x0, x0, #0x307
  403c14:	ret
  403c18:	mov	x0, xzr
  403c1c:	ret
  403c20:	adrp	x0, 406000 <ferror@plt+0x4370>
  403c24:	add	x0, x0, #0x30c
  403c28:	ret
  403c2c:	adrp	x0, 406000 <ferror@plt+0x4370>
  403c30:	add	x0, x0, #0x311
  403c34:	ret
  403c38:	adrp	x0, 406000 <ferror@plt+0x4370>
  403c3c:	add	x0, x0, #0x31b
  403c40:	ret
  403c44:	adrp	x0, 406000 <ferror@plt+0x4370>
  403c48:	add	x0, x0, #0x31f
  403c4c:	ret
  403c50:	adrp	x0, 406000 <ferror@plt+0x4370>
  403c54:	add	x0, x0, #0x323
  403c58:	ret
  403c5c:	adrp	x0, 406000 <ferror@plt+0x4370>
  403c60:	add	x0, x0, #0x2ff
  403c64:	ret
  403c68:	adrp	x8, 417000 <ferror@plt+0x15370>
  403c6c:	str	w0, [x8, #632]
  403c70:	ret
  403c74:	sub	sp, sp, #0x70
  403c78:	stp	x29, x30, [sp, #16]
  403c7c:	stp	x28, x27, [sp, #32]
  403c80:	stp	x26, x25, [sp, #48]
  403c84:	stp	x24, x23, [sp, #64]
  403c88:	stp	x22, x21, [sp, #80]
  403c8c:	stp	x20, x19, [sp, #96]
  403c90:	add	x29, sp, #0x10
  403c94:	str	xzr, [x1]
  403c98:	cbz	x0, 403cdc <ferror@plt+0x204c>
  403c9c:	ldrb	w22, [x0]
  403ca0:	mov	x20, x0
  403ca4:	cbz	x22, 403cdc <ferror@plt+0x204c>
  403ca8:	mov	x21, x2
  403cac:	mov	x19, x1
  403cb0:	bl	401aa0 <__ctype_b_loc@plt>
  403cb4:	ldr	x8, [x0]
  403cb8:	mov	x23, x0
  403cbc:	ldrh	w9, [x8, x22, lsl #1]
  403cc0:	tbz	w9, #13, 403cd4 <ferror@plt+0x2044>
  403cc4:	add	x9, x20, #0x1
  403cc8:	ldrb	w22, [x9], #1
  403ccc:	ldrh	w10, [x8, x22, lsl #1]
  403cd0:	tbnz	w10, #13, 403cc8 <ferror@plt+0x2038>
  403cd4:	cmp	w22, #0x2d
  403cd8:	b.ne	403d10 <ferror@plt+0x2080>  // b.any
  403cdc:	mov	w22, #0xffffffea            	// #-22
  403ce0:	neg	w19, w22
  403ce4:	bl	401c20 <__errno_location@plt>
  403ce8:	str	w19, [x0]
  403cec:	mov	w0, w22
  403cf0:	ldp	x20, x19, [sp, #96]
  403cf4:	ldp	x22, x21, [sp, #80]
  403cf8:	ldp	x24, x23, [sp, #64]
  403cfc:	ldp	x26, x25, [sp, #48]
  403d00:	ldp	x28, x27, [sp, #32]
  403d04:	ldp	x29, x30, [sp, #16]
  403d08:	add	sp, sp, #0x70
  403d0c:	ret
  403d10:	bl	401c20 <__errno_location@plt>
  403d14:	mov	x24, x0
  403d18:	str	wzr, [x0]
  403d1c:	add	x1, sp, #0x8
  403d20:	mov	x0, x20
  403d24:	mov	w2, wzr
  403d28:	mov	w3, wzr
  403d2c:	str	xzr, [sp, #8]
  403d30:	bl	4019e0 <__strtoul_internal@plt>
  403d34:	ldr	x25, [sp, #8]
  403d38:	ldr	w8, [x24]
  403d3c:	cmp	x25, x20
  403d40:	b.eq	403ec0 <ferror@plt+0x2230>  // b.none
  403d44:	add	x9, x0, #0x1
  403d48:	mov	x20, x0
  403d4c:	cmp	x9, #0x1
  403d50:	b.hi	403d58 <ferror@plt+0x20c8>  // b.pmore
  403d54:	cbnz	w8, 403ec4 <ferror@plt+0x2234>
  403d58:	cbz	x25, 403ed0 <ferror@plt+0x2240>
  403d5c:	ldrb	w8, [x25]
  403d60:	cbz	w8, 403ed0 <ferror@plt+0x2240>
  403d64:	mov	w27, wzr
  403d68:	mov	x28, xzr
  403d6c:	b	403d7c <ferror@plt+0x20ec>
  403d70:	mov	x28, xzr
  403d74:	str	x22, [sp, #8]
  403d78:	mov	x25, x22
  403d7c:	ldrb	w8, [x25, #1]
  403d80:	cmp	w8, #0x61
  403d84:	b.le	403db4 <ferror@plt+0x2124>
  403d88:	cmp	w8, #0x62
  403d8c:	b.eq	403dbc <ferror@plt+0x212c>  // b.none
  403d90:	cmp	w8, #0x69
  403d94:	b.ne	403dcc <ferror@plt+0x213c>  // b.any
  403d98:	ldrb	w8, [x25, #2]
  403d9c:	orr	w8, w8, #0x20
  403da0:	cmp	w8, #0x62
  403da4:	b.ne	403dcc <ferror@plt+0x213c>  // b.any
  403da8:	ldrb	w8, [x25, #3]
  403dac:	cbnz	w8, 403dcc <ferror@plt+0x213c>
  403db0:	b	403ee0 <ferror@plt+0x2250>
  403db4:	cmp	w8, #0x42
  403db8:	b.ne	403dc8 <ferror@plt+0x2138>  // b.any
  403dbc:	ldrb	w8, [x25, #2]
  403dc0:	cbnz	w8, 403dcc <ferror@plt+0x213c>
  403dc4:	b	403ee8 <ferror@plt+0x2258>
  403dc8:	cbz	w8, 403ee0 <ferror@plt+0x2250>
  403dcc:	bl	401910 <localeconv@plt>
  403dd0:	cbz	x0, 403df0 <ferror@plt+0x2160>
  403dd4:	ldr	x22, [x0]
  403dd8:	cbz	x22, 403dfc <ferror@plt+0x216c>
  403ddc:	mov	x0, x22
  403de0:	bl	401840 <strlen@plt>
  403de4:	mov	x26, x0
  403de8:	mov	w8, #0x1                   	// #1
  403dec:	b	403e04 <ferror@plt+0x2174>
  403df0:	mov	w8, wzr
  403df4:	mov	x22, xzr
  403df8:	b	403e00 <ferror@plt+0x2170>
  403dfc:	mov	w8, wzr
  403e00:	mov	x26, xzr
  403e04:	cbnz	x28, 403cdc <ferror@plt+0x204c>
  403e08:	ldrb	w9, [x25]
  403e0c:	eor	w8, w8, #0x1
  403e10:	cmp	w9, #0x0
  403e14:	cset	w9, eq  // eq = none
  403e18:	orr	w8, w8, w9
  403e1c:	tbnz	w8, #0, 403cdc <ferror@plt+0x204c>
  403e20:	mov	x0, x22
  403e24:	mov	x1, x25
  403e28:	mov	x2, x26
  403e2c:	bl	401990 <strncmp@plt>
  403e30:	cbnz	w0, 403cdc <ferror@plt+0x204c>
  403e34:	add	x22, x25, x26
  403e38:	ldrb	w8, [x22]
  403e3c:	cmp	w8, #0x30
  403e40:	b.ne	403e54 <ferror@plt+0x21c4>  // b.any
  403e44:	ldrb	w8, [x22, #1]!
  403e48:	add	w27, w27, #0x1
  403e4c:	cmp	w8, #0x30
  403e50:	b.eq	403e44 <ferror@plt+0x21b4>  // b.none
  403e54:	ldr	x9, [x23]
  403e58:	sxtb	x8, w8
  403e5c:	ldrh	w8, [x9, x8, lsl #1]
  403e60:	tbz	w8, #11, 403d70 <ferror@plt+0x20e0>
  403e64:	add	x1, sp, #0x8
  403e68:	mov	x0, x22
  403e6c:	mov	w2, wzr
  403e70:	mov	w3, wzr
  403e74:	str	wzr, [x24]
  403e78:	str	xzr, [sp, #8]
  403e7c:	bl	4019e0 <__strtoul_internal@plt>
  403e80:	ldr	x25, [sp, #8]
  403e84:	ldr	w8, [x24]
  403e88:	cmp	x25, x22
  403e8c:	b.eq	403ec0 <ferror@plt+0x2230>  // b.none
  403e90:	add	x9, x0, #0x1
  403e94:	cmp	x9, #0x1
  403e98:	b.hi	403ea0 <ferror@plt+0x2210>  // b.pmore
  403e9c:	cbnz	w8, 403ec4 <ferror@plt+0x2234>
  403ea0:	mov	x28, xzr
  403ea4:	cbz	x0, 403d7c <ferror@plt+0x20ec>
  403ea8:	cbz	x25, 403cdc <ferror@plt+0x204c>
  403eac:	ldrb	w8, [x25]
  403eb0:	mov	w22, #0xffffffea            	// #-22
  403eb4:	mov	x28, x0
  403eb8:	cbnz	w8, 403d7c <ferror@plt+0x20ec>
  403ebc:	b	403ce0 <ferror@plt+0x2050>
  403ec0:	cbz	w8, 403cdc <ferror@plt+0x204c>
  403ec4:	neg	w22, w8
  403ec8:	tbz	w22, #31, 403cec <ferror@plt+0x205c>
  403ecc:	b	403ce0 <ferror@plt+0x2050>
  403ed0:	mov	w22, wzr
  403ed4:	str	x20, [x19]
  403ed8:	tbz	w22, #31, 403cec <ferror@plt+0x205c>
  403edc:	b	403ce0 <ferror@plt+0x2050>
  403ee0:	mov	w24, #0x400                 	// #1024
  403ee4:	b	403eec <ferror@plt+0x225c>
  403ee8:	mov	w24, #0x3e8                 	// #1000
  403eec:	ldrsb	w22, [x25]
  403ef0:	adrp	x23, 406000 <ferror@plt+0x4370>
  403ef4:	add	x23, x23, #0x336
  403ef8:	mov	w2, #0x9                   	// #9
  403efc:	mov	x0, x23
  403f00:	mov	w1, w22
  403f04:	bl	401b90 <memchr@plt>
  403f08:	cbnz	x0, 403f28 <ferror@plt+0x2298>
  403f0c:	adrp	x23, 406000 <ferror@plt+0x4370>
  403f10:	add	x23, x23, #0x33f
  403f14:	mov	w2, #0x9                   	// #9
  403f18:	mov	x0, x23
  403f1c:	mov	w1, w22
  403f20:	bl	401b90 <memchr@plt>
  403f24:	cbz	x0, 403cdc <ferror@plt+0x204c>
  403f28:	sub	w8, w0, w23
  403f2c:	adds	w8, w8, #0x1
  403f30:	b.cs	403f54 <ferror@plt+0x22c4>  // b.hs, b.nlast
  403f34:	mvn	w9, w0
  403f38:	add	w9, w9, w23
  403f3c:	umulh	x10, x24, x20
  403f40:	cmp	xzr, x10
  403f44:	b.ne	403f5c <ferror@plt+0x22cc>  // b.any
  403f48:	adds	w9, w9, #0x1
  403f4c:	mul	x20, x20, x24
  403f50:	b.cc	403f3c <ferror@plt+0x22ac>  // b.lo, b.ul, b.last
  403f54:	mov	w22, wzr
  403f58:	b	403f60 <ferror@plt+0x22d0>
  403f5c:	mov	w22, #0xffffffde            	// #-34
  403f60:	cbz	x21, 403f68 <ferror@plt+0x22d8>
  403f64:	str	w8, [x21]
  403f68:	cbz	x28, 403ed4 <ferror@plt+0x2244>
  403f6c:	cbz	w8, 403ed4 <ferror@plt+0x2244>
  403f70:	mvn	w8, w0
  403f74:	add	w9, w8, w23
  403f78:	mov	w8, #0x1                   	// #1
  403f7c:	umulh	x10, x24, x8
  403f80:	cmp	xzr, x10
  403f84:	b.ne	403f94 <ferror@plt+0x2304>  // b.any
  403f88:	adds	w9, w9, #0x1
  403f8c:	mul	x8, x8, x24
  403f90:	b.cc	403f7c <ferror@plt+0x22ec>  // b.lo, b.ul, b.last
  403f94:	mov	w9, #0xa                   	// #10
  403f98:	cmp	x28, #0xb
  403f9c:	b.cc	403fb0 <ferror@plt+0x2320>  // b.lo, b.ul, b.last
  403fa0:	add	x9, x9, x9, lsl #2
  403fa4:	lsl	x9, x9, #1
  403fa8:	cmp	x9, x28
  403fac:	b.cc	403fa0 <ferror@plt+0x2310>  // b.lo, b.ul, b.last
  403fb0:	cmp	w27, #0x1
  403fb4:	b.lt	404060 <ferror@plt+0x23d0>  // b.tstop
  403fb8:	cmp	w27, #0x3
  403fbc:	b.hi	403fc8 <ferror@plt+0x2338>  // b.pmore
  403fc0:	mov	w10, wzr
  403fc4:	b	40404c <ferror@plt+0x23bc>
  403fc8:	mov	w10, #0x1                   	// #1
  403fcc:	dup	v0.2d, x10
  403fd0:	and	w10, w27, #0xfffffffc
  403fd4:	mov	v1.16b, v0.16b
  403fd8:	mov	v1.d[0], x9
  403fdc:	mov	w9, w10
  403fe0:	fmov	x12, d1
  403fe4:	mov	x11, v1.d[1]
  403fe8:	add	x12, x12, x12, lsl #2
  403fec:	fmov	x13, d0
  403ff0:	lsl	x12, x12, #1
  403ff4:	add	x11, x11, x11, lsl #2
  403ff8:	add	x13, x13, x13, lsl #2
  403ffc:	mov	x14, v0.d[1]
  404000:	fmov	d1, x12
  404004:	lsl	x11, x11, #1
  404008:	lsl	x13, x13, #1
  40400c:	mov	v1.d[1], x11
  404010:	add	x11, x14, x14, lsl #2
  404014:	fmov	d0, x13
  404018:	lsl	x11, x11, #1
  40401c:	subs	w9, w9, #0x4
  404020:	mov	v0.d[1], x11
  404024:	b.ne	403fe0 <ferror@plt+0x2350>  // b.any
  404028:	mov	x9, v1.d[1]
  40402c:	mov	x11, v0.d[1]
  404030:	fmov	x12, d1
  404034:	fmov	x13, d0
  404038:	mul	x12, x13, x12
  40403c:	mul	x9, x11, x9
  404040:	cmp	w27, w10
  404044:	mul	x9, x12, x9
  404048:	b.eq	404060 <ferror@plt+0x23d0>  // b.none
  40404c:	sub	w10, w27, w10
  404050:	add	x9, x9, x9, lsl #2
  404054:	subs	w10, w10, #0x1
  404058:	lsl	x9, x9, #1
  40405c:	b.ne	404050 <ferror@plt+0x23c0>  // b.any
  404060:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  404064:	mov	w12, #0x1                   	// #1
  404068:	movk	x10, #0xcccd
  40406c:	mov	w11, #0xa                   	// #10
  404070:	b	404084 <ferror@plt+0x23f4>
  404074:	cmp	x28, #0x9
  404078:	mov	x28, x13
  40407c:	mov	x12, x14
  404080:	b.ls	403ed4 <ferror@plt+0x2244>  // b.plast
  404084:	umulh	x13, x28, x10
  404088:	lsr	x13, x13, #3
  40408c:	add	x14, x12, x12, lsl #2
  404090:	msub	x15, x13, x11, x28
  404094:	lsl	x14, x14, #1
  404098:	cbz	x15, 404074 <ferror@plt+0x23e4>
  40409c:	udiv	x12, x9, x12
  4040a0:	udiv	x12, x12, x15
  4040a4:	udiv	x12, x8, x12
  4040a8:	add	x20, x12, x20
  4040ac:	b	404074 <ferror@plt+0x23e4>
  4040b0:	mov	x2, xzr
  4040b4:	b	403c74 <ferror@plt+0x1fe4>
  4040b8:	stp	x29, x30, [sp, #-48]!
  4040bc:	stp	x20, x19, [sp, #32]
  4040c0:	mov	x20, x1
  4040c4:	mov	x19, x0
  4040c8:	str	x21, [sp, #16]
  4040cc:	mov	x29, sp
  4040d0:	cbz	x0, 404104 <ferror@plt+0x2474>
  4040d4:	ldrb	w21, [x19]
  4040d8:	mov	x8, x19
  4040dc:	cbz	w21, 404108 <ferror@plt+0x2478>
  4040e0:	bl	401aa0 <__ctype_b_loc@plt>
  4040e4:	ldr	x9, [x0]
  4040e8:	mov	x8, x19
  4040ec:	and	x10, x21, #0xff
  4040f0:	ldrh	w10, [x9, x10, lsl #1]
  4040f4:	tbz	w10, #11, 404108 <ferror@plt+0x2478>
  4040f8:	ldrb	w21, [x8, #1]!
  4040fc:	cbnz	w21, 4040ec <ferror@plt+0x245c>
  404100:	b	404108 <ferror@plt+0x2478>
  404104:	mov	x8, xzr
  404108:	cbz	x20, 404110 <ferror@plt+0x2480>
  40410c:	str	x8, [x20]
  404110:	cmp	x8, x19
  404114:	b.ls	404128 <ferror@plt+0x2498>  // b.plast
  404118:	ldrb	w8, [x8]
  40411c:	cmp	w8, #0x0
  404120:	cset	w0, eq  // eq = none
  404124:	b	40412c <ferror@plt+0x249c>
  404128:	mov	w0, wzr
  40412c:	ldp	x20, x19, [sp, #32]
  404130:	ldr	x21, [sp, #16]
  404134:	ldp	x29, x30, [sp], #48
  404138:	ret
  40413c:	stp	x29, x30, [sp, #-48]!
  404140:	stp	x20, x19, [sp, #32]
  404144:	mov	x20, x1
  404148:	mov	x19, x0
  40414c:	str	x21, [sp, #16]
  404150:	mov	x29, sp
  404154:	cbz	x0, 404188 <ferror@plt+0x24f8>
  404158:	ldrb	w21, [x19]
  40415c:	mov	x8, x19
  404160:	cbz	w21, 40418c <ferror@plt+0x24fc>
  404164:	bl	401aa0 <__ctype_b_loc@plt>
  404168:	ldr	x9, [x0]
  40416c:	mov	x8, x19
  404170:	and	x10, x21, #0xff
  404174:	ldrh	w10, [x9, x10, lsl #1]
  404178:	tbz	w10, #12, 40418c <ferror@plt+0x24fc>
  40417c:	ldrb	w21, [x8, #1]!
  404180:	cbnz	w21, 404170 <ferror@plt+0x24e0>
  404184:	b	40418c <ferror@plt+0x24fc>
  404188:	mov	x8, xzr
  40418c:	cbz	x20, 404194 <ferror@plt+0x2504>
  404190:	str	x8, [x20]
  404194:	cmp	x8, x19
  404198:	b.ls	4041ac <ferror@plt+0x251c>  // b.plast
  40419c:	ldrb	w8, [x8]
  4041a0:	cmp	w8, #0x0
  4041a4:	cset	w0, eq  // eq = none
  4041a8:	b	4041b0 <ferror@plt+0x2520>
  4041ac:	mov	w0, wzr
  4041b0:	ldp	x20, x19, [sp, #32]
  4041b4:	ldr	x21, [sp, #16]
  4041b8:	ldp	x29, x30, [sp], #48
  4041bc:	ret
  4041c0:	sub	sp, sp, #0x110
  4041c4:	stp	x29, x30, [sp, #208]
  4041c8:	add	x29, sp, #0xd0
  4041cc:	mov	x8, #0xffffffffffffffd0    	// #-48
  4041d0:	mov	x9, sp
  4041d4:	sub	x10, x29, #0x50
  4041d8:	stp	x28, x23, [sp, #224]
  4041dc:	stp	x22, x21, [sp, #240]
  4041e0:	stp	x20, x19, [sp, #256]
  4041e4:	mov	x20, x1
  4041e8:	mov	x19, x0
  4041ec:	movk	x8, #0xff80, lsl #32
  4041f0:	add	x11, x29, #0x40
  4041f4:	add	x9, x9, #0x80
  4041f8:	add	x22, x10, #0x30
  4041fc:	mov	w23, #0xffffffd0            	// #-48
  404200:	stp	x2, x3, [x29, #-80]
  404204:	stp	x4, x5, [x29, #-64]
  404208:	stp	x6, x7, [x29, #-48]
  40420c:	stp	q1, q2, [sp, #16]
  404210:	stp	q3, q4, [sp, #48]
  404214:	str	q0, [sp]
  404218:	stp	q5, q6, [sp, #80]
  40421c:	str	q7, [sp, #112]
  404220:	stp	x9, x8, [x29, #-16]
  404224:	stp	x11, x22, [x29, #-32]
  404228:	tbnz	w23, #31, 404234 <ferror@plt+0x25a4>
  40422c:	mov	w8, w23
  404230:	b	40424c <ferror@plt+0x25bc>
  404234:	add	w8, w23, #0x8
  404238:	cmn	w23, #0x8
  40423c:	stur	w8, [x29, #-8]
  404240:	b.gt	40424c <ferror@plt+0x25bc>
  404244:	add	x9, x22, w23, sxtw
  404248:	b	404258 <ferror@plt+0x25c8>
  40424c:	ldur	x9, [x29, #-32]
  404250:	add	x10, x9, #0x8
  404254:	stur	x10, [x29, #-32]
  404258:	ldr	x1, [x9]
  40425c:	cbz	x1, 4042d4 <ferror@plt+0x2644>
  404260:	tbnz	w8, #31, 40426c <ferror@plt+0x25dc>
  404264:	mov	w23, w8
  404268:	b	404284 <ferror@plt+0x25f4>
  40426c:	add	w23, w8, #0x8
  404270:	cmn	w8, #0x8
  404274:	stur	w23, [x29, #-8]
  404278:	b.gt	404284 <ferror@plt+0x25f4>
  40427c:	add	x8, x22, w8, sxtw
  404280:	b	404290 <ferror@plt+0x2600>
  404284:	ldur	x8, [x29, #-32]
  404288:	add	x9, x8, #0x8
  40428c:	stur	x9, [x29, #-32]
  404290:	ldr	x21, [x8]
  404294:	cbz	x21, 4042d4 <ferror@plt+0x2644>
  404298:	mov	x0, x19
  40429c:	bl	401a80 <strcmp@plt>
  4042a0:	cbz	w0, 4042b8 <ferror@plt+0x2628>
  4042a4:	mov	x0, x19
  4042a8:	mov	x1, x21
  4042ac:	bl	401a80 <strcmp@plt>
  4042b0:	cbnz	w0, 404228 <ferror@plt+0x2598>
  4042b4:	b	4042bc <ferror@plt+0x262c>
  4042b8:	mov	w0, #0x1                   	// #1
  4042bc:	ldp	x20, x19, [sp, #256]
  4042c0:	ldp	x22, x21, [sp, #240]
  4042c4:	ldp	x28, x23, [sp, #224]
  4042c8:	ldp	x29, x30, [sp, #208]
  4042cc:	add	sp, sp, #0x110
  4042d0:	ret
  4042d4:	adrp	x8, 417000 <ferror@plt+0x15370>
  4042d8:	ldr	w0, [x8, #632]
  4042dc:	adrp	x1, 406000 <ferror@plt+0x4370>
  4042e0:	add	x1, x1, #0x348
  4042e4:	mov	x2, x20
  4042e8:	mov	x3, x19
  4042ec:	bl	401be0 <errx@plt>
  4042f0:	cbz	x1, 404314 <ferror@plt+0x2684>
  4042f4:	sxtb	w8, w2
  4042f8:	ldrsb	w9, [x0]
  4042fc:	cbz	w9, 404314 <ferror@plt+0x2684>
  404300:	cmp	w8, w9
  404304:	b.eq	404318 <ferror@plt+0x2688>  // b.none
  404308:	sub	x1, x1, #0x1
  40430c:	add	x0, x0, #0x1
  404310:	cbnz	x1, 4042f8 <ferror@plt+0x2668>
  404314:	mov	x0, xzr
  404318:	ret
  40431c:	stp	x29, x30, [sp, #-32]!
  404320:	stp	x20, x19, [sp, #16]
  404324:	mov	x29, sp
  404328:	mov	x20, x1
  40432c:	mov	x19, x0
  404330:	bl	40448c <ferror@plt+0x27fc>
  404334:	cmp	x0, w0, sxtw
  404338:	b.ne	404350 <ferror@plt+0x26c0>  // b.any
  40433c:	cmp	w0, w0, sxth
  404340:	b.ne	404350 <ferror@plt+0x26c0>  // b.any
  404344:	ldp	x20, x19, [sp, #16]
  404348:	ldp	x29, x30, [sp], #32
  40434c:	ret
  404350:	bl	401c20 <__errno_location@plt>
  404354:	mov	w8, #0x22                  	// #34
  404358:	str	w8, [x0]
  40435c:	adrp	x8, 417000 <ferror@plt+0x15370>
  404360:	ldr	w0, [x8, #632]
  404364:	adrp	x1, 406000 <ferror@plt+0x4370>
  404368:	add	x1, x1, #0x348
  40436c:	mov	x2, x20
  404370:	mov	x3, x19
  404374:	bl	401c60 <err@plt>
  404378:	stp	x29, x30, [sp, #-32]!
  40437c:	stp	x20, x19, [sp, #16]
  404380:	mov	x29, sp
  404384:	mov	x20, x1
  404388:	mov	x19, x0
  40438c:	bl	40448c <ferror@plt+0x27fc>
  404390:	cmp	x0, w0, sxtw
  404394:	b.ne	4043a4 <ferror@plt+0x2714>  // b.any
  404398:	ldp	x20, x19, [sp, #16]
  40439c:	ldp	x29, x30, [sp], #32
  4043a0:	ret
  4043a4:	bl	401c20 <__errno_location@plt>
  4043a8:	mov	w8, #0x22                  	// #34
  4043ac:	str	w8, [x0]
  4043b0:	adrp	x8, 417000 <ferror@plt+0x15370>
  4043b4:	ldr	w0, [x8, #632]
  4043b8:	adrp	x1, 406000 <ferror@plt+0x4370>
  4043bc:	add	x1, x1, #0x348
  4043c0:	mov	x2, x20
  4043c4:	mov	x3, x19
  4043c8:	bl	401c60 <err@plt>
  4043cc:	stp	x29, x30, [sp, #-32]!
  4043d0:	mov	w2, #0xa                   	// #10
  4043d4:	stp	x20, x19, [sp, #16]
  4043d8:	mov	x29, sp
  4043dc:	mov	x20, x1
  4043e0:	mov	x19, x0
  4043e4:	bl	4045fc <ferror@plt+0x296c>
  4043e8:	lsr	x8, x0, #32
  4043ec:	cbnz	x8, 404404 <ferror@plt+0x2774>
  4043f0:	cmp	w0, #0x10, lsl #12
  4043f4:	b.cs	404404 <ferror@plt+0x2774>  // b.hs, b.nlast
  4043f8:	ldp	x20, x19, [sp, #16]
  4043fc:	ldp	x29, x30, [sp], #32
  404400:	ret
  404404:	bl	401c20 <__errno_location@plt>
  404408:	mov	w8, #0x22                  	// #34
  40440c:	str	w8, [x0]
  404410:	adrp	x8, 417000 <ferror@plt+0x15370>
  404414:	ldr	w0, [x8, #632]
  404418:	adrp	x1, 406000 <ferror@plt+0x4370>
  40441c:	add	x1, x1, #0x348
  404420:	mov	x2, x20
  404424:	mov	x3, x19
  404428:	bl	401c60 <err@plt>
  40442c:	stp	x29, x30, [sp, #-32]!
  404430:	mov	w2, #0x10                  	// #16
  404434:	stp	x20, x19, [sp, #16]
  404438:	mov	x29, sp
  40443c:	mov	x20, x1
  404440:	mov	x19, x0
  404444:	bl	4045fc <ferror@plt+0x296c>
  404448:	lsr	x8, x0, #32
  40444c:	cbnz	x8, 404464 <ferror@plt+0x27d4>
  404450:	cmp	w0, #0x10, lsl #12
  404454:	b.cs	404464 <ferror@plt+0x27d4>  // b.hs, b.nlast
  404458:	ldp	x20, x19, [sp, #16]
  40445c:	ldp	x29, x30, [sp], #32
  404460:	ret
  404464:	bl	401c20 <__errno_location@plt>
  404468:	mov	w8, #0x22                  	// #34
  40446c:	str	w8, [x0]
  404470:	adrp	x8, 417000 <ferror@plt+0x15370>
  404474:	ldr	w0, [x8, #632]
  404478:	adrp	x1, 406000 <ferror@plt+0x4370>
  40447c:	add	x1, x1, #0x348
  404480:	mov	x2, x20
  404484:	mov	x3, x19
  404488:	bl	401c60 <err@plt>
  40448c:	stp	x29, x30, [sp, #-48]!
  404490:	mov	x29, sp
  404494:	str	x21, [sp, #16]
  404498:	stp	x20, x19, [sp, #32]
  40449c:	mov	x20, x1
  4044a0:	mov	x19, x0
  4044a4:	str	xzr, [x29, #24]
  4044a8:	bl	401c20 <__errno_location@plt>
  4044ac:	str	wzr, [x0]
  4044b0:	cbz	x19, 404504 <ferror@plt+0x2874>
  4044b4:	ldrb	w8, [x19]
  4044b8:	cbz	w8, 404504 <ferror@plt+0x2874>
  4044bc:	mov	x21, x0
  4044c0:	add	x1, x29, #0x18
  4044c4:	mov	w2, #0xa                   	// #10
  4044c8:	mov	x0, x19
  4044cc:	mov	w3, wzr
  4044d0:	bl	401980 <__strtol_internal@plt>
  4044d4:	ldr	w8, [x21]
  4044d8:	cbnz	w8, 404520 <ferror@plt+0x2890>
  4044dc:	ldr	x8, [x29, #24]
  4044e0:	cmp	x8, x19
  4044e4:	b.eq	404504 <ferror@plt+0x2874>  // b.none
  4044e8:	cbz	x8, 4044f4 <ferror@plt+0x2864>
  4044ec:	ldrb	w8, [x8]
  4044f0:	cbnz	w8, 404504 <ferror@plt+0x2874>
  4044f4:	ldp	x20, x19, [sp, #32]
  4044f8:	ldr	x21, [sp, #16]
  4044fc:	ldp	x29, x30, [sp], #48
  404500:	ret
  404504:	adrp	x8, 417000 <ferror@plt+0x15370>
  404508:	ldr	w0, [x8, #632]
  40450c:	adrp	x1, 406000 <ferror@plt+0x4370>
  404510:	add	x1, x1, #0x348
  404514:	mov	x2, x20
  404518:	mov	x3, x19
  40451c:	bl	401be0 <errx@plt>
  404520:	adrp	x9, 417000 <ferror@plt+0x15370>
  404524:	ldr	w0, [x9, #632]
  404528:	cmp	w8, #0x22
  40452c:	b.ne	40450c <ferror@plt+0x287c>  // b.any
  404530:	adrp	x1, 406000 <ferror@plt+0x4370>
  404534:	add	x1, x1, #0x348
  404538:	mov	x2, x20
  40453c:	mov	x3, x19
  404540:	bl	401c60 <err@plt>
  404544:	stp	x29, x30, [sp, #-32]!
  404548:	mov	w2, #0xa                   	// #10
  40454c:	stp	x20, x19, [sp, #16]
  404550:	mov	x29, sp
  404554:	mov	x20, x1
  404558:	mov	x19, x0
  40455c:	bl	4045fc <ferror@plt+0x296c>
  404560:	lsr	x8, x0, #32
  404564:	cbnz	x8, 404574 <ferror@plt+0x28e4>
  404568:	ldp	x20, x19, [sp, #16]
  40456c:	ldp	x29, x30, [sp], #32
  404570:	ret
  404574:	bl	401c20 <__errno_location@plt>
  404578:	mov	w8, #0x22                  	// #34
  40457c:	str	w8, [x0]
  404580:	adrp	x8, 417000 <ferror@plt+0x15370>
  404584:	ldr	w0, [x8, #632]
  404588:	adrp	x1, 406000 <ferror@plt+0x4370>
  40458c:	add	x1, x1, #0x348
  404590:	mov	x2, x20
  404594:	mov	x3, x19
  404598:	bl	401c60 <err@plt>
  40459c:	stp	x29, x30, [sp, #-32]!
  4045a0:	mov	w2, #0x10                  	// #16
  4045a4:	stp	x20, x19, [sp, #16]
  4045a8:	mov	x29, sp
  4045ac:	mov	x20, x1
  4045b0:	mov	x19, x0
  4045b4:	bl	4045fc <ferror@plt+0x296c>
  4045b8:	lsr	x8, x0, #32
  4045bc:	cbnz	x8, 4045cc <ferror@plt+0x293c>
  4045c0:	ldp	x20, x19, [sp, #16]
  4045c4:	ldp	x29, x30, [sp], #32
  4045c8:	ret
  4045cc:	bl	401c20 <__errno_location@plt>
  4045d0:	mov	w8, #0x22                  	// #34
  4045d4:	str	w8, [x0]
  4045d8:	adrp	x8, 417000 <ferror@plt+0x15370>
  4045dc:	ldr	w0, [x8, #632]
  4045e0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4045e4:	add	x1, x1, #0x348
  4045e8:	mov	x2, x20
  4045ec:	mov	x3, x19
  4045f0:	bl	401c60 <err@plt>
  4045f4:	mov	w2, #0xa                   	// #10
  4045f8:	b	4045fc <ferror@plt+0x296c>
  4045fc:	sub	sp, sp, #0x40
  404600:	stp	x29, x30, [sp, #16]
  404604:	stp	x22, x21, [sp, #32]
  404608:	stp	x20, x19, [sp, #48]
  40460c:	add	x29, sp, #0x10
  404610:	mov	w21, w2
  404614:	mov	x20, x1
  404618:	mov	x19, x0
  40461c:	str	xzr, [sp, #8]
  404620:	bl	401c20 <__errno_location@plt>
  404624:	str	wzr, [x0]
  404628:	cbz	x19, 404680 <ferror@plt+0x29f0>
  40462c:	ldrb	w8, [x19]
  404630:	cbz	w8, 404680 <ferror@plt+0x29f0>
  404634:	mov	x22, x0
  404638:	add	x1, sp, #0x8
  40463c:	mov	x0, x19
  404640:	mov	w2, w21
  404644:	mov	w3, wzr
  404648:	bl	4019e0 <__strtoul_internal@plt>
  40464c:	ldr	w8, [x22]
  404650:	cbnz	w8, 40469c <ferror@plt+0x2a0c>
  404654:	ldr	x8, [sp, #8]
  404658:	cmp	x8, x19
  40465c:	b.eq	404680 <ferror@plt+0x29f0>  // b.none
  404660:	cbz	x8, 40466c <ferror@plt+0x29dc>
  404664:	ldrb	w8, [x8]
  404668:	cbnz	w8, 404680 <ferror@plt+0x29f0>
  40466c:	ldp	x20, x19, [sp, #48]
  404670:	ldp	x22, x21, [sp, #32]
  404674:	ldp	x29, x30, [sp, #16]
  404678:	add	sp, sp, #0x40
  40467c:	ret
  404680:	adrp	x8, 417000 <ferror@plt+0x15370>
  404684:	ldr	w0, [x8, #632]
  404688:	adrp	x1, 406000 <ferror@plt+0x4370>
  40468c:	add	x1, x1, #0x348
  404690:	mov	x2, x20
  404694:	mov	x3, x19
  404698:	bl	401be0 <errx@plt>
  40469c:	adrp	x9, 417000 <ferror@plt+0x15370>
  4046a0:	ldr	w0, [x9, #632]
  4046a4:	cmp	w8, #0x22
  4046a8:	b.ne	404688 <ferror@plt+0x29f8>  // b.any
  4046ac:	adrp	x1, 406000 <ferror@plt+0x4370>
  4046b0:	add	x1, x1, #0x348
  4046b4:	mov	x2, x20
  4046b8:	mov	x3, x19
  4046bc:	bl	401c60 <err@plt>
  4046c0:	mov	w2, #0x10                  	// #16
  4046c4:	b	4045fc <ferror@plt+0x296c>
  4046c8:	stp	x29, x30, [sp, #-48]!
  4046cc:	mov	x29, sp
  4046d0:	str	x21, [sp, #16]
  4046d4:	stp	x20, x19, [sp, #32]
  4046d8:	mov	x20, x1
  4046dc:	mov	x19, x0
  4046e0:	str	xzr, [x29, #24]
  4046e4:	bl	401c20 <__errno_location@plt>
  4046e8:	str	wzr, [x0]
  4046ec:	cbz	x19, 404738 <ferror@plt+0x2aa8>
  4046f0:	ldrb	w8, [x19]
  4046f4:	cbz	w8, 404738 <ferror@plt+0x2aa8>
  4046f8:	mov	x21, x0
  4046fc:	add	x1, x29, #0x18
  404700:	mov	x0, x19
  404704:	bl	401880 <strtod@plt>
  404708:	ldr	w8, [x21]
  40470c:	cbnz	w8, 404754 <ferror@plt+0x2ac4>
  404710:	ldr	x8, [x29, #24]
  404714:	cmp	x8, x19
  404718:	b.eq	404738 <ferror@plt+0x2aa8>  // b.none
  40471c:	cbz	x8, 404728 <ferror@plt+0x2a98>
  404720:	ldrb	w8, [x8]
  404724:	cbnz	w8, 404738 <ferror@plt+0x2aa8>
  404728:	ldp	x20, x19, [sp, #32]
  40472c:	ldr	x21, [sp, #16]
  404730:	ldp	x29, x30, [sp], #48
  404734:	ret
  404738:	adrp	x8, 417000 <ferror@plt+0x15370>
  40473c:	ldr	w0, [x8, #632]
  404740:	adrp	x1, 406000 <ferror@plt+0x4370>
  404744:	add	x1, x1, #0x348
  404748:	mov	x2, x20
  40474c:	mov	x3, x19
  404750:	bl	401be0 <errx@plt>
  404754:	adrp	x9, 417000 <ferror@plt+0x15370>
  404758:	ldr	w0, [x9, #632]
  40475c:	cmp	w8, #0x22
  404760:	b.ne	404740 <ferror@plt+0x2ab0>  // b.any
  404764:	adrp	x1, 406000 <ferror@plt+0x4370>
  404768:	add	x1, x1, #0x348
  40476c:	mov	x2, x20
  404770:	mov	x3, x19
  404774:	bl	401c60 <err@plt>
  404778:	stp	x29, x30, [sp, #-48]!
  40477c:	mov	x29, sp
  404780:	str	x21, [sp, #16]
  404784:	stp	x20, x19, [sp, #32]
  404788:	mov	x20, x1
  40478c:	mov	x19, x0
  404790:	str	xzr, [x29, #24]
  404794:	bl	401c20 <__errno_location@plt>
  404798:	str	wzr, [x0]
  40479c:	cbz	x19, 4047ec <ferror@plt+0x2b5c>
  4047a0:	ldrb	w8, [x19]
  4047a4:	cbz	w8, 4047ec <ferror@plt+0x2b5c>
  4047a8:	mov	x21, x0
  4047ac:	add	x1, x29, #0x18
  4047b0:	mov	w2, #0xa                   	// #10
  4047b4:	mov	x0, x19
  4047b8:	bl	401ad0 <strtol@plt>
  4047bc:	ldr	w8, [x21]
  4047c0:	cbnz	w8, 404808 <ferror@plt+0x2b78>
  4047c4:	ldr	x8, [x29, #24]
  4047c8:	cmp	x8, x19
  4047cc:	b.eq	4047ec <ferror@plt+0x2b5c>  // b.none
  4047d0:	cbz	x8, 4047dc <ferror@plt+0x2b4c>
  4047d4:	ldrb	w8, [x8]
  4047d8:	cbnz	w8, 4047ec <ferror@plt+0x2b5c>
  4047dc:	ldp	x20, x19, [sp, #32]
  4047e0:	ldr	x21, [sp, #16]
  4047e4:	ldp	x29, x30, [sp], #48
  4047e8:	ret
  4047ec:	adrp	x8, 417000 <ferror@plt+0x15370>
  4047f0:	ldr	w0, [x8, #632]
  4047f4:	adrp	x1, 406000 <ferror@plt+0x4370>
  4047f8:	add	x1, x1, #0x348
  4047fc:	mov	x2, x20
  404800:	mov	x3, x19
  404804:	bl	401be0 <errx@plt>
  404808:	adrp	x9, 417000 <ferror@plt+0x15370>
  40480c:	ldr	w0, [x9, #632]
  404810:	cmp	w8, #0x22
  404814:	b.ne	4047f4 <ferror@plt+0x2b64>  // b.any
  404818:	adrp	x1, 406000 <ferror@plt+0x4370>
  40481c:	add	x1, x1, #0x348
  404820:	mov	x2, x20
  404824:	mov	x3, x19
  404828:	bl	401c60 <err@plt>
  40482c:	stp	x29, x30, [sp, #-48]!
  404830:	mov	x29, sp
  404834:	str	x21, [sp, #16]
  404838:	stp	x20, x19, [sp, #32]
  40483c:	mov	x20, x1
  404840:	mov	x19, x0
  404844:	str	xzr, [x29, #24]
  404848:	bl	401c20 <__errno_location@plt>
  40484c:	str	wzr, [x0]
  404850:	cbz	x19, 4048a0 <ferror@plt+0x2c10>
  404854:	ldrb	w8, [x19]
  404858:	cbz	w8, 4048a0 <ferror@plt+0x2c10>
  40485c:	mov	x21, x0
  404860:	add	x1, x29, #0x18
  404864:	mov	w2, #0xa                   	// #10
  404868:	mov	x0, x19
  40486c:	bl	401830 <strtoul@plt>
  404870:	ldr	w8, [x21]
  404874:	cbnz	w8, 4048bc <ferror@plt+0x2c2c>
  404878:	ldr	x8, [x29, #24]
  40487c:	cmp	x8, x19
  404880:	b.eq	4048a0 <ferror@plt+0x2c10>  // b.none
  404884:	cbz	x8, 404890 <ferror@plt+0x2c00>
  404888:	ldrb	w8, [x8]
  40488c:	cbnz	w8, 4048a0 <ferror@plt+0x2c10>
  404890:	ldp	x20, x19, [sp, #32]
  404894:	ldr	x21, [sp, #16]
  404898:	ldp	x29, x30, [sp], #48
  40489c:	ret
  4048a0:	adrp	x8, 417000 <ferror@plt+0x15370>
  4048a4:	ldr	w0, [x8, #632]
  4048a8:	adrp	x1, 406000 <ferror@plt+0x4370>
  4048ac:	add	x1, x1, #0x348
  4048b0:	mov	x2, x20
  4048b4:	mov	x3, x19
  4048b8:	bl	401be0 <errx@plt>
  4048bc:	adrp	x9, 417000 <ferror@plt+0x15370>
  4048c0:	ldr	w0, [x9, #632]
  4048c4:	cmp	w8, #0x22
  4048c8:	b.ne	4048a8 <ferror@plt+0x2c18>  // b.any
  4048cc:	adrp	x1, 406000 <ferror@plt+0x4370>
  4048d0:	add	x1, x1, #0x348
  4048d4:	mov	x2, x20
  4048d8:	mov	x3, x19
  4048dc:	bl	401c60 <err@plt>
  4048e0:	sub	sp, sp, #0x30
  4048e4:	stp	x20, x19, [sp, #32]
  4048e8:	mov	x20, x1
  4048ec:	add	x1, sp, #0x8
  4048f0:	mov	x2, xzr
  4048f4:	stp	x29, x30, [sp, #16]
  4048f8:	add	x29, sp, #0x10
  4048fc:	mov	x19, x0
  404900:	bl	403c74 <ferror@plt+0x1fe4>
  404904:	cbnz	w0, 40491c <ferror@plt+0x2c8c>
  404908:	ldr	x0, [sp, #8]
  40490c:	ldp	x20, x19, [sp, #32]
  404910:	ldp	x29, x30, [sp, #16]
  404914:	add	sp, sp, #0x30
  404918:	ret
  40491c:	bl	401c20 <__errno_location@plt>
  404920:	adrp	x9, 417000 <ferror@plt+0x15370>
  404924:	ldr	w8, [x0]
  404928:	ldr	w0, [x9, #632]
  40492c:	adrp	x1, 406000 <ferror@plt+0x4370>
  404930:	add	x1, x1, #0x348
  404934:	mov	x2, x20
  404938:	mov	x3, x19
  40493c:	cbnz	w8, 404944 <ferror@plt+0x2cb4>
  404940:	bl	401be0 <errx@plt>
  404944:	bl	401c60 <err@plt>
  404948:	stp	x29, x30, [sp, #-32]!
  40494c:	str	x19, [sp, #16]
  404950:	mov	x19, x1
  404954:	mov	x1, x2
  404958:	mov	x29, sp
  40495c:	bl	4046c8 <ferror@plt+0x2a38>
  404960:	fcvtzs	x8, d0
  404964:	mov	x9, #0x848000000000        	// #145685290680320
  404968:	movk	x9, #0x412e, lsl #48
  40496c:	scvtf	d1, x8
  404970:	fmov	d2, x9
  404974:	fsub	d0, d0, d1
  404978:	fmul	d0, d0, d2
  40497c:	fcvtzs	x9, d0
  404980:	stp	x8, x9, [x19]
  404984:	ldr	x19, [sp, #16]
  404988:	ldp	x29, x30, [sp], #32
  40498c:	ret
  404990:	and	w8, w0, #0xf000
  404994:	sub	w8, w8, #0x1, lsl #12
  404998:	lsr	w9, w8, #12
  40499c:	cmp	w9, #0xb
  4049a0:	mov	w8, wzr
  4049a4:	b.hi	4049f8 <ferror@plt+0x2d68>  // b.pmore
  4049a8:	adrp	x10, 406000 <ferror@plt+0x4370>
  4049ac:	add	x10, x10, #0x32a
  4049b0:	adr	x11, 4049c4 <ferror@plt+0x2d34>
  4049b4:	ldrb	w12, [x10, x9]
  4049b8:	add	x11, x11, x12, lsl #2
  4049bc:	mov	w9, #0x64                  	// #100
  4049c0:	br	x11
  4049c4:	mov	w9, #0x70                  	// #112
  4049c8:	b	4049f0 <ferror@plt+0x2d60>
  4049cc:	mov	w9, #0x63                  	// #99
  4049d0:	b	4049f0 <ferror@plt+0x2d60>
  4049d4:	mov	w9, #0x62                  	// #98
  4049d8:	b	4049f0 <ferror@plt+0x2d60>
  4049dc:	mov	w9, #0x6c                  	// #108
  4049e0:	b	4049f0 <ferror@plt+0x2d60>
  4049e4:	mov	w9, #0x73                  	// #115
  4049e8:	b	4049f0 <ferror@plt+0x2d60>
  4049ec:	mov	w9, #0x2d                  	// #45
  4049f0:	mov	w8, #0x1                   	// #1
  4049f4:	strb	w9, [x1]
  4049f8:	tst	w0, #0x100
  4049fc:	mov	w9, #0x72                  	// #114
  404a00:	mov	w10, #0x2d                  	// #45
  404a04:	add	x11, x1, x8
  404a08:	mov	w12, #0x77                  	// #119
  404a0c:	csel	w17, w10, w9, eq  // eq = none
  404a10:	tst	w0, #0x80
  404a14:	mov	w14, #0x53                  	// #83
  404a18:	mov	w15, #0x73                  	// #115
  404a1c:	mov	w16, #0x78                  	// #120
  404a20:	strb	w17, [x11]
  404a24:	csel	w17, w10, w12, eq  // eq = none
  404a28:	tst	w0, #0x40
  404a2c:	orr	x13, x8, #0x2
  404a30:	strb	w17, [x11, #1]
  404a34:	csel	w11, w15, w14, ne  // ne = any
  404a38:	csel	w17, w16, w10, ne  // ne = any
  404a3c:	tst	w0, #0x800
  404a40:	csel	w11, w17, w11, eq  // eq = none
  404a44:	add	x13, x13, x1
  404a48:	tst	w0, #0x20
  404a4c:	strb	w11, [x13]
  404a50:	csel	w11, w10, w9, eq  // eq = none
  404a54:	tst	w0, #0x10
  404a58:	strb	w11, [x13, #1]
  404a5c:	csel	w11, w10, w12, eq  // eq = none
  404a60:	tst	w0, #0x8
  404a64:	csel	w14, w15, w14, ne  // ne = any
  404a68:	csel	w15, w16, w10, ne  // ne = any
  404a6c:	tst	w0, #0x400
  404a70:	orr	x8, x8, #0x6
  404a74:	csel	w14, w15, w14, eq  // eq = none
  404a78:	tst	w0, #0x4
  404a7c:	add	x8, x8, x1
  404a80:	csel	w9, w10, w9, eq  // eq = none
  404a84:	tst	w0, #0x2
  404a88:	mov	w17, #0x54                  	// #84
  404a8c:	strb	w11, [x13, #2]
  404a90:	mov	w11, #0x74                  	// #116
  404a94:	strb	w14, [x13, #3]
  404a98:	strb	w9, [x8]
  404a9c:	csel	w9, w10, w12, eq  // eq = none
  404aa0:	tst	w0, #0x1
  404aa4:	strb	w9, [x8, #1]
  404aa8:	csel	w9, w11, w17, ne  // ne = any
  404aac:	csel	w10, w16, w10, ne  // ne = any
  404ab0:	tst	w0, #0x200
  404ab4:	csel	w9, w10, w9, eq  // eq = none
  404ab8:	mov	x0, x1
  404abc:	strb	w9, [x8, #2]
  404ac0:	strb	wzr, [x8, #3]
  404ac4:	ret
  404ac8:	sub	sp, sp, #0x50
  404acc:	add	x8, sp, #0x8
  404ad0:	stp	x29, x30, [sp, #48]
  404ad4:	stp	x20, x19, [sp, #64]
  404ad8:	add	x29, sp, #0x30
  404adc:	tbz	w0, #1, 404aec <ferror@plt+0x2e5c>
  404ae0:	orr	x8, x8, #0x1
  404ae4:	mov	w9, #0x20                  	// #32
  404ae8:	strb	w9, [sp, #8]
  404aec:	cmp	x1, #0x400
  404af0:	b.cs	404b04 <ferror@plt+0x2e74>  // b.hs, b.nlast
  404af4:	mov	w9, #0x42                  	// #66
  404af8:	mov	w19, w1
  404afc:	strh	w9, [x8]
  404b00:	b	404c64 <ferror@plt+0x2fd4>
  404b04:	cmp	x1, #0x100, lsl #12
  404b08:	b.cs	404b14 <ferror@plt+0x2e84>  // b.hs, b.nlast
  404b0c:	mov	w9, #0xa                   	// #10
  404b10:	b	404b58 <ferror@plt+0x2ec8>
  404b14:	lsr	x9, x1, #30
  404b18:	cbnz	x9, 404b24 <ferror@plt+0x2e94>
  404b1c:	mov	w9, #0x14                  	// #20
  404b20:	b	404b58 <ferror@plt+0x2ec8>
  404b24:	lsr	x9, x1, #40
  404b28:	cbnz	x9, 404b34 <ferror@plt+0x2ea4>
  404b2c:	mov	w9, #0x1e                  	// #30
  404b30:	b	404b58 <ferror@plt+0x2ec8>
  404b34:	lsr	x9, x1, #50
  404b38:	cbnz	x9, 404b44 <ferror@plt+0x2eb4>
  404b3c:	mov	w9, #0x28                  	// #40
  404b40:	b	404b58 <ferror@plt+0x2ec8>
  404b44:	lsr	x9, x1, #60
  404b48:	mov	w10, #0x3c                  	// #60
  404b4c:	cmp	x9, #0x0
  404b50:	mov	w9, #0x32                  	// #50
  404b54:	csel	w9, w9, w10, eq  // eq = none
  404b58:	mov	w10, #0xcccd                	// #52429
  404b5c:	movk	w10, #0xcccc, lsl #16
  404b60:	adrp	x11, 406000 <ferror@plt+0x4370>
  404b64:	umull	x10, w9, w10
  404b68:	add	x11, x11, #0x351
  404b6c:	lsr	x10, x10, #35
  404b70:	ldrb	w12, [x11, x10]
  404b74:	mov	x10, #0xffffffffffffffff    	// #-1
  404b78:	lsl	x10, x10, x9
  404b7c:	mov	x11, x8
  404b80:	lsr	x19, x1, x9
  404b84:	bic	x10, x1, x10
  404b88:	strb	w12, [x11], #1
  404b8c:	tbz	w0, #0, 404ba4 <ferror@plt+0x2f14>
  404b90:	cmp	w9, #0xa
  404b94:	b.cc	404ba4 <ferror@plt+0x2f14>  // b.lo, b.ul, b.last
  404b98:	mov	w11, #0x4269                	// #17001
  404b9c:	sturh	w11, [x8, #1]
  404ba0:	add	x11, x8, #0x3
  404ba4:	strb	wzr, [x11]
  404ba8:	cbz	x10, 404c64 <ferror@plt+0x2fd4>
  404bac:	sub	w8, w9, #0xa
  404bb0:	lsr	x8, x10, x8
  404bb4:	tbnz	w0, #2, 404bcc <ferror@plt+0x2f3c>
  404bb8:	sub	x9, x8, #0x3b6
  404bbc:	cmp	x9, #0x64
  404bc0:	b.cs	404c40 <ferror@plt+0x2fb0>  // b.hs, b.nlast
  404bc4:	add	w19, w19, #0x1
  404bc8:	b	404c64 <ferror@plt+0x2fd4>
  404bcc:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  404bd0:	add	x8, x8, #0x5
  404bd4:	movk	x9, #0xcccd
  404bd8:	umulh	x10, x8, x9
  404bdc:	lsr	x20, x10, #3
  404be0:	mul	x9, x20, x9
  404be4:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  404be8:	ror	x9, x9, #1
  404bec:	movk	x10, #0x1999, lsl #48
  404bf0:	cmp	x9, x10
  404bf4:	b.ls	404c44 <ferror@plt+0x2fb4>  // b.plast
  404bf8:	cbz	x20, 404c64 <ferror@plt+0x2fd4>
  404bfc:	bl	401910 <localeconv@plt>
  404c00:	cbz	x0, 404c14 <ferror@plt+0x2f84>
  404c04:	ldr	x4, [x0]
  404c08:	cbz	x4, 404c14 <ferror@plt+0x2f84>
  404c0c:	ldrb	w8, [x4]
  404c10:	cbnz	w8, 404c1c <ferror@plt+0x2f8c>
  404c14:	adrp	x4, 406000 <ferror@plt+0x4370>
  404c18:	add	x4, x4, #0x359
  404c1c:	adrp	x2, 406000 <ferror@plt+0x4370>
  404c20:	add	x2, x2, #0x35b
  404c24:	add	x0, sp, #0x10
  404c28:	add	x6, sp, #0x8
  404c2c:	mov	w1, #0x20                  	// #32
  404c30:	mov	w3, w19
  404c34:	mov	x5, x20
  404c38:	bl	401900 <snprintf@plt>
  404c3c:	b	404c80 <ferror@plt+0x2ff0>
  404c40:	add	x8, x8, #0x32
  404c44:	mov	x9, #0xf5c3                	// #62915
  404c48:	movk	x9, #0x5c28, lsl #16
  404c4c:	movk	x9, #0xc28f, lsl #32
  404c50:	lsr	x8, x8, #2
  404c54:	movk	x9, #0x28f5, lsl #48
  404c58:	umulh	x8, x8, x9
  404c5c:	lsr	x20, x8, #2
  404c60:	cbnz	x20, 404bfc <ferror@plt+0x2f6c>
  404c64:	adrp	x2, 406000 <ferror@plt+0x4370>
  404c68:	add	x2, x2, #0x365
  404c6c:	add	x0, sp, #0x10
  404c70:	add	x4, sp, #0x8
  404c74:	mov	w1, #0x20                  	// #32
  404c78:	mov	w3, w19
  404c7c:	bl	401900 <snprintf@plt>
  404c80:	add	x0, sp, #0x10
  404c84:	bl	401a00 <strdup@plt>
  404c88:	ldp	x20, x19, [sp, #64]
  404c8c:	ldp	x29, x30, [sp, #48]
  404c90:	add	sp, sp, #0x50
  404c94:	ret
  404c98:	stp	x29, x30, [sp, #-64]!
  404c9c:	stp	x24, x23, [sp, #16]
  404ca0:	stp	x22, x21, [sp, #32]
  404ca4:	stp	x20, x19, [sp, #48]
  404ca8:	mov	x29, sp
  404cac:	cbz	x0, 404d60 <ferror@plt+0x30d0>
  404cb0:	mov	x19, x3
  404cb4:	mov	x9, x0
  404cb8:	mov	w0, #0xffffffff            	// #-1
  404cbc:	cbz	x3, 404d64 <ferror@plt+0x30d4>
  404cc0:	mov	x20, x2
  404cc4:	cbz	x2, 404d64 <ferror@plt+0x30d4>
  404cc8:	mov	x21, x1
  404ccc:	cbz	x1, 404d64 <ferror@plt+0x30d4>
  404cd0:	ldrb	w10, [x9]
  404cd4:	cbz	w10, 404d64 <ferror@plt+0x30d4>
  404cd8:	mov	x23, xzr
  404cdc:	mov	x8, xzr
  404ce0:	add	x22, x9, #0x1
  404ce4:	b	404cf8 <ferror@plt+0x3068>
  404ce8:	mov	x0, x23
  404cec:	add	x22, x22, #0x1
  404cf0:	mov	x23, x0
  404cf4:	cbz	w10, 404d64 <ferror@plt+0x30d4>
  404cf8:	cmp	x23, x20
  404cfc:	b.cs	404d78 <ferror@plt+0x30e8>  // b.hs, b.nlast
  404d00:	and	w11, w10, #0xff
  404d04:	ldrb	w10, [x22]
  404d08:	sub	x9, x22, #0x1
  404d0c:	cmp	x8, #0x0
  404d10:	csel	x8, x9, x8, eq  // eq = none
  404d14:	cmp	w11, #0x2c
  404d18:	csel	x9, x9, xzr, eq  // eq = none
  404d1c:	cmp	w10, #0x0
  404d20:	csel	x24, x22, x9, eq  // eq = none
  404d24:	cbz	x8, 404ce8 <ferror@plt+0x3058>
  404d28:	cbz	x24, 404ce8 <ferror@plt+0x3058>
  404d2c:	subs	x1, x24, x8
  404d30:	b.ls	404d60 <ferror@plt+0x30d0>  // b.plast
  404d34:	mov	x0, x8
  404d38:	blr	x19
  404d3c:	cmn	w0, #0x1
  404d40:	b.eq	404d60 <ferror@plt+0x30d0>  // b.none
  404d44:	str	w0, [x21, x23, lsl #2]
  404d48:	ldrb	w8, [x24]
  404d4c:	add	x0, x23, #0x1
  404d50:	cbz	w8, 404d64 <ferror@plt+0x30d4>
  404d54:	ldrb	w10, [x22]
  404d58:	mov	x8, xzr
  404d5c:	b	404cec <ferror@plt+0x305c>
  404d60:	mov	w0, #0xffffffff            	// #-1
  404d64:	ldp	x20, x19, [sp, #48]
  404d68:	ldp	x22, x21, [sp, #32]
  404d6c:	ldp	x24, x23, [sp, #16]
  404d70:	ldp	x29, x30, [sp], #64
  404d74:	ret
  404d78:	mov	w0, #0xfffffffe            	// #-2
  404d7c:	b	404d64 <ferror@plt+0x30d4>
  404d80:	stp	x29, x30, [sp, #-80]!
  404d84:	str	x25, [sp, #16]
  404d88:	stp	x24, x23, [sp, #32]
  404d8c:	stp	x22, x21, [sp, #48]
  404d90:	stp	x20, x19, [sp, #64]
  404d94:	mov	x29, sp
  404d98:	cbz	x0, 404dc0 <ferror@plt+0x3130>
  404d9c:	mov	x19, x3
  404da0:	mov	x9, x0
  404da4:	mov	w0, #0xffffffff            	// #-1
  404da8:	cbz	x3, 404dc4 <ferror@plt+0x3134>
  404dac:	ldrb	w8, [x9]
  404db0:	cbz	w8, 404dc4 <ferror@plt+0x3134>
  404db4:	ldr	x11, [x19]
  404db8:	cmp	x11, x2
  404dbc:	b.ls	404ddc <ferror@plt+0x314c>  // b.plast
  404dc0:	mov	w0, #0xffffffff            	// #-1
  404dc4:	ldp	x20, x19, [sp, #64]
  404dc8:	ldp	x22, x21, [sp, #48]
  404dcc:	ldp	x24, x23, [sp, #32]
  404dd0:	ldr	x25, [sp, #16]
  404dd4:	ldp	x29, x30, [sp], #80
  404dd8:	ret
  404ddc:	mov	x20, x4
  404de0:	cmp	w8, #0x2b
  404de4:	b.ne	404df0 <ferror@plt+0x3160>  // b.any
  404de8:	add	x9, x9, #0x1
  404dec:	b	404df8 <ferror@plt+0x3168>
  404df0:	mov	x11, xzr
  404df4:	str	xzr, [x19]
  404df8:	mov	w0, #0xffffffff            	// #-1
  404dfc:	cbz	x20, 404dc4 <ferror@plt+0x3134>
  404e00:	sub	x21, x2, x11
  404e04:	cbz	x21, 404dc4 <ferror@plt+0x3134>
  404e08:	cbz	x1, 404dc4 <ferror@plt+0x3134>
  404e0c:	ldrb	w10, [x9]
  404e10:	cbz	w10, 404dc4 <ferror@plt+0x3134>
  404e14:	mov	x24, xzr
  404e18:	mov	x8, xzr
  404e1c:	add	x22, x1, x11, lsl #2
  404e20:	add	x23, x9, #0x1
  404e24:	b	404e38 <ferror@plt+0x31a8>
  404e28:	mov	x0, x24
  404e2c:	add	x23, x23, #0x1
  404e30:	mov	x24, x0
  404e34:	cbz	w10, 404ea0 <ferror@plt+0x3210>
  404e38:	cmp	x24, x21
  404e3c:	b.cs	404eb8 <ferror@plt+0x3228>  // b.hs, b.nlast
  404e40:	and	w11, w10, #0xff
  404e44:	ldrb	w10, [x23]
  404e48:	sub	x9, x23, #0x1
  404e4c:	cmp	x8, #0x0
  404e50:	csel	x8, x9, x8, eq  // eq = none
  404e54:	cmp	w11, #0x2c
  404e58:	csel	x9, x9, xzr, eq  // eq = none
  404e5c:	cmp	w10, #0x0
  404e60:	csel	x25, x23, x9, eq  // eq = none
  404e64:	cbz	x8, 404e28 <ferror@plt+0x3198>
  404e68:	cbz	x25, 404e28 <ferror@plt+0x3198>
  404e6c:	subs	x1, x25, x8
  404e70:	b.ls	404dc0 <ferror@plt+0x3130>  // b.plast
  404e74:	mov	x0, x8
  404e78:	blr	x20
  404e7c:	cmn	w0, #0x1
  404e80:	b.eq	404dc0 <ferror@plt+0x3130>  // b.none
  404e84:	str	w0, [x22, x24, lsl #2]
  404e88:	ldrb	w8, [x25]
  404e8c:	add	x0, x24, #0x1
  404e90:	cbz	w8, 404ea0 <ferror@plt+0x3210>
  404e94:	ldrb	w10, [x23]
  404e98:	mov	x8, xzr
  404e9c:	b	404e2c <ferror@plt+0x319c>
  404ea0:	cmp	w0, #0x1
  404ea4:	b.lt	404dc4 <ferror@plt+0x3134>  // b.tstop
  404ea8:	ldr	x8, [x19]
  404eac:	add	x8, x8, w0, uxtw
  404eb0:	str	x8, [x19]
  404eb4:	b	404dc4 <ferror@plt+0x3134>
  404eb8:	mov	w0, #0xfffffffe            	// #-2
  404ebc:	b	404dc4 <ferror@plt+0x3134>
  404ec0:	stp	x29, x30, [sp, #-64]!
  404ec4:	mov	x8, x0
  404ec8:	mov	w0, #0xffffffea            	// #-22
  404ecc:	str	x23, [sp, #16]
  404ed0:	stp	x22, x21, [sp, #32]
  404ed4:	stp	x20, x19, [sp, #48]
  404ed8:	mov	x29, sp
  404edc:	cbz	x1, 404f84 <ferror@plt+0x32f4>
  404ee0:	cbz	x8, 404f84 <ferror@plt+0x32f4>
  404ee4:	mov	x19, x2
  404ee8:	cbz	x2, 404f84 <ferror@plt+0x32f4>
  404eec:	ldrb	w9, [x8]
  404ef0:	cbz	w9, 404f80 <ferror@plt+0x32f0>
  404ef4:	mov	x20, x1
  404ef8:	mov	x0, xzr
  404efc:	add	x21, x8, #0x1
  404f00:	mov	w22, #0x1                   	// #1
  404f04:	b	404f10 <ferror@plt+0x3280>
  404f08:	add	x21, x21, #0x1
  404f0c:	cbz	w9, 404f80 <ferror@plt+0x32f0>
  404f10:	mov	x8, x21
  404f14:	ldrb	w10, [x8], #-1
  404f18:	and	w9, w9, #0xff
  404f1c:	cmp	x0, #0x0
  404f20:	csel	x0, x8, x0, eq  // eq = none
  404f24:	cmp	w9, #0x2c
  404f28:	csel	x8, x8, xzr, eq  // eq = none
  404f2c:	cmp	w10, #0x0
  404f30:	mov	w9, w10
  404f34:	csel	x23, x21, x8, eq  // eq = none
  404f38:	cbz	x0, 404f08 <ferror@plt+0x3278>
  404f3c:	cbz	x23, 404f08 <ferror@plt+0x3278>
  404f40:	subs	x1, x23, x0
  404f44:	b.ls	404f98 <ferror@plt+0x3308>  // b.plast
  404f48:	blr	x19
  404f4c:	tbnz	w0, #31, 404f84 <ferror@plt+0x32f4>
  404f50:	mov	w8, w0
  404f54:	lsr	x8, x8, #3
  404f58:	ldrb	w9, [x20, x8]
  404f5c:	and	w10, w0, #0x7
  404f60:	lsl	w10, w22, w10
  404f64:	orr	w9, w9, w10
  404f68:	strb	w9, [x20, x8]
  404f6c:	ldrb	w8, [x23]
  404f70:	cbz	w8, 404f80 <ferror@plt+0x32f0>
  404f74:	ldrb	w9, [x21]
  404f78:	mov	x0, xzr
  404f7c:	b	404f08 <ferror@plt+0x3278>
  404f80:	mov	w0, wzr
  404f84:	ldp	x20, x19, [sp, #48]
  404f88:	ldp	x22, x21, [sp, #32]
  404f8c:	ldr	x23, [sp, #16]
  404f90:	ldp	x29, x30, [sp], #64
  404f94:	ret
  404f98:	mov	w0, #0xffffffff            	// #-1
  404f9c:	b	404f84 <ferror@plt+0x32f4>
  404fa0:	stp	x29, x30, [sp, #-48]!
  404fa4:	mov	x8, x0
  404fa8:	mov	w0, #0xffffffea            	// #-22
  404fac:	stp	x22, x21, [sp, #16]
  404fb0:	stp	x20, x19, [sp, #32]
  404fb4:	mov	x29, sp
  404fb8:	cbz	x1, 40504c <ferror@plt+0x33bc>
  404fbc:	cbz	x8, 40504c <ferror@plt+0x33bc>
  404fc0:	mov	x19, x2
  404fc4:	cbz	x2, 40504c <ferror@plt+0x33bc>
  404fc8:	ldrb	w9, [x8]
  404fcc:	cbz	w9, 405048 <ferror@plt+0x33b8>
  404fd0:	mov	x20, x1
  404fd4:	mov	x0, xzr
  404fd8:	add	x21, x8, #0x1
  404fdc:	b	404fe8 <ferror@plt+0x3358>
  404fe0:	add	x21, x21, #0x1
  404fe4:	cbz	w9, 405048 <ferror@plt+0x33b8>
  404fe8:	mov	x8, x21
  404fec:	ldrb	w10, [x8], #-1
  404ff0:	and	w9, w9, #0xff
  404ff4:	cmp	x0, #0x0
  404ff8:	csel	x0, x8, x0, eq  // eq = none
  404ffc:	cmp	w9, #0x2c
  405000:	csel	x8, x8, xzr, eq  // eq = none
  405004:	cmp	w10, #0x0
  405008:	mov	w9, w10
  40500c:	csel	x22, x21, x8, eq  // eq = none
  405010:	cbz	x0, 404fe0 <ferror@plt+0x3350>
  405014:	cbz	x22, 404fe0 <ferror@plt+0x3350>
  405018:	subs	x1, x22, x0
  40501c:	b.ls	40505c <ferror@plt+0x33cc>  // b.plast
  405020:	blr	x19
  405024:	tbnz	x0, #63, 40504c <ferror@plt+0x33bc>
  405028:	ldr	x8, [x20]
  40502c:	orr	x8, x8, x0
  405030:	str	x8, [x20]
  405034:	ldrb	w8, [x22]
  405038:	cbz	w8, 405048 <ferror@plt+0x33b8>
  40503c:	ldrb	w9, [x21]
  405040:	mov	x0, xzr
  405044:	b	404fe0 <ferror@plt+0x3350>
  405048:	mov	w0, wzr
  40504c:	ldp	x20, x19, [sp, #32]
  405050:	ldp	x22, x21, [sp, #16]
  405054:	ldp	x29, x30, [sp], #48
  405058:	ret
  40505c:	mov	w0, #0xffffffff            	// #-1
  405060:	b	40504c <ferror@plt+0x33bc>
  405064:	stp	x29, x30, [sp, #-64]!
  405068:	mov	x29, sp
  40506c:	str	x23, [sp, #16]
  405070:	stp	x22, x21, [sp, #32]
  405074:	stp	x20, x19, [sp, #48]
  405078:	str	xzr, [x29, #24]
  40507c:	cbz	x0, 405154 <ferror@plt+0x34c4>
  405080:	mov	w21, w3
  405084:	mov	x19, x2
  405088:	mov	x23, x1
  40508c:	mov	x22, x0
  405090:	str	w3, [x1]
  405094:	str	w3, [x2]
  405098:	bl	401c20 <__errno_location@plt>
  40509c:	str	wzr, [x0]
  4050a0:	ldrb	w8, [x22]
  4050a4:	mov	x20, x0
  4050a8:	cmp	w8, #0x3a
  4050ac:	b.ne	4050b8 <ferror@plt+0x3428>  // b.any
  4050b0:	add	x21, x22, #0x1
  4050b4:	b	405114 <ferror@plt+0x3484>
  4050b8:	add	x1, x29, #0x18
  4050bc:	mov	w2, #0xa                   	// #10
  4050c0:	mov	x0, x22
  4050c4:	bl	401ad0 <strtol@plt>
  4050c8:	str	w0, [x23]
  4050cc:	str	w0, [x19]
  4050d0:	ldr	x8, [x29, #24]
  4050d4:	mov	w0, #0xffffffff            	// #-1
  4050d8:	cmp	x8, x22
  4050dc:	b.eq	405154 <ferror@plt+0x34c4>  // b.none
  4050e0:	ldr	w9, [x20]
  4050e4:	cbnz	w9, 405154 <ferror@plt+0x34c4>
  4050e8:	cbz	x8, 405154 <ferror@plt+0x34c4>
  4050ec:	ldrb	w9, [x8]
  4050f0:	cmp	w9, #0x2d
  4050f4:	b.eq	405108 <ferror@plt+0x3478>  // b.none
  4050f8:	cmp	w9, #0x3a
  4050fc:	b.ne	405150 <ferror@plt+0x34c0>  // b.any
  405100:	ldrb	w9, [x8, #1]
  405104:	cbz	w9, 405168 <ferror@plt+0x34d8>
  405108:	add	x21, x8, #0x1
  40510c:	str	xzr, [x29, #24]
  405110:	str	wzr, [x20]
  405114:	add	x1, x29, #0x18
  405118:	mov	w2, #0xa                   	// #10
  40511c:	mov	x0, x21
  405120:	bl	401ad0 <strtol@plt>
  405124:	str	w0, [x19]
  405128:	ldr	w8, [x20]
  40512c:	mov	w0, #0xffffffff            	// #-1
  405130:	cbnz	w8, 405154 <ferror@plt+0x34c4>
  405134:	ldr	x8, [x29, #24]
  405138:	cbz	x8, 405154 <ferror@plt+0x34c4>
  40513c:	cmp	x8, x21
  405140:	mov	w0, #0xffffffff            	// #-1
  405144:	b.eq	405154 <ferror@plt+0x34c4>  // b.none
  405148:	ldrb	w8, [x8]
  40514c:	cbnz	w8, 405154 <ferror@plt+0x34c4>
  405150:	mov	w0, wzr
  405154:	ldp	x20, x19, [sp, #48]
  405158:	ldp	x22, x21, [sp, #32]
  40515c:	ldr	x23, [sp, #16]
  405160:	ldp	x29, x30, [sp], #64
  405164:	ret
  405168:	str	w21, [x19]
  40516c:	b	405150 <ferror@plt+0x34c0>
  405170:	stp	x29, x30, [sp, #-48]!
  405174:	mov	w8, wzr
  405178:	str	x21, [sp, #16]
  40517c:	stp	x20, x19, [sp, #32]
  405180:	mov	x29, sp
  405184:	cbz	x1, 4052b8 <ferror@plt+0x3628>
  405188:	cbz	x0, 4052b8 <ferror@plt+0x3628>
  40518c:	ldrb	w8, [x0]
  405190:	and	w8, w8, #0xff
  405194:	cmp	w8, #0x2f
  405198:	mov	x19, x0
  40519c:	b.ne	4051b8 <ferror@plt+0x3528>  // b.any
  4051a0:	mov	x0, x19
  4051a4:	ldrb	w8, [x0, #1]!
  4051a8:	cmp	w8, #0x2f
  4051ac:	mov	w8, #0x2f                  	// #47
  4051b0:	b.eq	405190 <ferror@plt+0x3500>  // b.none
  4051b4:	b	4051c8 <ferror@plt+0x3538>
  4051b8:	cbnz	w8, 4051c8 <ferror@plt+0x3538>
  4051bc:	mov	x20, xzr
  4051c0:	mov	x19, xzr
  4051c4:	b	4051e8 <ferror@plt+0x3558>
  4051c8:	mov	w20, #0x1                   	// #1
  4051cc:	ldrb	w8, [x19, x20]
  4051d0:	cbz	w8, 4051e8 <ferror@plt+0x3558>
  4051d4:	cmp	w8, #0x2f
  4051d8:	b.eq	4051e8 <ferror@plt+0x3558>  // b.none
  4051dc:	add	x20, x20, #0x1
  4051e0:	ldrb	w8, [x19, x20]
  4051e4:	cbnz	w8, 4051d4 <ferror@plt+0x3544>
  4051e8:	ldrb	w8, [x1]
  4051ec:	and	w8, w8, #0xff
  4051f0:	cmp	w8, #0x2f
  4051f4:	mov	x21, x1
  4051f8:	b.ne	405214 <ferror@plt+0x3584>  // b.any
  4051fc:	mov	x1, x21
  405200:	ldrb	w8, [x1, #1]!
  405204:	cmp	w8, #0x2f
  405208:	mov	w8, #0x2f                  	// #47
  40520c:	b.eq	4051ec <ferror@plt+0x355c>  // b.none
  405210:	b	405224 <ferror@plt+0x3594>
  405214:	cbnz	w8, 405224 <ferror@plt+0x3594>
  405218:	mov	x8, xzr
  40521c:	mov	x21, xzr
  405220:	b	405244 <ferror@plt+0x35b4>
  405224:	mov	w8, #0x1                   	// #1
  405228:	ldrb	w9, [x21, x8]
  40522c:	cbz	w9, 405244 <ferror@plt+0x35b4>
  405230:	cmp	w9, #0x2f
  405234:	b.eq	405244 <ferror@plt+0x35b4>  // b.none
  405238:	add	x8, x8, #0x1
  40523c:	ldrb	w9, [x21, x8]
  405240:	cbnz	w9, 405230 <ferror@plt+0x35a0>
  405244:	add	x9, x8, x20
  405248:	cmp	x9, #0x1
  40524c:	b.eq	405258 <ferror@plt+0x35c8>  // b.none
  405250:	cbnz	x9, 405278 <ferror@plt+0x35e8>
  405254:	b	4052ac <ferror@plt+0x361c>
  405258:	cbz	x19, 405268 <ferror@plt+0x35d8>
  40525c:	ldrb	w9, [x19]
  405260:	cmp	w9, #0x2f
  405264:	b.eq	4052ac <ferror@plt+0x361c>  // b.none
  405268:	cbz	x21, 4052b4 <ferror@plt+0x3624>
  40526c:	ldrb	w9, [x21]
  405270:	cmp	w9, #0x2f
  405274:	b.eq	4052ac <ferror@plt+0x361c>  // b.none
  405278:	cmp	x20, x8
  40527c:	mov	w8, wzr
  405280:	b.ne	4052b8 <ferror@plt+0x3628>  // b.any
  405284:	cbz	x19, 4052b8 <ferror@plt+0x3628>
  405288:	cbz	x21, 4052b8 <ferror@plt+0x3628>
  40528c:	mov	x0, x19
  405290:	mov	x1, x21
  405294:	mov	x2, x20
  405298:	bl	401990 <strncmp@plt>
  40529c:	cbnz	w0, 4052b4 <ferror@plt+0x3624>
  4052a0:	add	x0, x19, x20
  4052a4:	add	x1, x21, x20
  4052a8:	b	40518c <ferror@plt+0x34fc>
  4052ac:	mov	w8, #0x1                   	// #1
  4052b0:	b	4052b8 <ferror@plt+0x3628>
  4052b4:	mov	w8, wzr
  4052b8:	ldp	x20, x19, [sp, #32]
  4052bc:	ldr	x21, [sp, #16]
  4052c0:	mov	w0, w8
  4052c4:	ldp	x29, x30, [sp], #48
  4052c8:	ret
  4052cc:	stp	x29, x30, [sp, #-64]!
  4052d0:	orr	x8, x0, x1
  4052d4:	stp	x24, x23, [sp, #16]
  4052d8:	stp	x22, x21, [sp, #32]
  4052dc:	stp	x20, x19, [sp, #48]
  4052e0:	mov	x29, sp
  4052e4:	cbz	x8, 405318 <ferror@plt+0x3688>
  4052e8:	mov	x19, x1
  4052ec:	mov	x21, x0
  4052f0:	mov	x20, x2
  4052f4:	cbz	x0, 405334 <ferror@plt+0x36a4>
  4052f8:	cbz	x19, 405350 <ferror@plt+0x36c0>
  4052fc:	mov	x0, x21
  405300:	bl	401840 <strlen@plt>
  405304:	mvn	x8, x0
  405308:	cmp	x8, x20
  40530c:	b.cs	405358 <ferror@plt+0x36c8>  // b.hs, b.nlast
  405310:	mov	x22, xzr
  405314:	b	405394 <ferror@plt+0x3704>
  405318:	adrp	x0, 406000 <ferror@plt+0x4370>
  40531c:	add	x0, x0, #0xcc
  405320:	ldp	x20, x19, [sp, #48]
  405324:	ldp	x22, x21, [sp, #32]
  405328:	ldp	x24, x23, [sp, #16]
  40532c:	ldp	x29, x30, [sp], #64
  405330:	b	401a00 <strdup@plt>
  405334:	mov	x0, x19
  405338:	mov	x1, x20
  40533c:	ldp	x20, x19, [sp, #48]
  405340:	ldp	x22, x21, [sp, #32]
  405344:	ldp	x24, x23, [sp, #16]
  405348:	ldp	x29, x30, [sp], #64
  40534c:	b	401b10 <strndup@plt>
  405350:	mov	x0, x21
  405354:	b	405320 <ferror@plt+0x3690>
  405358:	add	x24, x0, x20
  40535c:	mov	x23, x0
  405360:	add	x0, x24, #0x1
  405364:	bl	401940 <malloc@plt>
  405368:	mov	x22, x0
  40536c:	cbz	x0, 405394 <ferror@plt+0x3704>
  405370:	mov	x0, x22
  405374:	mov	x1, x21
  405378:	mov	x2, x23
  40537c:	bl	401810 <memcpy@plt>
  405380:	add	x0, x22, x23
  405384:	mov	x1, x19
  405388:	mov	x2, x20
  40538c:	bl	401810 <memcpy@plt>
  405390:	strb	wzr, [x22, x24]
  405394:	mov	x0, x22
  405398:	ldp	x20, x19, [sp, #48]
  40539c:	ldp	x22, x21, [sp, #32]
  4053a0:	ldp	x24, x23, [sp, #16]
  4053a4:	ldp	x29, x30, [sp], #64
  4053a8:	ret
  4053ac:	stp	x29, x30, [sp, #-64]!
  4053b0:	stp	x20, x19, [sp, #48]
  4053b4:	mov	x20, x0
  4053b8:	stp	x24, x23, [sp, #16]
  4053bc:	stp	x22, x21, [sp, #32]
  4053c0:	mov	x29, sp
  4053c4:	cbz	x1, 4053f8 <ferror@plt+0x3768>
  4053c8:	mov	x0, x1
  4053cc:	mov	x19, x1
  4053d0:	bl	401840 <strlen@plt>
  4053d4:	mov	x21, x0
  4053d8:	cbz	x20, 405404 <ferror@plt+0x3774>
  4053dc:	mov	x0, x20
  4053e0:	bl	401840 <strlen@plt>
  4053e4:	mvn	x8, x0
  4053e8:	cmp	x21, x8
  4053ec:	b.ls	405420 <ferror@plt+0x3790>  // b.plast
  4053f0:	mov	x22, xzr
  4053f4:	b	40545c <ferror@plt+0x37cc>
  4053f8:	cbz	x20, 405474 <ferror@plt+0x37e4>
  4053fc:	mov	x0, x20
  405400:	b	40547c <ferror@plt+0x37ec>
  405404:	mov	x0, x19
  405408:	mov	x1, x21
  40540c:	ldp	x20, x19, [sp, #48]
  405410:	ldp	x22, x21, [sp, #32]
  405414:	ldp	x24, x23, [sp, #16]
  405418:	ldp	x29, x30, [sp], #64
  40541c:	b	401b10 <strndup@plt>
  405420:	add	x24, x0, x21
  405424:	mov	x23, x0
  405428:	add	x0, x24, #0x1
  40542c:	bl	401940 <malloc@plt>
  405430:	mov	x22, x0
  405434:	cbz	x0, 40545c <ferror@plt+0x37cc>
  405438:	mov	x0, x22
  40543c:	mov	x1, x20
  405440:	mov	x2, x23
  405444:	bl	401810 <memcpy@plt>
  405448:	add	x0, x22, x23
  40544c:	mov	x1, x19
  405450:	mov	x2, x21
  405454:	bl	401810 <memcpy@plt>
  405458:	strb	wzr, [x22, x24]
  40545c:	mov	x0, x22
  405460:	ldp	x20, x19, [sp, #48]
  405464:	ldp	x22, x21, [sp, #32]
  405468:	ldp	x24, x23, [sp, #16]
  40546c:	ldp	x29, x30, [sp], #64
  405470:	ret
  405474:	adrp	x0, 406000 <ferror@plt+0x4370>
  405478:	add	x0, x0, #0xcc
  40547c:	ldp	x20, x19, [sp, #48]
  405480:	ldp	x22, x21, [sp, #32]
  405484:	ldp	x24, x23, [sp, #16]
  405488:	ldp	x29, x30, [sp], #64
  40548c:	b	401a00 <strdup@plt>
  405490:	sub	sp, sp, #0x140
  405494:	stp	x29, x30, [sp, #240]
  405498:	add	x29, sp, #0xf0
  40549c:	sub	x9, x29, #0x70
  4054a0:	mov	x10, sp
  4054a4:	mov	x11, #0xffffffffffffffd0    	// #-48
  4054a8:	add	x8, x29, #0x50
  4054ac:	movk	x11, #0xff80, lsl #32
  4054b0:	add	x9, x9, #0x30
  4054b4:	add	x10, x10, #0x80
  4054b8:	stp	x8, x9, [x29, #-32]
  4054bc:	stp	x10, x11, [x29, #-16]
  4054c0:	stp	x2, x3, [x29, #-112]
  4054c4:	stp	x4, x5, [x29, #-96]
  4054c8:	stp	x6, x7, [x29, #-80]
  4054cc:	stp	q1, q2, [sp, #16]
  4054d0:	str	q0, [sp]
  4054d4:	ldp	q0, q1, [x29, #-32]
  4054d8:	stp	x20, x19, [sp, #304]
  4054dc:	mov	x19, x0
  4054e0:	add	x0, x29, #0x18
  4054e4:	sub	x2, x29, #0x40
  4054e8:	str	x28, [sp, #256]
  4054ec:	stp	x24, x23, [sp, #272]
  4054f0:	stp	x22, x21, [sp, #288]
  4054f4:	stp	q3, q4, [sp, #48]
  4054f8:	stp	q5, q6, [sp, #80]
  4054fc:	str	q7, [sp, #112]
  405500:	stp	q0, q1, [x29, #-64]
  405504:	bl	401b00 <vasprintf@plt>
  405508:	tbnz	w0, #31, 405540 <ferror@plt+0x38b0>
  40550c:	ldr	x21, [x29, #24]
  405510:	orr	x8, x19, x21
  405514:	cbz	x8, 405548 <ferror@plt+0x38b8>
  405518:	mov	w22, w0
  40551c:	cbz	x19, 40555c <ferror@plt+0x38cc>
  405520:	cbz	x21, 405570 <ferror@plt+0x38e0>
  405524:	mov	x0, x19
  405528:	bl	401840 <strlen@plt>
  40552c:	mvn	x8, x0
  405530:	cmp	x8, x22
  405534:	b.cs	405578 <ferror@plt+0x38e8>  // b.hs, b.nlast
  405538:	mov	x20, xzr
  40553c:	b	4055b4 <ferror@plt+0x3924>
  405540:	mov	x20, xzr
  405544:	b	4055bc <ferror@plt+0x392c>
  405548:	adrp	x0, 406000 <ferror@plt+0x4370>
  40554c:	add	x0, x0, #0xcc
  405550:	bl	401a00 <strdup@plt>
  405554:	mov	x20, x0
  405558:	b	4055b4 <ferror@plt+0x3924>
  40555c:	mov	x0, x21
  405560:	mov	x1, x22
  405564:	bl	401b10 <strndup@plt>
  405568:	mov	x20, x0
  40556c:	b	4055b4 <ferror@plt+0x3924>
  405570:	mov	x0, x19
  405574:	b	405550 <ferror@plt+0x38c0>
  405578:	add	x24, x0, x22
  40557c:	mov	x23, x0
  405580:	add	x0, x24, #0x1
  405584:	bl	401940 <malloc@plt>
  405588:	mov	x20, x0
  40558c:	cbz	x0, 4055b4 <ferror@plt+0x3924>
  405590:	mov	x0, x20
  405594:	mov	x1, x19
  405598:	mov	x2, x23
  40559c:	bl	401810 <memcpy@plt>
  4055a0:	add	x0, x20, x23
  4055a4:	mov	x1, x21
  4055a8:	mov	x2, x22
  4055ac:	bl	401810 <memcpy@plt>
  4055b0:	strb	wzr, [x20, x24]
  4055b4:	ldr	x0, [x29, #24]
  4055b8:	bl	401ae0 <free@plt>
  4055bc:	mov	x0, x20
  4055c0:	ldp	x20, x19, [sp, #304]
  4055c4:	ldp	x22, x21, [sp, #288]
  4055c8:	ldp	x24, x23, [sp, #272]
  4055cc:	ldr	x28, [sp, #256]
  4055d0:	ldp	x29, x30, [sp, #240]
  4055d4:	add	sp, sp, #0x140
  4055d8:	ret
  4055dc:	sub	sp, sp, #0x60
  4055e0:	stp	x29, x30, [sp, #16]
  4055e4:	stp	x26, x25, [sp, #32]
  4055e8:	stp	x24, x23, [sp, #48]
  4055ec:	stp	x22, x21, [sp, #64]
  4055f0:	stp	x20, x19, [sp, #80]
  4055f4:	ldr	x23, [x0]
  4055f8:	add	x29, sp, #0x10
  4055fc:	ldrb	w8, [x23]
  405600:	cbz	w8, 4057b0 <ferror@plt+0x3b20>
  405604:	mov	x20, x0
  405608:	mov	x22, x1
  40560c:	mov	x0, x23
  405610:	mov	x1, x2
  405614:	mov	w24, w3
  405618:	mov	x21, x2
  40561c:	bl	401b20 <strspn@plt>
  405620:	add	x19, x23, x0
  405624:	ldrb	w25, [x19]
  405628:	cbz	x25, 4057ac <ferror@plt+0x3b1c>
  40562c:	cbz	w24, 4056b0 <ferror@plt+0x3a20>
  405630:	cmp	w25, #0x3f
  405634:	b.hi	4056cc <ferror@plt+0x3a3c>  // b.pmore
  405638:	mov	w8, #0x1                   	// #1
  40563c:	mov	x9, #0x1                   	// #1
  405640:	lsl	x8, x8, x25
  405644:	movk	x9, #0x84, lsl #32
  405648:	and	x8, x8, x9
  40564c:	cbz	x8, 4056cc <ferror@plt+0x3a3c>
  405650:	sturb	w25, [x29, #-4]
  405654:	sturb	wzr, [x29, #-3]
  405658:	mov	x24, x19
  40565c:	ldrb	w9, [x24, #1]!
  405660:	cbz	w9, 405748 <ferror@plt+0x3ab8>
  405664:	add	x10, x0, x23
  405668:	mov	x26, xzr
  40566c:	mov	w8, wzr
  405670:	add	x23, x10, #0x2
  405674:	b	405698 <ferror@plt+0x3a08>
  405678:	sxtb	w1, w9
  40567c:	sub	x0, x29, #0x4
  405680:	bl	401b30 <strchr@plt>
  405684:	cbnz	x0, 40575c <ferror@plt+0x3acc>
  405688:	mov	w8, wzr
  40568c:	ldrb	w9, [x23, x26]
  405690:	add	x26, x26, #0x1
  405694:	cbz	w9, 405744 <ferror@plt+0x3ab4>
  405698:	cbnz	w8, 405688 <ferror@plt+0x39f8>
  40569c:	and	w8, w9, #0xff
  4056a0:	cmp	w8, #0x5c
  4056a4:	b.ne	405678 <ferror@plt+0x39e8>  // b.any
  4056a8:	mov	w8, #0x1                   	// #1
  4056ac:	b	40568c <ferror@plt+0x39fc>
  4056b0:	mov	x0, x19
  4056b4:	mov	x1, x21
  4056b8:	bl	401c00 <strcspn@plt>
  4056bc:	add	x8, x19, x0
  4056c0:	str	x0, [x22]
  4056c4:	str	x8, [x20]
  4056c8:	b	4057b4 <ferror@plt+0x3b24>
  4056cc:	add	x9, x0, x23
  4056d0:	mov	x24, xzr
  4056d4:	mov	w8, wzr
  4056d8:	add	x23, x9, #0x1
  4056dc:	b	405700 <ferror@plt+0x3a70>
  4056e0:	sxtb	w1, w25
  4056e4:	mov	x0, x21
  4056e8:	bl	401b30 <strchr@plt>
  4056ec:	cbnz	x0, 405754 <ferror@plt+0x3ac4>
  4056f0:	mov	w8, wzr
  4056f4:	ldrb	w25, [x23, x24]
  4056f8:	add	x24, x24, #0x1
  4056fc:	cbz	w25, 405718 <ferror@plt+0x3a88>
  405700:	cbnz	w8, 4056f0 <ferror@plt+0x3a60>
  405704:	and	w8, w25, #0xff
  405708:	cmp	w8, #0x5c
  40570c:	b.ne	4056e0 <ferror@plt+0x3a50>  // b.any
  405710:	mov	w8, #0x1                   	// #1
  405714:	b	4056f4 <ferror@plt+0x3a64>
  405718:	sub	w8, w24, w8
  40571c:	sxtw	x8, w8
  405720:	str	x8, [x22]
  405724:	add	x22, x19, x8
  405728:	ldrsb	w1, [x22]
  40572c:	cbz	w1, 40573c <ferror@plt+0x3aac>
  405730:	mov	x0, x21
  405734:	bl	401b30 <strchr@plt>
  405738:	cbz	x0, 4057ac <ferror@plt+0x3b1c>
  40573c:	str	x22, [x20]
  405740:	b	4057b4 <ferror@plt+0x3b24>
  405744:	b	405760 <ferror@plt+0x3ad0>
  405748:	mov	w8, wzr
  40574c:	mov	w26, wzr
  405750:	b	405760 <ferror@plt+0x3ad0>
  405754:	mov	w8, wzr
  405758:	b	405718 <ferror@plt+0x3a88>
  40575c:	mov	w8, wzr
  405760:	sub	w8, w26, w8
  405764:	sxtw	x23, w8
  405768:	str	x23, [x22]
  40576c:	add	x8, x23, x19
  405770:	ldrb	w8, [x8, #1]
  405774:	cbz	w8, 4057ac <ferror@plt+0x3b1c>
  405778:	cmp	w8, w25
  40577c:	b.ne	4057ac <ferror@plt+0x3b1c>  // b.any
  405780:	add	x8, x23, x19
  405784:	ldrsb	w1, [x8, #2]
  405788:	cbz	w1, 405798 <ferror@plt+0x3b08>
  40578c:	mov	x0, x21
  405790:	bl	401b30 <strchr@plt>
  405794:	cbz	x0, 4057ac <ferror@plt+0x3b1c>
  405798:	add	x8, x19, x23
  40579c:	add	x8, x8, #0x2
  4057a0:	str	x8, [x20]
  4057a4:	mov	x19, x24
  4057a8:	b	4057b4 <ferror@plt+0x3b24>
  4057ac:	str	x19, [x20]
  4057b0:	mov	x19, xzr
  4057b4:	mov	x0, x19
  4057b8:	ldp	x20, x19, [sp, #80]
  4057bc:	ldp	x22, x21, [sp, #64]
  4057c0:	ldp	x24, x23, [sp, #48]
  4057c4:	ldp	x26, x25, [sp, #32]
  4057c8:	ldp	x29, x30, [sp, #16]
  4057cc:	add	sp, sp, #0x60
  4057d0:	ret
  4057d4:	stp	x29, x30, [sp, #-32]!
  4057d8:	str	x19, [sp, #16]
  4057dc:	mov	x19, x0
  4057e0:	mov	x29, sp
  4057e4:	mov	x0, x19
  4057e8:	bl	4019c0 <fgetc@plt>
  4057ec:	cmp	w0, #0xa
  4057f0:	b.eq	405804 <ferror@plt+0x3b74>  // b.none
  4057f4:	cmn	w0, #0x1
  4057f8:	b.ne	4057e4 <ferror@plt+0x3b54>  // b.any
  4057fc:	mov	w0, #0x1                   	// #1
  405800:	b	405808 <ferror@plt+0x3b78>
  405804:	mov	w0, wzr
  405808:	ldr	x19, [sp, #16]
  40580c:	ldp	x29, x30, [sp], #32
  405810:	ret
  405814:	nop
  405818:	stp	x29, x30, [sp, #-64]!
  40581c:	mov	x29, sp
  405820:	stp	x19, x20, [sp, #16]
  405824:	adrp	x20, 416000 <ferror@plt+0x14370>
  405828:	add	x20, x20, #0xde0
  40582c:	stp	x21, x22, [sp, #32]
  405830:	adrp	x21, 416000 <ferror@plt+0x14370>
  405834:	add	x21, x21, #0xdd8
  405838:	sub	x20, x20, x21
  40583c:	mov	w22, w0
  405840:	stp	x23, x24, [sp, #48]
  405844:	mov	x23, x1
  405848:	mov	x24, x2
  40584c:	bl	4017d0 <memcpy@plt-0x40>
  405850:	cmp	xzr, x20, asr #3
  405854:	b.eq	405880 <ferror@plt+0x3bf0>  // b.none
  405858:	asr	x20, x20, #3
  40585c:	mov	x19, #0x0                   	// #0
  405860:	ldr	x3, [x21, x19, lsl #3]
  405864:	mov	x2, x24
  405868:	add	x19, x19, #0x1
  40586c:	mov	x1, x23
  405870:	mov	w0, w22
  405874:	blr	x3
  405878:	cmp	x20, x19
  40587c:	b.ne	405860 <ferror@plt+0x3bd0>  // b.any
  405880:	ldp	x19, x20, [sp, #16]
  405884:	ldp	x21, x22, [sp, #32]
  405888:	ldp	x23, x24, [sp, #48]
  40588c:	ldp	x29, x30, [sp], #64
  405890:	ret
  405894:	nop
  405898:	ret
  40589c:	nop
  4058a0:	adrp	x2, 417000 <ferror@plt+0x15370>
  4058a4:	mov	x1, #0x0                   	// #0
  4058a8:	ldr	x2, [x2, #592]
  4058ac:	b	4018c0 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004058b0 <.fini>:
  4058b0:	stp	x29, x30, [sp, #-16]!
  4058b4:	mov	x29, sp
  4058b8:	ldp	x29, x30, [sp], #16
  4058bc:	ret
