{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-270,-182",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4_clk -pg 1 -lvl 4 -x 1020 -y 70 -defaultsOSRD -right
preplace port ddr4 -pg 1 -lvl 4 -x 1020 -y 90 -defaultsOSRD
preplace port S02_AXI -pg 1 -lvl 0 -x 0 -y 190 -defaultsOSRD
preplace port S00_AXI -pg 1 -lvl 0 -x 0 -y 230 -defaultsOSRD
preplace port S01_AXI -pg 1 -lvl 0 -x 0 -y 210 -defaultsOSRD
preplace port port-id_ram_clk -pg 1 -lvl 4 -x 1020 -y 20 -defaultsOSRD
preplace port port-id_sys_reset -pg 1 -lvl 0 -x 0 -y 250 -defaultsOSRD
preplace port port-id_init_calib_complete -pg 1 -lvl 4 -x 1020 -y 130 -defaultsOSRD
preplace port port-id_ram_reset -pg 1 -lvl 4 -x 1020 -y 210 -defaultsOSRD
preplace portBus ram_resetn_out -pg 1 -lvl 4 -x 1020 -y 350 -defaultsOSRD
preplace inst ddr4 -pg 1 -lvl 3 -x 800 -y 70 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 74 76 77 73 75 78 79 80} -defaultsOSRD -pinDir C0_SYS_CLK right -pinY C0_SYS_CLK 0R -pinDir C0_DDR4 right -pinY C0_DDR4 20R -pinDir C0_DDR4_S_AXI_CTRL left -pinY C0_DDR4_S_AXI_CTRL 0L -pinDir C0_DDR4_S_AXI left -pinY C0_DDR4_S_AXI 120L -pinDir c0_init_calib_complete right -pinY c0_init_calib_complete 60R -pinDir dbg_clk right -pinY dbg_clk 160R -pinBusDir dbg_bus right -pinBusY dbg_bus 180R -pinDir c0_ddr4_ui_clk right -pinY c0_ddr4_ui_clk 40R -pinDir c0_ddr4_ui_clk_sync_rst right -pinY c0_ddr4_ui_clk_sync_rst 140R -pinDir c0_ddr4_aresetn left -pinY c0_ddr4_aresetn 180L -pinDir c0_ddr4_interrupt right -pinY c0_ddr4_interrupt 200R -pinDir sys_rst left -pinY sys_rst 200L
preplace inst axi_crossbar -pg 1 -lvl 2 -x 440 -y 190 -swap {116 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 0 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 40L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir S02_AXI left -pinY S02_AXI 0L -pinDir aclk right -pinY aclk 20R -pinDir aresetn left -pinY aresetn 80L
preplace inst reset_inverter -pg 1 -lvl 1 -x 150 -y 310 -swap {1 0} -defaultsOSRD -pinBusDir Op1 right -pinBusY Op1 20R -pinBusDir Res right -pinBusY Res 0R
preplace inst axi4_master_plug -pg 1 -lvl 2 -x 440 -y 70 -defaultsOSRD -pinDir AXI right -pinY AXI 0R -pinDir clk right -pinY clk 20R
preplace netloc ddr4_c0_ddr4_ui_clk 1 2 2 580J 10 1000
preplace netloc ddr4_c0_ddr4_ui_clk_sync_rst 1 1 3 NJ 330 NJ 330 1000
preplace netloc ddr4_c0_init_calib_complete 1 3 1 N 130
preplace netloc reset_inverter_Res 1 1 3 300 350 580J 350 N
preplace netloc sys_reset_1 1 0 3 NJ 250 280J 370 600J
preplace netloc Conn1 1 3 1 NJ 90
preplace netloc Conn2 1 3 1 N 70
preplace netloc S00_AXI_1 1 0 2 NJ 230 N
preplace netloc S01_AXI_1 1 0 2 NJ 210 N
preplace netloc axi4_master_plug_AXI 1 2 1 N 70
preplace netloc axi_crossbar_M00_AXI 1 2 1 N 190
preplace netloc stream_to_ram_M_AXI 1 0 2 NJ 190 NJ
levelinfo -pg 1 0 150 440 800 1020
pagesize -pg 1 -db -bbox -sgen -120 0 1220 390
",
   "No Loops_ScaleFactor":"0.936138",
   "No Loops_TopLeft":"-116,-172",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port m0_ddr4_clk -pg 1 -lvl 0 -x 0 -y 70 -defaultsOSRD
preplace port m0_ddr4 -pg 1 -lvl 3 -x 670 -y 50 -defaultsOSRD
preplace port S02_AXI -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace port port-id_aclk -pg 1 -lvl 3 -x 670 -y 130 -defaultsOSRD
preplace port port-id_sys_reset -pg 1 -lvl 0 -x 0 -y 270 -defaultsOSRD
preplace inst ddr4 -pg 1 -lvl 2 -x 470 -y 110 -defaultsOSRD
preplace inst axi_crossbar -pg 1 -lvl 1 -x 150 -y 170 -defaultsOSRD
preplace netloc ddr4_c0_ddr4_ui_clk 1 0 3 20 280 NJ 280 650
preplace netloc sys_reset_1 1 0 2 NJ 270 290J
preplace netloc axi_crossbar_M00_AXI 1 1 1 280 110n
preplace netloc Conn2 1 0 2 NJ 70 NJ
preplace netloc Conn1 1 2 1 NJ 50
preplace netloc stream_to_ram_M_AXI 1 0 1 NJ 170
levelinfo -pg 1 0 150 470 670
pagesize -pg 1 -db -bbox -sgen -130 0 770 290
"
}
0
