

================================================================
== Vitis HLS Report for 'compute_skip'
================================================================
* Date:           Thu Oct 19 11:50:40 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+--------+--------+---------+
    |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
    |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
    +---------+---------+-----------+-----------+--------+--------+---------+
    |   439045|   658565|  21.952 ms|  32.928 ms|  439045|  658565|       no|
    +---------+---------+-----------+-----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 4 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cast19 = zext i8 %p_read"   --->   Operation 5 'zext' 'cast19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.55ns)   --->   "%bound21 = mul i14 %cast19, i14 49"   --->   Operation 6 'mul' 'bound21' <Predicate = true> <Delay = 1.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%buffer_result_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %buffer_result"   --->   Operation 7 'read' 'buffer_result_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%afterAct_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %afterAct"   --->   Operation 8 'read' 'afterAct_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %bound21, i2 0"   --->   Operation 9 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @compute_skip_Pipeline_VITIS_LOOP_584_3, i8 %p_read, i16 %tmp, i32 %gmem, i14 %bound21, i64 %afterAct_read, i64 %buffer_result_read"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_18, i32 0, i32 80, void @empty_12, void @empty_9, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/2] (0.00ns)   --->   "%call_ln0 = call void @compute_skip_Pipeline_VITIS_LOOP_584_3, i8 %p_read, i16 %tmp, i32 %gmem, i14 %bound21, i64 %afterAct_read, i64 %buffer_result_read"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%ret_ln594 = ret" [kernel_attention.cpp:594]   --->   Operation 13 'ret' 'ret_ln594' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 1.55ns
The critical path consists of the following:
	wire read operation ('p_read') on port 'p_read1' [5]  (0 ns)
	'mul' operation ('bound21') [10]  (1.55 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
