//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_89
.address_size 64

	// .globl	paged_attention_v1_bf16
.extern .shared .align 16 .b8 smem[];

.visible .entry paged_attention_v1_bf16(
	.param .u64 paged_attention_v1_bf16_param_0,
	.param .u64 paged_attention_v1_bf16_param_1,
	.param .u64 paged_attention_v1_bf16_param_2,
	.param .u64 paged_attention_v1_bf16_param_3,
	.param .u64 paged_attention_v1_bf16_param_4,
	.param .u64 paged_attention_v1_bf16_param_5,
	.param .f32 paged_attention_v1_bf16_param_6,
	.param .u32 paged_attention_v1_bf16_param_7,
	.param .u32 paged_attention_v1_bf16_param_8,
	.param .u32 paged_attention_v1_bf16_param_9
)
{
	.reg .pred 	%p<88>;
	.reg .b16 	%rs<13>;
	.reg .f32 	%f<229>;
	.reg .b32 	%r<321>;
	.reg .b64 	%rd<44>;


	ld.param.u64 	%rd7, [paged_attention_v1_bf16_param_1];
	ld.param.u64 	%rd8, [paged_attention_v1_bf16_param_2];
	ld.param.u64 	%rd9, [paged_attention_v1_bf16_param_3];
	ld.param.u64 	%rd10, [paged_attention_v1_bf16_param_4];
	ld.param.u64 	%rd11, [paged_attention_v1_bf16_param_5];
	ld.param.f32 	%f48, [paged_attention_v1_bf16_param_6];
	ld.param.u32 	%r82, [paged_attention_v1_bf16_param_7];
	ld.param.u32 	%r83, [paged_attention_v1_bf16_param_8];
	ld.param.u32 	%r84, [paged_attention_v1_bf16_param_9];
	cvta.to.global.u64 	%rd1, %rd8;
	cvta.to.global.u64 	%rd2, %rd9;
	cvta.to.global.u64 	%rd3, %rd10;
	mov.u32 	%r1, %tid.x;
	div.s32 	%r85, %r82, %r83;
	mov.u32 	%r2, %ctaid.x;
	div.s32 	%r3, %r2, %r85;
	mov.u32 	%r4, %ctaid.y;
	cvta.to.global.u64 	%rd12, %rd11;
	mul.wide.s32 	%rd13, %r4, 4;
	add.s64 	%rd14, %rd12, %rd13;
	ld.global.nc.u32 	%r5, [%rd14];
	setp.eq.s32 	%p2, %r5, 0;
	@%p2 bra 	$L__BB0_72;

	cvta.to.global.u64 	%rd15, %rd7;
	shl.b32 	%r6, %r83, 11;
	shl.b32 	%r7, %r83, 7;
	mad.lo.s32 	%r86, %r4, %r82, %r2;
	shl.b32 	%r87, %r86, 7;
	add.s32 	%r88, %r87, %r1;
	mul.wide.s32 	%rd16, %r88, 2;
	add.s64 	%rd17, %rd15, %rd16;
	ld.global.nc.u16 	%rs1, [%rd17];
	// begin inline asm
	{ mov.b32 %f49, {0,%rs1};}

	// end inline asm
	shl.b32 	%r89, %r1, 2;
	mov.u32 	%r90, smem;
	add.s32 	%r8, %r90, %r89;
	st.shared.f32 	[%r8], %f49;
	bar.sync 	0;
	add.s32 	%r91, %r5, 15;
	shr.s32 	%r92, %r91, 31;
	shr.u32 	%r93, %r92, 28;
	add.s32 	%r94, %r91, %r93;
	shr.s32 	%r9, %r94, 4;
	shr.u32 	%r10, %r1, 5;
	shl.b32 	%r95, %r10, 2;
	add.s32 	%r11, %r90, %r95;
	and.b32  	%r12, %r1, 31;
	and.b32  	%r96, %r89, 124;
	add.s32 	%r13, %r90, %r96;
	setp.lt.s32 	%p3, %r5, 1;
	mov.f32 	%f208, 0fFF7FFFFF;
	@%p3 bra 	$L__BB0_37;

	mul.lo.s32 	%r14, %r4, %r84;
	shl.b32 	%r98, %r3, 7;
	add.s32 	%r15, %r98, %r1;
	not.b32 	%r16, %r5;
	mov.u32 	%r301, 0;

$L__BB0_3:
	shl.b32 	%r18, %r301, 4;
	add.s32 	%r99, %r18, %r16;
	max.s32 	%r19, %r99, -17;
	not.b32 	%r100, %r19;
	max.s32 	%r20, %r100, 1;
	setp.le.s32 	%p4, %r5, %r18;
	@%p4 bra 	$L__BB0_36;

	add.s32 	%r102, %r301, %r14;
	mul.wide.s32 	%rd18, %r102, 4;
	add.s64 	%rd19, %rd3, %rd18;
	ld.global.nc.u32 	%r103, [%rd19];
	mad.lo.s32 	%r21, %r103, %r6, %r15;
	and.b32  	%r22, %r20, 1;
	setp.gt.s32 	%p5, %r19, -3;
	mov.u32 	%r304, 0;
	@%p5 bra 	$L__BB0_25;

	sub.s32 	%r303, %r20, %r22;

$L__BB0_6:
	mad.lo.s32 	%r26, %r304, %r7, %r21;
	mul.wide.s32 	%rd20, %r26, 2;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.nc.u16 	%rs2, [%rd21];
	mov.u32 	%r105, 2;
	// begin inline asm
	{ mov.b32 %f53, {0,%rs2};}

	// end inline asm
	ld.shared.f32 	%f54, [%r8];
	mul.ftz.f32 	%f55, %f53, %f54;
	mov.b32 	%r106, %f55;
	mov.u32 	%r107, 31;
	mov.u32 	%r108, 16;
	mov.u32 	%r109, -1;
	shfl.sync.bfly.b32 	%r110|%p6, %r106, %r108, %r107, %r109;
	mov.b32 	%f56, %r110;
	add.ftz.f32 	%f57, %f55, %f56;
	mov.b32 	%r111, %f57;
	mov.u32 	%r112, 8;
	shfl.sync.bfly.b32 	%r113|%p7, %r111, %r112, %r107, %r109;
	mov.b32 	%f58, %r113;
	add.ftz.f32 	%f59, %f57, %f58;
	mov.b32 	%r114, %f59;
	mov.u32 	%r115, 4;
	shfl.sync.bfly.b32 	%r116|%p8, %r114, %r115, %r107, %r109;
	mov.b32 	%f60, %r116;
	add.ftz.f32 	%f61, %f59, %f60;
	mov.b32 	%r117, %f61;
	shfl.sync.bfly.b32 	%r118|%p9, %r117, %r105, %r107, %r109;
	mov.b32 	%f62, %r118;
	add.ftz.f32 	%f63, %f61, %f62;
	mov.b32 	%r119, %f63;
	mov.u32 	%r120, 1;
	shfl.sync.bfly.b32 	%r121|%p10, %r119, %r120, %r107, %r109;
	mov.b32 	%f64, %r121;
	add.ftz.f32 	%f3, %f63, %f64;
	setp.ne.s32 	%p11, %r12, 0;
	@%p11 bra 	$L__BB0_8;

	st.shared.f32 	[%r11+512], %f3;

$L__BB0_8:
	setp.ne.s32 	%p12, %r10, 0;
	bar.sync 	0;
	@%p12 bra 	$L__BB0_13;

	setp.gt.u32 	%p13, %r12, 3;
	mov.f32 	%f207, 0f00000000;
	@%p13 bra 	$L__BB0_11;

	ld.shared.f32 	%f207, [%r13+512];

$L__BB0_11:
	mov.b32 	%r122, %f207;
	mov.u32 	%r123, 31;
	mov.u32 	%r124, 16;
	mov.u32 	%r125, -1;
	shfl.sync.bfly.b32 	%r126|%p14, %r122, %r124, %r123, %r125;
	mov.b32 	%f66, %r126;
	add.ftz.f32 	%f67, %f207, %f66;
	mov.b32 	%r127, %f67;
	mov.u32 	%r128, 8;
	shfl.sync.bfly.b32 	%r129|%p15, %r127, %r128, %r123, %r125;
	mov.b32 	%f68, %r129;
	add.ftz.f32 	%f69, %f67, %f68;
	mov.b32 	%r130, %f69;
	mov.u32 	%r131, 4;
	shfl.sync.bfly.b32 	%r132|%p16, %r130, %r131, %r123, %r125;
	mov.b32 	%f70, %r132;
	add.ftz.f32 	%f71, %f69, %f70;
	mov.b32 	%r133, %f71;
	mov.u32 	%r134, 2;
	shfl.sync.bfly.b32 	%r135|%p17, %r133, %r134, %r123, %r125;
	mov.b32 	%f72, %r135;
	add.ftz.f32 	%f73, %f71, %f72;
	mov.b32 	%r136, %f73;
	mov.u32 	%r137, 1;
	shfl.sync.bfly.b32 	%r138|%p18, %r136, %r137, %r123, %r125;
	mov.b32 	%f74, %r138;
	add.ftz.f32 	%f6, %f73, %f74;
	@%p11 bra 	$L__BB0_13;

	st.shared.f32 	[smem+512], %f6;

$L__BB0_13:
	shl.b32 	%r291, %r301, 4;
	setp.ne.s32 	%p20, %r1, 0;
	bar.sync 	0;
	add.s32 	%r139, %r291, %r304;
	shl.b32 	%r140, %r139, 2;
	add.s32 	%r27, %r90, %r140;
	@%p20 bra 	$L__BB0_15;

	ld.shared.f32 	%f75, [smem+512];
	mul.ftz.f32 	%f76, %f75, %f48;
	st.shared.f32 	[%r27+528], %f76;
	max.ftz.f32 	%f208, %f208, %f76;

$L__BB0_15:
	bar.sync 	0;
	add.s32 	%r142, %r26, %r7;
	mul.wide.s32 	%rd22, %r142, 2;
	add.s64 	%rd23, %rd1, %rd22;
	ld.global.nc.u16 	%rs3, [%rd23];
	mov.u32 	%r143, 2;
	// begin inline asm
	{ mov.b32 %f77, {0,%rs3};}

	// end inline asm
	ld.shared.f32 	%f78, [%r8];
	mul.ftz.f32 	%f79, %f77, %f78;
	mov.b32 	%r144, %f79;
	mov.u32 	%r145, 31;
	mov.u32 	%r146, 16;
	mov.u32 	%r147, -1;
	shfl.sync.bfly.b32 	%r148|%p21, %r144, %r146, %r145, %r147;
	mov.b32 	%f80, %r148;
	add.ftz.f32 	%f81, %f79, %f80;
	mov.b32 	%r149, %f81;
	mov.u32 	%r150, 8;
	shfl.sync.bfly.b32 	%r151|%p22, %r149, %r150, %r145, %r147;
	mov.b32 	%f82, %r151;
	add.ftz.f32 	%f83, %f81, %f82;
	mov.b32 	%r152, %f83;
	mov.u32 	%r153, 4;
	shfl.sync.bfly.b32 	%r154|%p23, %r152, %r153, %r145, %r147;
	mov.b32 	%f84, %r154;
	add.ftz.f32 	%f85, %f83, %f84;
	mov.b32 	%r155, %f85;
	shfl.sync.bfly.b32 	%r156|%p24, %r155, %r143, %r145, %r147;
	mov.b32 	%f86, %r156;
	add.ftz.f32 	%f87, %f85, %f86;
	mov.b32 	%r157, %f87;
	mov.u32 	%r158, 1;
	shfl.sync.bfly.b32 	%r159|%p25, %r157, %r158, %r145, %r147;
	mov.b32 	%f88, %r159;
	add.ftz.f32 	%f9, %f87, %f88;
	@%p11 bra 	$L__BB0_17;

	st.shared.f32 	[%r11+512], %f9;

$L__BB0_17:
	setp.ne.s32 	%p87, %r10, 0;
	bar.sync 	0;
	@%p87 bra 	$L__BB0_22;

	setp.gt.u32 	%p28, %r12, 3;
	mov.f32 	%f209, 0f00000000;
	@%p28 bra 	$L__BB0_20;

	ld.shared.f32 	%f209, [%r13+512];

$L__BB0_20:
	mov.b32 	%r160, %f209;
	mov.u32 	%r161, 31;
	mov.u32 	%r162, 16;
	mov.u32 	%r163, -1;
	shfl.sync.bfly.b32 	%r164|%p29, %r160, %r162, %r161, %r163;
	mov.b32 	%f90, %r164;
	add.ftz.f32 	%f91, %f209, %f90;
	mov.b32 	%r165, %f91;
	mov.u32 	%r166, 8;
	shfl.sync.bfly.b32 	%r167|%p30, %r165, %r166, %r161, %r163;
	mov.b32 	%f92, %r167;
	add.ftz.f32 	%f93, %f91, %f92;
	mov.b32 	%r168, %f93;
	mov.u32 	%r169, 4;
	shfl.sync.bfly.b32 	%r170|%p31, %r168, %r169, %r161, %r163;
	mov.b32 	%f94, %r170;
	add.ftz.f32 	%f95, %f93, %f94;
	mov.b32 	%r171, %f95;
	mov.u32 	%r172, 2;
	shfl.sync.bfly.b32 	%r173|%p32, %r171, %r172, %r161, %r163;
	mov.b32 	%f96, %r173;
	add.ftz.f32 	%f97, %f95, %f96;
	mov.b32 	%r174, %f97;
	mov.u32 	%r175, 1;
	shfl.sync.bfly.b32 	%r176|%p33, %r174, %r175, %r161, %r163;
	mov.b32 	%f98, %r176;
	add.ftz.f32 	%f12, %f97, %f98;
	@%p11 bra 	$L__BB0_22;

	st.shared.f32 	[smem+512], %f12;

$L__BB0_22:
	bar.sync 	0;
	@%p20 bra 	$L__BB0_24;

	ld.shared.f32 	%f99, [smem+512];
	mul.ftz.f32 	%f100, %f99, %f48;
	st.shared.f32 	[%r27+532], %f100;
	max.ftz.f32 	%f208, %f208, %f100;

$L__BB0_24:
	bar.sync 	0;
	add.s32 	%r304, %r304, 2;
	add.s32 	%r303, %r303, -2;
	setp.ne.s32 	%p36, %r303, 0;
	@%p36 bra 	$L__BB0_6;

$L__BB0_25:
	setp.eq.s32 	%p37, %r22, 0;
	@%p37 bra 	$L__BB0_36;

	setp.ne.s32 	%p38, %r12, 0;
	mad.lo.s32 	%r177, %r304, %r7, %r21;
	mul.wide.s32 	%rd24, %r177, 2;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.nc.u16 	%rs4, [%rd25];
	mov.u32 	%r178, 2;
	// begin inline asm
	{ mov.b32 %f101, {0,%rs4};}

	// end inline asm
	ld.shared.f32 	%f102, [%r8];
	mul.ftz.f32 	%f103, %f101, %f102;
	mov.b32 	%r179, %f103;
	mov.u32 	%r180, 31;
	mov.u32 	%r181, 16;
	mov.u32 	%r182, -1;
	shfl.sync.bfly.b32 	%r183|%p39, %r179, %r181, %r180, %r182;
	mov.b32 	%f104, %r183;
	add.ftz.f32 	%f105, %f103, %f104;
	mov.b32 	%r184, %f105;
	mov.u32 	%r185, 8;
	shfl.sync.bfly.b32 	%r186|%p40, %r184, %r185, %r180, %r182;
	mov.b32 	%f106, %r186;
	add.ftz.f32 	%f107, %f105, %f106;
	mov.b32 	%r187, %f107;
	mov.u32 	%r188, 4;
	shfl.sync.bfly.b32 	%r189|%p41, %r187, %r188, %r180, %r182;
	mov.b32 	%f108, %r189;
	add.ftz.f32 	%f109, %f107, %f108;
	mov.b32 	%r190, %f109;
	shfl.sync.bfly.b32 	%r191|%p42, %r190, %r178, %r180, %r182;
	mov.b32 	%f110, %r191;
	add.ftz.f32 	%f111, %f109, %f110;
	mov.b32 	%r192, %f111;
	mov.u32 	%r193, 1;
	shfl.sync.bfly.b32 	%r194|%p43, %r192, %r193, %r180, %r182;
	mov.b32 	%f112, %r194;
	add.ftz.f32 	%f17, %f111, %f112;
	@%p38 bra 	$L__BB0_28;

	st.shared.f32 	[%r11+512], %f17;

$L__BB0_28:
	setp.ne.s32 	%p44, %r10, 0;
	bar.sync 	0;
	@%p44 bra 	$L__BB0_33;

	setp.gt.u32 	%p45, %r12, 3;
	mov.f32 	%f213, 0f00000000;
	@%p45 bra 	$L__BB0_31;

	ld.shared.f32 	%f213, [%r13+512];

$L__BB0_31:
	mov.b32 	%r195, %f213;
	mov.u32 	%r196, 31;
	mov.u32 	%r197, 16;
	mov.u32 	%r198, -1;
	shfl.sync.bfly.b32 	%r199|%p46, %r195, %r197, %r196, %r198;
	mov.b32 	%f114, %r199;
	add.ftz.f32 	%f115, %f213, %f114;
	mov.b32 	%r200, %f115;
	mov.u32 	%r201, 8;
	shfl.sync.bfly.b32 	%r202|%p47, %r200, %r201, %r196, %r198;
	mov.b32 	%f116, %r202;
	add.ftz.f32 	%f117, %f115, %f116;
	mov.b32 	%r203, %f117;
	mov.u32 	%r204, 4;
	shfl.sync.bfly.b32 	%r205|%p48, %r203, %r204, %r196, %r198;
	mov.b32 	%f118, %r205;
	add.ftz.f32 	%f119, %f117, %f118;
	mov.b32 	%r206, %f119;
	mov.u32 	%r207, 2;
	shfl.sync.bfly.b32 	%r208|%p49, %r206, %r207, %r196, %r198;
	mov.b32 	%f120, %r208;
	add.ftz.f32 	%f121, %f119, %f120;
	mov.b32 	%r209, %f121;
	mov.u32 	%r210, 1;
	shfl.sync.bfly.b32 	%r211|%p50, %r209, %r210, %r196, %r198;
	mov.b32 	%f122, %r211;
	add.ftz.f32 	%f20, %f121, %f122;
	@%p38 bra 	$L__BB0_33;

	st.shared.f32 	[smem+512], %f20;

$L__BB0_33:
	setp.ne.s32 	%p52, %r1, 0;
	bar.sync 	0;
	@%p52 bra 	$L__BB0_35;

	shl.b32 	%r292, %r301, 4;
	ld.shared.f32 	%f123, [smem+512];
	mul.ftz.f32 	%f124, %f123, %f48;
	add.s32 	%r213, %r304, %r292;
	shl.b32 	%r214, %r213, 2;
	add.s32 	%r215, %r90, %r214;
	st.shared.f32 	[%r215+528], %f124;
	max.ftz.f32 	%f208, %f208, %f124;

$L__BB0_35:
	bar.sync 	0;

$L__BB0_36:
	add.s32 	%r301, %r301, 1;
	setp.lt.s32 	%p53, %r301, %r9;
	@%p53 bra 	$L__BB0_3;

$L__BB0_37:
	setp.ne.s32 	%p54, %r1, 0;
	@%p54 bra 	$L__BB0_39;

	st.shared.f32 	[smem+512], %f208;

$L__BB0_39:
	bar.sync 	0;
	ld.shared.f32 	%f25, [smem+512];
	setp.ge.s32 	%p55, %r1, %r5;
	mov.f32 	%f221, 0f00000000;
	@%p55 bra 	$L__BB0_46;

	not.b32 	%r216, %r1;
	add.s32 	%r32, %r5, %r216;
	shr.u32 	%r217, %r32, 7;
	add.s32 	%r218, %r217, 1;
	and.b32  	%r307, %r218, 3;
	setp.eq.s32 	%p56, %r307, 0;
	mov.f32 	%f221, 0f00000000;
	mov.u32 	%r308, %r1;
	@%p56 bra 	$L__BB0_43;

	add.s32 	%r305, %r8, 528;
	mov.u32 	%r308, %r1;

$L__BB0_42:
	.pragma "nounroll";
	ld.shared.f32 	%f129, [%r305];
	sub.ftz.f32 	%f130, %f129, %f25;
	mul.ftz.f32 	%f131, %f130, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f132, %f131;
	st.shared.f32 	[%r305], %f132;
	add.ftz.f32 	%f221, %f221, %f132;
	add.s32 	%r308, %r308, 128;
	add.s32 	%r305, %r305, 512;
	add.s32 	%r307, %r307, -1;
	setp.ne.s32 	%p57, %r307, 0;
	@%p57 bra 	$L__BB0_42;

$L__BB0_43:
	setp.lt.u32 	%p58, %r32, 384;
	@%p58 bra 	$L__BB0_46;

	shl.b32 	%r222, %r308, 2;
	add.s32 	%r224, %r90, %r222;
	add.s32 	%r309, %r224, 2064;

$L__BB0_45:
	ld.shared.f32 	%f133, [%r309+-1536];
	sub.ftz.f32 	%f134, %f133, %f25;
	mul.ftz.f32 	%f135, %f134, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f136, %f135;
	st.shared.f32 	[%r309+-1536], %f136;
	add.ftz.f32 	%f137, %f221, %f136;
	ld.shared.f32 	%f138, [%r309+-1024];
	sub.ftz.f32 	%f139, %f138, %f25;
	mul.ftz.f32 	%f140, %f139, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f141, %f140;
	st.shared.f32 	[%r309+-1024], %f141;
	add.ftz.f32 	%f142, %f137, %f141;
	ld.shared.f32 	%f143, [%r309+-512];
	sub.ftz.f32 	%f144, %f143, %f25;
	mul.ftz.f32 	%f145, %f144, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f146, %f145;
	st.shared.f32 	[%r309+-512], %f146;
	add.ftz.f32 	%f147, %f142, %f146;
	ld.shared.f32 	%f148, [%r309];
	sub.ftz.f32 	%f149, %f148, %f25;
	mul.ftz.f32 	%f150, %f149, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f151, %f150;
	st.shared.f32 	[%r309], %f151;
	add.ftz.f32 	%f221, %f147, %f151;
	add.s32 	%r309, %r309, 2048;
	add.s32 	%r308, %r308, 512;
	setp.lt.s32 	%p59, %r308, %r5;
	@%p59 bra 	$L__BB0_45;

$L__BB0_46:
	bar.sync 	0;
	mov.b32 	%r225, %f221;
	mov.u32 	%r226, 31;
	mov.u32 	%r227, 16;
	mov.u32 	%r228, -1;
	shfl.sync.bfly.b32 	%r229|%p60, %r225, %r227, %r226, %r228;
	mov.b32 	%f152, %r229;
	add.ftz.f32 	%f153, %f221, %f152;
	mov.b32 	%r230, %f153;
	mov.u32 	%r231, 8;
	shfl.sync.bfly.b32 	%r232|%p61, %r230, %r231, %r226, %r228;
	mov.b32 	%f154, %r232;
	add.ftz.f32 	%f155, %f153, %f154;
	mov.b32 	%r233, %f155;
	mov.u32 	%r234, 4;
	shfl.sync.bfly.b32 	%r235|%p62, %r233, %r234, %r226, %r228;
	mov.b32 	%f156, %r235;
	add.ftz.f32 	%f157, %f155, %f156;
	mov.b32 	%r236, %f157;
	mov.u32 	%r237, 2;
	shfl.sync.bfly.b32 	%r238|%p63, %r236, %r237, %r226, %r228;
	mov.b32 	%f158, %r238;
	add.ftz.f32 	%f33, %f157, %f158;
	mov.b32 	%r239, %f33;
	mov.u32 	%r240, 1;
	shfl.sync.bfly.b32 	%r47|%p1, %r239, %r240, %r226, %r228;
	setp.ne.s32 	%p64, %r12, 0;
	@%p64 bra 	$L__BB0_48;

	mov.b32 	%f159, %r47;
	add.ftz.f32 	%f160, %f33, %f159;
	st.shared.f32 	[%r11+512], %f160;

$L__BB0_48:
	bar.sync 	0;
	setp.ne.s32 	%p65, %r10, 0;
	@%p65 bra 	$L__BB0_53;

	setp.gt.u32 	%p66, %r12, 3;
	mov.f32 	%f222, 0f00000000;
	@%p66 bra 	$L__BB0_51;

	ld.shared.f32 	%f222, [%r13+512];

$L__BB0_51:
	mov.b32 	%r242, %f222;
	mov.u32 	%r243, 31;
	mov.u32 	%r244, 16;
	mov.u32 	%r245, -1;
	shfl.sync.bfly.b32 	%r246|%p67, %r242, %r244, %r243, %r245;
	mov.b32 	%f162, %r246;
	add.ftz.f32 	%f163, %f222, %f162;
	mov.b32 	%r247, %f163;
	mov.u32 	%r248, 8;
	shfl.sync.bfly.b32 	%r249|%p68, %r247, %r248, %r243, %r245;
	mov.b32 	%f164, %r249;
	add.ftz.f32 	%f165, %f163, %f164;
	mov.b32 	%r250, %f165;
	mov.u32 	%r251, 4;
	shfl.sync.bfly.b32 	%r252|%p69, %r250, %r251, %r243, %r245;
	mov.b32 	%f166, %r252;
	add.ftz.f32 	%f167, %f165, %f166;
	mov.b32 	%r253, %f167;
	mov.u32 	%r254, 2;
	shfl.sync.bfly.b32 	%r255|%p70, %r253, %r254, %r243, %r245;
	mov.b32 	%f168, %r255;
	add.ftz.f32 	%f169, %f167, %f168;
	mov.b32 	%r256, %f169;
	mov.u32 	%r257, 1;
	shfl.sync.bfly.b32 	%r258|%p71, %r256, %r257, %r243, %r245;
	mov.b32 	%f170, %r258;
	add.ftz.f32 	%f36, %f169, %f170;
	@%p64 bra 	$L__BB0_53;

	st.shared.f32 	[smem+512], %f36;

$L__BB0_53:
	bar.sync 	0;
	ld.shared.f32 	%f171, [smem+512];
	add.ftz.f32 	%f172, %f171, 0f358637BD;
	mov.f32 	%f173, 0f3F800000;
	div.approx.ftz.f32 	%f37, %f173, %f172;
	@%p55 bra 	$L__BB0_60;

	not.b32 	%r259, %r1;
	add.s32 	%r49, %r5, %r259;
	shr.u32 	%r260, %r49, 7;
	add.s32 	%r261, %r260, 1;
	and.b32  	%r313, %r261, 3;
	setp.eq.s32 	%p74, %r313, 0;
	mov.u32 	%r314, %r1;
	@%p74 bra 	$L__BB0_57;

	add.s32 	%r311, %r8, 528;
	mov.u32 	%r314, %r1;

$L__BB0_56:
	.pragma "nounroll";
	ld.shared.f32 	%f174, [%r311];
	mul.ftz.f32 	%f175, %f37, %f174;
	st.shared.f32 	[%r311], %f175;
	add.s32 	%r314, %r314, 128;
	add.s32 	%r311, %r311, 512;
	add.s32 	%r313, %r313, -1;
	setp.ne.s32 	%p75, %r313, 0;
	@%p75 bra 	$L__BB0_56;

$L__BB0_57:
	setp.lt.u32 	%p76, %r49, 384;
	@%p76 bra 	$L__BB0_60;

	shl.b32 	%r265, %r314, 2;
	add.s32 	%r267, %r90, %r265;
	add.s32 	%r315, %r267, 2064;

$L__BB0_59:
	ld.shared.f32 	%f176, [%r315+-1536];
	mul.ftz.f32 	%f177, %f37, %f176;
	st.shared.f32 	[%r315+-1536], %f177;
	ld.shared.f32 	%f178, [%r315+-1024];
	mul.ftz.f32 	%f179, %f37, %f178;
	st.shared.f32 	[%r315+-1024], %f179;
	ld.shared.f32 	%f180, [%r315+-512];
	mul.ftz.f32 	%f181, %f37, %f180;
	st.shared.f32 	[%r315+-512], %f181;
	ld.shared.f32 	%f182, [%r315];
	mul.ftz.f32 	%f183, %f37, %f182;
	st.shared.f32 	[%r315], %f183;
	add.s32 	%r315, %r315, 2048;
	add.s32 	%r314, %r314, 512;
	setp.lt.s32 	%p77, %r314, %r5;
	@%p77 bra 	$L__BB0_59;

$L__BB0_60:
	setp.lt.s32 	%p86, %r5, 1;
	bar.sync 	0;
	mov.f32 	%f227, 0f00000000;
	@%p86 bra 	$L__BB0_71;

	ld.param.u32 	%r300, [paged_attention_v1_bf16_param_9];
	mov.u32 	%r299, %ctaid.y;
	mul.lo.s32 	%r64, %r299, %r300;
	shl.b32 	%r269, %r3, 7;
	add.s32 	%r65, %r269, %r1;
	not.b32 	%r66, %r5;
	mul.wide.s32 	%rd5, %r7, 2;
	mov.u32 	%r317, 0;

$L__BB0_62:
	shl.b32 	%r68, %r317, 4;
	add.s32 	%r271, %r68, %r66;
	max.s32 	%r272, %r271, -17;
	not.b32 	%r273, %r272;
	max.s32 	%r69, %r273, 1;
	setp.le.s32 	%p79, %r5, %r68;
	@%p79 bra 	$L__BB0_70;

	add.s32 	%r275, %r69, -1;
	add.s32 	%r276, %r317, %r64;
	mul.wide.s32 	%rd26, %r276, 4;
	add.s64 	%rd27, %rd3, %rd26;
	ld.global.nc.u32 	%r277, [%rd27];
	mad.lo.s32 	%r70, %r277, %r6, %r65;
	and.b32  	%r71, %r69, 3;
	setp.lt.u32 	%p80, %r275, 3;
	mov.u32 	%r320, 0;
	@%p80 bra 	$L__BB0_66;

	sub.s32 	%r319, %r69, %r71;

$L__BB0_65:
	mad.lo.s32 	%r279, %r320, %r7, %r70;
	mul.wide.s32 	%rd28, %r279, 2;
	add.s64 	%rd29, %rd2, %rd28;
	ld.global.nc.u16 	%rs5, [%rd29];
	// begin inline asm
	{ mov.b32 %f187, {0,%rs5};}

	// end inline asm
	add.s32 	%r280, %r68, %r320;
	shl.b32 	%r281, %r280, 2;
	add.s32 	%r283, %r90, %r281;
	ld.shared.f32 	%f191, [%r283+528];
	fma.rn.ftz.f32 	%f192, %f187, %f191, %f227;
	add.s64 	%rd30, %rd29, %rd5;
	ld.global.nc.u16 	%rs6, [%rd30];
	// begin inline asm
	{ mov.b32 %f188, {0,%rs6};}

	// end inline asm
	ld.shared.f32 	%f193, [%r283+532];
	fma.rn.ftz.f32 	%f194, %f188, %f193, %f192;
	add.s64 	%rd31, %rd30, %rd5;
	ld.global.nc.u16 	%rs7, [%rd31];
	// begin inline asm
	{ mov.b32 %f189, {0,%rs7};}

	// end inline asm
	ld.shared.f32 	%f195, [%r283+536];
	fma.rn.ftz.f32 	%f196, %f189, %f195, %f194;
	add.s64 	%rd32, %rd31, %rd5;
	ld.global.nc.u16 	%rs8, [%rd32];
	// begin inline asm
	{ mov.b32 %f190, {0,%rs8};}

	// end inline asm
	ld.shared.f32 	%f197, [%r283+540];
	fma.rn.ftz.f32 	%f227, %f190, %f197, %f196;
	add.s32 	%r320, %r320, 4;
	add.s32 	%r319, %r319, -4;
	setp.ne.s32 	%p81, %r319, 0;
	@%p81 bra 	$L__BB0_65;

$L__BB0_66:
	setp.eq.s32 	%p82, %r71, 0;
	@%p82 bra 	$L__BB0_70;

	mad.lo.s32 	%r78, %r320, %r7, %r70;
	mul.wide.s32 	%rd33, %r78, 2;
	add.s64 	%rd34, %rd2, %rd33;
	ld.global.nc.u16 	%rs9, [%rd34];
	// begin inline asm
	{ mov.b32 %f198, {0,%rs9};}

	// end inline asm
	add.s32 	%r284, %r320, %r68;
	shl.b32 	%r285, %r284, 2;
	add.s32 	%r287, %r90, %r285;
	ld.shared.f32 	%f199, [%r287+528];
	fma.rn.ftz.f32 	%f227, %f198, %f199, %f227;
	setp.eq.s32 	%p83, %r71, 1;
	@%p83 bra 	$L__BB0_70;

	add.s32 	%r80, %r78, %r7;
	mul.wide.s32 	%rd35, %r80, 2;
	add.s64 	%rd36, %rd2, %rd35;
	ld.global.nc.u16 	%rs10, [%rd36];
	// begin inline asm
	{ mov.b32 %f200, {0,%rs10};}

	// end inline asm
	add.s32 	%r289, %r287, 528;
	ld.shared.f32 	%f201, [%r289+4];
	fma.rn.ftz.f32 	%f227, %f200, %f201, %f227;
	setp.eq.s32 	%p84, %r71, 2;
	@%p84 bra 	$L__BB0_70;

	add.s32 	%r288, %r80, %r7;
	mul.wide.s32 	%rd37, %r288, 2;
	add.s64 	%rd38, %rd2, %rd37;
	ld.global.nc.u16 	%rs11, [%rd38];
	// begin inline asm
	{ mov.b32 %f202, {0,%rs11};}

	// end inline asm
	add.s32 	%r290, %r287, 528;
	ld.shared.f32 	%f203, [%r290+8];
	fma.rn.ftz.f32 	%f227, %f202, %f203, %f227;

$L__BB0_70:
	add.s32 	%r317, %r317, 1;
	setp.lt.s32 	%p85, %r317, %r9;
	@%p85 bra 	$L__BB0_62;

$L__BB0_71:
	mov.u32 	%r298, %ctaid.x;
	ld.param.u32 	%r297, [paged_attention_v1_bf16_param_7];
	mov.u32 	%r296, %ctaid.y;
	mad.lo.s32 	%r295, %r296, %r297, %r298;
	shl.b32 	%r294, %r295, 7;
	add.s32 	%r293, %r294, %r1;
	cvt.s64.s32 	%rd43, %r293;
	ld.param.u64 	%rd42, [paged_attention_v1_bf16_param_0];
	// begin inline asm
	{  cvt.rn.bf16.f32 %rs12, %f227;}

	// end inline asm
	cvta.to.global.u64 	%rd39, %rd42;
	shl.b64 	%rd40, %rd43, 1;
	add.s64 	%rd41, %rd39, %rd40;
	st.global.u16 	[%rd41], %rs12;

$L__BB0_72:
	ret;

}

