$date
	Fri Aug 07 18:05:17 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! led2 $end
$var wire 1 " led1 $end
$var reg 1 # p1 $end
$var reg 1 $ p2 $end
$var reg 1 % p3 $end
$var reg 1 & p4 $end
$var reg 1 ' p5 $end
$var reg 1 ( p6 $end
$var reg 1 ) p7 $end
$var reg 1 * p8 $end
$scope module G1 $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 & D $end
$var wire 1 " Y $end
$var wire 1 + w1 $end
$var wire 1 , w10 $end
$var wire 1 - w11 $end
$var wire 1 . w12 $end
$var wire 1 / w2 $end
$var wire 1 0 w3 $end
$var wire 1 1 w4 $end
$var wire 1 2 w5 $end
$var wire 1 3 w6 $end
$var wire 1 4 w7 $end
$var wire 1 5 w8 $end
$var wire 1 6 w9 $end
$upscope $end
$scope module OP1 $end
$var wire 1 ' A $end
$var wire 1 ( B $end
$var wire 1 ) C $end
$var wire 1 * D $end
$var wire 1 ! Y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
06
05
04
03
12
11
10
1/
0.
0-
0,
1+
x*
x)
x(
x'
0&
0%
0$
0#
1"
x!
$end
#1
0"
02
01
1&
#2
11
00
0&
1%
#3
1"
01
16
1&
#4
0"
11
10
06
0/
0&
0%
1$
#5
1"
01
14
1&
#6
1"
1-
11
04
00
0&
1%
#7
0"
0-
01
1&
#8
11
10
1/
0+
0&
0%
0$
1#
#9
1"
01
15
1&
#10
1"
1.
11
05
00
0&
1%
#11
0"
0.
01
1&
#12
1"
13
11
10
0/
0&
0%
1$
#13
0"
03
01
1&
#14
11
00
0&
1%
#15
1"
01
1,
1&
#20
