#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 28 16:21:52 2019
# Process ID: 3320
# Current directory: D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.runs/synth_1
# Command line: vivado.exe -log TopFSM.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopFSM.tcl
# Log file: D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.runs/synth_1/TopFSM.vds
# Journal file: D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopFSM.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 320.938 ; gain = 75.008
Command: synth_design -top TopFSM -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6440 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 467.703 ; gain = 98.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopFSM' [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/FSM.vhd:23]
	Parameter NELEMS bound to: 100 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter WEIGHT_WIDTH bound to: 4 - type: integer 
	Parameter MEM_ADDR_BITS bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'reset_unroll' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/FSM.vhd:79]
WARNING: [Synth 8-614] signal 'reset_weights' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/FSM.vhd:79]
WARNING: [Synth 8-614] signal 'reset_sort' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/FSM.vhd:79]
WARNING: [Synth 8-614] signal 'unrolled' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/FSM.vhd:79]
WARNING: [Synth 8-614] signal 'btnU' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/FSM.vhd:79]
WARNING: [Synth 8-614] signal 'btnR' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/FSM.vhd:79]
WARNING: [Synth 8-614] signal 'weights' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/FSM.vhd:79]
WARNING: [Synth 8-614] signal 'btnD' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/FSM.vhd:79]
WARNING: [Synth 8-614] signal 'sorted_weights' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/FSM.vhd:79]
WARNING: [Synth 8-614] signal 'btnL' is read in the process but is not in the sensitivity list [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/FSM.vhd:79]
INFO: [Synth 8-638] synthesizing module 'IterativeSorter' [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/IterativeSorter.vhd:19]
	Parameter NELEMS bound to: 100 - type: integer 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/IterativeSorter.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'IterativeSorter' (1#1) [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/IterativeSorter.vhd:19]
INFO: [Synth 8-638] synthesizing module 'HammingCounter' [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/HammingCounter.vhd:19]
	Parameter NELEMS bound to: 100 - type: integer 
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter OUT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'HammingCounter' (2#1) [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/HammingCounter.vhd:19]
INFO: [Synth 8-638] synthesizing module 'unroll_mem' [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/unroll_mem.vhd:19]
	Parameter data_width bound to: 9 - type: integer 
	Parameter address_bits bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'unroll_mem' (3#1) [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/unroll_mem.vhd:19]
INFO: [Synth 8-3491] module 'dist_mem_gen_0' declared at 'D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.runs/synth_1/.Xil/Vivado-3320-DESKTOP-UEV5SH3/realtime/dist_mem_gen_0_stub.vhdl:5' bound to instance 'ROM' of component 'dist_mem_gen_0' [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/FSM.vhd:198]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.runs/synth_1/.Xil/Vivado-3320-DESKTOP-UEV5SH3/realtime/dist_mem_gen_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'TopFSM' (4#1) [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/FSM.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 577.898 ; gain = 209.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 577.898 ; gain = 209.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 577.898 ; gain = 209.051
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'ROM'
Finished Parsing XDC File [d:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'ROM'
Parsing XDC File [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc]
Finished Parsing XDC File [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/constrs_1/imports/projects/Nexys4Alunos.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopFSM_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopFSM_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 952.211 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 952.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 952.211 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 952.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 952.395 ; gain = 583.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 952.395 ; gain = 583.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ROM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:03 . Memory (MB): peak = 952.395 ; gain = 583.547
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'C_S_reg' in module 'IterativeSorter'
INFO: [Synth 8-5544] ROM "is_sorted" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "is_sorted" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "N_S" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "N_S" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "addr_in_N" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'CS_reg' in module 'TopFSM'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           initial_state |                               00 |                               00
                    even |                               01 |                               01
                     odd |                               10 |                               10
               completed |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'C_S_reg' using encoding 'sequential' in module 'IterativeSorter'
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/HammingCounter.vhd:38]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                            00001 |                              000
               unrolling |                            00010 |                              001
             get_weights |                            00100 |                              010
                 sorting |                            01000 |                              011
                 display |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CS_reg' using encoding 'one-hot' in module 'TopFSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:45 ; elapsed = 00:01:17 . Memory (MB): peak = 952.395 ; gain = 583.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register data_tmp_reg [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/unroll_mem.vhd:33]
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     32 Bit       Adders := 100   
	   2 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 100   
+---Registers : 
	             1152 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 100   
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input   1152 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 100   
	   2 Input      4 Bit        Muxes := 102   
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 104   
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register data_tmp_reg [D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.srcs/sources_1/new/unroll_mem.vhd:33]
Hierarchical RTL Component report 
Module TopFSM 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
Module IterativeSorter 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 100   
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 100   
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  49 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 102   
Module HammingCounter 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     32 Bit       Adders := 100   
	   2 Input      3 Bit       Adders := 100   
+---Muxes : 
	   2 Input      4 Bit        Muxes := 100   
	   2 Input      2 Bit        Muxes := 1     
Module unroll_mem 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	             1152 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input   1152 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "addr_in_N" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design TopFSM has unconnected port sw[15]
WARNING: [Synth 8-3331] design TopFSM has unconnected port sw[14]
WARNING: [Synth 8-3331] design TopFSM has unconnected port sw[13]
WARNING: [Synth 8-3331] design TopFSM has unconnected port sw[12]
WARNING: [Synth 8-3331] design TopFSM has unconnected port sw[11]
WARNING: [Synth 8-3331] design TopFSM has unconnected port sw[10]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:03:12 . Memory (MB): peak = 952.395 ; gain = 583.547
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:33 ; elapsed = 00:03:26 . Memory (MB): peak = 952.395 ; gain = 583.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:43 ; elapsed = 00:03:37 . Memory (MB): peak = 1006.672 ; gain = 637.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:50 ; elapsed = 00:03:45 . Memory (MB): peak = 1069.957 ; gain = 701.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:53 ; elapsed = 00:03:49 . Memory (MB): peak = 1069.957 ; gain = 701.109
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:53 ; elapsed = 00:03:49 . Memory (MB): peak = 1069.957 ; gain = 701.109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:55 ; elapsed = 00:03:50 . Memory (MB): peak = 1069.957 ; gain = 701.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:55 ; elapsed = 00:03:50 . Memory (MB): peak = 1069.957 ; gain = 701.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:00 ; elapsed = 00:03:56 . Memory (MB): peak = 1069.957 ; gain = 701.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:00 ; elapsed = 00:03:56 . Memory (MB): peak = 1069.957 ; gain = 701.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |dist_mem_gen_0_bbox_0 |     1|
|2     |BUFG                  |     1|
|3     |CARRY4                |     5|
|4     |LUT1                  |     1|
|5     |LUT2                  |    45|
|6     |LUT3                  |   481|
|7     |LUT4                  |   415|
|8     |LUT5                  |   638|
|9     |LUT6                  |  4045|
|10    |MUXF7                 |   346|
|11    |MUXF8                 |   144|
|12    |FDRE                  |  1343|
|13    |FDSE                  |     1|
|14    |LD                    |   400|
|15    |IBUF                  |    16|
|16    |OBUF                  |    16|
+------+----------------------+------+

Report Instance Areas: 
+------+--------------+----------------+------+
|      |Instance      |Module          |Cells |
+------+--------------+----------------+------+
|1     |top           |                |  7906|
|2     |  HammCounter |HammingCounter  |   581|
|3     |  Sorter      |IterativeSorter |  1307|
|4     |  unroll      |unroll_mem      |  5948|
+------+--------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:00 ; elapsed = 00:03:56 . Memory (MB): peak = 1069.957 ; gain = 701.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:28 ; elapsed = 00:03:27 . Memory (MB): peak = 1069.957 ; gain = 326.613
Synthesis Optimization Complete : Time (s): cpu = 00:03:00 ; elapsed = 00:03:56 . Memory (MB): peak = 1069.957 ; gain = 701.109
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 895 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 400 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1069.957 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 400 instances were transformed.
  LD => LDCE (inverted pins: G): 400 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:05 ; elapsed = 00:04:05 . Memory (MB): peak = 1069.957 ; gain = 712.574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1069.957 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/aulas/cr/projects/FSM_sorting_network/FSM_sorting_network.runs/synth_1/TopFSM.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopFSM_utilization_synth.rpt -pb TopFSM_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 28 16:26:39 2019...
