
Probe_LA_v5_calibrate_table.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c918  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a8  0800ca28  0800ca28  0001ca28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cbd0  0800cbd0  000201f4  2**0
                  CONTENTS
  4 .ARM          00000000  0800cbd0  0800cbd0  000201f4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800cbd0  0800cbd0  000201f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cbd0  0800cbd0  0001cbd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cbd4  0800cbd4  0001cbd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800cbd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000013b8  200001f8  0800cdcc  000201f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200015b0  0800cdcc  000215b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020139  00000000  00000000  0002021d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004bbf  00000000  00000000  00040356  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016f0  00000000  00000000  00044f18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014d8  00000000  00000000  00046608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001df92  00000000  00000000  00047ae0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c4e0  00000000  00000000  00065a72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097f0d  00000000  00000000  00081f52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00119e5f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006910  00000000  00000000  00119eb4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f8 	.word	0x200001f8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ca10 	.word	0x0800ca10

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001fc 	.word	0x200001fc
 800014c:	0800ca10 	.word	0x0800ca10

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__gedf2>:
 80004d8:	f04f 3cff 	mov.w	ip, #4294967295
 80004dc:	e006      	b.n	80004ec <__cmpdf2+0x4>
 80004de:	bf00      	nop

080004e0 <__ledf2>:
 80004e0:	f04f 0c01 	mov.w	ip, #1
 80004e4:	e002      	b.n	80004ec <__cmpdf2+0x4>
 80004e6:	bf00      	nop

080004e8 <__cmpdf2>:
 80004e8:	f04f 0c01 	mov.w	ip, #1
 80004ec:	f84d cd04 	str.w	ip, [sp, #-4]!
 80004f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80004f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80004f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80004fc:	bf18      	it	ne
 80004fe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000502:	d01b      	beq.n	800053c <__cmpdf2+0x54>
 8000504:	b001      	add	sp, #4
 8000506:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800050a:	bf0c      	ite	eq
 800050c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000510:	ea91 0f03 	teqne	r1, r3
 8000514:	bf02      	ittt	eq
 8000516:	ea90 0f02 	teqeq	r0, r2
 800051a:	2000      	moveq	r0, #0
 800051c:	4770      	bxeq	lr
 800051e:	f110 0f00 	cmn.w	r0, #0
 8000522:	ea91 0f03 	teq	r1, r3
 8000526:	bf58      	it	pl
 8000528:	4299      	cmppl	r1, r3
 800052a:	bf08      	it	eq
 800052c:	4290      	cmpeq	r0, r2
 800052e:	bf2c      	ite	cs
 8000530:	17d8      	asrcs	r0, r3, #31
 8000532:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000536:	f040 0001 	orr.w	r0, r0, #1
 800053a:	4770      	bx	lr
 800053c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000540:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000544:	d102      	bne.n	800054c <__cmpdf2+0x64>
 8000546:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800054a:	d107      	bne.n	800055c <__cmpdf2+0x74>
 800054c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000550:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000554:	d1d6      	bne.n	8000504 <__cmpdf2+0x1c>
 8000556:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800055a:	d0d3      	beq.n	8000504 <__cmpdf2+0x1c>
 800055c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop

08000564 <__aeabi_cdrcmple>:
 8000564:	4684      	mov	ip, r0
 8000566:	4610      	mov	r0, r2
 8000568:	4662      	mov	r2, ip
 800056a:	468c      	mov	ip, r1
 800056c:	4619      	mov	r1, r3
 800056e:	4663      	mov	r3, ip
 8000570:	e000      	b.n	8000574 <__aeabi_cdcmpeq>
 8000572:	bf00      	nop

08000574 <__aeabi_cdcmpeq>:
 8000574:	b501      	push	{r0, lr}
 8000576:	f7ff ffb7 	bl	80004e8 <__cmpdf2>
 800057a:	2800      	cmp	r0, #0
 800057c:	bf48      	it	mi
 800057e:	f110 0f00 	cmnmi.w	r0, #0
 8000582:	bd01      	pop	{r0, pc}

08000584 <__aeabi_dcmpeq>:
 8000584:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000588:	f7ff fff4 	bl	8000574 <__aeabi_cdcmpeq>
 800058c:	bf0c      	ite	eq
 800058e:	2001      	moveq	r0, #1
 8000590:	2000      	movne	r0, #0
 8000592:	f85d fb08 	ldr.w	pc, [sp], #8
 8000596:	bf00      	nop

08000598 <__aeabi_dcmplt>:
 8000598:	f84d ed08 	str.w	lr, [sp, #-8]!
 800059c:	f7ff ffea 	bl	8000574 <__aeabi_cdcmpeq>
 80005a0:	bf34      	ite	cc
 80005a2:	2001      	movcc	r0, #1
 80005a4:	2000      	movcs	r0, #0
 80005a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005aa:	bf00      	nop

080005ac <__aeabi_dcmple>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff ffe0 	bl	8000574 <__aeabi_cdcmpeq>
 80005b4:	bf94      	ite	ls
 80005b6:	2001      	movls	r0, #1
 80005b8:	2000      	movhi	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmpge>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffce 	bl	8000564 <__aeabi_cdrcmple>
 80005c8:	bf94      	ite	ls
 80005ca:	2001      	movls	r0, #1
 80005cc:	2000      	movhi	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_dcmpgt>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffc4 	bl	8000564 <__aeabi_cdrcmple>
 80005dc:	bf34      	ite	cc
 80005de:	2001      	movcc	r0, #1
 80005e0:	2000      	movcs	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <__aeabi_d2uiz>:
 80005e8:	004a      	lsls	r2, r1, #1
 80005ea:	d211      	bcs.n	8000610 <__aeabi_d2uiz+0x28>
 80005ec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80005f0:	d211      	bcs.n	8000616 <__aeabi_d2uiz+0x2e>
 80005f2:	d50d      	bpl.n	8000610 <__aeabi_d2uiz+0x28>
 80005f4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80005f8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80005fc:	d40e      	bmi.n	800061c <__aeabi_d2uiz+0x34>
 80005fe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000602:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000606:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800060a:	fa23 f002 	lsr.w	r0, r3, r2
 800060e:	4770      	bx	lr
 8000610:	f04f 0000 	mov.w	r0, #0
 8000614:	4770      	bx	lr
 8000616:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800061a:	d102      	bne.n	8000622 <__aeabi_d2uiz+0x3a>
 800061c:	f04f 30ff 	mov.w	r0, #4294967295
 8000620:	4770      	bx	lr
 8000622:	f04f 0000 	mov.w	r0, #0
 8000626:	4770      	bx	lr

08000628 <__aeabi_frsub>:
 8000628:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800062c:	e002      	b.n	8000634 <__addsf3>
 800062e:	bf00      	nop

08000630 <__aeabi_fsub>:
 8000630:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000634 <__addsf3>:
 8000634:	0042      	lsls	r2, r0, #1
 8000636:	bf1f      	itttt	ne
 8000638:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800063c:	ea92 0f03 	teqne	r2, r3
 8000640:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000644:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000648:	d06a      	beq.n	8000720 <__addsf3+0xec>
 800064a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800064e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000652:	bfc1      	itttt	gt
 8000654:	18d2      	addgt	r2, r2, r3
 8000656:	4041      	eorgt	r1, r0
 8000658:	4048      	eorgt	r0, r1
 800065a:	4041      	eorgt	r1, r0
 800065c:	bfb8      	it	lt
 800065e:	425b      	neglt	r3, r3
 8000660:	2b19      	cmp	r3, #25
 8000662:	bf88      	it	hi
 8000664:	4770      	bxhi	lr
 8000666:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800066a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800066e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000672:	bf18      	it	ne
 8000674:	4240      	negne	r0, r0
 8000676:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800067a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800067e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000682:	bf18      	it	ne
 8000684:	4249      	negne	r1, r1
 8000686:	ea92 0f03 	teq	r2, r3
 800068a:	d03f      	beq.n	800070c <__addsf3+0xd8>
 800068c:	f1a2 0201 	sub.w	r2, r2, #1
 8000690:	fa41 fc03 	asr.w	ip, r1, r3
 8000694:	eb10 000c 	adds.w	r0, r0, ip
 8000698:	f1c3 0320 	rsb	r3, r3, #32
 800069c:	fa01 f103 	lsl.w	r1, r1, r3
 80006a0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80006a4:	d502      	bpl.n	80006ac <__addsf3+0x78>
 80006a6:	4249      	negs	r1, r1
 80006a8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006ac:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80006b0:	d313      	bcc.n	80006da <__addsf3+0xa6>
 80006b2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006b6:	d306      	bcc.n	80006c6 <__addsf3+0x92>
 80006b8:	0840      	lsrs	r0, r0, #1
 80006ba:	ea4f 0131 	mov.w	r1, r1, rrx
 80006be:	f102 0201 	add.w	r2, r2, #1
 80006c2:	2afe      	cmp	r2, #254	; 0xfe
 80006c4:	d251      	bcs.n	800076a <__addsf3+0x136>
 80006c6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80006ca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80006ce:	bf08      	it	eq
 80006d0:	f020 0001 	biceq.w	r0, r0, #1
 80006d4:	ea40 0003 	orr.w	r0, r0, r3
 80006d8:	4770      	bx	lr
 80006da:	0049      	lsls	r1, r1, #1
 80006dc:	eb40 0000 	adc.w	r0, r0, r0
 80006e0:	3a01      	subs	r2, #1
 80006e2:	bf28      	it	cs
 80006e4:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80006e8:	d2ed      	bcs.n	80006c6 <__addsf3+0x92>
 80006ea:	fab0 fc80 	clz	ip, r0
 80006ee:	f1ac 0c08 	sub.w	ip, ip, #8
 80006f2:	ebb2 020c 	subs.w	r2, r2, ip
 80006f6:	fa00 f00c 	lsl.w	r0, r0, ip
 80006fa:	bfaa      	itet	ge
 80006fc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000700:	4252      	neglt	r2, r2
 8000702:	4318      	orrge	r0, r3
 8000704:	bfbc      	itt	lt
 8000706:	40d0      	lsrlt	r0, r2
 8000708:	4318      	orrlt	r0, r3
 800070a:	4770      	bx	lr
 800070c:	f092 0f00 	teq	r2, #0
 8000710:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000714:	bf06      	itte	eq
 8000716:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800071a:	3201      	addeq	r2, #1
 800071c:	3b01      	subne	r3, #1
 800071e:	e7b5      	b.n	800068c <__addsf3+0x58>
 8000720:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000724:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000728:	bf18      	it	ne
 800072a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800072e:	d021      	beq.n	8000774 <__addsf3+0x140>
 8000730:	ea92 0f03 	teq	r2, r3
 8000734:	d004      	beq.n	8000740 <__addsf3+0x10c>
 8000736:	f092 0f00 	teq	r2, #0
 800073a:	bf08      	it	eq
 800073c:	4608      	moveq	r0, r1
 800073e:	4770      	bx	lr
 8000740:	ea90 0f01 	teq	r0, r1
 8000744:	bf1c      	itt	ne
 8000746:	2000      	movne	r0, #0
 8000748:	4770      	bxne	lr
 800074a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800074e:	d104      	bne.n	800075a <__addsf3+0x126>
 8000750:	0040      	lsls	r0, r0, #1
 8000752:	bf28      	it	cs
 8000754:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000758:	4770      	bx	lr
 800075a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800075e:	bf3c      	itt	cc
 8000760:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000764:	4770      	bxcc	lr
 8000766:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800076a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800076e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000772:	4770      	bx	lr
 8000774:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000778:	bf16      	itet	ne
 800077a:	4608      	movne	r0, r1
 800077c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000780:	4601      	movne	r1, r0
 8000782:	0242      	lsls	r2, r0, #9
 8000784:	bf06      	itte	eq
 8000786:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800078a:	ea90 0f01 	teqeq	r0, r1
 800078e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000792:	4770      	bx	lr

08000794 <__aeabi_ui2f>:
 8000794:	f04f 0300 	mov.w	r3, #0
 8000798:	e004      	b.n	80007a4 <__aeabi_i2f+0x8>
 800079a:	bf00      	nop

0800079c <__aeabi_i2f>:
 800079c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	ea5f 0c00 	movs.w	ip, r0
 80007a8:	bf08      	it	eq
 80007aa:	4770      	bxeq	lr
 80007ac:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80007b0:	4601      	mov	r1, r0
 80007b2:	f04f 0000 	mov.w	r0, #0
 80007b6:	e01c      	b.n	80007f2 <__aeabi_l2f+0x2a>

080007b8 <__aeabi_ul2f>:
 80007b8:	ea50 0201 	orrs.w	r2, r0, r1
 80007bc:	bf08      	it	eq
 80007be:	4770      	bxeq	lr
 80007c0:	f04f 0300 	mov.w	r3, #0
 80007c4:	e00a      	b.n	80007dc <__aeabi_l2f+0x14>
 80007c6:	bf00      	nop

080007c8 <__aeabi_l2f>:
 80007c8:	ea50 0201 	orrs.w	r2, r0, r1
 80007cc:	bf08      	it	eq
 80007ce:	4770      	bxeq	lr
 80007d0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80007d4:	d502      	bpl.n	80007dc <__aeabi_l2f+0x14>
 80007d6:	4240      	negs	r0, r0
 80007d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007dc:	ea5f 0c01 	movs.w	ip, r1
 80007e0:	bf02      	ittt	eq
 80007e2:	4684      	moveq	ip, r0
 80007e4:	4601      	moveq	r1, r0
 80007e6:	2000      	moveq	r0, #0
 80007e8:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80007ec:	bf08      	it	eq
 80007ee:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80007f2:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80007f6:	fabc f28c 	clz	r2, ip
 80007fa:	3a08      	subs	r2, #8
 80007fc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000800:	db10      	blt.n	8000824 <__aeabi_l2f+0x5c>
 8000802:	fa01 fc02 	lsl.w	ip, r1, r2
 8000806:	4463      	add	r3, ip
 8000808:	fa00 fc02 	lsl.w	ip, r0, r2
 800080c:	f1c2 0220 	rsb	r2, r2, #32
 8000810:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000814:	fa20 f202 	lsr.w	r2, r0, r2
 8000818:	eb43 0002 	adc.w	r0, r3, r2
 800081c:	bf08      	it	eq
 800081e:	f020 0001 	biceq.w	r0, r0, #1
 8000822:	4770      	bx	lr
 8000824:	f102 0220 	add.w	r2, r2, #32
 8000828:	fa01 fc02 	lsl.w	ip, r1, r2
 800082c:	f1c2 0220 	rsb	r2, r2, #32
 8000830:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000834:	fa21 f202 	lsr.w	r2, r1, r2
 8000838:	eb43 0002 	adc.w	r0, r3, r2
 800083c:	bf08      	it	eq
 800083e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000842:	4770      	bx	lr

08000844 <__aeabi_fmul>:
 8000844:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000848:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 800084c:	bf1e      	ittt	ne
 800084e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000852:	ea92 0f0c 	teqne	r2, ip
 8000856:	ea93 0f0c 	teqne	r3, ip
 800085a:	d06f      	beq.n	800093c <__aeabi_fmul+0xf8>
 800085c:	441a      	add	r2, r3
 800085e:	ea80 0c01 	eor.w	ip, r0, r1
 8000862:	0240      	lsls	r0, r0, #9
 8000864:	bf18      	it	ne
 8000866:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800086a:	d01e      	beq.n	80008aa <__aeabi_fmul+0x66>
 800086c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000870:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000874:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000878:	fba0 3101 	umull	r3, r1, r0, r1
 800087c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000880:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000884:	bf3e      	ittt	cc
 8000886:	0049      	lslcc	r1, r1, #1
 8000888:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 800088c:	005b      	lslcc	r3, r3, #1
 800088e:	ea40 0001 	orr.w	r0, r0, r1
 8000892:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000896:	2afd      	cmp	r2, #253	; 0xfd
 8000898:	d81d      	bhi.n	80008d6 <__aeabi_fmul+0x92>
 800089a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800089e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008a2:	bf08      	it	eq
 80008a4:	f020 0001 	biceq.w	r0, r0, #1
 80008a8:	4770      	bx	lr
 80008aa:	f090 0f00 	teq	r0, #0
 80008ae:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80008b2:	bf08      	it	eq
 80008b4:	0249      	lsleq	r1, r1, #9
 80008b6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008ba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80008be:	3a7f      	subs	r2, #127	; 0x7f
 80008c0:	bfc2      	ittt	gt
 80008c2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80008c6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80008ca:	4770      	bxgt	lr
 80008cc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008d0:	f04f 0300 	mov.w	r3, #0
 80008d4:	3a01      	subs	r2, #1
 80008d6:	dc5d      	bgt.n	8000994 <__aeabi_fmul+0x150>
 80008d8:	f112 0f19 	cmn.w	r2, #25
 80008dc:	bfdc      	itt	le
 80008de:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80008e2:	4770      	bxle	lr
 80008e4:	f1c2 0200 	rsb	r2, r2, #0
 80008e8:	0041      	lsls	r1, r0, #1
 80008ea:	fa21 f102 	lsr.w	r1, r1, r2
 80008ee:	f1c2 0220 	rsb	r2, r2, #32
 80008f2:	fa00 fc02 	lsl.w	ip, r0, r2
 80008f6:	ea5f 0031 	movs.w	r0, r1, rrx
 80008fa:	f140 0000 	adc.w	r0, r0, #0
 80008fe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000902:	bf08      	it	eq
 8000904:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000908:	4770      	bx	lr
 800090a:	f092 0f00 	teq	r2, #0
 800090e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000912:	bf02      	ittt	eq
 8000914:	0040      	lsleq	r0, r0, #1
 8000916:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800091a:	3a01      	subeq	r2, #1
 800091c:	d0f9      	beq.n	8000912 <__aeabi_fmul+0xce>
 800091e:	ea40 000c 	orr.w	r0, r0, ip
 8000922:	f093 0f00 	teq	r3, #0
 8000926:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800092a:	bf02      	ittt	eq
 800092c:	0049      	lsleq	r1, r1, #1
 800092e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000932:	3b01      	subeq	r3, #1
 8000934:	d0f9      	beq.n	800092a <__aeabi_fmul+0xe6>
 8000936:	ea41 010c 	orr.w	r1, r1, ip
 800093a:	e78f      	b.n	800085c <__aeabi_fmul+0x18>
 800093c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000940:	ea92 0f0c 	teq	r2, ip
 8000944:	bf18      	it	ne
 8000946:	ea93 0f0c 	teqne	r3, ip
 800094a:	d00a      	beq.n	8000962 <__aeabi_fmul+0x11e>
 800094c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000950:	bf18      	it	ne
 8000952:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000956:	d1d8      	bne.n	800090a <__aeabi_fmul+0xc6>
 8000958:	ea80 0001 	eor.w	r0, r0, r1
 800095c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000960:	4770      	bx	lr
 8000962:	f090 0f00 	teq	r0, #0
 8000966:	bf17      	itett	ne
 8000968:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 800096c:	4608      	moveq	r0, r1
 800096e:	f091 0f00 	teqne	r1, #0
 8000972:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000976:	d014      	beq.n	80009a2 <__aeabi_fmul+0x15e>
 8000978:	ea92 0f0c 	teq	r2, ip
 800097c:	d101      	bne.n	8000982 <__aeabi_fmul+0x13e>
 800097e:	0242      	lsls	r2, r0, #9
 8000980:	d10f      	bne.n	80009a2 <__aeabi_fmul+0x15e>
 8000982:	ea93 0f0c 	teq	r3, ip
 8000986:	d103      	bne.n	8000990 <__aeabi_fmul+0x14c>
 8000988:	024b      	lsls	r3, r1, #9
 800098a:	bf18      	it	ne
 800098c:	4608      	movne	r0, r1
 800098e:	d108      	bne.n	80009a2 <__aeabi_fmul+0x15e>
 8000990:	ea80 0001 	eor.w	r0, r0, r1
 8000994:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000998:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 800099c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009a0:	4770      	bx	lr
 80009a2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009a6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80009aa:	4770      	bx	lr

080009ac <__aeabi_fdiv>:
 80009ac:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80009b0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009b4:	bf1e      	ittt	ne
 80009b6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009ba:	ea92 0f0c 	teqne	r2, ip
 80009be:	ea93 0f0c 	teqne	r3, ip
 80009c2:	d069      	beq.n	8000a98 <__aeabi_fdiv+0xec>
 80009c4:	eba2 0203 	sub.w	r2, r2, r3
 80009c8:	ea80 0c01 	eor.w	ip, r0, r1
 80009cc:	0249      	lsls	r1, r1, #9
 80009ce:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80009d2:	d037      	beq.n	8000a44 <__aeabi_fdiv+0x98>
 80009d4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80009d8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80009dc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80009e0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80009e4:	428b      	cmp	r3, r1
 80009e6:	bf38      	it	cc
 80009e8:	005b      	lslcc	r3, r3, #1
 80009ea:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80009ee:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80009f2:	428b      	cmp	r3, r1
 80009f4:	bf24      	itt	cs
 80009f6:	1a5b      	subcs	r3, r3, r1
 80009f8:	ea40 000c 	orrcs.w	r0, r0, ip
 80009fc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000a00:	bf24      	itt	cs
 8000a02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000a06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000a0e:	bf24      	itt	cs
 8000a10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000a14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000a1c:	bf24      	itt	cs
 8000a1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000a22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a26:	011b      	lsls	r3, r3, #4
 8000a28:	bf18      	it	ne
 8000a2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000a2e:	d1e0      	bne.n	80009f2 <__aeabi_fdiv+0x46>
 8000a30:	2afd      	cmp	r2, #253	; 0xfd
 8000a32:	f63f af50 	bhi.w	80008d6 <__aeabi_fmul+0x92>
 8000a36:	428b      	cmp	r3, r1
 8000a38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a3c:	bf08      	it	eq
 8000a3e:	f020 0001 	biceq.w	r0, r0, #1
 8000a42:	4770      	bx	lr
 8000a44:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000a48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a4c:	327f      	adds	r2, #127	; 0x7f
 8000a4e:	bfc2      	ittt	gt
 8000a50:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a58:	4770      	bxgt	lr
 8000a5a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a5e:	f04f 0300 	mov.w	r3, #0
 8000a62:	3a01      	subs	r2, #1
 8000a64:	e737      	b.n	80008d6 <__aeabi_fmul+0x92>
 8000a66:	f092 0f00 	teq	r2, #0
 8000a6a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000a6e:	bf02      	ittt	eq
 8000a70:	0040      	lsleq	r0, r0, #1
 8000a72:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000a76:	3a01      	subeq	r2, #1
 8000a78:	d0f9      	beq.n	8000a6e <__aeabi_fdiv+0xc2>
 8000a7a:	ea40 000c 	orr.w	r0, r0, ip
 8000a7e:	f093 0f00 	teq	r3, #0
 8000a82:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a86:	bf02      	ittt	eq
 8000a88:	0049      	lsleq	r1, r1, #1
 8000a8a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000a8e:	3b01      	subeq	r3, #1
 8000a90:	d0f9      	beq.n	8000a86 <__aeabi_fdiv+0xda>
 8000a92:	ea41 010c 	orr.w	r1, r1, ip
 8000a96:	e795      	b.n	80009c4 <__aeabi_fdiv+0x18>
 8000a98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000a9c:	ea92 0f0c 	teq	r2, ip
 8000aa0:	d108      	bne.n	8000ab4 <__aeabi_fdiv+0x108>
 8000aa2:	0242      	lsls	r2, r0, #9
 8000aa4:	f47f af7d 	bne.w	80009a2 <__aeabi_fmul+0x15e>
 8000aa8:	ea93 0f0c 	teq	r3, ip
 8000aac:	f47f af70 	bne.w	8000990 <__aeabi_fmul+0x14c>
 8000ab0:	4608      	mov	r0, r1
 8000ab2:	e776      	b.n	80009a2 <__aeabi_fmul+0x15e>
 8000ab4:	ea93 0f0c 	teq	r3, ip
 8000ab8:	d104      	bne.n	8000ac4 <__aeabi_fdiv+0x118>
 8000aba:	024b      	lsls	r3, r1, #9
 8000abc:	f43f af4c 	beq.w	8000958 <__aeabi_fmul+0x114>
 8000ac0:	4608      	mov	r0, r1
 8000ac2:	e76e      	b.n	80009a2 <__aeabi_fmul+0x15e>
 8000ac4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ac8:	bf18      	it	ne
 8000aca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ace:	d1ca      	bne.n	8000a66 <__aeabi_fdiv+0xba>
 8000ad0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ad4:	f47f af5c 	bne.w	8000990 <__aeabi_fmul+0x14c>
 8000ad8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000adc:	f47f af3c 	bne.w	8000958 <__aeabi_fmul+0x114>
 8000ae0:	e75f      	b.n	80009a2 <__aeabi_fmul+0x15e>
 8000ae2:	bf00      	nop

08000ae4 <ToggleLDAC>:
// Подключение заголовочного файла
#include <DAC_AD5322.h>

//--------------------------------------------------------------------------
// Необходим для загрузки значений в ЦАП
void ToggleLDAC() {
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(AD5312_LDAC_GPIO_Port, AD5312_LDAC_Pin, GPIO_PIN_RESET);
 8000ae8:	2200      	movs	r2, #0
 8000aea:	2102      	movs	r1, #2
 8000aec:	4804      	ldr	r0, [pc, #16]	; (8000b00 <ToggleLDAC+0x1c>)
 8000aee:	f003 fbf8 	bl	80042e2 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(AD5312_LDAC_GPIO_Port, AD5312_LDAC_Pin, GPIO_PIN_SET);
 8000af2:	2201      	movs	r2, #1
 8000af4:	2102      	movs	r1, #2
 8000af6:	4802      	ldr	r0, [pc, #8]	; (8000b00 <ToggleLDAC+0x1c>)
 8000af8:	f003 fbf3 	bl	80042e2 <HAL_GPIO_WritePin>
}
 8000afc:	bf00      	nop
 8000afe:	bd80      	pop	{r7, pc}
 8000b00:	40010800 	.word	0x40010800

08000b04 <SendSPI>:
//--------------------------------------------------------------------------
void SendSPI(SPI_HandleTypeDef *pSPI,uint16_t out){
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b082      	sub	sp, #8
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	807b      	strh	r3, [r7, #2]

  	HAL_GPIO_WritePin(AD5312_SYNC_GPIO_Port, AD5312_SYNC_Pin, GPIO_PIN_RESET);
 8000b10:	2200      	movs	r2, #0
 8000b12:	2110      	movs	r1, #16
 8000b14:	4808      	ldr	r0, [pc, #32]	; (8000b38 <SendSPI+0x34>)
 8000b16:	f003 fbe4 	bl	80042e2 <HAL_GPIO_WritePin>

  	// Передача значений в цап
  	//out	= 0b0100000111111111;
  	HAL_SPI_Transmit(pSPI, (uint8_t*)(&out), 1, 1);
 8000b1a:	1cb9      	adds	r1, r7, #2
 8000b1c:	2301      	movs	r3, #1
 8000b1e:	2201      	movs	r2, #1
 8000b20:	6878      	ldr	r0, [r7, #4]
 8000b22:	f005 fd8b 	bl	800663c <HAL_SPI_Transmit>

  	// запепрет передачи CS
  	HAL_GPIO_WritePin(AD5312_SYNC_GPIO_Port, AD5312_SYNC_Pin, GPIO_PIN_SET);
 8000b26:	2201      	movs	r2, #1
 8000b28:	2110      	movs	r1, #16
 8000b2a:	4803      	ldr	r0, [pc, #12]	; (8000b38 <SendSPI+0x34>)
 8000b2c:	f003 fbd9 	bl	80042e2 <HAL_GPIO_WritePin>

}
 8000b30:	bf00      	nop
 8000b32:	3708      	adds	r7, #8
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	40010800 	.word	0x40010800

08000b3c <DAC_AD5322_Ch1>:
//--------------------------------------------------------------------------
// Запуск цифро-аналогового преобразования канала А
void DAC_AD5322_Ch1(SPI_HandleTypeDef *pSPI, uint16_t data_ch1) {
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b086      	sub	sp, #24
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
 8000b44:	460b      	mov	r3, r1
 8000b46:	807b      	strh	r3, [r7, #2]

	if (data_ch1 > 0x0FFF)	data_ch1	= 0x0FFF;
 8000b48:	887b      	ldrh	r3, [r7, #2]
 8000b4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000b4e:	d302      	bcc.n	8000b56 <DAC_AD5322_Ch1+0x1a>
 8000b50:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000b54:	807b      	strh	r3, [r7, #2]

  	uint16_t chan 		= 0;	// bit 15: 0 для канала A, 1 для канала B.
 8000b56:	2300      	movs	r3, #0
 8000b58:	82fb      	strh	r3, [r7, #22]
  	uint16_t bufferVref = 1;	// bit 14: усилитель VREF?
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	82bb      	strh	r3, [r7, #20]
  	uint16_t PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000b5e:	2300      	movs	r3, #0
 8000b60:	827b      	strh	r3, [r7, #18]
  	uint16_t PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes   0  Normal Operation
 8000b62:	2300      	movs	r3, #0
 8000b64:	823b      	strh	r3, [r7, #16]
  	uint16_t out, tv;

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 8000b66:	8afb      	ldrh	r3, [r7, #22]
 8000b68:	03db      	lsls	r3, r3, #15
 8000b6a:	b21a      	sxth	r2, r3
 8000b6c:	8abb      	ldrh	r3, [r7, #20]
 8000b6e:	039b      	lsls	r3, r3, #14
 8000b70:	b21b      	sxth	r3, r3
 8000b72:	4313      	orrs	r3, r2
 8000b74:	b21a      	sxth	r2, r3
 8000b76:	8a7b      	ldrh	r3, [r7, #18]
 8000b78:	035b      	lsls	r3, r3, #13
 8000b7a:	b21b      	sxth	r3, r3
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	b21a      	sxth	r2, r3
 8000b80:	8a3b      	ldrh	r3, [r7, #16]
 8000b82:	031b      	lsls	r3, r3, #12
 8000b84:	b21b      	sxth	r3, r3
 8000b86:	4313      	orrs	r3, r2
 8000b88:	b21b      	sxth	r3, r3
 8000b8a:	81fb      	strh	r3, [r7, #14]
  	out = (tv & 0xF000) | (data_ch1 & 0x0FFF);
 8000b8c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b90:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000b94:	f023 030f 	bic.w	r3, r3, #15
 8000b98:	b21a      	sxth	r2, r3
 8000b9a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000b9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000ba2:	b21b      	sxth	r3, r3
 8000ba4:	4313      	orrs	r3, r2
 8000ba6:	b21b      	sxth	r3, r3
 8000ba8:	81bb      	strh	r3, [r7, #12]
  	SendSPI(pSPI,out);
 8000baa:	89bb      	ldrh	r3, [r7, #12]
 8000bac:	4619      	mov	r1, r3
 8000bae:	6878      	ldr	r0, [r7, #4]
 8000bb0:	f7ff ffa8 	bl	8000b04 <SendSPI>
  	SendSPI(pSPI,out);
 8000bb4:	89bb      	ldrh	r3, [r7, #12]
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	6878      	ldr	r0, [r7, #4]
 8000bba:	f7ff ffa3 	bl	8000b04 <SendSPI>
  	ToggleLDAC();
 8000bbe:	f7ff ff91 	bl	8000ae4 <ToggleLDAC>
}
 8000bc2:	bf00      	nop
 8000bc4:	3718      	adds	r7, #24
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}

08000bca <DAC_AD5322_Ch2>:
//--------------------------------------------------------------------------
// Запуск цифро-аналогового преобразования канала В
void DAC_AD5322_Ch2(SPI_HandleTypeDef *pSPI, uint16_t data_ch2) {
 8000bca:	b580      	push	{r7, lr}
 8000bcc:	b086      	sub	sp, #24
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	6078      	str	r0, [r7, #4]
 8000bd2:	460b      	mov	r3, r1
 8000bd4:	807b      	strh	r3, [r7, #2]

	if (data_ch2 > 0x0FFF)	data_ch2	= 0x0FFF;
 8000bd6:	887b      	ldrh	r3, [r7, #2]
 8000bd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000bdc:	d302      	bcc.n	8000be4 <DAC_AD5322_Ch2+0x1a>
 8000bde:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000be2:	807b      	strh	r3, [r7, #2]

  	uint16_t chan 		= 1;	// bit 15: 0 для канала A, 1 для канала B.
 8000be4:	2301      	movs	r3, #1
 8000be6:	82fb      	strh	r3, [r7, #22]
  	uint16_t bufferVref = 1;	// bit 14: усилитель VREF?
 8000be8:	2301      	movs	r3, #1
 8000bea:	82bb      	strh	r3, [r7, #20]
  	uint16_t PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000bec:	2300      	movs	r3, #0
 8000bee:	827b      	strh	r3, [r7, #18]
  	uint16_t PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes   0  Normal Operation
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	823b      	strh	r3, [r7, #16]
  	uint16_t out, tv;

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 8000bf4:	8afb      	ldrh	r3, [r7, #22]
 8000bf6:	03db      	lsls	r3, r3, #15
 8000bf8:	b21a      	sxth	r2, r3
 8000bfa:	8abb      	ldrh	r3, [r7, #20]
 8000bfc:	039b      	lsls	r3, r3, #14
 8000bfe:	b21b      	sxth	r3, r3
 8000c00:	4313      	orrs	r3, r2
 8000c02:	b21a      	sxth	r2, r3
 8000c04:	8a7b      	ldrh	r3, [r7, #18]
 8000c06:	035b      	lsls	r3, r3, #13
 8000c08:	b21b      	sxth	r3, r3
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	b21a      	sxth	r2, r3
 8000c0e:	8a3b      	ldrh	r3, [r7, #16]
 8000c10:	031b      	lsls	r3, r3, #12
 8000c12:	b21b      	sxth	r3, r3
 8000c14:	4313      	orrs	r3, r2
 8000c16:	b21b      	sxth	r3, r3
 8000c18:	81fb      	strh	r3, [r7, #14]
  	out = (tv & 0xF000) | (data_ch2 & 0x0FFF);
 8000c1a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000c1e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000c22:	f023 030f 	bic.w	r3, r3, #15
 8000c26:	b21a      	sxth	r2, r3
 8000c28:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000c2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000c30:	b21b      	sxth	r3, r3
 8000c32:	4313      	orrs	r3, r2
 8000c34:	b21b      	sxth	r3, r3
 8000c36:	81bb      	strh	r3, [r7, #12]
  	SendSPI(pSPI,out);
 8000c38:	89bb      	ldrh	r3, [r7, #12]
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	6878      	ldr	r0, [r7, #4]
 8000c3e:	f7ff ff61 	bl	8000b04 <SendSPI>
  	SendSPI(pSPI,out);
 8000c42:	89bb      	ldrh	r3, [r7, #12]
 8000c44:	4619      	mov	r1, r3
 8000c46:	6878      	ldr	r0, [r7, #4]
 8000c48:	f7ff ff5c 	bl	8000b04 <SendSPI>
  	ToggleLDAC();
 8000c4c:	f7ff ff4a 	bl	8000ae4 <ToggleLDAC>
}
 8000c50:	bf00      	nop
 8000c52:	3718      	adds	r7, #24
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <DAC_AD5322_Ch1Ch2>:
//--------------------------------------------------------------------------
void DAC_AD5322_Ch1Ch2(SPI_HandleTypeDef *pSPI, uint16_t data_ch1, uint16_t data_ch2) {
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b086      	sub	sp, #24
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
 8000c60:	460b      	mov	r3, r1
 8000c62:	807b      	strh	r3, [r7, #2]
 8000c64:	4613      	mov	r3, r2
 8000c66:	803b      	strh	r3, [r7, #0]

	if (data_ch1 > 0x0FFF)	data_ch1	= 0x0FFF;
 8000c68:	887b      	ldrh	r3, [r7, #2]
 8000c6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000c6e:	d302      	bcc.n	8000c76 <DAC_AD5322_Ch1Ch2+0x1e>
 8000c70:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000c74:	807b      	strh	r3, [r7, #2]
	if (data_ch2 > 0x0FFF)	data_ch2	= 0x0FFF;
 8000c76:	883b      	ldrh	r3, [r7, #0]
 8000c78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000c7c:	d302      	bcc.n	8000c84 <DAC_AD5322_Ch1Ch2+0x2c>
 8000c7e:	f640 73ff 	movw	r3, #4095	; 0xfff
 8000c82:	803b      	strh	r3, [r7, #0]

  	uint16_t chan 		= 0;	// bit 15: 0 для канала A, 1 для канала B.
 8000c84:	2300      	movs	r3, #0
 8000c86:	82fb      	strh	r3, [r7, #22]
  	uint16_t bufferVref = 1;	// bit 14: усилитель VREF?
 8000c88:	2301      	movs	r3, #1
 8000c8a:	82bb      	strh	r3, [r7, #20]
  	uint16_t PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	827b      	strh	r3, [r7, #18]
  	uint16_t PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes    0  Normal Operation
 8000c90:	2300      	movs	r3, #0
 8000c92:	823b      	strh	r3, [r7, #16]
  	uint16_t out, tv;

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 8000c94:	8afb      	ldrh	r3, [r7, #22]
 8000c96:	03db      	lsls	r3, r3, #15
 8000c98:	b21a      	sxth	r2, r3
 8000c9a:	8abb      	ldrh	r3, [r7, #20]
 8000c9c:	039b      	lsls	r3, r3, #14
 8000c9e:	b21b      	sxth	r3, r3
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	b21a      	sxth	r2, r3
 8000ca4:	8a7b      	ldrh	r3, [r7, #18]
 8000ca6:	035b      	lsls	r3, r3, #13
 8000ca8:	b21b      	sxth	r3, r3
 8000caa:	4313      	orrs	r3, r2
 8000cac:	b21a      	sxth	r2, r3
 8000cae:	8a3b      	ldrh	r3, [r7, #16]
 8000cb0:	031b      	lsls	r3, r3, #12
 8000cb2:	b21b      	sxth	r3, r3
 8000cb4:	4313      	orrs	r3, r2
 8000cb6:	b21b      	sxth	r3, r3
 8000cb8:	81fb      	strh	r3, [r7, #14]
	out = (tv & 0xF000) | (data_ch1 & 0x0FFF);
 8000cba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000cbe:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000cc2:	f023 030f 	bic.w	r3, r3, #15
 8000cc6:	b21a      	sxth	r2, r3
 8000cc8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000ccc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000cd0:	b21b      	sxth	r3, r3
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	b21b      	sxth	r3, r3
 8000cd6:	81bb      	strh	r3, [r7, #12]

  	SendSPI(pSPI,out);
 8000cd8:	89bb      	ldrh	r3, [r7, #12]
 8000cda:	4619      	mov	r1, r3
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	f7ff ff11 	bl	8000b04 <SendSPI>
  	SendSPI(pSPI,out);
 8000ce2:	89bb      	ldrh	r3, [r7, #12]
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	6878      	ldr	r0, [r7, #4]
 8000ce8:	f7ff ff0c 	bl	8000b04 <SendSPI>
  	//--------------------------------------------------------------------------
  	chan 		= 1;	// bit 15: 0 для канала A, 1 для канала B.
 8000cec:	2301      	movs	r3, #1
 8000cee:	82fb      	strh	r3, [r7, #22]
  	bufferVref 	= 1;	// bit 14: усилитель VREF?
 8000cf0:	2301      	movs	r3, #1
 8000cf2:	82bb      	strh	r3, [r7, #20]
  	PD1_Mode 	= 0;	// bit 13: PD1/PD0 Operating Modes   0  Normal Operation
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	827b      	strh	r3, [r7, #18]
  	PD0_Mode 	= 0;	// bit 12: PD1/PD0 Operating Modes    0  Normal Operation
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	823b      	strh	r3, [r7, #16]

  	tv	= (chan << 15) | (bufferVref << 14) | (PD1_Mode << 13) | (PD0_Mode << 12);
 8000cfc:	8afb      	ldrh	r3, [r7, #22]
 8000cfe:	03db      	lsls	r3, r3, #15
 8000d00:	b21a      	sxth	r2, r3
 8000d02:	8abb      	ldrh	r3, [r7, #20]
 8000d04:	039b      	lsls	r3, r3, #14
 8000d06:	b21b      	sxth	r3, r3
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	b21a      	sxth	r2, r3
 8000d0c:	8a7b      	ldrh	r3, [r7, #18]
 8000d0e:	035b      	lsls	r3, r3, #13
 8000d10:	b21b      	sxth	r3, r3
 8000d12:	4313      	orrs	r3, r2
 8000d14:	b21a      	sxth	r2, r3
 8000d16:	8a3b      	ldrh	r3, [r7, #16]
 8000d18:	031b      	lsls	r3, r3, #12
 8000d1a:	b21b      	sxth	r3, r3
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	b21b      	sxth	r3, r3
 8000d20:	81fb      	strh	r3, [r7, #14]
  	out = (tv & 0xF000) | (data_ch2 & 0x0FFF);
 8000d22:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000d26:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8000d2a:	f023 030f 	bic.w	r3, r3, #15
 8000d2e:	b21a      	sxth	r2, r3
 8000d30:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000d34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000d38:	b21b      	sxth	r3, r3
 8000d3a:	4313      	orrs	r3, r2
 8000d3c:	b21b      	sxth	r3, r3
 8000d3e:	81bb      	strh	r3, [r7, #12]
  	SendSPI(pSPI,out);
 8000d40:	89bb      	ldrh	r3, [r7, #12]
 8000d42:	4619      	mov	r1, r3
 8000d44:	6878      	ldr	r0, [r7, #4]
 8000d46:	f7ff fedd 	bl	8000b04 <SendSPI>
  	SendSPI(pSPI,out);
 8000d4a:	89bb      	ldrh	r3, [r7, #12]
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	6878      	ldr	r0, [r7, #4]
 8000d50:	f7ff fed8 	bl	8000b04 <SendSPI>
  	ToggleLDAC();
 8000d54:	f7ff fec6 	bl	8000ae4 <ToggleLDAC>
}
 8000d58:	bf00      	nop
 8000d5a:	3718      	adds	r7, #24
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <flash_write_calibTable>:
/*
 * @brief   Write calibration table into flash memory
 * @retval  HAL Status
 */
HAL_StatusTypeDef flash_write_calibTable(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b088      	sub	sp, #32
 8000d64:	af00      	add	r7, sp, #0
    /* Create some variables */
    volatile uint32_t   addr    = FLASH_TABLE_START_ADDR;
 8000d66:	4b45      	ldr	r3, [pc, #276]	; (8000e7c <flash_write_calibTable+0x11c>)
 8000d68:	617b      	str	r3, [r7, #20]
    uint32_t            err     = 0;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	613b      	str	r3, [r7, #16]
    uint32_t            index   = 0;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	61fb      	str	r3, [r7, #28]
    uint8_t             status  = HAL_OK;
 8000d72:	2300      	movs	r3, #0
 8000d74:	76fb      	strb	r3, [r7, #27]

    /* Compare flash and ram content */
    while ( addr < FLASH_TABLE_STOP_ADDR ) {
 8000d76:	e010      	b.n	8000d9a <flash_write_calibTable+0x3a>
        if ( DevNVRAM.data32[index] != *(uint32_t *)addr ) {
 8000d78:	4a41      	ldr	r2, [pc, #260]	; (8000e80 <flash_write_calibTable+0x120>)
 8000d7a:	69fb      	ldr	r3, [r7, #28]
 8000d7c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d002      	beq.n	8000d8e <flash_write_calibTable+0x2e>
            ++err;
 8000d88:	693b      	ldr	r3, [r7, #16]
 8000d8a:	3301      	adds	r3, #1
 8000d8c:	613b      	str	r3, [r7, #16]
        }
        index += 1;
 8000d8e:	69fb      	ldr	r3, [r7, #28]
 8000d90:	3301      	adds	r3, #1
 8000d92:	61fb      	str	r3, [r7, #28]
        addr += 4;
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	3304      	adds	r3, #4
 8000d98:	617b      	str	r3, [r7, #20]
    while ( addr < FLASH_TABLE_STOP_ADDR ) {
 8000d9a:	697b      	ldr	r3, [r7, #20]
 8000d9c:	4a39      	ldr	r2, [pc, #228]	; (8000e84 <flash_write_calibTable+0x124>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d9ea      	bls.n	8000d78 <flash_write_calibTable+0x18>
    }

    /* If there are differencies -> write new data in flash */
    if (err > 0) {
 8000da2:	693b      	ldr	r3, [r7, #16]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d063      	beq.n	8000e70 <flash_write_calibTable+0x110>
        /* Unlock flash */
        if ( HAL_FLASH_Unlock() != HAL_OK ) {
 8000da8:	f002 ff70 	bl	8003c8c <HAL_FLASH_Unlock>
 8000dac:	4603      	mov	r3, r0
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d003      	beq.n	8000dba <flash_write_calibTable+0x5a>
            status = HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
 8000db4:	76fb      	strb	r3, [r7, #27]
            return status;
 8000db6:	7efb      	ldrb	r3, [r7, #27]
 8000db8:	e05b      	b.n	8000e72 <flash_write_calibTable+0x112>
        }

        /* Erase flash */
        FLASH_EraseInitTypeDef EraseInitStruct = {
 8000dba:	463b      	mov	r3, r7
 8000dbc:	2200      	movs	r2, #0
 8000dbe:	601a      	str	r2, [r3, #0]
 8000dc0:	605a      	str	r2, [r3, #4]
 8000dc2:	609a      	str	r2, [r3, #8]
 8000dc4:	60da      	str	r2, [r3, #12]
 8000dc6:	4b2d      	ldr	r3, [pc, #180]	; (8000e7c <flash_write_calibTable+0x11c>)
 8000dc8:	60bb      	str	r3, [r7, #8]
 8000dca:	2301      	movs	r3, #1
 8000dcc:	60fb      	str	r3, [r7, #12]
                .TypeErase      = FLASH_TYPEERASE_PAGES,
                .PageAddress    = FLASH_TABLE_START_ADDR,
                .NbPages        = 1
        };
        if ( HAL_FLASHEx_Erase(&EraseInitStruct, &err) != HAL_OK ) {
 8000dce:	f107 0210 	add.w	r2, r7, #16
 8000dd2:	463b      	mov	r3, r7
 8000dd4:	4611      	mov	r1, r2
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f003 f840 	bl	8003e5c <HAL_FLASHEx_Erase>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d003      	beq.n	8000dea <flash_write_calibTable+0x8a>
            status = HAL_ERROR;
 8000de2:	2301      	movs	r3, #1
 8000de4:	76fb      	strb	r3, [r7, #27]
            return status;
 8000de6:	7efb      	ldrb	r3, [r7, #27]
 8000de8:	e043      	b.n	8000e72 <flash_write_calibTable+0x112>
        }
        if ( err != 0xFFFFFFFF ) {
 8000dea:	693b      	ldr	r3, [r7, #16]
 8000dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000df0:	d003      	beq.n	8000dfa <flash_write_calibTable+0x9a>
            status = HAL_ERROR;
 8000df2:	2301      	movs	r3, #1
 8000df4:	76fb      	strb	r3, [r7, #27]
            return status;
 8000df6:	7efb      	ldrb	r3, [r7, #27]
 8000df8:	e03b      	b.n	8000e72 <flash_write_calibTable+0x112>
        }

        /* Reset variables */
        addr    = FLASH_TABLE_START_ADDR;
 8000dfa:	4b20      	ldr	r3, [pc, #128]	; (8000e7c <flash_write_calibTable+0x11c>)
 8000dfc:	617b      	str	r3, [r7, #20]
        err     = 0;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	613b      	str	r3, [r7, #16]
        index   = 0;
 8000e02:	2300      	movs	r3, #0
 8000e04:	61fb      	str	r3, [r7, #28]
        /* Increase number of rewritings */
        DevNVRAM.sector.NWrite += 1;
 8000e06:	4b1e      	ldr	r3, [pc, #120]	; (8000e80 <flash_write_calibTable+0x120>)
 8000e08:	f8d3 33f8 	ldr.w	r3, [r3, #1016]	; 0x3f8
 8000e0c:	3301      	adds	r3, #1
 8000e0e:	4a1c      	ldr	r2, [pc, #112]	; (8000e80 <flash_write_calibTable+0x120>)
 8000e10:	f8c2 33f8 	str.w	r3, [r2, #1016]	; 0x3f8
        /* Calculate calibration table checksum */
        DevNVRAM.sector.CheckSum = HAL_CRC_Calculate( &hcrc,
 8000e14:	2218      	movs	r2, #24
 8000e16:	491a      	ldr	r1, [pc, #104]	; (8000e80 <flash_write_calibTable+0x120>)
 8000e18:	481b      	ldr	r0, [pc, #108]	; (8000e88 <flash_write_calibTable+0x128>)
 8000e1a:	f002 fe94 	bl	8003b46 <HAL_CRC_Calculate>
 8000e1e:	4603      	mov	r3, r0
 8000e20:	4a17      	ldr	r2, [pc, #92]	; (8000e80 <flash_write_calibTable+0x120>)
 8000e22:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
                                                      (uint32_t*)&DevNVRAM.calibration_table,
                                                      (sizeof(DevNVRAM.calibration_table)/4) );
        /* Write flash */
        while (addr < FLASH_TABLE_STOP_ADDR) {
 8000e26:	e01d      	b.n	8000e64 <flash_write_calibTable+0x104>
            if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, addr, DevNVRAM.data32[index]) != HAL_OK) {
 8000e28:	6979      	ldr	r1, [r7, #20]
 8000e2a:	4a15      	ldr	r2, [pc, #84]	; (8000e80 <flash_write_calibTable+0x120>)
 8000e2c:	69fb      	ldr	r3, [r7, #28]
 8000e2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e32:	461a      	mov	r2, r3
 8000e34:	f04f 0300 	mov.w	r3, #0
 8000e38:	2002      	movs	r0, #2
 8000e3a:	f002 feb7 	bl	8003bac <HAL_FLASH_Program>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d002      	beq.n	8000e4a <flash_write_calibTable+0xea>
                err++;
 8000e44:	693b      	ldr	r3, [r7, #16]
 8000e46:	3301      	adds	r3, #1
 8000e48:	613b      	str	r3, [r7, #16]
            }
            index += 1;
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	61fb      	str	r3, [r7, #28]
            addr += 4;
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	3304      	adds	r3, #4
 8000e54:	617b      	str	r3, [r7, #20]
            /* Wait until flash is busy */
            while ( (FLASH->SR & FLASH_SR_BSY) != 0 )
 8000e56:	bf00      	nop
 8000e58:	4b0c      	ldr	r3, [pc, #48]	; (8000e8c <flash_write_calibTable+0x12c>)
 8000e5a:	68db      	ldr	r3, [r3, #12]
 8000e5c:	f003 0301 	and.w	r3, r3, #1
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d1f9      	bne.n	8000e58 <flash_write_calibTable+0xf8>
        while (addr < FLASH_TABLE_STOP_ADDR) {
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	4a07      	ldr	r2, [pc, #28]	; (8000e84 <flash_write_calibTable+0x124>)
 8000e68:	4293      	cmp	r3, r2
 8000e6a:	d9dd      	bls.n	8000e28 <flash_write_calibTable+0xc8>
                ;
        }
        /* Lock flash */
        HAL_FLASH_Lock();
 8000e6c:	f002 ff34 	bl	8003cd8 <HAL_FLASH_Lock>
    }
    return status;
 8000e70:	7efb      	ldrb	r3, [r7, #27]
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	3720      	adds	r7, #32
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	0801fc00 	.word	0x0801fc00
 8000e80:	200004f4 	.word	0x200004f4
 8000e84:	0801ffff 	.word	0x0801ffff
 8000e88:	200008f4 	.word	0x200008f4
 8000e8c:	40022000 	.word	0x40022000

08000e90 <crete_calibration_table>:
#include <logic_calibration_table.h>
#include <stdlib.h>
#include <math.h>

void crete_calibration_table(Table_t *calibTable)
{ //de
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]

    calibTable->dacValA_m12[0] = 0x159;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	f240 1259 	movw	r2, #345	; 0x159
 8000e9e:	819a      	strh	r2, [r3, #12]
    calibTable->dacValA_m12[1] = 0x182;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	f44f 72c1 	mov.w	r2, #386	; 0x182
 8000ea6:	81da      	strh	r2, [r3, #14]
    calibTable->dacValA_m12[2] = 0x225;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	f240 2225 	movw	r2, #549	; 0x225
 8000eae:	821a      	strh	r2, [r3, #16]
    calibTable->dacValA_m12[3] = 0x309;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	f240 3209 	movw	r2, #777	; 0x309
 8000eb6:	825a      	strh	r2, [r3, #18]
    calibTable->dacValA_m12[4] = 0x3eb;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	f240 32eb 	movw	r2, #1003	; 0x3eb
 8000ebe:	829a      	strh	r2, [r3, #20]
    calibTable->dacValA_m12[5] = 0x4cd;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	f240 42cd 	movw	r2, #1229	; 0x4cd
 8000ec6:	82da      	strh	r2, [r3, #22]
    calibTable->dacValA_m12[6] = 0x5b0;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	f44f 62b6 	mov.w	r2, #1456	; 0x5b0
 8000ece:	831a      	strh	r2, [r3, #24]
    calibTable->dacValA_m12[7] = 0x693;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	f240 6293 	movw	r2, #1683	; 0x693
 8000ed6:	835a      	strh	r2, [r3, #26]
    calibTable->dacValA_m12[8] = 0x777;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	f240 7277 	movw	r2, #1911	; 0x777
 8000ede:	839a      	strh	r2, [r3, #28]
    calibTable->dacValA_m12[9] = 0x861;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	f640 0261 	movw	r2, #2145	; 0x861
 8000ee6:	83da      	strh	r2, [r3, #30]
    calibTable->dacValA_m12[10] = 0x93c;
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	f640 123c 	movw	r2, #2364	; 0x93c
 8000eee:	841a      	strh	r2, [r3, #32]
    calibTable->dacValA_m12[11] = 0xa20;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	f44f 6222 	mov.w	r2, #2592	; 0xa20
 8000ef6:	845a      	strh	r2, [r3, #34]	; 0x22
    calibTable->dacValA_m12[12] = 0xb04;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	f640 3204 	movw	r2, #2820	; 0xb04
 8000efe:	849a      	strh	r2, [r3, #36]	; 0x24
    calibTable->dacValA_m12[13] = 0xbe5;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	f640 32e5 	movw	r2, #3045	; 0xbe5
 8000f06:	84da      	strh	r2, [r3, #38]	; 0x26
    calibTable->dacValA_m12[14] = 0xcc7;
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	f640 42c7 	movw	r2, #3271	; 0xcc7
 8000f0e:	851a      	strh	r2, [r3, #40]	; 0x28
    calibTable->dacValA_m12[15] = 0xda9;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	f640 52a9 	movw	r2, #3497	; 0xda9
 8000f16:	855a      	strh	r2, [r3, #42]	; 0x2a
    calibTable->dacValA_m12[16] = 0xe62;
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	f640 6262 	movw	r2, #3682	; 0xe62
 8000f1e:	859a      	strh	r2, [r3, #44]	; 0x2c
    calibTable->dacValA_m12[17] = 0xe96;
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	f640 6296 	movw	r2, #3734	; 0xe96
 8000f26:	85da      	strh	r2, [r3, #46]	; 0x2e
    calibTable->dacValA_m12[18] = 0xeac;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	f640 62ac 	movw	r2, #3756	; 0xeac
 8000f2e:	861a      	strh	r2, [r3, #48]	; 0x30

    calibTable->dacValB_m12[0] = 0x145;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	f240 1245 	movw	r2, #325	; 0x145
 8000f36:	865a      	strh	r2, [r3, #50]	; 0x32
    calibTable->dacValB_m12[1] = 0x16e;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	f44f 72b7 	mov.w	r2, #366	; 0x16e
 8000f3e:	869a      	strh	r2, [r3, #52]	; 0x34
    calibTable->dacValB_m12[2] = 0x212;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	f240 2212 	movw	r2, #530	; 0x212
 8000f46:	86da      	strh	r2, [r3, #54]	; 0x36
    calibTable->dacValB_m12[3] = 0x2f0;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	f44f 723c 	mov.w	r2, #752	; 0x2f0
 8000f4e:	871a      	strh	r2, [r3, #56]	; 0x38
    calibTable->dacValB_m12[4] = 0x3d2;
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	f240 32d2 	movw	r2, #978	; 0x3d2
 8000f56:	875a      	strh	r2, [r3, #58]	; 0x3a
    calibTable->dacValB_m12[5] = 0x4b4;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	f240 42b4 	movw	r2, #1204	; 0x4b4
 8000f5e:	879a      	strh	r2, [r3, #60]	; 0x3c
    calibTable->dacValB_m12[6] = 0x597;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	f240 5297 	movw	r2, #1431	; 0x597
 8000f66:	87da      	strh	r2, [r3, #62]	; 0x3e
    calibTable->dacValB_m12[7] = 0x67a;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	f240 627a 	movw	r2, #1658	; 0x67a
 8000f6e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    calibTable->dacValB_m12[8] = 0x75e;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	f240 725e 	movw	r2, #1886	; 0x75e
 8000f78:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
    calibTable->dacValB_m12[9] = 0x84a;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	f640 024a 	movw	r2, #2122	; 0x84a
 8000f82:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    calibTable->dacValB_m12[10] = 0x923;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	f640 1223 	movw	r2, #2339	; 0x923
 8000f8c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    calibTable->dacValB_m12[11] = 0xa07;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	f640 2207 	movw	r2, #2567	; 0xa07
 8000f96:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    calibTable->dacValB_m12[12] = 0xae8;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	f640 22e8 	movw	r2, #2792	; 0xae8
 8000fa0:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
    calibTable->dacValB_m12[13] = 0xbcc;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	f640 32cc 	movw	r2, #3020	; 0xbcc
 8000faa:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    calibTable->dacValB_m12[14] = 0xcae;
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	f640 42ae 	movw	r2, #3246	; 0xcae
 8000fb4:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    calibTable->dacValB_m12[15] = 0xd90;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	f44f 6259 	mov.w	r2, #3472	; 0xd90
 8000fbe:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    calibTable->dacValB_m12[16] = 0xe49;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	f640 6249 	movw	r2, #3657	; 0xe49
 8000fc8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    calibTable->dacValB_m12[17] = 0xe7b;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	f640 627b 	movw	r2, #3707	; 0xe7b
 8000fd2:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    calibTable->dacValB_m12[18] = 0xe92;
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	f640 6292 	movw	r2, #3730	; 0xe92
 8000fdc:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    calibTable->dacValA_m27[0] = 0x0;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    calibTable->dacValA_m27[1] = 0x1000;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000fee:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    calibTable->dacValB_m27[0] = 0x0;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    calibTable->dacValB_m27[1] = 0x1000;
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001000:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
}
 8001004:	bf00      	nop
 8001006:	370c      	adds	r7, #12
 8001008:	46bd      	mov	sp, r7
 800100a:	bc80      	pop	{r7}
 800100c:	4770      	bx	lr
	...

08001010 <volt2dgt>:
// Следующий фрагмент кода выводит на экран «10»:
// printf("%f", floor(10.9));

// uint16_t volt2dgt(Table_t *calibTable, int16_t volt){
 uint16_t volt2dgt(Table_t *calibTable, RelState m, uint8_t Ch, int16_t volt)
 {
 8001010:	b590      	push	{r4, r7, lr}
 8001012:	b085      	sub	sp, #20
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
 8001018:	4608      	mov	r0, r1
 800101a:	4611      	mov	r1, r2
 800101c:	461a      	mov	r2, r3
 800101e:	4603      	mov	r3, r0
 8001020:	70fb      	strb	r3, [r7, #3]
 8001022:	460b      	mov	r3, r1
 8001024:	70bb      	strb	r3, [r7, #2]
 8001026:	4613      	mov	r3, r2
 8001028:	803b      	strh	r3, [r7, #0]
     float count=0;
 800102a:	f04f 0300 	mov.w	r3, #0
 800102e:	60fb      	str	r3, [r7, #12]
     uint16_t y=0;
 8001030:	2300      	movs	r3, #0
 8001032:	817b      	strh	r3, [r7, #10]
     uint16_t CodeX = 0;
 8001034:	2300      	movs	r3, #0
 8001036:	813b      	strh	r3, [r7, #8]

     switch (Ch)
 8001038:	78bb      	ldrb	r3, [r7, #2]
 800103a:	2b01      	cmp	r3, #1
 800103c:	d003      	beq.n	8001046 <volt2dgt+0x36>
 800103e:	2b02      	cmp	r3, #2
 8001040:	f000 8112 	beq.w	8001268 <volt2dgt+0x258>
 8001044:	e21e      	b.n	8001484 <volt2dgt+0x474>
     {
     case 1:
         switch (m)
 8001046:	78fb      	ldrb	r3, [r7, #3]
 8001048:	2b00      	cmp	r3, #0
 800104a:	f000 8082 	beq.w	8001152 <volt2dgt+0x142>
 800104e:	2b01      	cmp	r3, #1
 8001050:	f040 8215 	bne.w	800147e <volt2dgt+0x46e>
         {
         case m12:

             // TODO: Нужно ли учитывать Ктр? volt = volt*Ktr
             count = (abs(MIN_VOLT_MODE_12) + abs(MAX_VOLT_MODE_12)) / STEP_CALIBRATE;
 8001054:	4b7e      	ldr	r3, [pc, #504]	; (8001250 <volt2dgt+0x240>)
 8001056:	60fb      	str	r3, [r7, #12]
             y = (floor(
                 (count * abs(MIN_VOLT_MODE_12)) / (abs(MIN_VOLT_MODE_12) + abs(MAX_VOLT_MODE_12)) / abs(MIN_VOLT_MODE_12) * volt + (count * abs(MIN_VOLT_MODE_12)) / (abs(MIN_VOLT_MODE_12) + abs(MAX_VOLT_MODE_12)))); // искомый индекс в массиве!!! найти минимальное значение от него 26.5-->26 через floor
 8001058:	497e      	ldr	r1, [pc, #504]	; (8001254 <volt2dgt+0x244>)
 800105a:	68f8      	ldr	r0, [r7, #12]
 800105c:	f7ff fbf2 	bl	8000844 <__aeabi_fmul>
 8001060:	4603      	mov	r3, r0
 8001062:	497d      	ldr	r1, [pc, #500]	; (8001258 <volt2dgt+0x248>)
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff fca1 	bl	80009ac <__aeabi_fdiv>
 800106a:	4603      	mov	r3, r0
 800106c:	4979      	ldr	r1, [pc, #484]	; (8001254 <volt2dgt+0x244>)
 800106e:	4618      	mov	r0, r3
 8001070:	f7ff fc9c 	bl	80009ac <__aeabi_fdiv>
 8001074:	4603      	mov	r3, r0
 8001076:	461c      	mov	r4, r3
 8001078:	f9b7 3000 	ldrsh.w	r3, [r7]
 800107c:	4618      	mov	r0, r3
 800107e:	f7ff fb8d 	bl	800079c <__aeabi_i2f>
 8001082:	4603      	mov	r3, r0
 8001084:	4619      	mov	r1, r3
 8001086:	4620      	mov	r0, r4
 8001088:	f7ff fbdc 	bl	8000844 <__aeabi_fmul>
 800108c:	4603      	mov	r3, r0
 800108e:	461c      	mov	r4, r3
 8001090:	4970      	ldr	r1, [pc, #448]	; (8001254 <volt2dgt+0x244>)
 8001092:	68f8      	ldr	r0, [r7, #12]
 8001094:	f7ff fbd6 	bl	8000844 <__aeabi_fmul>
 8001098:	4603      	mov	r3, r0
 800109a:	496f      	ldr	r1, [pc, #444]	; (8001258 <volt2dgt+0x248>)
 800109c:	4618      	mov	r0, r3
 800109e:	f7ff fc85 	bl	80009ac <__aeabi_fdiv>
 80010a2:	4603      	mov	r3, r0
 80010a4:	4619      	mov	r1, r3
 80010a6:	4620      	mov	r0, r4
 80010a8:	f7ff fac4 	bl	8000634 <__addsf3>
 80010ac:	4603      	mov	r3, r0
             y = (floor(
 80010ae:	4618      	mov	r0, r3
 80010b0:	f7ff f9ba 	bl	8000428 <__aeabi_f2d>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	4610      	mov	r0, r2
 80010ba:	4619      	mov	r1, r3
 80010bc:	f00b fc28 	bl	800c910 <floor>
 80010c0:	4602      	mov	r2, r0
 80010c2:	460b      	mov	r3, r1
 80010c4:	4610      	mov	r0, r2
 80010c6:	4619      	mov	r1, r3
 80010c8:	f7ff fa8e 	bl	80005e8 <__aeabi_d2uiz>
 80010cc:	4603      	mov	r3, r0
 80010ce:	817b      	strh	r3, [r7, #10]
             CodeX = (((calibTable->dacValA_m12[y + 1 ] - calibTable->dacValA_m12[y]) / (((y + 1 ) * STEP_CALIBRATE) - abs(MIN_VOLT_MODE_12) - ((y ) * STEP_CALIBRATE) - abs(MIN_VOLT_MODE_12)))) * (volt - ((y ) * STEP_CALIBRATE) - abs(MIN_VOLT_MODE_12)) + calibTable->dacValA_m12[y];
 80010d0:	897b      	ldrh	r3, [r7, #10]
 80010d2:	3301      	adds	r3, #1
 80010d4:	687a      	ldr	r2, [r7, #4]
 80010d6:	3304      	adds	r3, #4
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	4413      	add	r3, r2
 80010dc:	889b      	ldrh	r3, [r3, #4]
 80010de:	4619      	mov	r1, r3
 80010e0:	897b      	ldrh	r3, [r7, #10]
 80010e2:	687a      	ldr	r2, [r7, #4]
 80010e4:	3304      	adds	r3, #4
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	4413      	add	r3, r2
 80010ea:	889b      	ldrh	r3, [r3, #4]
 80010ec:	1ac8      	subs	r0, r1, r3
 80010ee:	897b      	ldrh	r3, [r7, #10]
 80010f0:	1c5a      	adds	r2, r3, #1
 80010f2:	4613      	mov	r3, r2
 80010f4:	019b      	lsls	r3, r3, #6
 80010f6:	4413      	add	r3, r2
 80010f8:	011b      	lsls	r3, r3, #4
 80010fa:	f5a3 5212 	sub.w	r2, r3, #9344	; 0x2480
 80010fe:	3a10      	subs	r2, #16
 8001100:	8979      	ldrh	r1, [r7, #10]
 8001102:	460b      	mov	r3, r1
 8001104:	059b      	lsls	r3, r3, #22
 8001106:	1a5b      	subs	r3, r3, r1
 8001108:	019b      	lsls	r3, r3, #6
 800110a:	1a5b      	subs	r3, r3, r1
 800110c:	011b      	lsls	r3, r3, #4
 800110e:	4413      	add	r3, r2
 8001110:	f5a3 5312 	sub.w	r3, r3, #9344	; 0x2480
 8001114:	3b10      	subs	r3, #16
 8001116:	fb90 f3f3 	sdiv	r3, r0, r3
 800111a:	b299      	uxth	r1, r3
 800111c:	f9b7 0000 	ldrsh.w	r0, [r7]
 8001120:	897a      	ldrh	r2, [r7, #10]
 8001122:	4613      	mov	r3, r2
 8001124:	059b      	lsls	r3, r3, #22
 8001126:	1a9b      	subs	r3, r3, r2
 8001128:	019b      	lsls	r3, r3, #6
 800112a:	1a9b      	subs	r3, r3, r2
 800112c:	011b      	lsls	r3, r3, #4
 800112e:	4403      	add	r3, r0
 8001130:	f5a3 5312 	sub.w	r3, r3, #9344	; 0x2480
 8001134:	3b10      	subs	r3, #16
 8001136:	b29b      	uxth	r3, r3
 8001138:	fb03 f301 	mul.w	r3, r3, r1
 800113c:	b29a      	uxth	r2, r3
 800113e:	897b      	ldrh	r3, [r7, #10]
 8001140:	6879      	ldr	r1, [r7, #4]
 8001142:	3304      	adds	r3, #4
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	440b      	add	r3, r1
 8001148:	889b      	ldrh	r3, [r3, #4]
 800114a:	4413      	add	r3, r2
 800114c:	813b      	strh	r3, [r7, #8]
             return CodeX;
 800114e:	893b      	ldrh	r3, [r7, #8]
 8001150:	e199      	b.n	8001486 <volt2dgt+0x476>

             break;
         case m27:

             // TODO: Нужно ли учитывать Ктр? volt = volt*Ktr
             count = (abs(MIN_VOLT_MODE_27) + abs(MAX_VOLT_MODE_27)) / STEP_CALIBRATE;
 8001152:	4b42      	ldr	r3, [pc, #264]	; (800125c <volt2dgt+0x24c>)
 8001154:	60fb      	str	r3, [r7, #12]
             y = (floor(
                 (count * abs(MIN_VOLT_MODE_27)) / (abs(MIN_VOLT_MODE_27) + abs(MAX_VOLT_MODE_27)) / abs(MIN_VOLT_MODE_27) * volt + (count * abs(MIN_VOLT_MODE_27)) / (abs(MIN_VOLT_MODE_27) + abs(MAX_VOLT_MODE_27)))); // искомый индекс в массиве!!! найти минимальное значение от него 26.5-->26 через floor
 8001156:	4942      	ldr	r1, [pc, #264]	; (8001260 <volt2dgt+0x250>)
 8001158:	68f8      	ldr	r0, [r7, #12]
 800115a:	f7ff fb73 	bl	8000844 <__aeabi_fmul>
 800115e:	4603      	mov	r3, r0
 8001160:	4940      	ldr	r1, [pc, #256]	; (8001264 <volt2dgt+0x254>)
 8001162:	4618      	mov	r0, r3
 8001164:	f7ff fc22 	bl	80009ac <__aeabi_fdiv>
 8001168:	4603      	mov	r3, r0
 800116a:	493d      	ldr	r1, [pc, #244]	; (8001260 <volt2dgt+0x250>)
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff fc1d 	bl	80009ac <__aeabi_fdiv>
 8001172:	4603      	mov	r3, r0
 8001174:	461c      	mov	r4, r3
 8001176:	f9b7 3000 	ldrsh.w	r3, [r7]
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff fb0e 	bl	800079c <__aeabi_i2f>
 8001180:	4603      	mov	r3, r0
 8001182:	4619      	mov	r1, r3
 8001184:	4620      	mov	r0, r4
 8001186:	f7ff fb5d 	bl	8000844 <__aeabi_fmul>
 800118a:	4603      	mov	r3, r0
 800118c:	461c      	mov	r4, r3
 800118e:	4934      	ldr	r1, [pc, #208]	; (8001260 <volt2dgt+0x250>)
 8001190:	68f8      	ldr	r0, [r7, #12]
 8001192:	f7ff fb57 	bl	8000844 <__aeabi_fmul>
 8001196:	4603      	mov	r3, r0
 8001198:	4932      	ldr	r1, [pc, #200]	; (8001264 <volt2dgt+0x254>)
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff fc06 	bl	80009ac <__aeabi_fdiv>
 80011a0:	4603      	mov	r3, r0
 80011a2:	4619      	mov	r1, r3
 80011a4:	4620      	mov	r0, r4
 80011a6:	f7ff fa45 	bl	8000634 <__addsf3>
 80011aa:	4603      	mov	r3, r0
             y = (floor(
 80011ac:	4618      	mov	r0, r3
 80011ae:	f7ff f93b 	bl	8000428 <__aeabi_f2d>
 80011b2:	4602      	mov	r2, r0
 80011b4:	460b      	mov	r3, r1
 80011b6:	4610      	mov	r0, r2
 80011b8:	4619      	mov	r1, r3
 80011ba:	f00b fba9 	bl	800c910 <floor>
 80011be:	4602      	mov	r2, r0
 80011c0:	460b      	mov	r3, r1
 80011c2:	4610      	mov	r0, r2
 80011c4:	4619      	mov	r1, r3
 80011c6:	f7ff fa0f 	bl	80005e8 <__aeabi_d2uiz>
 80011ca:	4603      	mov	r3, r0
 80011cc:	817b      	strh	r3, [r7, #10]
             CodeX = (((calibTable->dacValA_m27[y + 1 + 1] - calibTable->dacValA_m27[y]) / (((y + 1 + 1) * STEP_CALIBRATE) - abs(MIN_VOLT_MODE_27) - ((y + 1) * STEP_CALIBRATE) - abs(MIN_VOLT_MODE_27)))) * (volt - ((y + 1) * STEP_CALIBRATE) - abs(MIN_VOLT_MODE_27)) + calibTable->dacValA_m27[y + 1];
 80011ce:	897b      	ldrh	r3, [r7, #10]
 80011d0:	1c9a      	adds	r2, r3, #2
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	322c      	adds	r2, #44	; 0x2c
 80011d6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80011da:	4619      	mov	r1, r3
 80011dc:	897a      	ldrh	r2, [r7, #10]
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	322c      	adds	r2, #44	; 0x2c
 80011e2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80011e6:	1ac8      	subs	r0, r1, r3
 80011e8:	897b      	ldrh	r3, [r7, #10]
 80011ea:	1c9a      	adds	r2, r3, #2
 80011ec:	4613      	mov	r3, r2
 80011ee:	019b      	lsls	r3, r3, #6
 80011f0:	4413      	add	r3, r2
 80011f2:	011b      	lsls	r3, r3, #4
 80011f4:	f5a3 42d2 	sub.w	r2, r3, #26880	; 0x6900
 80011f8:	3a78      	subs	r2, #120	; 0x78
 80011fa:	897b      	ldrh	r3, [r7, #10]
 80011fc:	1c59      	adds	r1, r3, #1
 80011fe:	460b      	mov	r3, r1
 8001200:	059b      	lsls	r3, r3, #22
 8001202:	1a5b      	subs	r3, r3, r1
 8001204:	019b      	lsls	r3, r3, #6
 8001206:	1a5b      	subs	r3, r3, r1
 8001208:	011b      	lsls	r3, r3, #4
 800120a:	4413      	add	r3, r2
 800120c:	f5a3 43d2 	sub.w	r3, r3, #26880	; 0x6900
 8001210:	3b78      	subs	r3, #120	; 0x78
 8001212:	fb90 f3f3 	sdiv	r3, r0, r3
 8001216:	b299      	uxth	r1, r3
 8001218:	f9b7 0000 	ldrsh.w	r0, [r7]
 800121c:	897b      	ldrh	r3, [r7, #10]
 800121e:	1c5a      	adds	r2, r3, #1
 8001220:	4613      	mov	r3, r2
 8001222:	059b      	lsls	r3, r3, #22
 8001224:	1a9b      	subs	r3, r3, r2
 8001226:	019b      	lsls	r3, r3, #6
 8001228:	1a9b      	subs	r3, r3, r2
 800122a:	011b      	lsls	r3, r3, #4
 800122c:	4403      	add	r3, r0
 800122e:	f5a3 43d2 	sub.w	r3, r3, #26880	; 0x6900
 8001232:	3b78      	subs	r3, #120	; 0x78
 8001234:	b29b      	uxth	r3, r3
 8001236:	fb03 f301 	mul.w	r3, r3, r1
 800123a:	b29a      	uxth	r2, r3
 800123c:	897b      	ldrh	r3, [r7, #10]
 800123e:	1c59      	adds	r1, r3, #1
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	312c      	adds	r1, #44	; 0x2c
 8001244:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8001248:	4413      	add	r3, r2
 800124a:	813b      	strh	r3, [r7, #8]
             return CodeX;
 800124c:	893b      	ldrh	r3, [r7, #8]
 800124e:	e11a      	b.n	8001486 <volt2dgt+0x476>
 8001250:	41900000 	.word	0x41900000
 8001254:	46124000 	.word	0x46124000
 8001258:	46924000 	.word	0x46924000
 800125c:	424c0000 	.word	0x424c0000
 8001260:	46d2f000 	.word	0x46d2f000
 8001264:	4752f000 	.word	0x4752f000
             break;
         }
         break;
     case 2:
         switch (m)
 8001268:	78fb      	ldrb	r3, [r7, #3]
 800126a:	2b00      	cmp	r3, #0
 800126c:	f000 8085 	beq.w	800137a <volt2dgt+0x36a>
 8001270:	2b01      	cmp	r3, #1
 8001272:	f040 8106 	bne.w	8001482 <volt2dgt+0x472>
         {
         case m12:

             // TODO: Нужно ли учитывать Ктр? volt = volt*Ktr
             count = (abs(MIN_VOLT_MODE_12) + abs(MAX_VOLT_MODE_12)) / STEP_CALIBRATE;
 8001276:	4b86      	ldr	r3, [pc, #536]	; (8001490 <volt2dgt+0x480>)
 8001278:	60fb      	str	r3, [r7, #12]
             y = (floor(
                 (count * abs(MIN_VOLT_MODE_12)) / (abs(MIN_VOLT_MODE_12) + abs(MAX_VOLT_MODE_12)) / abs(MIN_VOLT_MODE_12) * volt + (count * abs(MIN_VOLT_MODE_12)) / (abs(MIN_VOLT_MODE_12) + abs(MAX_VOLT_MODE_12)))); // искомый индекс в массиве!!! найти минимальное значение от него 26.5-->26 через floor
 800127a:	4986      	ldr	r1, [pc, #536]	; (8001494 <volt2dgt+0x484>)
 800127c:	68f8      	ldr	r0, [r7, #12]
 800127e:	f7ff fae1 	bl	8000844 <__aeabi_fmul>
 8001282:	4603      	mov	r3, r0
 8001284:	4984      	ldr	r1, [pc, #528]	; (8001498 <volt2dgt+0x488>)
 8001286:	4618      	mov	r0, r3
 8001288:	f7ff fb90 	bl	80009ac <__aeabi_fdiv>
 800128c:	4603      	mov	r3, r0
 800128e:	4981      	ldr	r1, [pc, #516]	; (8001494 <volt2dgt+0x484>)
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff fb8b 	bl	80009ac <__aeabi_fdiv>
 8001296:	4603      	mov	r3, r0
 8001298:	461c      	mov	r4, r3
 800129a:	f9b7 3000 	ldrsh.w	r3, [r7]
 800129e:	4618      	mov	r0, r3
 80012a0:	f7ff fa7c 	bl	800079c <__aeabi_i2f>
 80012a4:	4603      	mov	r3, r0
 80012a6:	4619      	mov	r1, r3
 80012a8:	4620      	mov	r0, r4
 80012aa:	f7ff facb 	bl	8000844 <__aeabi_fmul>
 80012ae:	4603      	mov	r3, r0
 80012b0:	461c      	mov	r4, r3
 80012b2:	4978      	ldr	r1, [pc, #480]	; (8001494 <volt2dgt+0x484>)
 80012b4:	68f8      	ldr	r0, [r7, #12]
 80012b6:	f7ff fac5 	bl	8000844 <__aeabi_fmul>
 80012ba:	4603      	mov	r3, r0
 80012bc:	4976      	ldr	r1, [pc, #472]	; (8001498 <volt2dgt+0x488>)
 80012be:	4618      	mov	r0, r3
 80012c0:	f7ff fb74 	bl	80009ac <__aeabi_fdiv>
 80012c4:	4603      	mov	r3, r0
 80012c6:	4619      	mov	r1, r3
 80012c8:	4620      	mov	r0, r4
 80012ca:	f7ff f9b3 	bl	8000634 <__addsf3>
 80012ce:	4603      	mov	r3, r0
             y = (floor(
 80012d0:	4618      	mov	r0, r3
 80012d2:	f7ff f8a9 	bl	8000428 <__aeabi_f2d>
 80012d6:	4602      	mov	r2, r0
 80012d8:	460b      	mov	r3, r1
 80012da:	4610      	mov	r0, r2
 80012dc:	4619      	mov	r1, r3
 80012de:	f00b fb17 	bl	800c910 <floor>
 80012e2:	4602      	mov	r2, r0
 80012e4:	460b      	mov	r3, r1
 80012e6:	4610      	mov	r0, r2
 80012e8:	4619      	mov	r1, r3
 80012ea:	f7ff f97d 	bl	80005e8 <__aeabi_d2uiz>
 80012ee:	4603      	mov	r3, r0
 80012f0:	817b      	strh	r3, [r7, #10]
             CodeX = (((calibTable->dacValB_m12[y + 1 + 1] - calibTable->dacValB_m12[y]) / (((y + 1 + 1) * STEP_CALIBRATE) - abs(MIN_VOLT_MODE_12) - ((y + 1) * STEP_CALIBRATE) - abs(MIN_VOLT_MODE_12)))) * (volt - ((y + 1) * STEP_CALIBRATE) - abs(MIN_VOLT_MODE_12)) + calibTable->dacValB_m12[y + 1];
 80012f2:	897b      	ldrh	r3, [r7, #10]
 80012f4:	3302      	adds	r3, #2
 80012f6:	687a      	ldr	r2, [r7, #4]
 80012f8:	3318      	adds	r3, #24
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	4413      	add	r3, r2
 80012fe:	885b      	ldrh	r3, [r3, #2]
 8001300:	4619      	mov	r1, r3
 8001302:	897b      	ldrh	r3, [r7, #10]
 8001304:	687a      	ldr	r2, [r7, #4]
 8001306:	3318      	adds	r3, #24
 8001308:	005b      	lsls	r3, r3, #1
 800130a:	4413      	add	r3, r2
 800130c:	885b      	ldrh	r3, [r3, #2]
 800130e:	1ac8      	subs	r0, r1, r3
 8001310:	897b      	ldrh	r3, [r7, #10]
 8001312:	1c9a      	adds	r2, r3, #2
 8001314:	4613      	mov	r3, r2
 8001316:	019b      	lsls	r3, r3, #6
 8001318:	4413      	add	r3, r2
 800131a:	011b      	lsls	r3, r3, #4
 800131c:	f5a3 5212 	sub.w	r2, r3, #9344	; 0x2480
 8001320:	3a10      	subs	r2, #16
 8001322:	897b      	ldrh	r3, [r7, #10]
 8001324:	1c59      	adds	r1, r3, #1
 8001326:	460b      	mov	r3, r1
 8001328:	059b      	lsls	r3, r3, #22
 800132a:	1a5b      	subs	r3, r3, r1
 800132c:	019b      	lsls	r3, r3, #6
 800132e:	1a5b      	subs	r3, r3, r1
 8001330:	011b      	lsls	r3, r3, #4
 8001332:	4413      	add	r3, r2
 8001334:	f5a3 5312 	sub.w	r3, r3, #9344	; 0x2480
 8001338:	3b10      	subs	r3, #16
 800133a:	fb90 f3f3 	sdiv	r3, r0, r3
 800133e:	b299      	uxth	r1, r3
 8001340:	f9b7 0000 	ldrsh.w	r0, [r7]
 8001344:	897b      	ldrh	r3, [r7, #10]
 8001346:	1c5a      	adds	r2, r3, #1
 8001348:	4613      	mov	r3, r2
 800134a:	059b      	lsls	r3, r3, #22
 800134c:	1a9b      	subs	r3, r3, r2
 800134e:	019b      	lsls	r3, r3, #6
 8001350:	1a9b      	subs	r3, r3, r2
 8001352:	011b      	lsls	r3, r3, #4
 8001354:	4403      	add	r3, r0
 8001356:	f5a3 5312 	sub.w	r3, r3, #9344	; 0x2480
 800135a:	3b10      	subs	r3, #16
 800135c:	b29b      	uxth	r3, r3
 800135e:	fb03 f301 	mul.w	r3, r3, r1
 8001362:	b29a      	uxth	r2, r3
 8001364:	897b      	ldrh	r3, [r7, #10]
 8001366:	3301      	adds	r3, #1
 8001368:	6879      	ldr	r1, [r7, #4]
 800136a:	3318      	adds	r3, #24
 800136c:	005b      	lsls	r3, r3, #1
 800136e:	440b      	add	r3, r1
 8001370:	885b      	ldrh	r3, [r3, #2]
 8001372:	4413      	add	r3, r2
 8001374:	813b      	strh	r3, [r7, #8]
             return CodeX;
 8001376:	893b      	ldrh	r3, [r7, #8]
 8001378:	e085      	b.n	8001486 <volt2dgt+0x476>
             break;
         case m27:

             // TODO: Нужно ли учитывать Ктр? volt = volt*Ktr
             count = (abs(MIN_VOLT_MODE_27) + abs(MAX_VOLT_MODE_27)) / STEP_CALIBRATE;
 800137a:	4b48      	ldr	r3, [pc, #288]	; (800149c <volt2dgt+0x48c>)
 800137c:	60fb      	str	r3, [r7, #12]
             y = (floor(
                 (count * abs(MIN_VOLT_MODE_27)) / (abs(MIN_VOLT_MODE_27) + abs(MAX_VOLT_MODE_27)) / abs(MIN_VOLT_MODE_27) * volt + (count * abs(MIN_VOLT_MODE_27)) / (abs(MIN_VOLT_MODE_27) + abs(MAX_VOLT_MODE_27)))); // искомый индекс в массиве!!! найти минимальное значение от него 26.5-->26 через floor
 800137e:	4948      	ldr	r1, [pc, #288]	; (80014a0 <volt2dgt+0x490>)
 8001380:	68f8      	ldr	r0, [r7, #12]
 8001382:	f7ff fa5f 	bl	8000844 <__aeabi_fmul>
 8001386:	4603      	mov	r3, r0
 8001388:	4946      	ldr	r1, [pc, #280]	; (80014a4 <volt2dgt+0x494>)
 800138a:	4618      	mov	r0, r3
 800138c:	f7ff fb0e 	bl	80009ac <__aeabi_fdiv>
 8001390:	4603      	mov	r3, r0
 8001392:	4943      	ldr	r1, [pc, #268]	; (80014a0 <volt2dgt+0x490>)
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff fb09 	bl	80009ac <__aeabi_fdiv>
 800139a:	4603      	mov	r3, r0
 800139c:	461c      	mov	r4, r3
 800139e:	f9b7 3000 	ldrsh.w	r3, [r7]
 80013a2:	4618      	mov	r0, r3
 80013a4:	f7ff f9fa 	bl	800079c <__aeabi_i2f>
 80013a8:	4603      	mov	r3, r0
 80013aa:	4619      	mov	r1, r3
 80013ac:	4620      	mov	r0, r4
 80013ae:	f7ff fa49 	bl	8000844 <__aeabi_fmul>
 80013b2:	4603      	mov	r3, r0
 80013b4:	461c      	mov	r4, r3
 80013b6:	493a      	ldr	r1, [pc, #232]	; (80014a0 <volt2dgt+0x490>)
 80013b8:	68f8      	ldr	r0, [r7, #12]
 80013ba:	f7ff fa43 	bl	8000844 <__aeabi_fmul>
 80013be:	4603      	mov	r3, r0
 80013c0:	4938      	ldr	r1, [pc, #224]	; (80014a4 <volt2dgt+0x494>)
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7ff faf2 	bl	80009ac <__aeabi_fdiv>
 80013c8:	4603      	mov	r3, r0
 80013ca:	4619      	mov	r1, r3
 80013cc:	4620      	mov	r0, r4
 80013ce:	f7ff f931 	bl	8000634 <__addsf3>
 80013d2:	4603      	mov	r3, r0
             y = (floor(
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff f827 	bl	8000428 <__aeabi_f2d>
 80013da:	4602      	mov	r2, r0
 80013dc:	460b      	mov	r3, r1
 80013de:	4610      	mov	r0, r2
 80013e0:	4619      	mov	r1, r3
 80013e2:	f00b fa95 	bl	800c910 <floor>
 80013e6:	4602      	mov	r2, r0
 80013e8:	460b      	mov	r3, r1
 80013ea:	4610      	mov	r0, r2
 80013ec:	4619      	mov	r1, r3
 80013ee:	f7ff f8fb 	bl	80005e8 <__aeabi_d2uiz>
 80013f2:	4603      	mov	r3, r0
 80013f4:	817b      	strh	r3, [r7, #10]
             CodeX = (((calibTable->dacValB_m12[y + 1 + 1] - calibTable->dacValB_m12[y]) / (((y + 1 + 1) * STEP_CALIBRATE) - abs(MIN_VOLT_MODE_27) - ((y + 1) * STEP_CALIBRATE) - abs(MIN_VOLT_MODE_27)))) * (volt - ((y + 1) * STEP_CALIBRATE) - abs(MIN_VOLT_MODE_27)) + calibTable->dacValB_m12[y + 1];
 80013f6:	897b      	ldrh	r3, [r7, #10]
 80013f8:	3302      	adds	r3, #2
 80013fa:	687a      	ldr	r2, [r7, #4]
 80013fc:	3318      	adds	r3, #24
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	4413      	add	r3, r2
 8001402:	885b      	ldrh	r3, [r3, #2]
 8001404:	4619      	mov	r1, r3
 8001406:	897b      	ldrh	r3, [r7, #10]
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	3318      	adds	r3, #24
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	4413      	add	r3, r2
 8001410:	885b      	ldrh	r3, [r3, #2]
 8001412:	1ac8      	subs	r0, r1, r3
 8001414:	897b      	ldrh	r3, [r7, #10]
 8001416:	1c9a      	adds	r2, r3, #2
 8001418:	4613      	mov	r3, r2
 800141a:	019b      	lsls	r3, r3, #6
 800141c:	4413      	add	r3, r2
 800141e:	011b      	lsls	r3, r3, #4
 8001420:	f5a3 42d2 	sub.w	r2, r3, #26880	; 0x6900
 8001424:	3a78      	subs	r2, #120	; 0x78
 8001426:	897b      	ldrh	r3, [r7, #10]
 8001428:	1c59      	adds	r1, r3, #1
 800142a:	460b      	mov	r3, r1
 800142c:	059b      	lsls	r3, r3, #22
 800142e:	1a5b      	subs	r3, r3, r1
 8001430:	019b      	lsls	r3, r3, #6
 8001432:	1a5b      	subs	r3, r3, r1
 8001434:	011b      	lsls	r3, r3, #4
 8001436:	4413      	add	r3, r2
 8001438:	f5a3 43d2 	sub.w	r3, r3, #26880	; 0x6900
 800143c:	3b78      	subs	r3, #120	; 0x78
 800143e:	fb90 f3f3 	sdiv	r3, r0, r3
 8001442:	b299      	uxth	r1, r3
 8001444:	f9b7 0000 	ldrsh.w	r0, [r7]
 8001448:	897b      	ldrh	r3, [r7, #10]
 800144a:	1c5a      	adds	r2, r3, #1
 800144c:	4613      	mov	r3, r2
 800144e:	059b      	lsls	r3, r3, #22
 8001450:	1a9b      	subs	r3, r3, r2
 8001452:	019b      	lsls	r3, r3, #6
 8001454:	1a9b      	subs	r3, r3, r2
 8001456:	011b      	lsls	r3, r3, #4
 8001458:	4403      	add	r3, r0
 800145a:	f5a3 43d2 	sub.w	r3, r3, #26880	; 0x6900
 800145e:	3b78      	subs	r3, #120	; 0x78
 8001460:	b29b      	uxth	r3, r3
 8001462:	fb03 f301 	mul.w	r3, r3, r1
 8001466:	b29a      	uxth	r2, r3
 8001468:	897b      	ldrh	r3, [r7, #10]
 800146a:	3301      	adds	r3, #1
 800146c:	6879      	ldr	r1, [r7, #4]
 800146e:	3318      	adds	r3, #24
 8001470:	005b      	lsls	r3, r3, #1
 8001472:	440b      	add	r3, r1
 8001474:	885b      	ldrh	r3, [r3, #2]
 8001476:	4413      	add	r3, r2
 8001478:	813b      	strh	r3, [r7, #8]
             return CodeX;
 800147a:	893b      	ldrh	r3, [r7, #8]
 800147c:	e003      	b.n	8001486 <volt2dgt+0x476>
         break;
 800147e:	bf00      	nop
 8001480:	e000      	b.n	8001484 <volt2dgt+0x474>

             break;
         }

         break;
 8001482:	bf00      	nop
     }
     return CodeX;
 8001484:	893b      	ldrh	r3, [r7, #8]
 }
 8001486:	4618      	mov	r0, r3
 8001488:	3714      	adds	r7, #20
 800148a:	46bd      	mov	sp, r7
 800148c:	bd90      	pop	{r4, r7, pc}
 800148e:	bf00      	nop
 8001490:	41900000 	.word	0x41900000
 8001494:	46124000 	.word	0x46124000
 8001498:	46924000 	.word	0x46924000
 800149c:	424c0000 	.word	0x424c0000
 80014a0:	46d2f000 	.word	0x46d2f000
 80014a4:	4752f000 	.word	0x4752f000

080014a8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80014b0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80014b4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80014b8:	f003 0301 	and.w	r3, r3, #1
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d013      	beq.n	80014e8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80014c0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80014c4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80014c8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d00b      	beq.n	80014e8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80014d0:	e000      	b.n	80014d4 <ITM_SendChar+0x2c>
    {
      __NOP();
 80014d2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80014d4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d0f9      	beq.n	80014d2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80014de:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	b2d2      	uxtb	r2, r2
 80014e6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80014e8:	687b      	ldr	r3, [r7, #4]
}
 80014ea:	4618      	mov	r0, r3
 80014ec:	370c      	adds	r7, #12
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bc80      	pop	{r7}
 80014f2:	4770      	bx	lr

080014f4 <DWT_Init>:
#define SCB_DEMCR   *(volatile unsigned long *)0xE000EDFC

/******************************************************************************/
/* inline func */
__STATIC_INLINE void DWT_Init(void)
{
 80014f4:	b480      	push	{r7}
 80014f6:	af00      	add	r7, sp, #0
	CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // разрешаем использовать счётчик
 80014f8:	4b07      	ldr	r3, [pc, #28]	; (8001518 <DWT_Init+0x24>)
 80014fa:	68db      	ldr	r3, [r3, #12]
 80014fc:	4a06      	ldr	r2, [pc, #24]	; (8001518 <DWT_Init+0x24>)
 80014fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001502:	60d3      	str	r3, [r2, #12]
	DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;   // запускаем счётчик
 8001504:	4b05      	ldr	r3, [pc, #20]	; (800151c <DWT_Init+0x28>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a04      	ldr	r2, [pc, #16]	; (800151c <DWT_Init+0x28>)
 800150a:	f043 0301 	orr.w	r3, r3, #1
 800150e:	6013      	str	r3, [r2, #0]
}
 8001510:	bf00      	nop
 8001512:	46bd      	mov	sp, r7
 8001514:	bc80      	pop	{r7}
 8001516:	4770      	bx	lr
 8001518:	e000edf0 	.word	0xe000edf0
 800151c:	e0001000 	.word	0xe0001000

08001520 <_write>:
static void MX_CRC_Init(void);
/* USER CODE BEGIN PFP */
//**************************************************************************
#if DEBUG_SWO
int _write(int32_t file, uint8_t *ptr, int32_t len)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af00      	add	r7, sp, #0
 8001526:	60f8      	str	r0, [r7, #12]
 8001528:	60b9      	str	r1, [r7, #8]
 800152a:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++)
 800152c:	2300      	movs	r3, #0
 800152e:	617b      	str	r3, [r7, #20]
 8001530:	e009      	b.n	8001546 <_write+0x26>
	{
		ITM_SendChar(*ptr++);
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	1c5a      	adds	r2, r3, #1
 8001536:	60ba      	str	r2, [r7, #8]
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff ffb4 	bl	80014a8 <ITM_SendChar>
	for (int i = 0; i < len; i++)
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	3301      	adds	r3, #1
 8001544:	617b      	str	r3, [r7, #20]
 8001546:	697a      	ldr	r2, [r7, #20]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	429a      	cmp	r2, r3
 800154c:	dbf1      	blt.n	8001532 <_write+0x12>
	}
	return len;
 800154e:	687b      	ldr	r3, [r7, #4]
}
 8001550:	4618      	mov	r0, r3
 8001552:	3718      	adds	r7, #24
 8001554:	46bd      	mov	sp, r7
 8001556:	bd80      	pop	{r7, pc}

08001558 <SetDacA>:
//}
//--------------------------------------------------------------------------
// Новая реализация. для приема значений в напряжениях, с поиском по структуре DevNVRAM выгруженной из памяти.
//TODO: Установка цап реализованно только для канала A и режима m12. Нужно переписать с учетом режима работы. режим работы определяет какую таблицу использовать.
void SetDacA(int16_t va,RelState m)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	4603      	mov	r3, r0
 8001560:	460a      	mov	r2, r1
 8001562:	80fb      	strh	r3, [r7, #6]
 8001564:	4613      	mov	r3, r2
 8001566:	717b      	strb	r3, [r7, #5]
	VDAC_A = volt2dgt(&(DevNVRAM.calibration_table), m ,1, va);
 8001568:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800156c:	7979      	ldrb	r1, [r7, #5]
 800156e:	2201      	movs	r2, #1
 8001570:	4808      	ldr	r0, [pc, #32]	; (8001594 <SetDacA+0x3c>)
 8001572:	f7ff fd4d 	bl	8001010 <volt2dgt>
 8001576:	4603      	mov	r3, r0
 8001578:	461a      	mov	r2, r3
 800157a:	4b07      	ldr	r3, [pc, #28]	; (8001598 <SetDacA+0x40>)
 800157c:	801a      	strh	r2, [r3, #0]
	DAC_AD5322_Ch1(&hspi1, VDAC_A);
 800157e:	4b06      	ldr	r3, [pc, #24]	; (8001598 <SetDacA+0x40>)
 8001580:	881b      	ldrh	r3, [r3, #0]
 8001582:	4619      	mov	r1, r3
 8001584:	4805      	ldr	r0, [pc, #20]	; (800159c <SetDacA+0x44>)
 8001586:	f7ff fad9 	bl	8000b3c <DAC_AD5322_Ch1>
}
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	200004f4 	.word	0x200004f4
 8001598:	20000256 	.word	0x20000256
 800159c:	20000974 	.word	0x20000974

080015a0 <SetDacB>:
void SetDacB(int16_t vb, RelState m) //BUG: Не работает. Установка цап реализованно только для канала A и режима m12. Нужно переписать с учетом режима работы. режим работы определяет какую таблицу использовать.
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	4603      	mov	r3, r0
 80015a8:	460a      	mov	r2, r1
 80015aa:	80fb      	strh	r3, [r7, #6]
 80015ac:	4613      	mov	r3, r2
 80015ae:	717b      	strb	r3, [r7, #5]
	VDAC_B = volt2dgt(&(DevNVRAM.calibration_table),m, 2, vb);
 80015b0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015b4:	7979      	ldrb	r1, [r7, #5]
 80015b6:	2202      	movs	r2, #2
 80015b8:	4808      	ldr	r0, [pc, #32]	; (80015dc <SetDacB+0x3c>)
 80015ba:	f7ff fd29 	bl	8001010 <volt2dgt>
 80015be:	4603      	mov	r3, r0
 80015c0:	461a      	mov	r2, r3
 80015c2:	4b07      	ldr	r3, [pc, #28]	; (80015e0 <SetDacB+0x40>)
 80015c4:	801a      	strh	r2, [r3, #0]
	DAC_AD5322_Ch2(&hspi1, VDAC_B);
 80015c6:	4b06      	ldr	r3, [pc, #24]	; (80015e0 <SetDacB+0x40>)
 80015c8:	881b      	ldrh	r3, [r3, #0]
 80015ca:	4619      	mov	r1, r3
 80015cc:	4805      	ldr	r0, [pc, #20]	; (80015e4 <SetDacB+0x44>)
 80015ce:	f7ff fafc 	bl	8000bca <DAC_AD5322_Ch2>
}
 80015d2:	bf00      	nop
 80015d4:	3708      	adds	r7, #8
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	200004f4 	.word	0x200004f4
 80015e0:	20000258 	.word	0x20000258
 80015e4:	20000974 	.word	0x20000974

080015e8 <SetAllDAC>:
void SetAllDAC()
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
	DAC_AD5322_Ch1Ch2(&hspi1, VDAC_A, VDAC_B);
 80015ec:	4b04      	ldr	r3, [pc, #16]	; (8001600 <SetAllDAC+0x18>)
 80015ee:	881b      	ldrh	r3, [r3, #0]
 80015f0:	4a04      	ldr	r2, [pc, #16]	; (8001604 <SetAllDAC+0x1c>)
 80015f2:	8812      	ldrh	r2, [r2, #0]
 80015f4:	4619      	mov	r1, r3
 80015f6:	4804      	ldr	r0, [pc, #16]	; (8001608 <SetAllDAC+0x20>)
 80015f8:	f7ff fb2e 	bl	8000c58 <DAC_AD5322_Ch1Ch2>
}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000256 	.word	0x20000256
 8001604:	20000258 	.word	0x20000258
 8001608:	20000974 	.word	0x20000974

0800160c <GetDacA>:
uint16_t GetDacA()
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
	return VDAC_A;
 8001610:	4b02      	ldr	r3, [pc, #8]	; (800161c <GetDacA+0x10>)
 8001612:	881b      	ldrh	r3, [r3, #0]
}
 8001614:	4618      	mov	r0, r3
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr
 800161c:	20000256 	.word	0x20000256

08001620 <GetDacB>:
uint16_t GetDacB()
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
	return VDAC_B;
 8001624:	4b02      	ldr	r3, [pc, #8]	; (8001630 <GetDacB+0x10>)
 8001626:	881b      	ldrh	r3, [r3, #0]
}
 8001628:	4618      	mov	r0, r3
 800162a:	46bd      	mov	sp, r7
 800162c:	bc80      	pop	{r7}
 800162e:	4770      	bx	lr
 8001630:	20000258 	.word	0x20000258

08001634 <GetBtnRunState>:

uint8_t btn3_long_rd = 0;
uint8_t btn3_short_rd = 0;
//--------------------------------------------------------------------------
uint8_t GetBtnRunState()
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	if (btn1_short_rd == 0x00 && btn1_long_rd == 0x00)
 8001638:	4b1d      	ldr	r3, [pc, #116]	; (80016b0 <GetBtnRunState+0x7c>)
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	2b00      	cmp	r3, #0
 800163e:	d10b      	bne.n	8001658 <GetBtnRunState+0x24>
 8001640:	4b1c      	ldr	r3, [pc, #112]	; (80016b4 <GetBtnRunState+0x80>)
 8001642:	781b      	ldrb	r3, [r3, #0]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d107      	bne.n	8001658 <GetBtnRunState+0x24>
	{
		btn1_long_rd = 0;
 8001648:	4b1a      	ldr	r3, [pc, #104]	; (80016b4 <GetBtnRunState+0x80>)
 800164a:	2200      	movs	r2, #0
 800164c:	701a      	strb	r2, [r3, #0]
		btn1_short_rd = 0;
 800164e:	4b18      	ldr	r3, [pc, #96]	; (80016b0 <GetBtnRunState+0x7c>)
 8001650:	2200      	movs	r2, #0
 8001652:	701a      	strb	r2, [r3, #0]
		return 0x00;
 8001654:	2300      	movs	r3, #0
 8001656:	e026      	b.n	80016a6 <GetBtnRunState+0x72>
	}
	if (btn1_short_rd == 0x01 && btn1_long_rd == 0x00)
 8001658:	4b15      	ldr	r3, [pc, #84]	; (80016b0 <GetBtnRunState+0x7c>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b01      	cmp	r3, #1
 800165e:	d10b      	bne.n	8001678 <GetBtnRunState+0x44>
 8001660:	4b14      	ldr	r3, [pc, #80]	; (80016b4 <GetBtnRunState+0x80>)
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d107      	bne.n	8001678 <GetBtnRunState+0x44>
	{
		btn1_long_rd = 0;
 8001668:	4b12      	ldr	r3, [pc, #72]	; (80016b4 <GetBtnRunState+0x80>)
 800166a:	2200      	movs	r2, #0
 800166c:	701a      	strb	r2, [r3, #0]
		btn1_short_rd = 0;
 800166e:	4b10      	ldr	r3, [pc, #64]	; (80016b0 <GetBtnRunState+0x7c>)
 8001670:	2200      	movs	r2, #0
 8001672:	701a      	strb	r2, [r3, #0]
		return 0x01;
 8001674:	2301      	movs	r3, #1
 8001676:	e016      	b.n	80016a6 <GetBtnRunState+0x72>
	}
	if (btn1_short_rd == 0x00 && btn1_long_rd == 0x01)
 8001678:	4b0d      	ldr	r3, [pc, #52]	; (80016b0 <GetBtnRunState+0x7c>)
 800167a:	781b      	ldrb	r3, [r3, #0]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d10b      	bne.n	8001698 <GetBtnRunState+0x64>
 8001680:	4b0c      	ldr	r3, [pc, #48]	; (80016b4 <GetBtnRunState+0x80>)
 8001682:	781b      	ldrb	r3, [r3, #0]
 8001684:	2b01      	cmp	r3, #1
 8001686:	d107      	bne.n	8001698 <GetBtnRunState+0x64>
	{
		btn1_long_rd = 0;
 8001688:	4b0a      	ldr	r3, [pc, #40]	; (80016b4 <GetBtnRunState+0x80>)
 800168a:	2200      	movs	r2, #0
 800168c:	701a      	strb	r2, [r3, #0]
		btn1_short_rd = 0;
 800168e:	4b08      	ldr	r3, [pc, #32]	; (80016b0 <GetBtnRunState+0x7c>)
 8001690:	2200      	movs	r2, #0
 8001692:	701a      	strb	r2, [r3, #0]
		return 0x02;
 8001694:	2302      	movs	r3, #2
 8001696:	e006      	b.n	80016a6 <GetBtnRunState+0x72>
	}

	btn1_long_rd = 0;
 8001698:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <GetBtnRunState+0x80>)
 800169a:	2200      	movs	r2, #0
 800169c:	701a      	strb	r2, [r3, #0]
	btn1_short_rd = 0;
 800169e:	4b04      	ldr	r3, [pc, #16]	; (80016b0 <GetBtnRunState+0x7c>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	701a      	strb	r2, [r3, #0]

	//	if (short_state1 == 0x00 && long_state1 == 0x00)	return 0x00;
	//	if (short_state1 == 0x01 && long_state1 == 0x00)	return 0x01;
	//	if (short_state1 == 0x00 && long_state1 == 0x01)	return 0x02;
	return 0x00;
 80016a4:	2300      	movs	r3, #0
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bc80      	pop	{r7}
 80016ac:	4770      	bx	lr
 80016ae:	bf00      	nop
 80016b0:	20000261 	.word	0x20000261
 80016b4:	20000260 	.word	0x20000260

080016b8 <GetBtnUpState>:
//--------------------------------------------------------------------------
uint8_t GetBtnUpState()
{
 80016b8:	b480      	push	{r7}
 80016ba:	af00      	add	r7, sp, #0
	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	if (btn2_short_rd == 0x00 && btn2_long_rd == 0x00)
 80016bc:	4b1d      	ldr	r3, [pc, #116]	; (8001734 <GetBtnUpState+0x7c>)
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d10b      	bne.n	80016dc <GetBtnUpState+0x24>
 80016c4:	4b1c      	ldr	r3, [pc, #112]	; (8001738 <GetBtnUpState+0x80>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d107      	bne.n	80016dc <GetBtnUpState+0x24>
	{
		btn2_long_rd = 0;
 80016cc:	4b1a      	ldr	r3, [pc, #104]	; (8001738 <GetBtnUpState+0x80>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	701a      	strb	r2, [r3, #0]
		btn2_short_rd = 0;
 80016d2:	4b18      	ldr	r3, [pc, #96]	; (8001734 <GetBtnUpState+0x7c>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	701a      	strb	r2, [r3, #0]
		return 0x00;
 80016d8:	2300      	movs	r3, #0
 80016da:	e026      	b.n	800172a <GetBtnUpState+0x72>
	}
	if (btn2_short_rd == 0x01 && btn2_long_rd == 0x00)
 80016dc:	4b15      	ldr	r3, [pc, #84]	; (8001734 <GetBtnUpState+0x7c>)
 80016de:	781b      	ldrb	r3, [r3, #0]
 80016e0:	2b01      	cmp	r3, #1
 80016e2:	d10b      	bne.n	80016fc <GetBtnUpState+0x44>
 80016e4:	4b14      	ldr	r3, [pc, #80]	; (8001738 <GetBtnUpState+0x80>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d107      	bne.n	80016fc <GetBtnUpState+0x44>
	{
		btn2_long_rd = 0;
 80016ec:	4b12      	ldr	r3, [pc, #72]	; (8001738 <GetBtnUpState+0x80>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	701a      	strb	r2, [r3, #0]
		btn2_short_rd = 0;
 80016f2:	4b10      	ldr	r3, [pc, #64]	; (8001734 <GetBtnUpState+0x7c>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	701a      	strb	r2, [r3, #0]
		return 0x01;
 80016f8:	2301      	movs	r3, #1
 80016fa:	e016      	b.n	800172a <GetBtnUpState+0x72>
	}
	if (btn2_short_rd == 0x00 && btn2_long_rd == 0x01)
 80016fc:	4b0d      	ldr	r3, [pc, #52]	; (8001734 <GetBtnUpState+0x7c>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d10b      	bne.n	800171c <GetBtnUpState+0x64>
 8001704:	4b0c      	ldr	r3, [pc, #48]	; (8001738 <GetBtnUpState+0x80>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	2b01      	cmp	r3, #1
 800170a:	d107      	bne.n	800171c <GetBtnUpState+0x64>
	{
		btn2_long_rd = 0;
 800170c:	4b0a      	ldr	r3, [pc, #40]	; (8001738 <GetBtnUpState+0x80>)
 800170e:	2200      	movs	r2, #0
 8001710:	701a      	strb	r2, [r3, #0]
		btn2_short_rd = 0;
 8001712:	4b08      	ldr	r3, [pc, #32]	; (8001734 <GetBtnUpState+0x7c>)
 8001714:	2200      	movs	r2, #0
 8001716:	701a      	strb	r2, [r3, #0]
		return 0x02;
 8001718:	2302      	movs	r3, #2
 800171a:	e006      	b.n	800172a <GetBtnUpState+0x72>
	}

	btn2_long_rd = 0;
 800171c:	4b06      	ldr	r3, [pc, #24]	; (8001738 <GetBtnUpState+0x80>)
 800171e:	2200      	movs	r2, #0
 8001720:	701a      	strb	r2, [r3, #0]
	btn2_short_rd = 0;
 8001722:	4b04      	ldr	r3, [pc, #16]	; (8001734 <GetBtnUpState+0x7c>)
 8001724:	2200      	movs	r2, #0
 8001726:	701a      	strb	r2, [r3, #0]
	//	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	//	if (short_state2 == 0x00 && long_state2 == 0x00)	return 0x00;
	//	if (short_state2 == 0x01 && long_state2 == 0x00)	return 0x01;
	//	if (short_state2 == 0x00 && long_state2 == 0x01)	return 0x02;
	return 0x00;
 8001728:	2300      	movs	r3, #0
}
 800172a:	4618      	mov	r0, r3
 800172c:	46bd      	mov	sp, r7
 800172e:	bc80      	pop	{r7}
 8001730:	4770      	bx	lr
 8001732:	bf00      	nop
 8001734:	20000269 	.word	0x20000269
 8001738:	20000268 	.word	0x20000268

0800173c <GetBtnDownState>:
//--------------------------------------------------------------------------
uint8_t GetBtnDownState()
{
 800173c:	b480      	push	{r7}
 800173e:	af00      	add	r7, sp, #0
	// 0x00 - не нажата; 0x01 - короткое нажатие; 0x02 - длительное нажатие
	if (btn3_short_rd == 0x00 && btn3_long_rd == 0x00)
 8001740:	4b1d      	ldr	r3, [pc, #116]	; (80017b8 <GetBtnDownState+0x7c>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d10b      	bne.n	8001760 <GetBtnDownState+0x24>
 8001748:	4b1c      	ldr	r3, [pc, #112]	; (80017bc <GetBtnDownState+0x80>)
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d107      	bne.n	8001760 <GetBtnDownState+0x24>
	{
		btn3_long_rd = 0;
 8001750:	4b1a      	ldr	r3, [pc, #104]	; (80017bc <GetBtnDownState+0x80>)
 8001752:	2200      	movs	r2, #0
 8001754:	701a      	strb	r2, [r3, #0]
		btn3_short_rd = 0;
 8001756:	4b18      	ldr	r3, [pc, #96]	; (80017b8 <GetBtnDownState+0x7c>)
 8001758:	2200      	movs	r2, #0
 800175a:	701a      	strb	r2, [r3, #0]
		return 0x00;
 800175c:	2300      	movs	r3, #0
 800175e:	e026      	b.n	80017ae <GetBtnDownState+0x72>
	}
	if (btn3_short_rd == 0x01 && btn3_long_rd == 0x00)
 8001760:	4b15      	ldr	r3, [pc, #84]	; (80017b8 <GetBtnDownState+0x7c>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	2b01      	cmp	r3, #1
 8001766:	d10b      	bne.n	8001780 <GetBtnDownState+0x44>
 8001768:	4b14      	ldr	r3, [pc, #80]	; (80017bc <GetBtnDownState+0x80>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	2b00      	cmp	r3, #0
 800176e:	d107      	bne.n	8001780 <GetBtnDownState+0x44>
	{
		btn3_long_rd = 0;
 8001770:	4b12      	ldr	r3, [pc, #72]	; (80017bc <GetBtnDownState+0x80>)
 8001772:	2200      	movs	r2, #0
 8001774:	701a      	strb	r2, [r3, #0]
		btn3_short_rd = 0;
 8001776:	4b10      	ldr	r3, [pc, #64]	; (80017b8 <GetBtnDownState+0x7c>)
 8001778:	2200      	movs	r2, #0
 800177a:	701a      	strb	r2, [r3, #0]
		return 0x01;
 800177c:	2301      	movs	r3, #1
 800177e:	e016      	b.n	80017ae <GetBtnDownState+0x72>
	}
	if (btn3_short_rd == 0x00 && btn3_long_rd == 0x01)
 8001780:	4b0d      	ldr	r3, [pc, #52]	; (80017b8 <GetBtnDownState+0x7c>)
 8001782:	781b      	ldrb	r3, [r3, #0]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d10b      	bne.n	80017a0 <GetBtnDownState+0x64>
 8001788:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <GetBtnDownState+0x80>)
 800178a:	781b      	ldrb	r3, [r3, #0]
 800178c:	2b01      	cmp	r3, #1
 800178e:	d107      	bne.n	80017a0 <GetBtnDownState+0x64>
	{
		btn3_long_rd = 0;
 8001790:	4b0a      	ldr	r3, [pc, #40]	; (80017bc <GetBtnDownState+0x80>)
 8001792:	2200      	movs	r2, #0
 8001794:	701a      	strb	r2, [r3, #0]
		btn3_short_rd = 0;
 8001796:	4b08      	ldr	r3, [pc, #32]	; (80017b8 <GetBtnDownState+0x7c>)
 8001798:	2200      	movs	r2, #0
 800179a:	701a      	strb	r2, [r3, #0]
		return 0x02;
 800179c:	2302      	movs	r3, #2
 800179e:	e006      	b.n	80017ae <GetBtnDownState+0x72>
	}

	btn3_long_rd = 0;
 80017a0:	4b06      	ldr	r3, [pc, #24]	; (80017bc <GetBtnDownState+0x80>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	701a      	strb	r2, [r3, #0]
	btn3_short_rd = 0;
 80017a6:	4b04      	ldr	r3, [pc, #16]	; (80017b8 <GetBtnDownState+0x7c>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	701a      	strb	r2, [r3, #0]
	//	if (short_state3 == 0x00 && long_state3 == 0x00)	return 0x00;
	//	if (short_state3 == 0x01 && long_state3 == 0x00)	return 0x01;
	//	if (short_state3 == 0x00 && long_state3 == 0x01)	return 0x02;
	return 0x00;
 80017ac:	2300      	movs	r3, #0
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bc80      	pop	{r7}
 80017b4:	4770      	bx	lr
 80017b6:	bf00      	nop
 80017b8:	20000271 	.word	0x20000271
 80017bc:	20000270 	.word	0x20000270

080017c0 <EnableTIM3_PB4>:
// char trans2_str[64] = {
// 	0,
// };
//--------------------------------------------------------------------------
void EnableTIM3_PB4()
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
	timWork = 1;
 80017c4:	4b03      	ldr	r3, [pc, #12]	; (80017d4 <EnableTIM3_PB4+0x14>)
 80017c6:	2201      	movs	r2, #1
 80017c8:	701a      	strb	r2, [r3, #0]
}
 80017ca:	bf00      	nop
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bc80      	pop	{r7}
 80017d0:	4770      	bx	lr
 80017d2:	bf00      	nop
 80017d4:	20000272 	.word	0x20000272

080017d8 <GetTIM3>:
uint16_t GetTIM3()
{
 80017d8:	b480      	push	{r7}
 80017da:	af00      	add	r7, sp, #0
	return g_vTIM3_PB4;
 80017dc:	4b03      	ldr	r3, [pc, #12]	; (80017ec <GetTIM3+0x14>)
 80017de:	881b      	ldrh	r3, [r3, #0]
 80017e0:	b29b      	uxth	r3, r3
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	46bd      	mov	sp, r7
 80017e6:	bc80      	pop	{r7}
 80017e8:	4770      	bx	lr
 80017ea:	bf00      	nop
 80017ec:	20000274 	.word	0x20000274

080017f0 <resValTIM3_PB4>:
void resValTIM3_PB4()
{
 80017f0:	b480      	push	{r7}
 80017f2:	af00      	add	r7, sp, #0
	g_vTIM3_PB4 = 0;
 80017f4:	4b03      	ldr	r3, [pc, #12]	; (8001804 <resValTIM3_PB4+0x14>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	801a      	strh	r2, [r3, #0]
}
 80017fa:	bf00      	nop
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bc80      	pop	{r7}
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	20000274 	.word	0x20000274

08001808 <EnableTIM4_PB6>:
//--------------------------------------------------------------------------
void EnableTIM4_PB6()
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
	timWork = 0;
 800180c:	4b03      	ldr	r3, [pc, #12]	; (800181c <EnableTIM4_PB6+0x14>)
 800180e:	2200      	movs	r2, #0
 8001810:	701a      	strb	r2, [r3, #0]
}
 8001812:	bf00      	nop
 8001814:	46bd      	mov	sp, r7
 8001816:	bc80      	pop	{r7}
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	20000272 	.word	0x20000272

08001820 <GetTIM4>:
uint16_t GetTIM4()
{
 8001820:	b480      	push	{r7}
 8001822:	af00      	add	r7, sp, #0
	return g_vTIM4_PB6;
 8001824:	4b03      	ldr	r3, [pc, #12]	; (8001834 <GetTIM4+0x14>)
 8001826:	881b      	ldrh	r3, [r3, #0]
 8001828:	b29b      	uxth	r3, r3
}
 800182a:	4618      	mov	r0, r3
 800182c:	46bd      	mov	sp, r7
 800182e:	bc80      	pop	{r7}
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	20000276 	.word	0x20000276

08001838 <resValTIM4_PB6>:
void resValTIM4_PB6()
{
 8001838:	b480      	push	{r7}
 800183a:	af00      	add	r7, sp, #0
	g_vTIM4_PB6 = 0;
 800183c:	4b03      	ldr	r3, [pc, #12]	; (800184c <resValTIM4_PB6+0x14>)
 800183e:	2200      	movs	r2, #0
 8001840:	801a      	strh	r2, [r3, #0]
}
 8001842:	bf00      	nop
 8001844:	46bd      	mov	sp, r7
 8001846:	bc80      	pop	{r7}
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	20000276 	.word	0x20000276

08001850 <HAL_TIM_IC_CaptureCallback>:
//--------------------------------------------------------------------------
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b086      	sub	sp, #24
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
	uint16_t periodTIM3, pulseWidthTIM3, periodTIM4, pulseWidthTIM4;

	if (timWork)
 8001858:	4b2b      	ldr	r3, [pc, #172]	; (8001908 <HAL_TIM_IC_CaptureCallback+0xb8>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	b2db      	uxtb	r3, r3
 800185e:	2b00      	cmp	r3, #0
 8001860:	d027      	beq.n	80018b2 <HAL_TIM_IC_CaptureCallback+0x62>
	{
		if (htim->Instance == TIM3)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4a29      	ldr	r2, [pc, #164]	; (800190c <HAL_TIM_IC_CaptureCallback+0xbc>)
 8001868:	4293      	cmp	r3, r2
 800186a:	d149      	bne.n	8001900 <HAL_TIM_IC_CaptureCallback+0xb0>
		{
			if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	7f1b      	ldrb	r3, [r3, #28]
 8001870:	2b01      	cmp	r3, #1
 8001872:	d145      	bne.n	8001900 <HAL_TIM_IC_CaptureCallback+0xb0>
			{
				periodTIM3 = HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 8001874:	2100      	movs	r1, #0
 8001876:	4826      	ldr	r0, [pc, #152]	; (8001910 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8001878:	f005 fbb4 	bl	8006fe4 <HAL_TIM_ReadCapturedValue>
 800187c:	4603      	mov	r3, r0
 800187e:	823b      	strh	r3, [r7, #16]
				pulseWidthTIM3 = HAL_TIM_ReadCapturedValue(&htim3,
 8001880:	2104      	movs	r1, #4
 8001882:	4823      	ldr	r0, [pc, #140]	; (8001910 <HAL_TIM_IC_CaptureCallback+0xc0>)
 8001884:	f005 fbae 	bl	8006fe4 <HAL_TIM_ReadCapturedValue>
 8001888:	4603      	mov	r3, r0
 800188a:	81fb      	strh	r3, [r7, #14]
														   TIM_CHANNEL_2);

				TIM3->CNT = 0;
 800188c:	4b1f      	ldr	r3, [pc, #124]	; (800190c <HAL_TIM_IC_CaptureCallback+0xbc>)
 800188e:	2200      	movs	r2, #0
 8001890:	625a      	str	r2, [r3, #36]	; 0x24

				int16_t deltaTIM3 = (int16_t)periodTIM3 - (int16_t)pulseWidthTIM3;
 8001892:	8a3a      	ldrh	r2, [r7, #16]
 8001894:	89fb      	ldrh	r3, [r7, #14]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	b29b      	uxth	r3, r3
 800189a:	81bb      	strh	r3, [r7, #12]
				deltaTIM3 = (deltaTIM3 < 0) ? (-1 * deltaTIM3) : deltaTIM3;
 800189c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	bfb8      	it	lt
 80018a4:	425b      	neglt	r3, r3
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	81bb      	strh	r3, [r7, #12]
				g_vTIM3_PB4 = deltaTIM3;
 80018aa:	89ba      	ldrh	r2, [r7, #12]
 80018ac:	4b19      	ldr	r3, [pc, #100]	; (8001914 <HAL_TIM_IC_CaptureCallback+0xc4>)
 80018ae:	801a      	strh	r2, [r3, #0]
				deltaTIM4 = (deltaTIM4 < 0) ? (-1 * deltaTIM4) : deltaTIM4;
				g_vTIM4_PB6 = deltaTIM4;
			}
		}
	}
}
 80018b0:	e026      	b.n	8001900 <HAL_TIM_IC_CaptureCallback+0xb0>
		if (htim->Instance == TIM4)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	4a18      	ldr	r2, [pc, #96]	; (8001918 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d121      	bne.n	8001900 <HAL_TIM_IC_CaptureCallback+0xb0>
			if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	7f1b      	ldrb	r3, [r3, #28]
 80018c0:	2b01      	cmp	r3, #1
 80018c2:	d11d      	bne.n	8001900 <HAL_TIM_IC_CaptureCallback+0xb0>
				periodTIM4 = HAL_TIM_ReadCapturedValue(&htim4, TIM_CHANNEL_1);
 80018c4:	2100      	movs	r1, #0
 80018c6:	4815      	ldr	r0, [pc, #84]	; (800191c <HAL_TIM_IC_CaptureCallback+0xcc>)
 80018c8:	f005 fb8c 	bl	8006fe4 <HAL_TIM_ReadCapturedValue>
 80018cc:	4603      	mov	r3, r0
 80018ce:	82fb      	strh	r3, [r7, #22]
				pulseWidthTIM4 = HAL_TIM_ReadCapturedValue(&htim4,
 80018d0:	2104      	movs	r1, #4
 80018d2:	4812      	ldr	r0, [pc, #72]	; (800191c <HAL_TIM_IC_CaptureCallback+0xcc>)
 80018d4:	f005 fb86 	bl	8006fe4 <HAL_TIM_ReadCapturedValue>
 80018d8:	4603      	mov	r3, r0
 80018da:	82bb      	strh	r3, [r7, #20]
				TIM4->CNT = 0;
 80018dc:	4b0e      	ldr	r3, [pc, #56]	; (8001918 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80018de:	2200      	movs	r2, #0
 80018e0:	625a      	str	r2, [r3, #36]	; 0x24
				int16_t deltaTIM4 = (int16_t)periodTIM4 - (int16_t)pulseWidthTIM4;
 80018e2:	8afa      	ldrh	r2, [r7, #22]
 80018e4:	8abb      	ldrh	r3, [r7, #20]
 80018e6:	1ad3      	subs	r3, r2, r3
 80018e8:	b29b      	uxth	r3, r3
 80018ea:	827b      	strh	r3, [r7, #18]
				deltaTIM4 = (deltaTIM4 < 0) ? (-1 * deltaTIM4) : deltaTIM4;
 80018ec:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	bfb8      	it	lt
 80018f4:	425b      	neglt	r3, r3
 80018f6:	b29b      	uxth	r3, r3
 80018f8:	827b      	strh	r3, [r7, #18]
				g_vTIM4_PB6 = deltaTIM4;
 80018fa:	8a7a      	ldrh	r2, [r7, #18]
 80018fc:	4b08      	ldr	r3, [pc, #32]	; (8001920 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80018fe:	801a      	strh	r2, [r3, #0]
}
 8001900:	bf00      	nop
 8001902:	3718      	adds	r7, #24
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20000272 	.word	0x20000272
 800190c:	40000400 	.word	0x40000400
 8001910:	200008fc 	.word	0x200008fc
 8001914:	20000274 	.word	0x20000274
 8001918:	40000800 	.word	0x40000800
 800191c:	200004ac 	.word	0x200004ac
 8001920:	20000276 	.word	0x20000276

08001924 <GetADC>:
//**************************************************************************
#if TEST_ADC
volatile uint16_t g_VADC = 0;

uint16_t GetADC()
{
 8001924:	b480      	push	{r7}
 8001926:	af00      	add	r7, sp, #0
	return g_VADC;
 8001928:	4b03      	ldr	r3, [pc, #12]	; (8001938 <GetADC+0x14>)
 800192a:	881b      	ldrh	r3, [r3, #0]
 800192c:	b29b      	uxth	r3, r3
}
 800192e:	4618      	mov	r0, r3
 8001930:	46bd      	mov	sp, r7
 8001932:	bc80      	pop	{r7}
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	20000278 	.word	0x20000278

0800193c <HAL_ADC_ConvCpltCallback>:
//--------------------------------------------------------------------------
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0
 8001942:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) //check if the interrupt comes from ACD1
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a06      	ldr	r2, [pc, #24]	; (8001964 <HAL_ADC_ConvCpltCallback+0x28>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d106      	bne.n	800195c <HAL_ADC_ConvCpltCallback+0x20>
	{
		g_VADC = HAL_ADC_GetValue(&hadc1); // глобальная переменна g_VADC вычитывается
 800194e:	4806      	ldr	r0, [pc, #24]	; (8001968 <HAL_ADC_ConvCpltCallback+0x2c>)
 8001950:	f001 fcce 	bl	80032f0 <HAL_ADC_GetValue>
 8001954:	4603      	mov	r3, r0
 8001956:	b29a      	uxth	r2, r3
 8001958:	4b04      	ldr	r3, [pc, #16]	; (800196c <HAL_ADC_ConvCpltCallback+0x30>)
 800195a:	801a      	strh	r2, [r3, #0]
	}
}
 800195c:	bf00      	nop
 800195e:	3708      	adds	r7, #8
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40012400 	.word	0x40012400
 8001968:	20000944 	.word	0x20000944
 800196c:	20000278 	.word	0x20000278

08001970 <runCommands>:
	Калибровка 
	На вход щупа подается семетричная пила с частотой 1кГц с оффестом установленным на ип.
	после компарирования сигнала МК измеряет длительность импульса
	т.к. 1 кГц соотвествет длительности в 500 мс то это означает что мы попапали в полуку офсета.
	--------------------------------------------------------------------------*/
{
 8001970:	b590      	push	{r4, r7, lr}
 8001972:	f5ad 7d0d 	sub.w	sp, sp, #564	; 0x234
 8001976:	af00      	add	r7, sp, #0
 8001978:	1d3b      	adds	r3, r7, #4
 800197a:	6018      	str	r0, [r3, #0]
 800197c:	463b      	mov	r3, r7
 800197e:	6019      	str	r1, [r3, #0]
	if (*Len < 1)
 8001980:	463b      	mov	r3, r7
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	2b00      	cmp	r3, #0
 8001988:	f000 83f0 	beq.w	800216c <runCommands+0x7fc>

	//--------------------------------------------------------------------------

	uint8_t UserTxBufferFS[APP_TX_DATA_SIZE];
	uint16_t tVal16;
	uint8_t cmd = Buf[0];
 800198c:	1d3b      	adds	r3, r7, #4
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	781b      	ldrb	r3, [r3, #0]
 8001992:	f887 3227 	strb.w	r3, [r7, #551]	; 0x227
	//--------------------------------------------------------------------------
	if 		(cmd == 0x01)	// Relay:1 - 12V	[0x01 - 0x01]
 8001996:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 800199a:	2b01      	cmp	r3, #1
 800199c:	d16c      	bne.n	8001a78 <runCommands+0x108>
	{
		if (*Len >= 2 && (Buf[1] == 0x01 || Buf[1] == 0x00))
 800199e:	463b      	mov	r3, r7
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2b01      	cmp	r3, #1
 80019a6:	d957      	bls.n	8001a58 <runCommands+0xe8>
 80019a8:	1d3b      	adds	r3, r7, #4
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	3301      	adds	r3, #1
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d005      	beq.n	80019c0 <runCommands+0x50>
 80019b4:	1d3b      	adds	r3, r7, #4
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	3301      	adds	r3, #1
 80019ba:	781b      	ldrb	r3, [r3, #0]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d14b      	bne.n	8001a58 <runCommands+0xe8>
		{
			if (Buf[1] == 0x01)
 80019c0:	1d3b      	adds	r3, r7, #4
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	3301      	adds	r3, #1
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d11f      	bne.n	8001a0c <runCommands+0x9c>
			{
				#if TEST_RELAY
				HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_SET);
 80019cc:	2201      	movs	r2, #1
 80019ce:	2104      	movs	r1, #4
 80019d0:	48d6      	ldr	r0, [pc, #856]	; (8001d2c <runCommands+0x3bc>)
 80019d2:	f002 fc86 	bl	80042e2 <HAL_GPIO_WritePin>
				RelayState = m12;
 80019d6:	4bd6      	ldr	r3, [pc, #856]	; (8001d30 <runCommands+0x3c0>)
 80019d8:	2201      	movs	r2, #1
 80019da:	701a      	strb	r2, [r3, #0]
				printf("RelayState:12V - %d \n", RelayState);
 80019dc:	4bd4      	ldr	r3, [pc, #848]	; (8001d30 <runCommands+0x3c0>)
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	4619      	mov	r1, r3
 80019e2:	48d4      	ldr	r0, [pc, #848]	; (8001d34 <runCommands+0x3c4>)
 80019e4:	f009 fe6e 	bl	800b6c4 <iprintf>
				SetAllDAC();
 80019e8:	f7ff fdfe 	bl	80015e8 <SetAllDAC>
				UserTxBufferFS[0] = cmd;
 80019ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019f0:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 80019f4:	701a      	strb	r2, [r3, #0]
				UserTxBufferFS[1] = 0x00; // успешно
 80019f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019fa:	2200      	movs	r2, #0
 80019fc:	705a      	strb	r2, [r3, #1]
				CDC_Transmit_FS(UserTxBufferFS, 2);
 80019fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a02:	2102      	movs	r1, #2
 8001a04:	4618      	mov	r0, r3
 8001a06:	f009 fa3f 	bl	800ae88 <CDC_Transmit_FS>
				#endif /* TEST_RELAY */
				return;
 8001a0a:	e3b4      	b.n	8002176 <runCommands+0x806>
			}
			else if (Buf[1] == 0x00)
 8001a0c:	1d3b      	adds	r3, r7, #4
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	3301      	adds	r3, #1
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d11f      	bne.n	8001a58 <runCommands+0xe8>
			{
				#if TEST_RELAY
				HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_RESET);
 8001a18:	2200      	movs	r2, #0
 8001a1a:	2104      	movs	r1, #4
 8001a1c:	48c3      	ldr	r0, [pc, #780]	; (8001d2c <runCommands+0x3bc>)
 8001a1e:	f002 fc60 	bl	80042e2 <HAL_GPIO_WritePin>
				RelayState = m27;
 8001a22:	4bc3      	ldr	r3, [pc, #780]	; (8001d30 <runCommands+0x3c0>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	701a      	strb	r2, [r3, #0]
				printf("RelayState:27V - %d \n", RelayState);
 8001a28:	4bc1      	ldr	r3, [pc, #772]	; (8001d30 <runCommands+0x3c0>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	48c2      	ldr	r0, [pc, #776]	; (8001d38 <runCommands+0x3c8>)
 8001a30:	f009 fe48 	bl	800b6c4 <iprintf>
				SetAllDAC();
 8001a34:	f7ff fdd8 	bl	80015e8 <SetAllDAC>

				UserTxBufferFS[0] = cmd;
 8001a38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a3c:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8001a40:	701a      	strb	r2, [r3, #0]
				UserTxBufferFS[1] = 0x00; // успешно
 8001a42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a46:	2200      	movs	r2, #0
 8001a48:	705a      	strb	r2, [r3, #1]
				CDC_Transmit_FS(UserTxBufferFS, 2);
 8001a4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a4e:	2102      	movs	r1, #2
 8001a50:	4618      	mov	r0, r3
 8001a52:	f009 fa19 	bl	800ae88 <CDC_Transmit_FS>
				#endif /* TEST_RELAY */
				return;
 8001a56:	e38e      	b.n	8002176 <runCommands+0x806>
			}
		}

		UserTxBufferFS[0] = cmd;
 8001a58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a5c:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8001a60:	701a      	strb	r2, [r3, #0]
		UserTxBufferFS[1] = 0x01; // ошибка
 8001a62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a66:	2201      	movs	r2, #1
 8001a68:	705a      	strb	r2, [r3, #1]
		CDC_Transmit_FS(UserTxBufferFS, 2);
 8001a6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a6e:	2102      	movs	r1, #2
 8001a70:	4618      	mov	r0, r3
 8001a72:	f009 fa09 	bl	800ae88 <CDC_Transmit_FS>
		return;
 8001a76:	e37e      	b.n	8002176 <runCommands+0x806>

		//--------------------------------------------------------------------------
		
	}
	else if (cmd == 0x02)	// DA:4095
 8001a78:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d141      	bne.n	8001b04 <runCommands+0x194>
	{
		if (*Len >= 3)
 8001a80:	463b      	mov	r3, r7
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	2b02      	cmp	r3, #2
 8001a88:	d92c      	bls.n	8001ae4 <runCommands+0x174>
		{
			resValTIM3_PB4(); // обнуление переменной для проведения калиброки
 8001a8a:	f7ff feb1 	bl	80017f0 <resValTIM3_PB4>
			resValTIM4_PB6(); // обнуление переменной для проведения калиброки
 8001a8e:	f7ff fed3 	bl	8001838 <resValTIM4_PB6>
			memcpy(&tVal16, Buf + 1, sizeof(tVal16));
 8001a92:	1d3b      	adds	r3, r7, #4
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	3301      	adds	r3, #1
 8001a98:	881b      	ldrh	r3, [r3, #0]
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8001aa0:	801a      	strh	r2, [r3, #0]
			SetDacA(tVal16,RelayState);
 8001aa2:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8001aa6:	881b      	ldrh	r3, [r3, #0]
 8001aa8:	b21b      	sxth	r3, r3
 8001aaa:	4aa1      	ldr	r2, [pc, #644]	; (8001d30 <runCommands+0x3c0>)
 8001aac:	7812      	ldrb	r2, [r2, #0]
 8001aae:	4611      	mov	r1, r2
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f7ff fd51 	bl	8001558 <SetDacA>
			//			SetDacA(tVal16);

			printf("DacA: %d\n", tVal16);
 8001ab6:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8001aba:	881b      	ldrh	r3, [r3, #0]
 8001abc:	4619      	mov	r1, r3
 8001abe:	489f      	ldr	r0, [pc, #636]	; (8001d3c <runCommands+0x3cc>)
 8001ac0:	f009 fe00 	bl	800b6c4 <iprintf>
			UserTxBufferFS[0] = cmd;
 8001ac4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ac8:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8001acc:	701a      	strb	r2, [r3, #0]
			UserTxBufferFS[1] = 0x00; // успешно
 8001ace:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	705a      	strb	r2, [r3, #1]

			CDC_Transmit_FS(UserTxBufferFS, 2);
 8001ad6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ada:	2102      	movs	r1, #2
 8001adc:	4618      	mov	r0, r3
 8001ade:	f009 f9d3 	bl	800ae88 <CDC_Transmit_FS>
			return;
 8001ae2:	e348      	b.n	8002176 <runCommands+0x806>
		}

		UserTxBufferFS[0] = cmd;
 8001ae4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ae8:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8001aec:	701a      	strb	r2, [r3, #0]
		UserTxBufferFS[1] = 0x01; // ошибка
 8001aee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001af2:	2201      	movs	r2, #1
 8001af4:	705a      	strb	r2, [r3, #1]
		CDC_Transmit_FS(UserTxBufferFS, 2);
 8001af6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001afa:	2102      	movs	r1, #2
 8001afc:	4618      	mov	r0, r3
 8001afe:	f009 f9c3 	bl	800ae88 <CDC_Transmit_FS>
		return;
 8001b02:	e338      	b.n	8002176 <runCommands+0x806>
		//--------------------------------------------------------------------------
		
	}
	else if (cmd == 0x03)	// DB:4095
 8001b04:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8001b08:	2b03      	cmp	r3, #3
 8001b0a:	d141      	bne.n	8001b90 <runCommands+0x220>
	{
		if (*Len >= 3)
 8001b0c:	463b      	mov	r3, r7
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d92c      	bls.n	8001b70 <runCommands+0x200>
		{
			resValTIM3_PB4(); // обнуление переменной для проведения калиброки
 8001b16:	f7ff fe6b 	bl	80017f0 <resValTIM3_PB4>
			resValTIM4_PB6(); // обнуление переменной для проведения калиброки
 8001b1a:	f7ff fe8d 	bl	8001838 <resValTIM4_PB6>
			memcpy(&tVal16, Buf + 1, sizeof(tVal16));
 8001b1e:	1d3b      	adds	r3, r7, #4
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	3301      	adds	r3, #1
 8001b24:	881b      	ldrh	r3, [r3, #0]
 8001b26:	b29a      	uxth	r2, r3
 8001b28:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8001b2c:	801a      	strh	r2, [r3, #0]
			SetDacB(tVal16,RelayState);
 8001b2e:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8001b32:	881b      	ldrh	r3, [r3, #0]
 8001b34:	b21b      	sxth	r3, r3
 8001b36:	4a7e      	ldr	r2, [pc, #504]	; (8001d30 <runCommands+0x3c0>)
 8001b38:	7812      	ldrb	r2, [r2, #0]
 8001b3a:	4611      	mov	r1, r2
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7ff fd2f 	bl	80015a0 <SetDacB>

			UserTxBufferFS[0] = cmd;
 8001b42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b46:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8001b4a:	701a      	strb	r2, [r3, #0]
			UserTxBufferFS[1] = 0x00; // успешно
 8001b4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b50:	2200      	movs	r2, #0
 8001b52:	705a      	strb	r2, [r3, #1]

			printf("DacB: %d \n", tVal16);
 8001b54:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8001b58:	881b      	ldrh	r3, [r3, #0]
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	4878      	ldr	r0, [pc, #480]	; (8001d40 <runCommands+0x3d0>)
 8001b5e:	f009 fdb1 	bl	800b6c4 <iprintf>

			CDC_Transmit_FS(UserTxBufferFS, 2);
 8001b62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b66:	2102      	movs	r1, #2
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f009 f98d 	bl	800ae88 <CDC_Transmit_FS>
			return;
 8001b6e:	e302      	b.n	8002176 <runCommands+0x806>
		}

		UserTxBufferFS[0] = cmd;
 8001b70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b74:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8001b78:	701a      	strb	r2, [r3, #0]
		UserTxBufferFS[1] = 0x01; // ошибка
 8001b7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b7e:	2201      	movs	r2, #1
 8001b80:	705a      	strb	r2, [r3, #1]
		CDC_Transmit_FS(UserTxBufferFS, 2);
 8001b82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b86:	2102      	movs	r1, #2
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f009 f97d 	bl	800ae88 <CDC_Transmit_FS>
		return;
 8001b8e:	e2f2      	b.n	8002176 <runCommands+0x806>
		//--------------------------------------------------------------------------
		
	}
	else if (cmd == 0x04)	// ADC?
 8001b90:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8001b94:	2b04      	cmp	r3, #4
 8001b96:	d119      	bne.n	8001bcc <runCommands+0x25c>
	{
		tVal16 = GetADC();
 8001b98:	f7ff fec4 	bl	8001924 <GetADC>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8001ba4:	801a      	strh	r2, [r3, #0]
		UserTxBufferFS[0] = cmd;
 8001ba6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001baa:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8001bae:	701a      	strb	r2, [r3, #0]
		memcpy(UserTxBufferFS + 1, &tVal16, sizeof(tVal16));
 8001bb0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bb4:	3301      	adds	r3, #1
 8001bb6:	f107 0222 	add.w	r2, r7, #34	; 0x22
 8001bba:	8812      	ldrh	r2, [r2, #0]
 8001bbc:	801a      	strh	r2, [r3, #0]
		CDC_Transmit_FS(UserTxBufferFS, 3);
 8001bbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bc2:	2103      	movs	r1, #3
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f009 f95f 	bl	800ae88 <CDC_Transmit_FS>
		return;
 8001bca:	e2d4      	b.n	8002176 <runCommands+0x806>
		//--------------------------------------------------------------------------
		
	}
	else if (cmd == 0x05)	// Relay?DA?DB?
 8001bcc:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8001bd0:	2b05      	cmp	r3, #5
 8001bd2:	d12d      	bne.n	8001c30 <runCommands+0x2c0>
	{
		UserTxBufferFS[0] = cmd;
 8001bd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bd8:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8001bdc:	701a      	strb	r2, [r3, #0]
		#if TEST_RELAY
		UserTxBufferFS[1] = RelayState;
 8001bde:	4b54      	ldr	r3, [pc, #336]	; (8001d30 <runCommands+0x3c0>)
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	461a      	mov	r2, r3
 8001be4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001be8:	705a      	strb	r2, [r3, #1]
		#endif /* TEST_RELAY */

		tVal16 = GetDacA();
 8001bea:	f7ff fd0f 	bl	800160c <GetDacA>
 8001bee:	4603      	mov	r3, r0
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8001bf6:	801a      	strh	r2, [r3, #0]
		memcpy(UserTxBufferFS + 2, &tVal16, sizeof(tVal16));
 8001bf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bfc:	3302      	adds	r3, #2
 8001bfe:	f107 0222 	add.w	r2, r7, #34	; 0x22
 8001c02:	8812      	ldrh	r2, [r2, #0]
 8001c04:	801a      	strh	r2, [r3, #0]

		tVal16 = GetDacB();
 8001c06:	f7ff fd0b 	bl	8001620 <GetDacB>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	f107 0322 	add.w	r3, r7, #34	; 0x22
 8001c12:	801a      	strh	r2, [r3, #0]
		memcpy(UserTxBufferFS + 4, &tVal16, sizeof(tVal16));
 8001c14:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c18:	3304      	adds	r3, #4
 8001c1a:	f107 0222 	add.w	r2, r7, #34	; 0x22
 8001c1e:	8812      	ldrh	r2, [r2, #0]
 8001c20:	801a      	strh	r2, [r3, #0]

		CDC_Transmit_FS(UserTxBufferFS, 6);
 8001c22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c26:	2106      	movs	r1, #6
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f009 f92d 	bl	800ae88 <CDC_Transmit_FS>
		return;
 8001c2e:	e2a2      	b.n	8002176 <runCommands+0x806>
		//--------------------------------------------------------------------------
		
	}
	else if (cmd == 0x06)	// Btn?
 8001c30:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8001c34:	2b06      	cmp	r3, #6
 8001c36:	d120      	bne.n	8001c7a <runCommands+0x30a>
	{
		UserTxBufferFS[0] = cmd;
 8001c38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c3c:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8001c40:	701a      	strb	r2, [r3, #0]
		UserTxBufferFS[1] = GetBtnRunState();
 8001c42:	f7ff fcf7 	bl	8001634 <GetBtnRunState>
 8001c46:	4603      	mov	r3, r0
 8001c48:	461a      	mov	r2, r3
 8001c4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c4e:	705a      	strb	r2, [r3, #1]
		UserTxBufferFS[2] = GetBtnUpState();
 8001c50:	f7ff fd32 	bl	80016b8 <GetBtnUpState>
 8001c54:	4603      	mov	r3, r0
 8001c56:	461a      	mov	r2, r3
 8001c58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c5c:	709a      	strb	r2, [r3, #2]
		UserTxBufferFS[3] = GetBtnDownState();
 8001c5e:	f7ff fd6d 	bl	800173c <GetBtnDownState>
 8001c62:	4603      	mov	r3, r0
 8001c64:	461a      	mov	r2, r3
 8001c66:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c6a:	70da      	strb	r2, [r3, #3]
		CDC_Transmit_FS(UserTxBufferFS, 4);
 8001c6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c70:	2104      	movs	r1, #4
 8001c72:	4618      	mov	r0, r3
 8001c74:	f009 f908 	bl	800ae88 <CDC_Transmit_FS>
		return;
 8001c78:	e27d      	b.n	8002176 <runCommands+0x806>
		//--------------------------------------------------------------------------
		

	// ID?
	} else if (cmd == 0x07) {
 8001c7a:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8001c7e:	2b07      	cmp	r3, #7
 8001c80:	d133      	bne.n	8001cea <runCommands+0x37a>
		char str[] = "prb_v0.3";
 8001c82:	f107 0318 	add.w	r3, r7, #24
 8001c86:	4a2f      	ldr	r2, [pc, #188]	; (8001d44 <runCommands+0x3d4>)
 8001c88:	ca07      	ldmia	r2, {r0, r1, r2}
 8001c8a:	c303      	stmia	r3!, {r0, r1}
 8001c8c:	701a      	strb	r2, [r3, #0]
		UserTxBufferFS[0] = cmd;
 8001c8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c92:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8001c96:	701a      	strb	r2, [r3, #0]
		UserTxBufferFS[1] = strlen(str);
 8001c98:	f107 0318 	add.w	r3, r7, #24
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7fe fa57 	bl	8000150 <strlen>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	b2da      	uxtb	r2, r3
 8001ca6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001caa:	705a      	strb	r2, [r3, #1]
		memcpy(UserTxBufferFS + 2, str, strlen(str));
 8001cac:	f107 0424 	add.w	r4, r7, #36	; 0x24
 8001cb0:	3402      	adds	r4, #2
 8001cb2:	f107 0318 	add.w	r3, r7, #24
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	f7fe fa4a 	bl	8000150 <strlen>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	f107 0318 	add.w	r3, r7, #24
 8001cc2:	4619      	mov	r1, r3
 8001cc4:	4620      	mov	r0, r4
 8001cc6:	f009 fce7 	bl	800b698 <memcpy>
		CDC_Transmit_FS(UserTxBufferFS, strlen(str) + 2);
 8001cca:	f107 0318 	add.w	r3, r7, #24
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7fe fa3e 	bl	8000150 <strlen>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	b29b      	uxth	r3, r3
 8001cd8:	3302      	adds	r3, #2
 8001cda:	b29a      	uxth	r2, r3
 8001cdc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ce0:	4611      	mov	r1, r2
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f009 f8d0 	bl	800ae88 <CDC_Transmit_FS>
 8001ce8:	e245      	b.n	8002176 <runCommands+0x806>
	На вход щупа подается семетричная пила с частотой 1кГц с оффестом установленным на ип.
	после компарирования сигнала МК измеряет длительность импульса
	т.к. 1 кГц соотвествет длительности в 500 мс то это означает что мы попапали в полуку офсета.*/
	//--------------------------------------------------------------------------
	}
	else if (cmd == 0x08)	// Калибровка TIM inHL?
 8001cea:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8001cee:	2b08      	cmp	r3, #8
 8001cf0:	d12a      	bne.n	8001d48 <runCommands+0x3d8>
	{
		EnableTIM3_PB4();
 8001cf2:	f7ff fd65 	bl	80017c0 <EnableTIM3_PB4>
		uint16_t temp = GetTIM3();
 8001cf6:	f7ff fd6f 	bl	80017d8 <GetTIM3>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	461a      	mov	r2, r3
 8001cfe:	f107 0316 	add.w	r3, r7, #22
 8001d02:	801a      	strh	r2, [r3, #0]
		UserTxBufferFS[0] = cmd;
 8001d04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d08:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8001d0c:	701a      	strb	r2, [r3, #0]
		memcpy(UserTxBufferFS + 1, &temp, sizeof(uint16_t));
 8001d0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d12:	3301      	adds	r3, #1
 8001d14:	f107 0216 	add.w	r2, r7, #22
 8001d18:	8812      	ldrh	r2, [r2, #0]
 8001d1a:	801a      	strh	r2, [r3, #0]
		CDC_Transmit_FS(UserTxBufferFS, 1 + sizeof(uint16_t));
 8001d1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d20:	2103      	movs	r1, #3
 8001d22:	4618      	mov	r0, r3
 8001d24:	f009 f8b0 	bl	800ae88 <CDC_Transmit_FS>
 8001d28:	e225      	b.n	8002176 <runCommands+0x806>
 8001d2a:	bf00      	nop
 8001d2c:	40010800 	.word	0x40010800
 8001d30:	20000010 	.word	0x20000010
 8001d34:	0800ca28 	.word	0x0800ca28
 8001d38:	0800ca40 	.word	0x0800ca40
 8001d3c:	0800ca58 	.word	0x0800ca58
 8001d40:	0800ca64 	.word	0x0800ca64
 8001d44:	0800ca88 	.word	0x0800ca88
		return;
	//--------------------------------------------------------------------------
	}
	else if (cmd == 0x09)	// Калибровка TIM inLL?
 8001d48:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8001d4c:	2b09      	cmp	r3, #9
 8001d4e:	d11b      	bne.n	8001d88 <runCommands+0x418>
	{
		EnableTIM4_PB6();
 8001d50:	f7ff fd5a 	bl	8001808 <EnableTIM4_PB6>
		uint16_t temp = GetTIM4();
 8001d54:	f7ff fd64 	bl	8001820 <GetTIM4>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	461a      	mov	r2, r3
 8001d5c:	f107 0314 	add.w	r3, r7, #20
 8001d60:	801a      	strh	r2, [r3, #0]
		UserTxBufferFS[0] = cmd;
 8001d62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d66:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8001d6a:	701a      	strb	r2, [r3, #0]
		memcpy(UserTxBufferFS + 1, &temp, sizeof(uint16_t));
 8001d6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d70:	3301      	adds	r3, #1
 8001d72:	f107 0214 	add.w	r2, r7, #20
 8001d76:	8812      	ldrh	r2, [r2, #0]
 8001d78:	801a      	strh	r2, [r3, #0]
		CDC_Transmit_FS(UserTxBufferFS, 1 + sizeof(uint16_t));
 8001d7a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d7e:	2103      	movs	r1, #3
 8001d80:	4618      	mov	r0, r3
 8001d82:	f009 f881 	bl	800ae88 <CDC_Transmit_FS>
 8001d86:	e1f6      	b.n	8002176 <runCommands+0x806>
		return;
	//--------------------------------------------------------------------------
	}
	else if (cmd == 0x0A)	// TODO: Прием калибровочной таблицы [0x0A][1-4][offset][count][data] 	answer: [0x0A]+[1-4]+[offset]+[count]+[status] (0x00 - сработал; 0x01 - не сработал)
 8001d88:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 8001d8c:	2b0a      	cmp	r3, #10
 8001d8e:	f040 81aa 	bne.w	80020e6 <runCommands+0x776>
	{
		//Прием калибровочной таблицы [0x0A][1-4][offset][count][data]
		//FIXME: За одну посылку можно получить максимум 64 byte. Нужно организовать пакетную передачу
		uint16_t tOffset, tCount, tData;
		if (*Len >= 2 && Buf[1] >= 0x00 && Buf[1] <= 0x03)
 8001d92:	463b      	mov	r3, r7
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	f240 8194 	bls.w	80020c6 <runCommands+0x756>
 8001d9e:	1d3b      	adds	r3, r7, #4
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	3301      	adds	r3, #1
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	2b03      	cmp	r3, #3
 8001da8:	f200 818d 	bhi.w	80020c6 <runCommands+0x756>
		{
			if 		(Buf[1] == 0x00)	//А_m12
 8001dac:	1d3b      	adds	r3, r7, #4
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	3301      	adds	r3, #1
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d15f      	bne.n	8001e78 <runCommands+0x508>
				----------------------
				...
				u16 Buf[count] = data[n-1]  u8
					Buf[count] = data[n] 	u8
				*/
				memcpy(&tOffset, Buf + 2, sizeof(uint16_t));
 8001db8:	1d3b      	adds	r3, r7, #4
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	3302      	adds	r3, #2
 8001dbe:	881b      	ldrh	r3, [r3, #0]
 8001dc0:	b29a      	uxth	r2, r3
 8001dc2:	f107 0312 	add.w	r3, r7, #18
 8001dc6:	801a      	strh	r2, [r3, #0]
				memcpy(&tCount, Buf + 2 + sizeof(uint16_t), sizeof(uint16_t));
 8001dc8:	1d3b      	adds	r3, r7, #4
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	3304      	adds	r3, #4
 8001dce:	881b      	ldrh	r3, [r3, #0]
 8001dd0:	b29a      	uxth	r2, r3
 8001dd2:	f107 0310 	add.w	r3, r7, #16
 8001dd6:	801a      	strh	r2, [r3, #0]

				for (uint16_t i = 0; i < tCount; i++)
 8001dd8:	2300      	movs	r3, #0
 8001dda:	f8a7 322e 	strh.w	r3, [r7, #558]	; 0x22e
 8001dde:	e01f      	b.n	8001e20 <runCommands+0x4b0>
				{
					memcpy(&tData, Buf + 2 + 2 * sizeof(uint16_t) + i * 2, sizeof(uint16_t));
 8001de0:	f8b7 322e 	ldrh.w	r3, [r7, #558]	; 0x22e
 8001de4:	005b      	lsls	r3, r3, #1
 8001de6:	3306      	adds	r3, #6
 8001de8:	1d3a      	adds	r2, r7, #4
 8001dea:	6812      	ldr	r2, [r2, #0]
 8001dec:	4413      	add	r3, r2
 8001dee:	881b      	ldrh	r3, [r3, #0]
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	f107 030e 	add.w	r3, r7, #14
 8001df6:	801a      	strh	r2, [r3, #0]
					DevNVRAM.calibration_table.dacValA_m12[i + tOffset] = tData;
 8001df8:	f8b7 322e 	ldrh.w	r3, [r7, #558]	; 0x22e
 8001dfc:	f107 0212 	add.w	r2, r7, #18
 8001e00:	8812      	ldrh	r2, [r2, #0]
 8001e02:	4413      	add	r3, r2
 8001e04:	f107 020e 	add.w	r2, r7, #14
 8001e08:	8811      	ldrh	r1, [r2, #0]
 8001e0a:	4acd      	ldr	r2, [pc, #820]	; (8002140 <runCommands+0x7d0>)
 8001e0c:	3304      	adds	r3, #4
 8001e0e:	005b      	lsls	r3, r3, #1
 8001e10:	4413      	add	r3, r2
 8001e12:	460a      	mov	r2, r1
 8001e14:	809a      	strh	r2, [r3, #4]
				for (uint16_t i = 0; i < tCount; i++)
 8001e16:	f8b7 322e 	ldrh.w	r3, [r7, #558]	; 0x22e
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	f8a7 322e 	strh.w	r3, [r7, #558]	; 0x22e
 8001e20:	f107 0310 	add.w	r3, r7, #16
 8001e24:	881b      	ldrh	r3, [r3, #0]
 8001e26:	f8b7 222e 	ldrh.w	r2, [r7, #558]	; 0x22e
 8001e2a:	429a      	cmp	r2, r3
 8001e2c:	d3d8      	bcc.n	8001de0 <runCommands+0x470>
				}

				changeTableFlag = true;
 8001e2e:	4bc5      	ldr	r3, [pc, #788]	; (8002144 <runCommands+0x7d4>)
 8001e30:	2201      	movs	r2, #1
 8001e32:	701a      	strb	r2, [r3, #0]
					Buf[5] = count u8
				----------------------
				u8	Buf[6] = status u8	(0x00 - сработал; 0x01 - не сработал)
				----------------------
				*/
				UserTxBufferFS[0] = cmd;												  //1			->1
 8001e34:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e38:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8001e3c:	701a      	strb	r2, [r3, #0]
				UserTxBufferFS[1] = 0x01;												  //1			->2
 8001e3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e42:	2201      	movs	r2, #1
 8001e44:	705a      	strb	r2, [r3, #1]
				memcpy(UserTxBufferFS + 2, &tOffset, sizeof(uint16_t));					  //2+2			->4
 8001e46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e4a:	3302      	adds	r3, #2
 8001e4c:	f107 0212 	add.w	r2, r7, #18
 8001e50:	8812      	ldrh	r2, [r2, #0]
 8001e52:	801a      	strh	r2, [r3, #0]
				memcpy(UserTxBufferFS + 2 + sizeof(uint16_t), &tCount, sizeof(uint16_t)); //2+2+2		->6
 8001e54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e58:	3304      	adds	r3, #4
 8001e5a:	f107 0210 	add.w	r2, r7, #16
 8001e5e:	8812      	ldrh	r2, [r2, #0]
 8001e60:	801a      	strh	r2, [r3, #0]
				UserTxBufferFS[2 + 2 * sizeof(uint16_t) + 1] = 0x00;					  //2+2*2+1		->7
 8001e62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e66:	2200      	movs	r2, #0
 8001e68:	71da      	strb	r2, [r3, #7]

				CDC_Transmit_FS(UserTxBufferFS, sizeof(UserTxBufferFS[2 + 2 * sizeof(uint16_t) + 1]));
 8001e6a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e6e:	2101      	movs	r1, #1
 8001e70:	4618      	mov	r0, r3
 8001e72:	f009 f809 	bl	800ae88 <CDC_Transmit_FS>
				return;
 8001e76:	e17e      	b.n	8002176 <runCommands+0x806>
				//--------------------------------------------------------------------------
			}
			//--------------------------------------------------------------------------
			else if (Buf[1] == 0x01)	//B_m12
 8001e78:	1d3b      	adds	r3, r7, #4
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	781b      	ldrb	r3, [r3, #0]
 8001e80:	2b01      	cmp	r3, #1
 8001e82:	d15c      	bne.n	8001f3e <runCommands+0x5ce>
				----------------------
				...
				u16 Buf[count] = data[n-1]  u8
					Buf[count] = data[n] 	u8
				*/
				memcpy(&tOffset, Buf + 2, sizeof(uint16_t));
 8001e84:	1d3b      	adds	r3, r7, #4
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	3302      	adds	r3, #2
 8001e8a:	881b      	ldrh	r3, [r3, #0]
 8001e8c:	b29a      	uxth	r2, r3
 8001e8e:	f107 0312 	add.w	r3, r7, #18
 8001e92:	801a      	strh	r2, [r3, #0]
				memcpy(&tCount, Buf + 2 + sizeof(uint16_t), sizeof(uint16_t));
 8001e94:	1d3b      	adds	r3, r7, #4
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	3304      	adds	r3, #4
 8001e9a:	881b      	ldrh	r3, [r3, #0]
 8001e9c:	b29a      	uxth	r2, r3
 8001e9e:	f107 0310 	add.w	r3, r7, #16
 8001ea2:	801a      	strh	r2, [r3, #0]

				for (uint16_t i = 0; i < tCount; i++)
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	f8a7 322c 	strh.w	r3, [r7, #556]	; 0x22c
 8001eaa:	e01f      	b.n	8001eec <runCommands+0x57c>
				{
					memcpy(&tData, Buf + 2 + 2 * sizeof(uint16_t) + i * 2, sizeof(uint16_t));
 8001eac:	f8b7 322c 	ldrh.w	r3, [r7, #556]	; 0x22c
 8001eb0:	005b      	lsls	r3, r3, #1
 8001eb2:	3306      	adds	r3, #6
 8001eb4:	1d3a      	adds	r2, r7, #4
 8001eb6:	6812      	ldr	r2, [r2, #0]
 8001eb8:	4413      	add	r3, r2
 8001eba:	881b      	ldrh	r3, [r3, #0]
 8001ebc:	b29a      	uxth	r2, r3
 8001ebe:	f107 030e 	add.w	r3, r7, #14
 8001ec2:	801a      	strh	r2, [r3, #0]
					DevNVRAM.calibration_table.dacValB_m12[i + tOffset] = tData;
 8001ec4:	f8b7 322c 	ldrh.w	r3, [r7, #556]	; 0x22c
 8001ec8:	f107 0212 	add.w	r2, r7, #18
 8001ecc:	8812      	ldrh	r2, [r2, #0]
 8001ece:	4413      	add	r3, r2
 8001ed0:	f107 020e 	add.w	r2, r7, #14
 8001ed4:	8811      	ldrh	r1, [r2, #0]
 8001ed6:	4a9a      	ldr	r2, [pc, #616]	; (8002140 <runCommands+0x7d0>)
 8001ed8:	3318      	adds	r3, #24
 8001eda:	005b      	lsls	r3, r3, #1
 8001edc:	4413      	add	r3, r2
 8001ede:	460a      	mov	r2, r1
 8001ee0:	805a      	strh	r2, [r3, #2]
				for (uint16_t i = 0; i < tCount; i++)
 8001ee2:	f8b7 322c 	ldrh.w	r3, [r7, #556]	; 0x22c
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	f8a7 322c 	strh.w	r3, [r7, #556]	; 0x22c
 8001eec:	f107 0310 	add.w	r3, r7, #16
 8001ef0:	881b      	ldrh	r3, [r3, #0]
 8001ef2:	f8b7 222c 	ldrh.w	r2, [r7, #556]	; 0x22c
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	d3d8      	bcc.n	8001eac <runCommands+0x53c>
					Buf[5] = count u8
				----------------------
				u8	Buf[6] = status u8	(0x00 - сработал; 0x01 - не сработал)
				----------------------
				*/
				UserTxBufferFS[0] = cmd;												  //1			->1
 8001efa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001efe:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8001f02:	701a      	strb	r2, [r3, #0]
				UserTxBufferFS[1] = 0x01;												  //1			->2
 8001f04:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f08:	2201      	movs	r2, #1
 8001f0a:	705a      	strb	r2, [r3, #1]
				memcpy(UserTxBufferFS + 2, &tOffset, sizeof(uint16_t));					  //2+2		->4
 8001f0c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f10:	3302      	adds	r3, #2
 8001f12:	f107 0212 	add.w	r2, r7, #18
 8001f16:	8812      	ldrh	r2, [r2, #0]
 8001f18:	801a      	strh	r2, [r3, #0]
				memcpy(UserTxBufferFS + 2 + sizeof(uint16_t), &tCount, sizeof(uint16_t)); //2+2+2		->6
 8001f1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f1e:	3304      	adds	r3, #4
 8001f20:	f107 0210 	add.w	r2, r7, #16
 8001f24:	8812      	ldrh	r2, [r2, #0]
 8001f26:	801a      	strh	r2, [r3, #0]
				UserTxBufferFS[2 + 2 * sizeof(uint16_t) + 1] = 0x00;					  //2+2*2+1	->7
 8001f28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	71da      	strb	r2, [r3, #7]

				CDC_Transmit_FS(UserTxBufferFS, sizeof(UserTxBufferFS[2 + 2 * sizeof(uint16_t) + 1]));
 8001f30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f34:	2101      	movs	r1, #1
 8001f36:	4618      	mov	r0, r3
 8001f38:	f008 ffa6 	bl	800ae88 <CDC_Transmit_FS>
				return;
 8001f3c:	e11b      	b.n	8002176 <runCommands+0x806>
				//--------------------------------------------------------------------------
			}
			//--------------------------------------------------------------------------
			else if (Buf[1] == 0x02)	//A_m27
 8001f3e:	1d3b      	adds	r3, r7, #4
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	3301      	adds	r3, #1
 8001f44:	781b      	ldrb	r3, [r3, #0]
 8001f46:	2b02      	cmp	r3, #2
 8001f48:	d15a      	bne.n	8002000 <runCommands+0x690>
				----------------------
				...
				u16 Buf[count] = data[n-1]  u8
					Buf[count] = data[n] 	u8
				*/
				memcpy(&tOffset, Buf + 2, sizeof(uint16_t));
 8001f4a:	1d3b      	adds	r3, r7, #4
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	3302      	adds	r3, #2
 8001f50:	881b      	ldrh	r3, [r3, #0]
 8001f52:	b29a      	uxth	r2, r3
 8001f54:	f107 0312 	add.w	r3, r7, #18
 8001f58:	801a      	strh	r2, [r3, #0]
				memcpy(&tCount, Buf + 2 + sizeof(uint16_t), sizeof(uint16_t));
 8001f5a:	1d3b      	adds	r3, r7, #4
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	3304      	adds	r3, #4
 8001f60:	881b      	ldrh	r3, [r3, #0]
 8001f62:	b29a      	uxth	r2, r3
 8001f64:	f107 0310 	add.w	r3, r7, #16
 8001f68:	801a      	strh	r2, [r3, #0]

				for (uint16_t i = 0; i < tCount; i++)
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	f8a7 322a 	strh.w	r3, [r7, #554]	; 0x22a
 8001f70:	e01d      	b.n	8001fae <runCommands+0x63e>
				{
					memcpy(&tData, Buf + 2 + 2 * sizeof(uint16_t) + i * 2, sizeof(uint16_t));
 8001f72:	f8b7 322a 	ldrh.w	r3, [r7, #554]	; 0x22a
 8001f76:	005b      	lsls	r3, r3, #1
 8001f78:	3306      	adds	r3, #6
 8001f7a:	1d3a      	adds	r2, r7, #4
 8001f7c:	6812      	ldr	r2, [r2, #0]
 8001f7e:	4413      	add	r3, r2
 8001f80:	881b      	ldrh	r3, [r3, #0]
 8001f82:	b29a      	uxth	r2, r3
 8001f84:	f107 030e 	add.w	r3, r7, #14
 8001f88:	801a      	strh	r2, [r3, #0]
					DevNVRAM.calibration_table.dacValA_m27[i + tOffset] = tData;
 8001f8a:	f8b7 322a 	ldrh.w	r3, [r7, #554]	; 0x22a
 8001f8e:	f107 0212 	add.w	r2, r7, #18
 8001f92:	8812      	ldrh	r2, [r2, #0]
 8001f94:	4413      	add	r3, r2
 8001f96:	f107 020e 	add.w	r2, r7, #14
 8001f9a:	8811      	ldrh	r1, [r2, #0]
 8001f9c:	4a68      	ldr	r2, [pc, #416]	; (8002140 <runCommands+0x7d0>)
 8001f9e:	332c      	adds	r3, #44	; 0x2c
 8001fa0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				for (uint16_t i = 0; i < tCount; i++)
 8001fa4:	f8b7 322a 	ldrh.w	r3, [r7, #554]	; 0x22a
 8001fa8:	3301      	adds	r3, #1
 8001faa:	f8a7 322a 	strh.w	r3, [r7, #554]	; 0x22a
 8001fae:	f107 0310 	add.w	r3, r7, #16
 8001fb2:	881b      	ldrh	r3, [r3, #0]
 8001fb4:	f8b7 222a 	ldrh.w	r2, [r7, #554]	; 0x22a
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d3da      	bcc.n	8001f72 <runCommands+0x602>
					Buf[5] = count u8
				----------------------
				u8	Buf[6] = status u8	(0x00 - сработал; 0x01 - не сработал)
				----------------------
				*/
				UserTxBufferFS[0] = cmd;												  //1			->1
 8001fbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fc0:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8001fc4:	701a      	strb	r2, [r3, #0]
				UserTxBufferFS[1] = 0x01;												  //1			->2
 8001fc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fca:	2201      	movs	r2, #1
 8001fcc:	705a      	strb	r2, [r3, #1]
				memcpy(UserTxBufferFS + 2, &tOffset, sizeof(uint16_t));					  //2+2		->4
 8001fce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fd2:	3302      	adds	r3, #2
 8001fd4:	f107 0212 	add.w	r2, r7, #18
 8001fd8:	8812      	ldrh	r2, [r2, #0]
 8001fda:	801a      	strh	r2, [r3, #0]
				memcpy(UserTxBufferFS + 2 + sizeof(uint16_t), &tCount, sizeof(uint16_t)); //2+2+2		->6
 8001fdc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fe0:	3304      	adds	r3, #4
 8001fe2:	f107 0210 	add.w	r2, r7, #16
 8001fe6:	8812      	ldrh	r2, [r2, #0]
 8001fe8:	801a      	strh	r2, [r3, #0]
				UserTxBufferFS[2 + 2 * sizeof(uint16_t) + 1] = 0x00;					  //2+2*2+1	->7
 8001fea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fee:	2200      	movs	r2, #0
 8001ff0:	71da      	strb	r2, [r3, #7]

				CDC_Transmit_FS(UserTxBufferFS, sizeof(UserTxBufferFS[2 + 2 * sizeof(uint16_t) + 1]));
 8001ff2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ff6:	2101      	movs	r1, #1
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f008 ff45 	bl	800ae88 <CDC_Transmit_FS>
				return;
 8001ffe:	e0ba      	b.n	8002176 <runCommands+0x806>
				//--------------------------------------------------------------------------
			}
			//--------------------------------------------------------------------------
			else if (Buf[1] == 0x03)	//B_m27
 8002000:	1d3b      	adds	r3, r7, #4
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	3301      	adds	r3, #1
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	2b03      	cmp	r3, #3
 800200a:	d15c      	bne.n	80020c6 <runCommands+0x756>
				----------------------
				...
				u16 Buf[count] = data[n-1]  u8
					Buf[count] = data[n] 	u8
				*/
				memcpy(&tOffset, Buf + 2, sizeof(uint16_t));
 800200c:	1d3b      	adds	r3, r7, #4
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	3302      	adds	r3, #2
 8002012:	881b      	ldrh	r3, [r3, #0]
 8002014:	b29a      	uxth	r2, r3
 8002016:	f107 0312 	add.w	r3, r7, #18
 800201a:	801a      	strh	r2, [r3, #0]
				memcpy(&tCount, Buf + 2 + sizeof(uint16_t), sizeof(uint16_t));
 800201c:	1d3b      	adds	r3, r7, #4
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	3304      	adds	r3, #4
 8002022:	881b      	ldrh	r3, [r3, #0]
 8002024:	b29a      	uxth	r2, r3
 8002026:	f107 0310 	add.w	r3, r7, #16
 800202a:	801a      	strh	r2, [r3, #0]

				for (uint16_t i = 0; i < tCount; i++)
 800202c:	2300      	movs	r3, #0
 800202e:	f8a7 3228 	strh.w	r3, [r7, #552]	; 0x228
 8002032:	e01f      	b.n	8002074 <runCommands+0x704>
				{
					memcpy(&tData, Buf + 2 + 2 * sizeof(uint16_t) + i * 2, sizeof(uint16_t));
 8002034:	f8b7 3228 	ldrh.w	r3, [r7, #552]	; 0x228
 8002038:	005b      	lsls	r3, r3, #1
 800203a:	3306      	adds	r3, #6
 800203c:	1d3a      	adds	r2, r7, #4
 800203e:	6812      	ldr	r2, [r2, #0]
 8002040:	4413      	add	r3, r2
 8002042:	881b      	ldrh	r3, [r3, #0]
 8002044:	b29a      	uxth	r2, r3
 8002046:	f107 030e 	add.w	r3, r7, #14
 800204a:	801a      	strh	r2, [r3, #0]
					DevNVRAM.calibration_table.dacValB_m27[i + tOffset] = tData;
 800204c:	f8b7 3228 	ldrh.w	r3, [r7, #552]	; 0x228
 8002050:	f107 0212 	add.w	r2, r7, #18
 8002054:	8812      	ldrh	r2, [r2, #0]
 8002056:	4413      	add	r3, r2
 8002058:	f107 020e 	add.w	r2, r7, #14
 800205c:	8811      	ldrh	r1, [r2, #0]
 800205e:	4a38      	ldr	r2, [pc, #224]	; (8002140 <runCommands+0x7d0>)
 8002060:	332c      	adds	r3, #44	; 0x2c
 8002062:	005b      	lsls	r3, r3, #1
 8002064:	4413      	add	r3, r2
 8002066:	460a      	mov	r2, r1
 8002068:	809a      	strh	r2, [r3, #4]
				for (uint16_t i = 0; i < tCount; i++)
 800206a:	f8b7 3228 	ldrh.w	r3, [r7, #552]	; 0x228
 800206e:	3301      	adds	r3, #1
 8002070:	f8a7 3228 	strh.w	r3, [r7, #552]	; 0x228
 8002074:	f107 0310 	add.w	r3, r7, #16
 8002078:	881b      	ldrh	r3, [r3, #0]
 800207a:	f8b7 2228 	ldrh.w	r2, [r7, #552]	; 0x228
 800207e:	429a      	cmp	r2, r3
 8002080:	d3d8      	bcc.n	8002034 <runCommands+0x6c4>
					Buf[5] = count u8
				----------------------
				u8	Buf[6] = status u8	(0x00 - сработал; 0x01 - не сработал)
				----------------------
				*/
				UserTxBufferFS[0] = cmd;												  //1			->1
 8002082:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002086:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 800208a:	701a      	strb	r2, [r3, #0]
				UserTxBufferFS[1] = 0x01;												  //1			->2
 800208c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002090:	2201      	movs	r2, #1
 8002092:	705a      	strb	r2, [r3, #1]
				memcpy(UserTxBufferFS + 2, &tOffset, sizeof(uint16_t));					  //2+2		->4
 8002094:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002098:	3302      	adds	r3, #2
 800209a:	f107 0212 	add.w	r2, r7, #18
 800209e:	8812      	ldrh	r2, [r2, #0]
 80020a0:	801a      	strh	r2, [r3, #0]
				memcpy(UserTxBufferFS + 2 + sizeof(uint16_t), &tCount, sizeof(uint16_t)); //2+2+2		->6
 80020a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020a6:	3304      	adds	r3, #4
 80020a8:	f107 0210 	add.w	r2, r7, #16
 80020ac:	8812      	ldrh	r2, [r2, #0]
 80020ae:	801a      	strh	r2, [r3, #0]
				UserTxBufferFS[2 + 2 * sizeof(uint16_t) + 1] = 0x00;					  //2+2*2+1	->7
 80020b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020b4:	2200      	movs	r2, #0
 80020b6:	71da      	strb	r2, [r3, #7]

				CDC_Transmit_FS(UserTxBufferFS, sizeof(UserTxBufferFS[2 + 2 * sizeof(uint16_t) + 1]));
 80020b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020bc:	2101      	movs	r1, #1
 80020be:	4618      	mov	r0, r3
 80020c0:	f008 fee2 	bl	800ae88 <CDC_Transmit_FS>
				return;
 80020c4:	e057      	b.n	8002176 <runCommands+0x806>
				//--------------------------------------------------------------------------
			}
			//--------------------------------------------------------------------------
		}
		UserTxBufferFS[0] = cmd;
 80020c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020ca:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 80020ce:	701a      	strb	r2, [r3, #0]
		UserTxBufferFS[1] = 0x01; // ошибка
 80020d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020d4:	2201      	movs	r2, #1
 80020d6:	705a      	strb	r2, [r3, #1]
		CDC_Transmit_FS(UserTxBufferFS, 2);
 80020d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020dc:	2102      	movs	r1, #2
 80020de:	4618      	mov	r0, r3
 80020e0:	f008 fed2 	bl	800ae88 <CDC_Transmit_FS>
		return;
 80020e4:	e047      	b.n	8002176 <runCommands+0x806>
		//--------------------------------------------------------------------------
	}
	else if (cmd == 0x0B)	// TODO: Отправка CRC 1-4 таблицы [0x0B][1-4][CRC(1-4)]	answer:
 80020e6:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 80020ea:	2b0b      	cmp	r3, #11
 80020ec:	d040      	beq.n	8002170 <runCommands+0x800>
	{
		return;
	//--------------------------------------------------------------------------
	}
	else if (cmd == 0x0C)	// TODO: Прием длины калибровочной таблицы [0x0C][Длина][???]
 80020ee:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 80020f2:	2b0c      	cmp	r3, #12
 80020f4:	d03e      	beq.n	8002174 <runCommands+0x804>
	{
		return;
	//--------------------------------------------------------------------------
	}
	else if (cmd == 0x0D)	// TODO: Запись во флеш калибровочной таблицы [0x0D] data: 1B (0x00 - успешно; 0x01 - ошибка при записи)	answer: 0x0D + 1B status
 80020f6:	f897 3227 	ldrb.w	r3, [r7, #551]	; 0x227
 80020fa:	2b0d      	cmp	r3, #13
 80020fc:	d13b      	bne.n	8002176 <runCommands+0x806>
	{
		if (*Len >= 2 && (Buf[1] == 0x02))
 80020fe:	463b      	mov	r3, r7
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2b01      	cmp	r3, #1
 8002106:	d921      	bls.n	800214c <runCommands+0x7dc>
 8002108:	1d3b      	adds	r3, r7, #4
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	3301      	adds	r3, #1
 800210e:	781b      	ldrb	r3, [r3, #0]
 8002110:	2b02      	cmp	r3, #2
 8002112:	d11b      	bne.n	800214c <runCommands+0x7dc>
		{
			//TODO: Функция записи фо флеш. FIXME: не работает запись фо флеш!
			 changeTableFlag = true;
 8002114:	4b0b      	ldr	r3, [pc, #44]	; (8002144 <runCommands+0x7d4>)
 8002116:	2201      	movs	r2, #1
 8002118:	701a      	strb	r2, [r3, #0]
			// writeTableInFlash();
			printf("changeTableFlag = true!");
 800211a:	480b      	ldr	r0, [pc, #44]	; (8002148 <runCommands+0x7d8>)
 800211c:	f009 fad2 	bl	800b6c4 <iprintf>
			UserTxBufferFS[0] = cmd;
 8002120:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002124:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8002128:	701a      	strb	r2, [r3, #0]
			UserTxBufferFS[1] = 0x00; // успешно
 800212a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800212e:	2200      	movs	r2, #0
 8002130:	705a      	strb	r2, [r3, #1]
			CDC_Transmit_FS(UserTxBufferFS, 2);
 8002132:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002136:	2102      	movs	r1, #2
 8002138:	4618      	mov	r0, r3
 800213a:	f008 fea5 	bl	800ae88 <CDC_Transmit_FS>
			return;
 800213e:	e01a      	b.n	8002176 <runCommands+0x806>
 8002140:	200004f4 	.word	0x200004f4
 8002144:	20000254 	.word	0x20000254
 8002148:	0800ca70 	.word	0x0800ca70
		}
 		
		//--------------------------------------------------------------------------
		UserTxBufferFS[0] = cmd;
 800214c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002150:	f897 2227 	ldrb.w	r2, [r7, #551]	; 0x227
 8002154:	701a      	strb	r2, [r3, #0]
		UserTxBufferFS[1] = 0x01; // ошибка
 8002156:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800215a:	2201      	movs	r2, #1
 800215c:	705a      	strb	r2, [r3, #1]
		CDC_Transmit_FS(UserTxBufferFS, 2);
 800215e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002162:	2102      	movs	r1, #2
 8002164:	4618      	mov	r0, r3
 8002166:	f008 fe8f 	bl	800ae88 <CDC_Transmit_FS>
		return;
 800216a:	e004      	b.n	8002176 <runCommands+0x806>
		return;
 800216c:	bf00      	nop
 800216e:	e002      	b.n	8002176 <runCommands+0x806>
		return;
 8002170:	bf00      	nop
 8002172:	e000      	b.n	8002176 <runCommands+0x806>
		return;
 8002174:	bf00      	nop
		//--------------------------------------------------------------------------
	}
//-------------------------------------------------------------------------
	
}
 8002176:	f507 770d 	add.w	r7, r7, #564	; 0x234
 800217a:	46bd      	mov	sp, r7
 800217c:	bd90      	pop	{r4, r7, pc}
 800217e:	bf00      	nop

08002180 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b086      	sub	sp, #24
 8002184:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002186:	f000 fec3 	bl	8002f10 <HAL_Init>

  /* USER CODE BEGIN Init */
//--------------------------------------------------------------------------
#if DWT_INIT
	DWT_Init();
 800218a:	f7ff f9b3 	bl	80014f4 <DWT_Init>
	//--------------------------------------------------------------------------

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800218e:	f000 f99d 	bl	80024cc <SystemClock_Config>
//-------------------------------------------------------------------------

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002192:	f000 fb47 	bl	8002824 <MX_GPIO_Init>
  MX_SPI1_Init();
 8002196:	f000 fa49 	bl	800262c <MX_SPI1_Init>
  MX_USB_DEVICE_Init();
 800219a:	f008 fdb3 	bl	800ad04 <MX_USB_DEVICE_Init>
  MX_ADC1_Init();
 800219e:	f000 f9f3 	bl	8002588 <MX_ADC1_Init>
  MX_TIM3_Init();
 80021a2:	f000 fa7b 	bl	800269c <MX_TIM3_Init>
  MX_TIM4_Init();
 80021a6:	f000 fadb 	bl	8002760 <MX_TIM4_Init>
  MX_CRC_Init();
 80021aa:	f000 fa2b 	bl	8002604 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
	//**************************************************************************
#if TEST_UID
	sprintf(buffer, "UID %x-%x-%lx-%lx\n", *idBase0, *idBase1, *idBase2, *idBase3);
 80021ae:	4bad      	ldr	r3, [pc, #692]	; (8002464 <main+0x2e4>)
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	881b      	ldrh	r3, [r3, #0]
 80021b4:	4619      	mov	r1, r3
 80021b6:	4bac      	ldr	r3, [pc, #688]	; (8002468 <main+0x2e8>)
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	881b      	ldrh	r3, [r3, #0]
 80021bc:	4618      	mov	r0, r3
 80021be:	4bab      	ldr	r3, [pc, #684]	; (800246c <main+0x2ec>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	4aaa      	ldr	r2, [pc, #680]	; (8002470 <main+0x2f0>)
 80021c6:	6812      	ldr	r2, [r2, #0]
 80021c8:	6812      	ldr	r2, [r2, #0]
 80021ca:	9201      	str	r2, [sp, #4]
 80021cc:	9300      	str	r3, [sp, #0]
 80021ce:	4603      	mov	r3, r0
 80021d0:	460a      	mov	r2, r1
 80021d2:	49a8      	ldr	r1, [pc, #672]	; (8002474 <main+0x2f4>)
 80021d4:	48a8      	ldr	r0, [pc, #672]	; (8002478 <main+0x2f8>)
 80021d6:	f009 fa8d 	bl	800b6f4 <siprintf>
	printf(buffer);
 80021da:	48a7      	ldr	r0, [pc, #668]	; (8002478 <main+0x2f8>)
 80021dc:	f009 fa72 	bl	800b6c4 <iprintf>
#endif /* TEST_UID */

	//**************************************************************************
#if TEST_TIM_CAPTURE
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80021e0:	2100      	movs	r1, #0
 80021e2:	48a6      	ldr	r0, [pc, #664]	; (800247c <main+0x2fc>)
 80021e4:	f004 fc5c 	bl	8006aa0 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 80021e8:	2104      	movs	r1, #4
 80021ea:	48a4      	ldr	r0, [pc, #656]	; (800247c <main+0x2fc>)
 80021ec:	f004 fc58 	bl	8006aa0 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 80021f0:	2100      	movs	r1, #0
 80021f2:	48a3      	ldr	r0, [pc, #652]	; (8002480 <main+0x300>)
 80021f4:	f004 fc54 	bl	8006aa0 <HAL_TIM_IC_Start_IT>
	HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_2);
 80021f8:	2104      	movs	r1, #4
 80021fa:	48a1      	ldr	r0, [pc, #644]	; (8002480 <main+0x300>)
 80021fc:	f004 fc50 	bl	8006aa0 <HAL_TIM_IC_Start_IT>
#endif /* TEST_TIM_CAPTURE */
//--------------------------------------------------------------------------
#if TEST_DAC
	SetAllDAC();
 8002200:	f7ff f9f2 	bl	80015e8 <SetAllDAC>
#endif /* TEST_DAC */
	   //**************************************************************************
#if TEST_ADC
	HAL_ADCEx_Calibration_Start(&hadc1);
 8002204:	489f      	ldr	r0, [pc, #636]	; (8002484 <main+0x304>)
 8002206:	f001 facf 	bl	80037a8 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_IT(&hadc1);
 800220a:	489e      	ldr	r0, [pc, #632]	; (8002484 <main+0x304>)
 800220c:	f000 ffba 	bl	8003184 <HAL_ADC_Start_IT>
#endif /* TEST_ADC */
//**************************************************************************
#if TEST_FLASH_TABLE

//	flash_fill_calibTable();
	crete_calibration_table(&DevNVRAM.calibration_table);
 8002210:	489d      	ldr	r0, [pc, #628]	; (8002488 <main+0x308>)
 8002212:	f7fe fe3d 	bl	8000e90 <crete_calibration_table>
	flash_write_calibTable();
 8002216:	f7fe fda3 	bl	8000d60 <flash_write_calibTable>
	SetDacA(2080,m12);
 800221a:	2101      	movs	r1, #1
 800221c:	f44f 6002 	mov.w	r0, #2080	; 0x820
 8002220:	f7ff f99a 	bl	8001558 <SetDacA>
	SetDacA(3120,m12);
 8002224:	2101      	movs	r1, #1
 8002226:	f44f 6043 	mov.w	r0, #3120	; 0xc30
 800222a:	f7ff f995 	bl	8001558 <SetDacA>
	SetDacB(2080,m12);
 800222e:	2101      	movs	r1, #1
 8002230:	f44f 6002 	mov.w	r0, #2080	; 0x820
 8002234:	f7ff f9b4 	bl	80015a0 <SetDacB>
	SetDacB(3120,m12);
 8002238:	2101      	movs	r1, #1
 800223a:	f44f 6043 	mov.w	r0, #3120	; 0xc30
 800223e:	f7ff f9af 	bl	80015a0 <SetDacB>

	SetDacA(2400,m12);
 8002242:	2101      	movs	r1, #1
 8002244:	f44f 6016 	mov.w	r0, #2400	; 0x960
 8002248:	f7ff f986 	bl	8001558 <SetDacA>
	SetDacA(27000,m27);
 800224c:	2100      	movs	r1, #0
 800224e:	f646 1078 	movw	r0, #27000	; 0x6978
 8002252:	f7ff f981 	bl	8001558 <SetDacA>
	SetDacA(2400,m27);
 8002256:	2100      	movs	r1, #0
 8002258:	f44f 6016 	mov.w	r0, #2400	; 0x960
 800225c:	f7ff f97c 	bl	8001558 <SetDacA>
	SetDacA(0,m27);
 8002260:	2100      	movs	r1, #0
 8002262:	2000      	movs	r0, #0
 8002264:	f7ff f978 	bl	8001558 <SetDacA>
    // TODO: Надо по запросе какая версия калиброчной табцы высылать значения дефолтной таблице...
    //--------------------------------------------------------------------------
*/
#endif /* TEST_FLASH_TABLE */

	uint32_t timme = 0; // для таймера в 10 сек
 8002268:	2300      	movs	r3, #0
 800226a:	60fb      	str	r3, [r7, #12]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		// Циклически проверяем соотвествует ли информация в памяти массиву настроек?
		if ((HAL_GetTick() - timme) > 10000) // интервал  10сек
 800226c:	f000 fea8 	bl	8002fc0 <HAL_GetTick>
 8002270:	4602      	mov	r2, r0
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	f242 7210 	movw	r2, #10000	; 0x2710
 800227a:	4293      	cmp	r3, r2
 800227c:	d902      	bls.n	8002284 <main+0x104>
				HAL_Delay(100);
				//--------------------------------------------------------------------------
				printf("flash done");
			}*/
#endif /* TEST_FLASH_TABLE */
			timme = HAL_GetTick();
 800227e:	f000 fe9f 	bl	8002fc0 <HAL_GetTick>
 8002282:	60f8      	str	r0, [r7, #12]
		}

//**************************************************************************
#if TEST_READ_BTN //TODO: данная реализация плохо отрабатывает! TODO: Нужно переделать на EXTI+TIM

		uint32_t ms = HAL_GetTick();
 8002284:	f000 fe9c 	bl	8002fc0 <HAL_GetTick>
 8002288:	60b8      	str	r0, [r7, #8]
		uint8_t key1_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12); // подставить свой пин //TODO: Проверить работу BACK key!
 800228a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800228e:	487f      	ldr	r0, [pc, #508]	; (800248c <main+0x30c>)
 8002290:	f002 f810 	bl	80042b4 <HAL_GPIO_ReadPin>
 8002294:	4603      	mov	r3, r0
 8002296:	71fb      	strb	r3, [r7, #7]

		if (key1_state == 0 && !short_state1 && (ms - time_key1) > 50)
 8002298:	79fb      	ldrb	r3, [r7, #7]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d113      	bne.n	80022c6 <main+0x146>
 800229e:	4b7c      	ldr	r3, [pc, #496]	; (8002490 <main+0x310>)
 80022a0:	781b      	ldrb	r3, [r3, #0]
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d10f      	bne.n	80022c6 <main+0x146>
 80022a6:	4b7b      	ldr	r3, [pc, #492]	; (8002494 <main+0x314>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	68ba      	ldr	r2, [r7, #8]
 80022ac:	1ad3      	subs	r3, r2, r3
 80022ae:	2b32      	cmp	r3, #50	; 0x32
 80022b0:	d909      	bls.n	80022c6 <main+0x146>
		{
			short_state1 = 1;
 80022b2:	4b77      	ldr	r3, [pc, #476]	; (8002490 <main+0x310>)
 80022b4:	2201      	movs	r2, #1
 80022b6:	701a      	strb	r2, [r3, #0]
			long_state1 = 0;
 80022b8:	4b77      	ldr	r3, [pc, #476]	; (8002498 <main+0x318>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	701a      	strb	r2, [r3, #0]
			time_key1 = ms;
 80022be:	4a75      	ldr	r2, [pc, #468]	; (8002494 <main+0x314>)
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	6013      	str	r3, [r2, #0]
 80022c4:	e02e      	b.n	8002324 <main+0x1a4>
		}
		else if (key1_state == 0 && !long_state1 && (ms - time_key1) > KEY_LONG_DELAY)
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d111      	bne.n	80022f0 <main+0x170>
 80022cc:	4b72      	ldr	r3, [pc, #456]	; (8002498 <main+0x318>)
 80022ce:	781b      	ldrb	r3, [r3, #0]
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d10d      	bne.n	80022f0 <main+0x170>
 80022d4:	4b6f      	ldr	r3, [pc, #444]	; (8002494 <main+0x314>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	68ba      	ldr	r2, [r7, #8]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022e0:	d906      	bls.n	80022f0 <main+0x170>
		{
			long_state1 = 1;
 80022e2:	4b6d      	ldr	r3, [pc, #436]	; (8002498 <main+0x318>)
 80022e4:	2201      	movs	r2, #1
 80022e6:	701a      	strb	r2, [r3, #0]
			// действие на длинное нажатие
			btn1_long_rd = 1;
 80022e8:	4b6c      	ldr	r3, [pc, #432]	; (800249c <main+0x31c>)
 80022ea:	2201      	movs	r2, #1
 80022ec:	701a      	strb	r2, [r3, #0]
 80022ee:	e019      	b.n	8002324 <main+0x1a4>
		}
		else if (key1_state == 1 && short_state1 && (ms - time_key1) > 50)
 80022f0:	79fb      	ldrb	r3, [r7, #7]
 80022f2:	2b01      	cmp	r3, #1
 80022f4:	d116      	bne.n	8002324 <main+0x1a4>
 80022f6:	4b66      	ldr	r3, [pc, #408]	; (8002490 <main+0x310>)
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d012      	beq.n	8002324 <main+0x1a4>
 80022fe:	4b65      	ldr	r3, [pc, #404]	; (8002494 <main+0x314>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	68ba      	ldr	r2, [r7, #8]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	2b32      	cmp	r3, #50	; 0x32
 8002308:	d90c      	bls.n	8002324 <main+0x1a4>
		{
			short_state1 = 0;
 800230a:	4b61      	ldr	r3, [pc, #388]	; (8002490 <main+0x310>)
 800230c:	2200      	movs	r2, #0
 800230e:	701a      	strb	r2, [r3, #0]
			time_key1 = ms;
 8002310:	4a60      	ldr	r2, [pc, #384]	; (8002494 <main+0x314>)
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	6013      	str	r3, [r2, #0]

			if (!long_state1)
 8002316:	4b60      	ldr	r3, [pc, #384]	; (8002498 <main+0x318>)
 8002318:	781b      	ldrb	r3, [r3, #0]
 800231a:	2b00      	cmp	r3, #0
 800231c:	d102      	bne.n	8002324 <main+0x1a4>
			{
				// действие на короткое нажатие
				btn1_short_rd = 1;
 800231e:	4b60      	ldr	r3, [pc, #384]	; (80024a0 <main+0x320>)
 8002320:	2201      	movs	r2, #1
 8002322:	701a      	strb	r2, [r3, #0]
			}
		}
		uint8_t key2_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13); // подставить свой пин
 8002324:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002328:	4858      	ldr	r0, [pc, #352]	; (800248c <main+0x30c>)
 800232a:	f001 ffc3 	bl	80042b4 <HAL_GPIO_ReadPin>
 800232e:	4603      	mov	r3, r0
 8002330:	71bb      	strb	r3, [r7, #6]

		if (key2_state == 0 && !short_state2 && (ms - time_key2) > 50)
 8002332:	79bb      	ldrb	r3, [r7, #6]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d113      	bne.n	8002360 <main+0x1e0>
 8002338:	4b5a      	ldr	r3, [pc, #360]	; (80024a4 <main+0x324>)
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d10f      	bne.n	8002360 <main+0x1e0>
 8002340:	4b59      	ldr	r3, [pc, #356]	; (80024a8 <main+0x328>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	68ba      	ldr	r2, [r7, #8]
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	2b32      	cmp	r3, #50	; 0x32
 800234a:	d909      	bls.n	8002360 <main+0x1e0>
		{
			short_state2 = 1;
 800234c:	4b55      	ldr	r3, [pc, #340]	; (80024a4 <main+0x324>)
 800234e:	2201      	movs	r2, #1
 8002350:	701a      	strb	r2, [r3, #0]
			long_state2 = 0;
 8002352:	4b56      	ldr	r3, [pc, #344]	; (80024ac <main+0x32c>)
 8002354:	2200      	movs	r2, #0
 8002356:	701a      	strb	r2, [r3, #0]
			time_key2 = ms;
 8002358:	4a53      	ldr	r2, [pc, #332]	; (80024a8 <main+0x328>)
 800235a:	68bb      	ldr	r3, [r7, #8]
 800235c:	6013      	str	r3, [r2, #0]
 800235e:	e02e      	b.n	80023be <main+0x23e>
		}
		else if (key2_state == 0 && !long_state2 && (ms - time_key2) > KEY_LONG_DELAY)
 8002360:	79bb      	ldrb	r3, [r7, #6]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d111      	bne.n	800238a <main+0x20a>
 8002366:	4b51      	ldr	r3, [pc, #324]	; (80024ac <main+0x32c>)
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d10d      	bne.n	800238a <main+0x20a>
 800236e:	4b4e      	ldr	r3, [pc, #312]	; (80024a8 <main+0x328>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	68ba      	ldr	r2, [r7, #8]
 8002374:	1ad3      	subs	r3, r2, r3
 8002376:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800237a:	d906      	bls.n	800238a <main+0x20a>
		{
			long_state2 = 1;
 800237c:	4b4b      	ldr	r3, [pc, #300]	; (80024ac <main+0x32c>)
 800237e:	2201      	movs	r2, #1
 8002380:	701a      	strb	r2, [r3, #0]

			// действие на длинное нажатие
			btn2_long_rd = 1;
 8002382:	4b4b      	ldr	r3, [pc, #300]	; (80024b0 <main+0x330>)
 8002384:	2201      	movs	r2, #1
 8002386:	701a      	strb	r2, [r3, #0]
 8002388:	e019      	b.n	80023be <main+0x23e>
		}
		else if (key2_state == 1 && short_state2 && (ms - time_key2) > 50)
 800238a:	79bb      	ldrb	r3, [r7, #6]
 800238c:	2b01      	cmp	r3, #1
 800238e:	d116      	bne.n	80023be <main+0x23e>
 8002390:	4b44      	ldr	r3, [pc, #272]	; (80024a4 <main+0x324>)
 8002392:	781b      	ldrb	r3, [r3, #0]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d012      	beq.n	80023be <main+0x23e>
 8002398:	4b43      	ldr	r3, [pc, #268]	; (80024a8 <main+0x328>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	68ba      	ldr	r2, [r7, #8]
 800239e:	1ad3      	subs	r3, r2, r3
 80023a0:	2b32      	cmp	r3, #50	; 0x32
 80023a2:	d90c      	bls.n	80023be <main+0x23e>
		{
			short_state2 = 0;
 80023a4:	4b3f      	ldr	r3, [pc, #252]	; (80024a4 <main+0x324>)
 80023a6:	2200      	movs	r2, #0
 80023a8:	701a      	strb	r2, [r3, #0]
			time_key2 = ms;
 80023aa:	4a3f      	ldr	r2, [pc, #252]	; (80024a8 <main+0x328>)
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	6013      	str	r3, [r2, #0]

			if (!long_state2)
 80023b0:	4b3e      	ldr	r3, [pc, #248]	; (80024ac <main+0x32c>)
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d102      	bne.n	80023be <main+0x23e>
			{
				// действие на короткое нажатие
				btn2_short_rd = 1;
 80023b8:	4b3e      	ldr	r3, [pc, #248]	; (80024b4 <main+0x334>)
 80023ba:	2201      	movs	r2, #1
 80023bc:	701a      	strb	r2, [r3, #0]
			}
		}

		uint8_t key3_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14); // подставить свой пин
 80023be:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80023c2:	4832      	ldr	r0, [pc, #200]	; (800248c <main+0x30c>)
 80023c4:	f001 ff76 	bl	80042b4 <HAL_GPIO_ReadPin>
 80023c8:	4603      	mov	r3, r0
 80023ca:	717b      	strb	r3, [r7, #5]
		if (key3_state == 0 && !short_state3 && (ms - time_key3) > 50)
 80023cc:	797b      	ldrb	r3, [r7, #5]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d113      	bne.n	80023fa <main+0x27a>
 80023d2:	4b39      	ldr	r3, [pc, #228]	; (80024b8 <main+0x338>)
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d10f      	bne.n	80023fa <main+0x27a>
 80023da:	4b38      	ldr	r3, [pc, #224]	; (80024bc <main+0x33c>)
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	68ba      	ldr	r2, [r7, #8]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	2b32      	cmp	r3, #50	; 0x32
 80023e4:	d909      	bls.n	80023fa <main+0x27a>
		{
			short_state3 = 1;
 80023e6:	4b34      	ldr	r3, [pc, #208]	; (80024b8 <main+0x338>)
 80023e8:	2201      	movs	r2, #1
 80023ea:	701a      	strb	r2, [r3, #0]
			long_state3 = 0;
 80023ec:	4b34      	ldr	r3, [pc, #208]	; (80024c0 <main+0x340>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	701a      	strb	r2, [r3, #0]
			time_key3 = ms;
 80023f2:	4a32      	ldr	r2, [pc, #200]	; (80024bc <main+0x33c>)
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	6013      	str	r3, [r2, #0]
 80023f8:	e032      	b.n	8002460 <main+0x2e0>
		}
		else if (key3_state == 0 && !long_state3 && (ms - time_key3) > KEY_LONG_DELAY)
 80023fa:	797b      	ldrb	r3, [r7, #5]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d111      	bne.n	8002424 <main+0x2a4>
 8002400:	4b2f      	ldr	r3, [pc, #188]	; (80024c0 <main+0x340>)
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d10d      	bne.n	8002424 <main+0x2a4>
 8002408:	4b2c      	ldr	r3, [pc, #176]	; (80024bc <main+0x33c>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	68ba      	ldr	r2, [r7, #8]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002414:	d906      	bls.n	8002424 <main+0x2a4>
		{
			long_state3 = 1;
 8002416:	4b2a      	ldr	r3, [pc, #168]	; (80024c0 <main+0x340>)
 8002418:	2201      	movs	r2, #1
 800241a:	701a      	strb	r2, [r3, #0]
			// действие на длинное нажатие
			btn3_long_rd = 1;
 800241c:	4b29      	ldr	r3, [pc, #164]	; (80024c4 <main+0x344>)
 800241e:	2201      	movs	r2, #1
 8002420:	701a      	strb	r2, [r3, #0]
 8002422:	e01d      	b.n	8002460 <main+0x2e0>
		}
		else if (key3_state == 1 && short_state3 && (ms - time_key3) > 50)
 8002424:	797b      	ldrb	r3, [r7, #5]
 8002426:	2b01      	cmp	r3, #1
 8002428:	f47f af20 	bne.w	800226c <main+0xec>
 800242c:	4b22      	ldr	r3, [pc, #136]	; (80024b8 <main+0x338>)
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	2b00      	cmp	r3, #0
 8002432:	f43f af1b 	beq.w	800226c <main+0xec>
 8002436:	4b21      	ldr	r3, [pc, #132]	; (80024bc <main+0x33c>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	68ba      	ldr	r2, [r7, #8]
 800243c:	1ad3      	subs	r3, r2, r3
 800243e:	2b32      	cmp	r3, #50	; 0x32
 8002440:	f67f af14 	bls.w	800226c <main+0xec>
		{
			short_state3 = 0;
 8002444:	4b1c      	ldr	r3, [pc, #112]	; (80024b8 <main+0x338>)
 8002446:	2200      	movs	r2, #0
 8002448:	701a      	strb	r2, [r3, #0]
			time_key3 = ms;
 800244a:	4a1c      	ldr	r2, [pc, #112]	; (80024bc <main+0x33c>)
 800244c:	68bb      	ldr	r3, [r7, #8]
 800244e:	6013      	str	r3, [r2, #0]

			if (!long_state3)
 8002450:	4b1b      	ldr	r3, [pc, #108]	; (80024c0 <main+0x340>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	2b00      	cmp	r3, #0
 8002456:	f47f af09 	bne.w	800226c <main+0xec>
			{
				// действие на короткое нажатие
				btn3_short_rd = 1;
 800245a:	4b1b      	ldr	r3, [pc, #108]	; (80024c8 <main+0x348>)
 800245c:	2201      	movs	r2, #1
 800245e:	701a      	strb	r2, [r3, #0]
	{
 8002460:	e704      	b.n	800226c <main+0xec>
 8002462:	bf00      	nop
 8002464:	20000000 	.word	0x20000000
 8002468:	20000004 	.word	0x20000004
 800246c:	20000008 	.word	0x20000008
 8002470:	2000000c 	.word	0x2000000c
 8002474:	0800ca94 	.word	0x0800ca94
 8002478:	20000214 	.word	0x20000214
 800247c:	200008fc 	.word	0x200008fc
 8002480:	200004ac 	.word	0x200004ac
 8002484:	20000944 	.word	0x20000944
 8002488:	200004f4 	.word	0x200004f4
 800248c:	40010c00 	.word	0x40010c00
 8002490:	2000025a 	.word	0x2000025a
 8002494:	2000025c 	.word	0x2000025c
 8002498:	2000025b 	.word	0x2000025b
 800249c:	20000260 	.word	0x20000260
 80024a0:	20000261 	.word	0x20000261
 80024a4:	20000262 	.word	0x20000262
 80024a8:	20000264 	.word	0x20000264
 80024ac:	20000263 	.word	0x20000263
 80024b0:	20000268 	.word	0x20000268
 80024b4:	20000269 	.word	0x20000269
 80024b8:	2000026a 	.word	0x2000026a
 80024bc:	2000026c 	.word	0x2000026c
 80024c0:	2000026b 	.word	0x2000026b
 80024c4:	20000270 	.word	0x20000270
 80024c8:	20000271 	.word	0x20000271

080024cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b094      	sub	sp, #80	; 0x50
 80024d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80024d6:	2228      	movs	r2, #40	; 0x28
 80024d8:	2100      	movs	r1, #0
 80024da:	4618      	mov	r0, r3
 80024dc:	f009 f8ea 	bl	800b6b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80024e0:	f107 0314 	add.w	r3, r7, #20
 80024e4:	2200      	movs	r2, #0
 80024e6:	601a      	str	r2, [r3, #0]
 80024e8:	605a      	str	r2, [r3, #4]
 80024ea:	609a      	str	r2, [r3, #8]
 80024ec:	60da      	str	r2, [r3, #12]
 80024ee:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80024f0:	1d3b      	adds	r3, r7, #4
 80024f2:	2200      	movs	r2, #0
 80024f4:	601a      	str	r2, [r3, #0]
 80024f6:	605a      	str	r2, [r3, #4]
 80024f8:	609a      	str	r2, [r3, #8]
 80024fa:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80024fc:	2301      	movs	r3, #1
 80024fe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002500:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002504:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002506:	2300      	movs	r3, #0
 8002508:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800250a:	2301      	movs	r3, #1
 800250c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800250e:	2302      	movs	r3, #2
 8002510:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002512:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002516:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002518:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800251c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800251e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002522:	4618      	mov	r0, r3
 8002524:	f003 fa86 	bl	8005a34 <HAL_RCC_OscConfig>
 8002528:	4603      	mov	r3, r0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d001      	beq.n	8002532 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800252e:	f000 fa51 	bl	80029d4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002532:	230f      	movs	r3, #15
 8002534:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002536:	2302      	movs	r3, #2
 8002538:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800253a:	2300      	movs	r3, #0
 800253c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800253e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002542:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002544:	2300      	movs	r3, #0
 8002546:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002548:	f107 0314 	add.w	r3, r7, #20
 800254c:	2102      	movs	r1, #2
 800254e:	4618      	mov	r0, r3
 8002550:	f003 fcf0 	bl	8005f34 <HAL_RCC_ClockConfig>
 8002554:	4603      	mov	r3, r0
 8002556:	2b00      	cmp	r3, #0
 8002558:	d001      	beq.n	800255e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800255a:	f000 fa3b 	bl	80029d4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 800255e:	2312      	movs	r3, #18
 8002560:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002562:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002566:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8002568:	2300      	movs	r3, #0
 800256a:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800256c:	1d3b      	adds	r3, r7, #4
 800256e:	4618      	mov	r0, r3
 8002570:	f003 fe66 	bl	8006240 <HAL_RCCEx_PeriphCLKConfig>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800257a:	f000 fa2b 	bl	80029d4 <Error_Handler>
  }
}
 800257e:	bf00      	nop
 8002580:	3750      	adds	r7, #80	; 0x50
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
	...

08002588 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800258e:	1d3b      	adds	r3, r7, #4
 8002590:	2200      	movs	r2, #0
 8002592:	601a      	str	r2, [r3, #0]
 8002594:	605a      	str	r2, [r3, #4]
 8002596:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8002598:	4b18      	ldr	r3, [pc, #96]	; (80025fc <MX_ADC1_Init+0x74>)
 800259a:	4a19      	ldr	r2, [pc, #100]	; (8002600 <MX_ADC1_Init+0x78>)
 800259c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800259e:	4b17      	ldr	r3, [pc, #92]	; (80025fc <MX_ADC1_Init+0x74>)
 80025a0:	2200      	movs	r2, #0
 80025a2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80025a4:	4b15      	ldr	r3, [pc, #84]	; (80025fc <MX_ADC1_Init+0x74>)
 80025a6:	2201      	movs	r2, #1
 80025a8:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80025aa:	4b14      	ldr	r3, [pc, #80]	; (80025fc <MX_ADC1_Init+0x74>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80025b0:	4b12      	ldr	r3, [pc, #72]	; (80025fc <MX_ADC1_Init+0x74>)
 80025b2:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80025b6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80025b8:	4b10      	ldr	r3, [pc, #64]	; (80025fc <MX_ADC1_Init+0x74>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80025be:	4b0f      	ldr	r3, [pc, #60]	; (80025fc <MX_ADC1_Init+0x74>)
 80025c0:	2201      	movs	r2, #1
 80025c2:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80025c4:	480d      	ldr	r0, [pc, #52]	; (80025fc <MX_ADC1_Init+0x74>)
 80025c6:	f000 fd05 	bl	8002fd4 <HAL_ADC_Init>
 80025ca:	4603      	mov	r3, r0
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d001      	beq.n	80025d4 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80025d0:	f000 fa00 	bl	80029d4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80025d4:	2303      	movs	r3, #3
 80025d6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80025d8:	2301      	movs	r3, #1
 80025da:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 80025dc:	2302      	movs	r3, #2
 80025de:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80025e0:	1d3b      	adds	r3, r7, #4
 80025e2:	4619      	mov	r1, r3
 80025e4:	4805      	ldr	r0, [pc, #20]	; (80025fc <MX_ADC1_Init+0x74>)
 80025e6:	f000 ff5b 	bl	80034a0 <HAL_ADC_ConfigChannel>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80025f0:	f000 f9f0 	bl	80029d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80025f4:	bf00      	nop
 80025f6:	3710      	adds	r7, #16
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	20000944 	.word	0x20000944
 8002600:	40012400 	.word	0x40012400

08002604 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8002608:	4b06      	ldr	r3, [pc, #24]	; (8002624 <MX_CRC_Init+0x20>)
 800260a:	4a07      	ldr	r2, [pc, #28]	; (8002628 <MX_CRC_Init+0x24>)
 800260c:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 800260e:	4805      	ldr	r0, [pc, #20]	; (8002624 <MX_CRC_Init+0x20>)
 8002610:	f001 fa7d 	bl	8003b0e <HAL_CRC_Init>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800261a:	f000 f9db 	bl	80029d4 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800261e:	bf00      	nop
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	200008f4 	.word	0x200008f4
 8002628:	40023000 	.word	0x40023000

0800262c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002630:	4b18      	ldr	r3, [pc, #96]	; (8002694 <MX_SPI1_Init+0x68>)
 8002632:	4a19      	ldr	r2, [pc, #100]	; (8002698 <MX_SPI1_Init+0x6c>)
 8002634:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002636:	4b17      	ldr	r3, [pc, #92]	; (8002694 <MX_SPI1_Init+0x68>)
 8002638:	f44f 7282 	mov.w	r2, #260	; 0x104
 800263c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800263e:	4b15      	ldr	r3, [pc, #84]	; (8002694 <MX_SPI1_Init+0x68>)
 8002640:	2200      	movs	r2, #0
 8002642:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8002644:	4b13      	ldr	r3, [pc, #76]	; (8002694 <MX_SPI1_Init+0x68>)
 8002646:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800264a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800264c:	4b11      	ldr	r3, [pc, #68]	; (8002694 <MX_SPI1_Init+0x68>)
 800264e:	2200      	movs	r2, #0
 8002650:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002652:	4b10      	ldr	r3, [pc, #64]	; (8002694 <MX_SPI1_Init+0x68>)
 8002654:	2200      	movs	r2, #0
 8002656:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002658:	4b0e      	ldr	r3, [pc, #56]	; (8002694 <MX_SPI1_Init+0x68>)
 800265a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800265e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002660:	4b0c      	ldr	r3, [pc, #48]	; (8002694 <MX_SPI1_Init+0x68>)
 8002662:	2208      	movs	r2, #8
 8002664:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002666:	4b0b      	ldr	r3, [pc, #44]	; (8002694 <MX_SPI1_Init+0x68>)
 8002668:	2200      	movs	r2, #0
 800266a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800266c:	4b09      	ldr	r3, [pc, #36]	; (8002694 <MX_SPI1_Init+0x68>)
 800266e:	2200      	movs	r2, #0
 8002670:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002672:	4b08      	ldr	r3, [pc, #32]	; (8002694 <MX_SPI1_Init+0x68>)
 8002674:	2200      	movs	r2, #0
 8002676:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002678:	4b06      	ldr	r3, [pc, #24]	; (8002694 <MX_SPI1_Init+0x68>)
 800267a:	220a      	movs	r2, #10
 800267c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800267e:	4805      	ldr	r0, [pc, #20]	; (8002694 <MX_SPI1_Init+0x68>)
 8002680:	f003 ff58 	bl	8006534 <HAL_SPI_Init>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800268a:	f000 f9a3 	bl	80029d4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800268e:	bf00      	nop
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	20000974 	.word	0x20000974
 8002698:	40013000 	.word	0x40013000

0800269c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026a2:	f107 0310 	add.w	r3, r7, #16
 80026a6:	2200      	movs	r2, #0
 80026a8:	601a      	str	r2, [r3, #0]
 80026aa:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 80026ac:	463b      	mov	r3, r7
 80026ae:	2200      	movs	r2, #0
 80026b0:	601a      	str	r2, [r3, #0]
 80026b2:	605a      	str	r2, [r3, #4]
 80026b4:	609a      	str	r2, [r3, #8]
 80026b6:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80026b8:	4b27      	ldr	r3, [pc, #156]	; (8002758 <MX_TIM3_Init+0xbc>)
 80026ba:	4a28      	ldr	r2, [pc, #160]	; (800275c <MX_TIM3_Init+0xc0>)
 80026bc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80026be:	4b26      	ldr	r3, [pc, #152]	; (8002758 <MX_TIM3_Init+0xbc>)
 80026c0:	2247      	movs	r2, #71	; 0x47
 80026c2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026c4:	4b24      	ldr	r3, [pc, #144]	; (8002758 <MX_TIM3_Init+0xbc>)
 80026c6:	2200      	movs	r2, #0
 80026c8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65000-1;
 80026ca:	4b23      	ldr	r3, [pc, #140]	; (8002758 <MX_TIM3_Init+0xbc>)
 80026cc:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 80026d0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026d2:	4b21      	ldr	r3, [pc, #132]	; (8002758 <MX_TIM3_Init+0xbc>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026d8:	4b1f      	ldr	r3, [pc, #124]	; (8002758 <MX_TIM3_Init+0xbc>)
 80026da:	2200      	movs	r2, #0
 80026dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80026de:	481e      	ldr	r0, [pc, #120]	; (8002758 <MX_TIM3_Init+0xbc>)
 80026e0:	f004 f98e 	bl	8006a00 <HAL_TIM_IC_Init>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d001      	beq.n	80026ee <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80026ea:	f000 f973 	bl	80029d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80026ee:	2300      	movs	r3, #0
 80026f0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026f2:	2300      	movs	r3, #0
 80026f4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80026f6:	f107 0310 	add.w	r3, r7, #16
 80026fa:	4619      	mov	r1, r3
 80026fc:	4816      	ldr	r0, [pc, #88]	; (8002758 <MX_TIM3_Init+0xbc>)
 80026fe:	f004 fe6d 	bl	80073dc <HAL_TIMEx_MasterConfigSynchronization>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d001      	beq.n	800270c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8002708:	f000 f964 	bl	80029d4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 800270c:	2300      	movs	r3, #0
 800270e:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002710:	2301      	movs	r3, #1
 8002712:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002714:	2300      	movs	r3, #0
 8002716:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8002718:	2300      	movs	r3, #0
 800271a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 800271c:	463b      	mov	r3, r7
 800271e:	2200      	movs	r2, #0
 8002720:	4619      	mov	r1, r3
 8002722:	480d      	ldr	r0, [pc, #52]	; (8002758 <MX_TIM3_Init+0xbc>)
 8002724:	f004 fbca 	bl	8006ebc <HAL_TIM_IC_ConfigChannel>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800272e:	f000 f951 	bl	80029d4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002732:	2302      	movs	r3, #2
 8002734:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002736:	2302      	movs	r3, #2
 8002738:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800273a:	463b      	mov	r3, r7
 800273c:	2204      	movs	r2, #4
 800273e:	4619      	mov	r1, r3
 8002740:	4805      	ldr	r0, [pc, #20]	; (8002758 <MX_TIM3_Init+0xbc>)
 8002742:	f004 fbbb 	bl	8006ebc <HAL_TIM_IC_ConfigChannel>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <MX_TIM3_Init+0xb4>
  {
    Error_Handler();
 800274c:	f000 f942 	bl	80029d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002750:	bf00      	nop
 8002752:	3718      	adds	r7, #24
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	200008fc 	.word	0x200008fc
 800275c:	40000400 	.word	0x40000400

08002760 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b086      	sub	sp, #24
 8002764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002766:	f107 0310 	add.w	r3, r7, #16
 800276a:	2200      	movs	r2, #0
 800276c:	601a      	str	r2, [r3, #0]
 800276e:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002770:	463b      	mov	r3, r7
 8002772:	2200      	movs	r2, #0
 8002774:	601a      	str	r2, [r3, #0]
 8002776:	605a      	str	r2, [r3, #4]
 8002778:	609a      	str	r2, [r3, #8]
 800277a:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800277c:	4b27      	ldr	r3, [pc, #156]	; (800281c <MX_TIM4_Init+0xbc>)
 800277e:	4a28      	ldr	r2, [pc, #160]	; (8002820 <MX_TIM4_Init+0xc0>)
 8002780:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 72-1;
 8002782:	4b26      	ldr	r3, [pc, #152]	; (800281c <MX_TIM4_Init+0xbc>)
 8002784:	2247      	movs	r2, #71	; 0x47
 8002786:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002788:	4b24      	ldr	r3, [pc, #144]	; (800281c <MX_TIM4_Init+0xbc>)
 800278a:	2200      	movs	r2, #0
 800278c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65000-1;
 800278e:	4b23      	ldr	r3, [pc, #140]	; (800281c <MX_TIM4_Init+0xbc>)
 8002790:	f64f 52e7 	movw	r2, #64999	; 0xfde7
 8002794:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002796:	4b21      	ldr	r3, [pc, #132]	; (800281c <MX_TIM4_Init+0xbc>)
 8002798:	2200      	movs	r2, #0
 800279a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800279c:	4b1f      	ldr	r3, [pc, #124]	; (800281c <MX_TIM4_Init+0xbc>)
 800279e:	2200      	movs	r2, #0
 80027a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80027a2:	481e      	ldr	r0, [pc, #120]	; (800281c <MX_TIM4_Init+0xbc>)
 80027a4:	f004 f92c 	bl	8006a00 <HAL_TIM_IC_Init>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80027ae:	f000 f911 	bl	80029d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80027b2:	2300      	movs	r3, #0
 80027b4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80027b6:	2300      	movs	r3, #0
 80027b8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80027ba:	f107 0310 	add.w	r3, r7, #16
 80027be:	4619      	mov	r1, r3
 80027c0:	4816      	ldr	r0, [pc, #88]	; (800281c <MX_TIM4_Init+0xbc>)
 80027c2:	f004 fe0b 	bl	80073dc <HAL_TIMEx_MasterConfigSynchronization>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 80027cc:	f000 f902 	bl	80029d4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80027d0:	2300      	movs	r3, #0
 80027d2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80027d4:	2301      	movs	r3, #1
 80027d6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80027d8:	2300      	movs	r3, #0
 80027da:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80027dc:	2300      	movs	r3, #0
 80027de:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80027e0:	463b      	mov	r3, r7
 80027e2:	2200      	movs	r2, #0
 80027e4:	4619      	mov	r1, r3
 80027e6:	480d      	ldr	r0, [pc, #52]	; (800281c <MX_TIM4_Init+0xbc>)
 80027e8:	f004 fb68 	bl	8006ebc <HAL_TIM_IC_ConfigChannel>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 80027f2:	f000 f8ef 	bl	80029d4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 80027f6:	2302      	movs	r3, #2
 80027f8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 80027fa:	2302      	movs	r3, #2
 80027fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 80027fe:	463b      	mov	r3, r7
 8002800:	2204      	movs	r2, #4
 8002802:	4619      	mov	r1, r3
 8002804:	4805      	ldr	r0, [pc, #20]	; (800281c <MX_TIM4_Init+0xbc>)
 8002806:	f004 fb59 	bl	8006ebc <HAL_TIM_IC_ConfigChannel>
 800280a:	4603      	mov	r3, r0
 800280c:	2b00      	cmp	r3, #0
 800280e:	d001      	beq.n	8002814 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8002810:	f000 f8e0 	bl	80029d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002814:	bf00      	nop
 8002816:	3718      	adds	r7, #24
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	200004ac 	.word	0x200004ac
 8002820:	40000800 	.word	0x40000800

08002824 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b08a      	sub	sp, #40	; 0x28
 8002828:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800282a:	f107 0314 	add.w	r3, r7, #20
 800282e:	2200      	movs	r2, #0
 8002830:	601a      	str	r2, [r3, #0]
 8002832:	605a      	str	r2, [r3, #4]
 8002834:	609a      	str	r2, [r3, #8]
 8002836:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002838:	4b62      	ldr	r3, [pc, #392]	; (80029c4 <MX_GPIO_Init+0x1a0>)
 800283a:	699b      	ldr	r3, [r3, #24]
 800283c:	4a61      	ldr	r2, [pc, #388]	; (80029c4 <MX_GPIO_Init+0x1a0>)
 800283e:	f043 0310 	orr.w	r3, r3, #16
 8002842:	6193      	str	r3, [r2, #24]
 8002844:	4b5f      	ldr	r3, [pc, #380]	; (80029c4 <MX_GPIO_Init+0x1a0>)
 8002846:	699b      	ldr	r3, [r3, #24]
 8002848:	f003 0310 	and.w	r3, r3, #16
 800284c:	613b      	str	r3, [r7, #16]
 800284e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002850:	4b5c      	ldr	r3, [pc, #368]	; (80029c4 <MX_GPIO_Init+0x1a0>)
 8002852:	699b      	ldr	r3, [r3, #24]
 8002854:	4a5b      	ldr	r2, [pc, #364]	; (80029c4 <MX_GPIO_Init+0x1a0>)
 8002856:	f043 0320 	orr.w	r3, r3, #32
 800285a:	6193      	str	r3, [r2, #24]
 800285c:	4b59      	ldr	r3, [pc, #356]	; (80029c4 <MX_GPIO_Init+0x1a0>)
 800285e:	699b      	ldr	r3, [r3, #24]
 8002860:	f003 0320 	and.w	r3, r3, #32
 8002864:	60fb      	str	r3, [r7, #12]
 8002866:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002868:	4b56      	ldr	r3, [pc, #344]	; (80029c4 <MX_GPIO_Init+0x1a0>)
 800286a:	699b      	ldr	r3, [r3, #24]
 800286c:	4a55      	ldr	r2, [pc, #340]	; (80029c4 <MX_GPIO_Init+0x1a0>)
 800286e:	f043 0304 	orr.w	r3, r3, #4
 8002872:	6193      	str	r3, [r2, #24]
 8002874:	4b53      	ldr	r3, [pc, #332]	; (80029c4 <MX_GPIO_Init+0x1a0>)
 8002876:	699b      	ldr	r3, [r3, #24]
 8002878:	f003 0304 	and.w	r3, r3, #4
 800287c:	60bb      	str	r3, [r7, #8]
 800287e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002880:	4b50      	ldr	r3, [pc, #320]	; (80029c4 <MX_GPIO_Init+0x1a0>)
 8002882:	699b      	ldr	r3, [r3, #24]
 8002884:	4a4f      	ldr	r2, [pc, #316]	; (80029c4 <MX_GPIO_Init+0x1a0>)
 8002886:	f043 0308 	orr.w	r3, r3, #8
 800288a:	6193      	str	r3, [r2, #24]
 800288c:	4b4d      	ldr	r3, [pc, #308]	; (80029c4 <MX_GPIO_Init+0x1a0>)
 800288e:	699b      	ldr	r3, [r3, #24]
 8002890:	f003 0308 	and.w	r3, r3, #8
 8002894:	607b      	str	r3, [r7, #4]
 8002896:	687b      	ldr	r3, [r7, #4]


  // reset USB DP (D+)
  // инициализируем пин DP как выход
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002898:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800289c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800289e:	2301      	movs	r3, #1
 80028a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028a2:	2302      	movs	r3, #2
 80028a4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028a6:	f107 0314 	add.w	r3, r7, #20
 80028aa:	4619      	mov	r1, r3
 80028ac:	4846      	ldr	r0, [pc, #280]	; (80029c8 <MX_GPIO_Init+0x1a4>)
 80028ae:	f001 fb7d 	bl	8003fac <HAL_GPIO_Init>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET); // прижимаем DP к "земле"
 80028b2:	2200      	movs	r2, #0
 80028b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028b8:	4843      	ldr	r0, [pc, #268]	; (80029c8 <MX_GPIO_Init+0x1a4>)
 80028ba:	f001 fd12 	bl	80042e2 <HAL_GPIO_WritePin>
  for(uint16_t i = 0; i < 10000; i++) {}; // немного ждём
 80028be:	2300      	movs	r3, #0
 80028c0:	84fb      	strh	r3, [r7, #38]	; 0x26
 80028c2:	e002      	b.n	80028ca <MX_GPIO_Init+0xa6>
 80028c4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80028c6:	3301      	adds	r3, #1
 80028c8:	84fb      	strh	r3, [r7, #38]	; 0x26
 80028ca:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80028cc:	f242 720f 	movw	r2, #9999	; 0x270f
 80028d0:	4293      	cmp	r3, r2
 80028d2:	d9f7      	bls.n	80028c4 <MX_GPIO_Init+0xa0>

  // переинициализируем пин для работы с USB
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028d4:	2300      	movs	r3, #0
 80028d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d8:	2300      	movs	r3, #0
 80028da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028dc:	f107 0314 	add.w	r3, r7, #20
 80028e0:	4619      	mov	r1, r3
 80028e2:	4839      	ldr	r0, [pc, #228]	; (80029c8 <MX_GPIO_Init+0x1a4>)
 80028e4:	f001 fb62 	bl	8003fac <HAL_GPIO_Init>
  for(uint16_t i = 0; i < 10000; i++) {}; // немного ждём
 80028e8:	2300      	movs	r3, #0
 80028ea:	84bb      	strh	r3, [r7, #36]	; 0x24
 80028ec:	e002      	b.n	80028f4 <MX_GPIO_Init+0xd0>
 80028ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80028f0:	3301      	adds	r3, #1
 80028f2:	84bb      	strh	r3, [r7, #36]	; 0x24
 80028f4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80028f6:	f242 720f 	movw	r2, #9999	; 0x270f
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d9f7      	bls.n	80028ee <MX_GPIO_Init+0xca>


  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80028fe:	2200      	movs	r2, #0
 8002900:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002904:	4831      	ldr	r0, [pc, #196]	; (80029cc <MX_GPIO_Init+0x1a8>)
 8002906:	f001 fcec 	bl	80042e2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, AD5312_LDAC_Pin|AD5312_SYNC_Pin|GPIO_PIN_10, GPIO_PIN_RESET);
 800290a:	2200      	movs	r2, #0
 800290c:	f240 4112 	movw	r1, #1042	; 0x412
 8002910:	482d      	ldr	r0, [pc, #180]	; (80029c8 <MX_GPIO_Init+0x1a4>)
 8002912:	f001 fce6 	bl	80042e2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Relay_GPIO_Port, Relay_Pin, GPIO_PIN_SET);
 8002916:	2201      	movs	r2, #1
 8002918:	2104      	movs	r1, #4
 800291a:	482b      	ldr	r0, [pc, #172]	; (80029c8 <MX_GPIO_Init+0x1a4>)
 800291c:	f001 fce1 	bl	80042e2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8002920:	2200      	movs	r2, #0
 8002922:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002926:	482a      	ldr	r0, [pc, #168]	; (80029d0 <MX_GPIO_Init+0x1ac>)
 8002928:	f001 fcdb 	bl	80042e2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800292c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002930:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002932:	2301      	movs	r3, #1
 8002934:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002936:	2300      	movs	r3, #0
 8002938:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800293a:	2302      	movs	r3, #2
 800293c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800293e:	f107 0314 	add.w	r3, r7, #20
 8002942:	4619      	mov	r1, r3
 8002944:	4821      	ldr	r0, [pc, #132]	; (80029cc <MX_GPIO_Init+0x1a8>)
 8002946:	f001 fb31 	bl	8003fac <HAL_GPIO_Init>

  /*Configure GPIO pins : AD5312_LDAC_Pin Relay_Pin AD5312_SYNC_Pin PA10 */
  GPIO_InitStruct.Pin = AD5312_LDAC_Pin|Relay_Pin|AD5312_SYNC_Pin|GPIO_PIN_10;
 800294a:	f240 4316 	movw	r3, #1046	; 0x416
 800294e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002950:	2301      	movs	r3, #1
 8002952:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002954:	2300      	movs	r3, #0
 8002956:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002958:	2302      	movs	r3, #2
 800295a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800295c:	f107 0314 	add.w	r3, r7, #20
 8002960:	4619      	mov	r1, r3
 8002962:	4819      	ldr	r0, [pc, #100]	; (80029c8 <MX_GPIO_Init+0x1a4>)
 8002964:	f001 fb22 	bl	8003fac <HAL_GPIO_Init>

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002968:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800296c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800296e:	2300      	movs	r3, #0
 8002970:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002972:	2301      	movs	r3, #1
 8002974:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002976:	f107 0314 	add.w	r3, r7, #20
 800297a:	4619      	mov	r1, r3
 800297c:	4814      	ldr	r0, [pc, #80]	; (80029d0 <MX_GPIO_Init+0x1ac>)
 800297e:	f001 fb15 	bl	8003fac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8002982:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8002986:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002988:	2300      	movs	r3, #0
 800298a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298c:	2300      	movs	r3, #0
 800298e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002990:	f107 0314 	add.w	r3, r7, #20
 8002994:	4619      	mov	r1, r3
 8002996:	480e      	ldr	r0, [pc, #56]	; (80029d0 <MX_GPIO_Init+0x1ac>)
 8002998:	f001 fb08 	bl	8003fac <HAL_GPIO_Init>

  /*Configure GPIO pin : PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800299c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80029a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029a2:	2301      	movs	r3, #1
 80029a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029a6:	2301      	movs	r3, #1
 80029a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029aa:	2302      	movs	r3, #2
 80029ac:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ae:	f107 0314 	add.w	r3, r7, #20
 80029b2:	4619      	mov	r1, r3
 80029b4:	4806      	ldr	r0, [pc, #24]	; (80029d0 <MX_GPIO_Init+0x1ac>)
 80029b6:	f001 faf9 	bl	8003fac <HAL_GPIO_Init>

}
 80029ba:	bf00      	nop
 80029bc:	3728      	adds	r7, #40	; 0x28
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
 80029c2:	bf00      	nop
 80029c4:	40021000 	.word	0x40021000
 80029c8:	40010800 	.word	0x40010800
 80029cc:	40011000 	.word	0x40011000
 80029d0:	40010c00 	.word	0x40010c00

080029d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80029d8:	bf00      	nop
 80029da:	46bd      	mov	sp, r7
 80029dc:	bc80      	pop	{r7}
 80029de:	4770      	bx	lr

080029e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80029e6:	4b15      	ldr	r3, [pc, #84]	; (8002a3c <HAL_MspInit+0x5c>)
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	4a14      	ldr	r2, [pc, #80]	; (8002a3c <HAL_MspInit+0x5c>)
 80029ec:	f043 0301 	orr.w	r3, r3, #1
 80029f0:	6193      	str	r3, [r2, #24]
 80029f2:	4b12      	ldr	r3, [pc, #72]	; (8002a3c <HAL_MspInit+0x5c>)
 80029f4:	699b      	ldr	r3, [r3, #24]
 80029f6:	f003 0301 	and.w	r3, r3, #1
 80029fa:	60bb      	str	r3, [r7, #8]
 80029fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80029fe:	4b0f      	ldr	r3, [pc, #60]	; (8002a3c <HAL_MspInit+0x5c>)
 8002a00:	69db      	ldr	r3, [r3, #28]
 8002a02:	4a0e      	ldr	r2, [pc, #56]	; (8002a3c <HAL_MspInit+0x5c>)
 8002a04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a08:	61d3      	str	r3, [r2, #28]
 8002a0a:	4b0c      	ldr	r3, [pc, #48]	; (8002a3c <HAL_MspInit+0x5c>)
 8002a0c:	69db      	ldr	r3, [r3, #28]
 8002a0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a12:	607b      	str	r3, [r7, #4]
 8002a14:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002a16:	4b0a      	ldr	r3, [pc, #40]	; (8002a40 <HAL_MspInit+0x60>)
 8002a18:	685b      	ldr	r3, [r3, #4]
 8002a1a:	60fb      	str	r3, [r7, #12]
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002a22:	60fb      	str	r3, [r7, #12]
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002a2a:	60fb      	str	r3, [r7, #12]
 8002a2c:	4a04      	ldr	r2, [pc, #16]	; (8002a40 <HAL_MspInit+0x60>)
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002a32:	bf00      	nop
 8002a34:	3714      	adds	r7, #20
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bc80      	pop	{r7}
 8002a3a:	4770      	bx	lr
 8002a3c:	40021000 	.word	0x40021000
 8002a40:	40010000 	.word	0x40010000

08002a44 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b088      	sub	sp, #32
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a4c:	f107 0310 	add.w	r3, r7, #16
 8002a50:	2200      	movs	r2, #0
 8002a52:	601a      	str	r2, [r3, #0]
 8002a54:	605a      	str	r2, [r3, #4]
 8002a56:	609a      	str	r2, [r3, #8]
 8002a58:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a18      	ldr	r2, [pc, #96]	; (8002ac0 <HAL_ADC_MspInit+0x7c>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d129      	bne.n	8002ab8 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002a64:	4b17      	ldr	r3, [pc, #92]	; (8002ac4 <HAL_ADC_MspInit+0x80>)
 8002a66:	699b      	ldr	r3, [r3, #24]
 8002a68:	4a16      	ldr	r2, [pc, #88]	; (8002ac4 <HAL_ADC_MspInit+0x80>)
 8002a6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a6e:	6193      	str	r3, [r2, #24]
 8002a70:	4b14      	ldr	r3, [pc, #80]	; (8002ac4 <HAL_ADC_MspInit+0x80>)
 8002a72:	699b      	ldr	r3, [r3, #24]
 8002a74:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a78:	60fb      	str	r3, [r7, #12]
 8002a7a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a7c:	4b11      	ldr	r3, [pc, #68]	; (8002ac4 <HAL_ADC_MspInit+0x80>)
 8002a7e:	699b      	ldr	r3, [r3, #24]
 8002a80:	4a10      	ldr	r2, [pc, #64]	; (8002ac4 <HAL_ADC_MspInit+0x80>)
 8002a82:	f043 0304 	orr.w	r3, r3, #4
 8002a86:	6193      	str	r3, [r2, #24]
 8002a88:	4b0e      	ldr	r3, [pc, #56]	; (8002ac4 <HAL_ADC_MspInit+0x80>)
 8002a8a:	699b      	ldr	r3, [r3, #24]
 8002a8c:	f003 0304 	and.w	r3, r3, #4
 8002a90:	60bb      	str	r3, [r7, #8]
 8002a92:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002a94:	2308      	movs	r3, #8
 8002a96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a9c:	f107 0310 	add.w	r3, r7, #16
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	4809      	ldr	r0, [pc, #36]	; (8002ac8 <HAL_ADC_MspInit+0x84>)
 8002aa4:	f001 fa82 	bl	8003fac <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	2100      	movs	r1, #0
 8002aac:	2012      	movs	r0, #18
 8002aae:	f000 fff8 	bl	8003aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002ab2:	2012      	movs	r0, #18
 8002ab4:	f001 f811 	bl	8003ada <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002ab8:	bf00      	nop
 8002aba:	3720      	adds	r7, #32
 8002abc:	46bd      	mov	sp, r7
 8002abe:	bd80      	pop	{r7, pc}
 8002ac0:	40012400 	.word	0x40012400
 8002ac4:	40021000 	.word	0x40021000
 8002ac8:	40010800 	.word	0x40010800

08002acc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b085      	sub	sp, #20
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a09      	ldr	r2, [pc, #36]	; (8002b00 <HAL_CRC_MspInit+0x34>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d10b      	bne.n	8002af6 <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8002ade:	4b09      	ldr	r3, [pc, #36]	; (8002b04 <HAL_CRC_MspInit+0x38>)
 8002ae0:	695b      	ldr	r3, [r3, #20]
 8002ae2:	4a08      	ldr	r2, [pc, #32]	; (8002b04 <HAL_CRC_MspInit+0x38>)
 8002ae4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ae8:	6153      	str	r3, [r2, #20]
 8002aea:	4b06      	ldr	r3, [pc, #24]	; (8002b04 <HAL_CRC_MspInit+0x38>)
 8002aec:	695b      	ldr	r3, [r3, #20]
 8002aee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002af2:	60fb      	str	r3, [r7, #12]
 8002af4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8002af6:	bf00      	nop
 8002af8:	3714      	adds	r7, #20
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bc80      	pop	{r7}
 8002afe:	4770      	bx	lr
 8002b00:	40023000 	.word	0x40023000
 8002b04:	40021000 	.word	0x40021000

08002b08 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b088      	sub	sp, #32
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b10:	f107 0310 	add.w	r3, r7, #16
 8002b14:	2200      	movs	r2, #0
 8002b16:	601a      	str	r2, [r3, #0]
 8002b18:	605a      	str	r2, [r3, #4]
 8002b1a:	609a      	str	r2, [r3, #8]
 8002b1c:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a15      	ldr	r2, [pc, #84]	; (8002b78 <HAL_SPI_MspInit+0x70>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d123      	bne.n	8002b70 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002b28:	4b14      	ldr	r3, [pc, #80]	; (8002b7c <HAL_SPI_MspInit+0x74>)
 8002b2a:	699b      	ldr	r3, [r3, #24]
 8002b2c:	4a13      	ldr	r2, [pc, #76]	; (8002b7c <HAL_SPI_MspInit+0x74>)
 8002b2e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b32:	6193      	str	r3, [r2, #24]
 8002b34:	4b11      	ldr	r3, [pc, #68]	; (8002b7c <HAL_SPI_MspInit+0x74>)
 8002b36:	699b      	ldr	r3, [r3, #24]
 8002b38:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b3c:	60fb      	str	r3, [r7, #12]
 8002b3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b40:	4b0e      	ldr	r3, [pc, #56]	; (8002b7c <HAL_SPI_MspInit+0x74>)
 8002b42:	699b      	ldr	r3, [r3, #24]
 8002b44:	4a0d      	ldr	r2, [pc, #52]	; (8002b7c <HAL_SPI_MspInit+0x74>)
 8002b46:	f043 0304 	orr.w	r3, r3, #4
 8002b4a:	6193      	str	r3, [r2, #24]
 8002b4c:	4b0b      	ldr	r3, [pc, #44]	; (8002b7c <HAL_SPI_MspInit+0x74>)
 8002b4e:	699b      	ldr	r3, [r3, #24]
 8002b50:	f003 0304 	and.w	r3, r3, #4
 8002b54:	60bb      	str	r3, [r7, #8]
 8002b56:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = AD5312_SCLK_Pin|AD5312_DIN_Pin;
 8002b58:	23a0      	movs	r3, #160	; 0xa0
 8002b5a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b60:	2303      	movs	r3, #3
 8002b62:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b64:	f107 0310 	add.w	r3, r7, #16
 8002b68:	4619      	mov	r1, r3
 8002b6a:	4805      	ldr	r0, [pc, #20]	; (8002b80 <HAL_SPI_MspInit+0x78>)
 8002b6c:	f001 fa1e 	bl	8003fac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002b70:	bf00      	nop
 8002b72:	3720      	adds	r7, #32
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	40013000 	.word	0x40013000
 8002b7c:	40021000 	.word	0x40021000
 8002b80:	40010800 	.word	0x40010800

08002b84 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b08c      	sub	sp, #48	; 0x30
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b8c:	f107 031c 	add.w	r3, r7, #28
 8002b90:	2200      	movs	r2, #0
 8002b92:	601a      	str	r2, [r3, #0]
 8002b94:	605a      	str	r2, [r3, #4]
 8002b96:	609a      	str	r2, [r3, #8]
 8002b98:	60da      	str	r2, [r3, #12]
  if(htim_ic->Instance==TIM3)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4a3b      	ldr	r2, [pc, #236]	; (8002c8c <HAL_TIM_IC_MspInit+0x108>)
 8002ba0:	4293      	cmp	r3, r2
 8002ba2:	d13e      	bne.n	8002c22 <HAL_TIM_IC_MspInit+0x9e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002ba4:	4b3a      	ldr	r3, [pc, #232]	; (8002c90 <HAL_TIM_IC_MspInit+0x10c>)
 8002ba6:	69db      	ldr	r3, [r3, #28]
 8002ba8:	4a39      	ldr	r2, [pc, #228]	; (8002c90 <HAL_TIM_IC_MspInit+0x10c>)
 8002baa:	f043 0302 	orr.w	r3, r3, #2
 8002bae:	61d3      	str	r3, [r2, #28]
 8002bb0:	4b37      	ldr	r3, [pc, #220]	; (8002c90 <HAL_TIM_IC_MspInit+0x10c>)
 8002bb2:	69db      	ldr	r3, [r3, #28]
 8002bb4:	f003 0302 	and.w	r3, r3, #2
 8002bb8:	61bb      	str	r3, [r7, #24]
 8002bba:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bbc:	4b34      	ldr	r3, [pc, #208]	; (8002c90 <HAL_TIM_IC_MspInit+0x10c>)
 8002bbe:	699b      	ldr	r3, [r3, #24]
 8002bc0:	4a33      	ldr	r2, [pc, #204]	; (8002c90 <HAL_TIM_IC_MspInit+0x10c>)
 8002bc2:	f043 0308 	orr.w	r3, r3, #8
 8002bc6:	6193      	str	r3, [r2, #24]
 8002bc8:	4b31      	ldr	r3, [pc, #196]	; (8002c90 <HAL_TIM_IC_MspInit+0x10c>)
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	f003 0308 	and.w	r3, r3, #8
 8002bd0:	617b      	str	r3, [r7, #20]
 8002bd2:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002bd4:	2310      	movs	r3, #16
 8002bd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002be0:	f107 031c 	add.w	r3, r7, #28
 8002be4:	4619      	mov	r1, r3
 8002be6:	482b      	ldr	r0, [pc, #172]	; (8002c94 <HAL_TIM_IC_MspInit+0x110>)
 8002be8:	f001 f9e0 	bl	8003fac <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8002bec:	4b2a      	ldr	r3, [pc, #168]	; (8002c98 <HAL_TIM_IC_MspInit+0x114>)
 8002bee:	685b      	ldr	r3, [r3, #4]
 8002bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bf2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bf4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8002bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002bfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bfc:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002c00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c04:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002c08:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c0a:	4a23      	ldr	r2, [pc, #140]	; (8002c98 <HAL_TIM_IC_MspInit+0x114>)
 8002c0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c0e:	6053      	str	r3, [r2, #4]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002c10:	2200      	movs	r2, #0
 8002c12:	2100      	movs	r1, #0
 8002c14:	201d      	movs	r0, #29
 8002c16:	f000 ff44 	bl	8003aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002c1a:	201d      	movs	r0, #29
 8002c1c:	f000 ff5d 	bl	8003ada <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002c20:	e030      	b.n	8002c84 <HAL_TIM_IC_MspInit+0x100>
  else if(htim_ic->Instance==TIM4)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	4a1d      	ldr	r2, [pc, #116]	; (8002c9c <HAL_TIM_IC_MspInit+0x118>)
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d12b      	bne.n	8002c84 <HAL_TIM_IC_MspInit+0x100>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002c2c:	4b18      	ldr	r3, [pc, #96]	; (8002c90 <HAL_TIM_IC_MspInit+0x10c>)
 8002c2e:	69db      	ldr	r3, [r3, #28]
 8002c30:	4a17      	ldr	r2, [pc, #92]	; (8002c90 <HAL_TIM_IC_MspInit+0x10c>)
 8002c32:	f043 0304 	orr.w	r3, r3, #4
 8002c36:	61d3      	str	r3, [r2, #28]
 8002c38:	4b15      	ldr	r3, [pc, #84]	; (8002c90 <HAL_TIM_IC_MspInit+0x10c>)
 8002c3a:	69db      	ldr	r3, [r3, #28]
 8002c3c:	f003 0304 	and.w	r3, r3, #4
 8002c40:	613b      	str	r3, [r7, #16]
 8002c42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c44:	4b12      	ldr	r3, [pc, #72]	; (8002c90 <HAL_TIM_IC_MspInit+0x10c>)
 8002c46:	699b      	ldr	r3, [r3, #24]
 8002c48:	4a11      	ldr	r2, [pc, #68]	; (8002c90 <HAL_TIM_IC_MspInit+0x10c>)
 8002c4a:	f043 0308 	orr.w	r3, r3, #8
 8002c4e:	6193      	str	r3, [r2, #24]
 8002c50:	4b0f      	ldr	r3, [pc, #60]	; (8002c90 <HAL_TIM_IC_MspInit+0x10c>)
 8002c52:	699b      	ldr	r3, [r3, #24]
 8002c54:	f003 0308 	and.w	r3, r3, #8
 8002c58:	60fb      	str	r3, [r7, #12]
 8002c5a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002c5c:	2340      	movs	r3, #64	; 0x40
 8002c5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c60:	2300      	movs	r3, #0
 8002c62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c64:	2300      	movs	r3, #0
 8002c66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c68:	f107 031c 	add.w	r3, r7, #28
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	4809      	ldr	r0, [pc, #36]	; (8002c94 <HAL_TIM_IC_MspInit+0x110>)
 8002c70:	f001 f99c 	bl	8003fac <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002c74:	2200      	movs	r2, #0
 8002c76:	2100      	movs	r1, #0
 8002c78:	201e      	movs	r0, #30
 8002c7a:	f000 ff12 	bl	8003aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002c7e:	201e      	movs	r0, #30
 8002c80:	f000 ff2b 	bl	8003ada <HAL_NVIC_EnableIRQ>
}
 8002c84:	bf00      	nop
 8002c86:	3730      	adds	r7, #48	; 0x30
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40000400 	.word	0x40000400
 8002c90:	40021000 	.word	0x40021000
 8002c94:	40010c00 	.word	0x40010c00
 8002c98:	40010000 	.word	0x40010000
 8002c9c:	40000800 	.word	0x40000800

08002ca0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002ca4:	bf00      	nop
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bc80      	pop	{r7}
 8002caa:	4770      	bx	lr

08002cac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	  printf("HardFault_IRQn");
 8002cb0:	4806      	ldr	r0, [pc, #24]	; (8002ccc <HardFault_Handler+0x20>)
 8002cb2:	f008 fd07 	bl	800b6c4 <iprintf>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  printf("HardFault_IRQn");
 8002cb6:	4805      	ldr	r0, [pc, #20]	; (8002ccc <HardFault_Handler+0x20>)
 8002cb8:	f008 fd04 	bl	800b6c4 <iprintf>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002cc2:	4803      	ldr	r0, [pc, #12]	; (8002cd0 <HardFault_Handler+0x24>)
 8002cc4:	f001 fb0d 	bl	80042e2 <HAL_GPIO_WritePin>
	  printf("HardFault_IRQn");
 8002cc8:	e7f5      	b.n	8002cb6 <HardFault_Handler+0xa>
 8002cca:	bf00      	nop
 8002ccc:	0800caa8 	.word	0x0800caa8
 8002cd0:	40011000 	.word	0x40011000

08002cd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002cd8:	e7fe      	b.n	8002cd8 <MemManage_Handler+0x4>

08002cda <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002cda:	b480      	push	{r7}
 8002cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002cde:	e7fe      	b.n	8002cde <BusFault_Handler+0x4>

08002ce0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ce0:	b480      	push	{r7}
 8002ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ce4:	e7fe      	b.n	8002ce4 <UsageFault_Handler+0x4>

08002ce6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ce6:	b480      	push	{r7}
 8002ce8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002cea:	bf00      	nop
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bc80      	pop	{r7}
 8002cf0:	4770      	bx	lr

08002cf2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002cf2:	b480      	push	{r7}
 8002cf4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002cf6:	bf00      	nop
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bc80      	pop	{r7}
 8002cfc:	4770      	bx	lr

08002cfe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cfe:	b480      	push	{r7}
 8002d00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002d02:	bf00      	nop
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bc80      	pop	{r7}
 8002d08:	4770      	bx	lr

08002d0a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d0e:	f000 f945 	bl	8002f9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d12:	bf00      	nop
 8002d14:	bd80      	pop	{r7, pc}
	...

08002d18 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002d18:	b580      	push	{r7, lr}
 8002d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002d1c:	4802      	ldr	r0, [pc, #8]	; (8002d28 <ADC1_2_IRQHandler+0x10>)
 8002d1e:	f000 faf3 	bl	8003308 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002d22:	bf00      	nop
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	20000944 	.word	0x20000944

08002d2c <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002d30:	4802      	ldr	r0, [pc, #8]	; (8002d3c <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8002d32:	f001 fc1f 	bl	8004574 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8002d36:	bf00      	nop
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	200012b4 	.word	0x200012b4

08002d40 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002d40:	b580      	push	{r7, lr}
 8002d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002d44:	4802      	ldr	r0, [pc, #8]	; (8002d50 <TIM3_IRQHandler+0x10>)
 8002d46:	f003 ffb1 	bl	8006cac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002d4a:	bf00      	nop
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	200008fc 	.word	0x200008fc

08002d54 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002d58:	4802      	ldr	r0, [pc, #8]	; (8002d64 <TIM4_IRQHandler+0x10>)
 8002d5a:	f003 ffa7 	bl	8006cac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002d5e:	bf00      	nop
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	200004ac 	.word	0x200004ac

08002d68 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b086      	sub	sp, #24
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	60f8      	str	r0, [r7, #12]
 8002d70:	60b9      	str	r1, [r7, #8]
 8002d72:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d74:	2300      	movs	r3, #0
 8002d76:	617b      	str	r3, [r7, #20]
 8002d78:	e00a      	b.n	8002d90 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002d7a:	f3af 8000 	nop.w
 8002d7e:	4601      	mov	r1, r0
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	1c5a      	adds	r2, r3, #1
 8002d84:	60ba      	str	r2, [r7, #8]
 8002d86:	b2ca      	uxtb	r2, r1
 8002d88:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	3301      	adds	r3, #1
 8002d8e:	617b      	str	r3, [r7, #20]
 8002d90:	697a      	ldr	r2, [r7, #20]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	dbf0      	blt.n	8002d7a <_read+0x12>
	}

return len;
 8002d98:	687b      	ldr	r3, [r7, #4]
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3718      	adds	r7, #24
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <_close>:
	}
	return len;
}

int _close(int file)
{
 8002da2:	b480      	push	{r7}
 8002da4:	b083      	sub	sp, #12
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
	return -1;
 8002daa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	370c      	adds	r7, #12
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bc80      	pop	{r7}
 8002db6:	4770      	bx	lr

08002db8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002dc2:	683b      	ldr	r3, [r7, #0]
 8002dc4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002dc8:	605a      	str	r2, [r3, #4]
	return 0;
 8002dca:	2300      	movs	r3, #0
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	370c      	adds	r7, #12
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bc80      	pop	{r7}
 8002dd4:	4770      	bx	lr

08002dd6 <_isatty>:

int _isatty(int file)
{
 8002dd6:	b480      	push	{r7}
 8002dd8:	b083      	sub	sp, #12
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
	return 1;
 8002dde:	2301      	movs	r3, #1
}
 8002de0:	4618      	mov	r0, r3
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	bc80      	pop	{r7}
 8002de8:	4770      	bx	lr

08002dea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002dea:	b480      	push	{r7}
 8002dec:	b085      	sub	sp, #20
 8002dee:	af00      	add	r7, sp, #0
 8002df0:	60f8      	str	r0, [r7, #12]
 8002df2:	60b9      	str	r1, [r7, #8]
 8002df4:	607a      	str	r2, [r7, #4]
	return 0;
 8002df6:	2300      	movs	r3, #0
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3714      	adds	r7, #20
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bc80      	pop	{r7}
 8002e00:	4770      	bx	lr
	...

08002e04 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b084      	sub	sp, #16
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002e0c:	4b11      	ldr	r3, [pc, #68]	; (8002e54 <_sbrk+0x50>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d102      	bne.n	8002e1a <_sbrk+0x16>
		heap_end = &end;
 8002e14:	4b0f      	ldr	r3, [pc, #60]	; (8002e54 <_sbrk+0x50>)
 8002e16:	4a10      	ldr	r2, [pc, #64]	; (8002e58 <_sbrk+0x54>)
 8002e18:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002e1a:	4b0e      	ldr	r3, [pc, #56]	; (8002e54 <_sbrk+0x50>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002e20:	4b0c      	ldr	r3, [pc, #48]	; (8002e54 <_sbrk+0x50>)
 8002e22:	681a      	ldr	r2, [r3, #0]
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	4413      	add	r3, r2
 8002e28:	466a      	mov	r2, sp
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d907      	bls.n	8002e3e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002e2e:	f008 fc09 	bl	800b644 <__errno>
 8002e32:	4603      	mov	r3, r0
 8002e34:	220c      	movs	r2, #12
 8002e36:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8002e38:	f04f 33ff 	mov.w	r3, #4294967295
 8002e3c:	e006      	b.n	8002e4c <_sbrk+0x48>
	}

	heap_end += incr;
 8002e3e:	4b05      	ldr	r3, [pc, #20]	; (8002e54 <_sbrk+0x50>)
 8002e40:	681a      	ldr	r2, [r3, #0]
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4413      	add	r3, r2
 8002e46:	4a03      	ldr	r2, [pc, #12]	; (8002e54 <_sbrk+0x50>)
 8002e48:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002e4a:	68fb      	ldr	r3, [r7, #12]
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3710      	adds	r7, #16
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	2000027c 	.word	0x2000027c
 8002e58:	200015b0 	.word	0x200015b0

08002e5c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002e60:	4b15      	ldr	r3, [pc, #84]	; (8002eb8 <SystemInit+0x5c>)
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a14      	ldr	r2, [pc, #80]	; (8002eb8 <SystemInit+0x5c>)
 8002e66:	f043 0301 	orr.w	r3, r3, #1
 8002e6a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8002e6c:	4b12      	ldr	r3, [pc, #72]	; (8002eb8 <SystemInit+0x5c>)
 8002e6e:	685a      	ldr	r2, [r3, #4]
 8002e70:	4911      	ldr	r1, [pc, #68]	; (8002eb8 <SystemInit+0x5c>)
 8002e72:	4b12      	ldr	r3, [pc, #72]	; (8002ebc <SystemInit+0x60>)
 8002e74:	4013      	ands	r3, r2
 8002e76:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002e78:	4b0f      	ldr	r3, [pc, #60]	; (8002eb8 <SystemInit+0x5c>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a0e      	ldr	r2, [pc, #56]	; (8002eb8 <SystemInit+0x5c>)
 8002e7e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002e82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e86:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002e88:	4b0b      	ldr	r3, [pc, #44]	; (8002eb8 <SystemInit+0x5c>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a0a      	ldr	r2, [pc, #40]	; (8002eb8 <SystemInit+0x5c>)
 8002e8e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e92:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002e94:	4b08      	ldr	r3, [pc, #32]	; (8002eb8 <SystemInit+0x5c>)
 8002e96:	685b      	ldr	r3, [r3, #4]
 8002e98:	4a07      	ldr	r2, [pc, #28]	; (8002eb8 <SystemInit+0x5c>)
 8002e9a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002e9e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002ea0:	4b05      	ldr	r3, [pc, #20]	; (8002eb8 <SystemInit+0x5c>)
 8002ea2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002ea6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002ea8:	4b05      	ldr	r3, [pc, #20]	; (8002ec0 <SystemInit+0x64>)
 8002eaa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002eae:	609a      	str	r2, [r3, #8]
#endif 
}
 8002eb0:	bf00      	nop
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bc80      	pop	{r7}
 8002eb6:	4770      	bx	lr
 8002eb8:	40021000 	.word	0x40021000
 8002ebc:	f8ff0000 	.word	0xf8ff0000
 8002ec0:	e000ed00 	.word	0xe000ed00

08002ec4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002ec4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002ec6:	e003      	b.n	8002ed0 <LoopCopyDataInit>

08002ec8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002ec8:	4b0b      	ldr	r3, [pc, #44]	; (8002ef8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002eca:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002ecc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002ece:	3104      	adds	r1, #4

08002ed0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002ed0:	480a      	ldr	r0, [pc, #40]	; (8002efc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002ed2:	4b0b      	ldr	r3, [pc, #44]	; (8002f00 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002ed4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002ed6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002ed8:	d3f6      	bcc.n	8002ec8 <CopyDataInit>
  ldr r2, =_sbss
 8002eda:	4a0a      	ldr	r2, [pc, #40]	; (8002f04 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002edc:	e002      	b.n	8002ee4 <LoopFillZerobss>

08002ede <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002ede:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002ee0:	f842 3b04 	str.w	r3, [r2], #4

08002ee4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002ee4:	4b08      	ldr	r3, [pc, #32]	; (8002f08 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002ee6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002ee8:	d3f9      	bcc.n	8002ede <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002eea:	f7ff ffb7 	bl	8002e5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002eee:	f008 fbaf 	bl	800b650 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002ef2:	f7ff f945 	bl	8002180 <main>
  bx lr
 8002ef6:	4770      	bx	lr
  ldr r3, =_sidata
 8002ef8:	0800cbd8 	.word	0x0800cbd8
  ldr r0, =_sdata
 8002efc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002f00:	200001f4 	.word	0x200001f4
  ldr r2, =_sbss
 8002f04:	200001f8 	.word	0x200001f8
  ldr r3, = _ebss
 8002f08:	200015b0 	.word	0x200015b0

08002f0c <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002f0c:	e7fe      	b.n	8002f0c <CAN1_RX1_IRQHandler>
	...

08002f10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f14:	4b08      	ldr	r3, [pc, #32]	; (8002f38 <HAL_Init+0x28>)
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a07      	ldr	r2, [pc, #28]	; (8002f38 <HAL_Init+0x28>)
 8002f1a:	f043 0310 	orr.w	r3, r3, #16
 8002f1e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f20:	2003      	movs	r0, #3
 8002f22:	f000 fdb3 	bl	8003a8c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f26:	2000      	movs	r0, #0
 8002f28:	f000 f808 	bl	8002f3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f2c:	f7ff fd58 	bl	80029e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f30:	2300      	movs	r3, #0
}
 8002f32:	4618      	mov	r0, r3
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	40022000 	.word	0x40022000

08002f3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	b082      	sub	sp, #8
 8002f40:	af00      	add	r7, sp, #0
 8002f42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f44:	4b12      	ldr	r3, [pc, #72]	; (8002f90 <HAL_InitTick+0x54>)
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	4b12      	ldr	r3, [pc, #72]	; (8002f94 <HAL_InitTick+0x58>)
 8002f4a:	781b      	ldrb	r3, [r3, #0]
 8002f4c:	4619      	mov	r1, r3
 8002f4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f52:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f56:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f000 fdcb 	bl	8003af6 <HAL_SYSTICK_Config>
 8002f60:	4603      	mov	r3, r0
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d001      	beq.n	8002f6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e00e      	b.n	8002f88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2b0f      	cmp	r3, #15
 8002f6e:	d80a      	bhi.n	8002f86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f70:	2200      	movs	r2, #0
 8002f72:	6879      	ldr	r1, [r7, #4]
 8002f74:	f04f 30ff 	mov.w	r0, #4294967295
 8002f78:	f000 fd93 	bl	8003aa2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f7c:	4a06      	ldr	r2, [pc, #24]	; (8002f98 <HAL_InitTick+0x5c>)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f82:	2300      	movs	r3, #0
 8002f84:	e000      	b.n	8002f88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	3708      	adds	r7, #8
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	20000014 	.word	0x20000014
 8002f94:	2000001c 	.word	0x2000001c
 8002f98:	20000018 	.word	0x20000018

08002f9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002fa0:	4b05      	ldr	r3, [pc, #20]	; (8002fb8 <HAL_IncTick+0x1c>)
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	4b05      	ldr	r3, [pc, #20]	; (8002fbc <HAL_IncTick+0x20>)
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	4413      	add	r3, r2
 8002fac:	4a03      	ldr	r2, [pc, #12]	; (8002fbc <HAL_IncTick+0x20>)
 8002fae:	6013      	str	r3, [r2, #0]
}
 8002fb0:	bf00      	nop
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bc80      	pop	{r7}
 8002fb6:	4770      	bx	lr
 8002fb8:	2000001c 	.word	0x2000001c
 8002fbc:	200009cc 	.word	0x200009cc

08002fc0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	af00      	add	r7, sp, #0
  return uwTick;
 8002fc4:	4b02      	ldr	r3, [pc, #8]	; (8002fd0 <HAL_GetTick+0x10>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	46bd      	mov	sp, r7
 8002fcc:	bc80      	pop	{r7}
 8002fce:	4770      	bx	lr
 8002fd0:	200009cc 	.word	0x200009cc

08002fd4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	b086      	sub	sp, #24
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002fe0:	2300      	movs	r3, #0
 8002fe2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002fe8:	2300      	movs	r3, #0
 8002fea:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d101      	bne.n	8002ff6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e0be      	b.n	8003174 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003000:	2b00      	cmp	r3, #0
 8003002:	d109      	bne.n	8003018 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f7ff fd16 	bl	8002a44 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003018:	6878      	ldr	r0, [r7, #4]
 800301a:	f000 fb8b 	bl	8003734 <ADC_ConversionStop_Disable>
 800301e:	4603      	mov	r3, r0
 8003020:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003026:	f003 0310 	and.w	r3, r3, #16
 800302a:	2b00      	cmp	r3, #0
 800302c:	f040 8099 	bne.w	8003162 <HAL_ADC_Init+0x18e>
 8003030:	7dfb      	ldrb	r3, [r7, #23]
 8003032:	2b00      	cmp	r3, #0
 8003034:	f040 8095 	bne.w	8003162 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800303c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003040:	f023 0302 	bic.w	r3, r3, #2
 8003044:	f043 0202 	orr.w	r2, r3, #2
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003054:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	7b1b      	ldrb	r3, [r3, #12]
 800305a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800305c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800305e:	68ba      	ldr	r2, [r7, #8]
 8003060:	4313      	orrs	r3, r2
 8003062:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	689b      	ldr	r3, [r3, #8]
 8003068:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800306c:	d003      	beq.n	8003076 <HAL_ADC_Init+0xa2>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	689b      	ldr	r3, [r3, #8]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d102      	bne.n	800307c <HAL_ADC_Init+0xa8>
 8003076:	f44f 7380 	mov.w	r3, #256	; 0x100
 800307a:	e000      	b.n	800307e <HAL_ADC_Init+0xaa>
 800307c:	2300      	movs	r3, #0
 800307e:	693a      	ldr	r2, [r7, #16]
 8003080:	4313      	orrs	r3, r2
 8003082:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	7d1b      	ldrb	r3, [r3, #20]
 8003088:	2b01      	cmp	r3, #1
 800308a:	d119      	bne.n	80030c0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	7b1b      	ldrb	r3, [r3, #12]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d109      	bne.n	80030a8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	699b      	ldr	r3, [r3, #24]
 8003098:	3b01      	subs	r3, #1
 800309a:	035a      	lsls	r2, r3, #13
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	4313      	orrs	r3, r2
 80030a0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80030a4:	613b      	str	r3, [r7, #16]
 80030a6:	e00b      	b.n	80030c0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ac:	f043 0220 	orr.w	r2, r3, #32
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b8:	f043 0201 	orr.w	r2, r3, #1
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	693a      	ldr	r2, [r7, #16]
 80030d0:	430a      	orrs	r2, r1
 80030d2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	689a      	ldr	r2, [r3, #8]
 80030da:	4b28      	ldr	r3, [pc, #160]	; (800317c <HAL_ADC_Init+0x1a8>)
 80030dc:	4013      	ands	r3, r2
 80030de:	687a      	ldr	r2, [r7, #4]
 80030e0:	6812      	ldr	r2, [r2, #0]
 80030e2:	68b9      	ldr	r1, [r7, #8]
 80030e4:	430b      	orrs	r3, r1
 80030e6:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	689b      	ldr	r3, [r3, #8]
 80030ec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80030f0:	d003      	beq.n	80030fa <HAL_ADC_Init+0x126>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d104      	bne.n	8003104 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	691b      	ldr	r3, [r3, #16]
 80030fe:	3b01      	subs	r3, #1
 8003100:	051b      	lsls	r3, r3, #20
 8003102:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800310a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	68fa      	ldr	r2, [r7, #12]
 8003114:	430a      	orrs	r2, r1
 8003116:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	689a      	ldr	r2, [r3, #8]
 800311e:	4b18      	ldr	r3, [pc, #96]	; (8003180 <HAL_ADC_Init+0x1ac>)
 8003120:	4013      	ands	r3, r2
 8003122:	68ba      	ldr	r2, [r7, #8]
 8003124:	429a      	cmp	r2, r3
 8003126:	d10b      	bne.n	8003140 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	2200      	movs	r2, #0
 800312c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003132:	f023 0303 	bic.w	r3, r3, #3
 8003136:	f043 0201 	orr.w	r2, r3, #1
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800313e:	e018      	b.n	8003172 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003144:	f023 0312 	bic.w	r3, r3, #18
 8003148:	f043 0210 	orr.w	r2, r3, #16
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003154:	f043 0201 	orr.w	r2, r3, #1
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800315c:	2301      	movs	r3, #1
 800315e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003160:	e007      	b.n	8003172 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003166:	f043 0210 	orr.w	r2, r3, #16
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003172:	7dfb      	ldrb	r3, [r7, #23]
}
 8003174:	4618      	mov	r0, r3
 8003176:	3718      	adds	r7, #24
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	ffe1f7fd 	.word	0xffe1f7fd
 8003180:	ff1f0efe 	.word	0xff1f0efe

08003184 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800318c:	2300      	movs	r3, #0
 800318e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003196:	2b01      	cmp	r3, #1
 8003198:	d101      	bne.n	800319e <HAL_ADC_Start_IT+0x1a>
 800319a:	2302      	movs	r3, #2
 800319c:	e0a0      	b.n	80032e0 <HAL_ADC_Start_IT+0x15c>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2201      	movs	r2, #1
 80031a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80031a6:	6878      	ldr	r0, [r7, #4]
 80031a8:	f000 fa72 	bl	8003690 <ADC_Enable>
 80031ac:	4603      	mov	r3, r0
 80031ae:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80031b0:	7bfb      	ldrb	r3, [r7, #15]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	f040 808f 	bne.w	80032d6 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031bc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80031c0:	f023 0301 	bic.w	r3, r3, #1
 80031c4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	4a45      	ldr	r2, [pc, #276]	; (80032e8 <HAL_ADC_Start_IT+0x164>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d105      	bne.n	80031e2 <HAL_ADC_Start_IT+0x5e>
 80031d6:	4b45      	ldr	r3, [pc, #276]	; (80032ec <HAL_ADC_Start_IT+0x168>)
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d115      	bne.n	800320e <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031e6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d026      	beq.n	800324a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003200:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003204:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800320c:	e01d      	b.n	800324a <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003212:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a33      	ldr	r2, [pc, #204]	; (80032ec <HAL_ADC_Start_IT+0x168>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d004      	beq.n	800322e <HAL_ADC_Start_IT+0xaa>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	4a2f      	ldr	r2, [pc, #188]	; (80032e8 <HAL_ADC_Start_IT+0x164>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d10d      	bne.n	800324a <HAL_ADC_Start_IT+0xc6>
 800322e:	4b2f      	ldr	r3, [pc, #188]	; (80032ec <HAL_ADC_Start_IT+0x168>)
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003236:	2b00      	cmp	r3, #0
 8003238:	d007      	beq.n	800324a <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800323e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003242:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800324e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d006      	beq.n	8003264 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800325a:	f023 0206 	bic.w	r2, r3, #6
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	62da      	str	r2, [r3, #44]	; 0x2c
 8003262:	e002      	b.n	800326a <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2200      	movs	r2, #0
 800326e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f06f 0202 	mvn.w	r2, #2
 800327a:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	685a      	ldr	r2, [r3, #4]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f042 0220 	orr.w	r2, r2, #32
 800328a:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003296:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800329a:	d113      	bne.n	80032c4 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80032a0:	4a11      	ldr	r2, [pc, #68]	; (80032e8 <HAL_ADC_Start_IT+0x164>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d105      	bne.n	80032b2 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80032a6:	4b11      	ldr	r3, [pc, #68]	; (80032ec <HAL_ADC_Start_IT+0x168>)
 80032a8:	685b      	ldr	r3, [r3, #4]
 80032aa:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d108      	bne.n	80032c4 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	689a      	ldr	r2, [r3, #8]
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80032c0:	609a      	str	r2, [r3, #8]
 80032c2:	e00c      	b.n	80032de <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	689a      	ldr	r2, [r3, #8]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80032d2:	609a      	str	r2, [r3, #8]
 80032d4:	e003      	b.n	80032de <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2200      	movs	r2, #0
 80032da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 80032de:	7bfb      	ldrb	r3, [r7, #15]
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3710      	adds	r7, #16
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	40012800 	.word	0x40012800
 80032ec:	40012400 	.word	0x40012400

080032f0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b083      	sub	sp, #12
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80032fe:	4618      	mov	r0, r3
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	bc80      	pop	{r7}
 8003306:	4770      	bx	lr

08003308 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	f003 0320 	and.w	r3, r3, #32
 800331a:	2b20      	cmp	r3, #32
 800331c:	d140      	bne.n	80033a0 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f003 0302 	and.w	r3, r3, #2
 8003328:	2b02      	cmp	r3, #2
 800332a:	d139      	bne.n	80033a0 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003330:	f003 0310 	and.w	r3, r3, #16
 8003334:	2b00      	cmp	r3, #0
 8003336:	d105      	bne.n	8003344 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800333c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800334e:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003352:	d11d      	bne.n	8003390 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003358:	2b00      	cmp	r3, #0
 800335a:	d119      	bne.n	8003390 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	685a      	ldr	r2, [r3, #4]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f022 0220 	bic.w	r2, r2, #32
 800336a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003370:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800337c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003380:	2b00      	cmp	r3, #0
 8003382:	d105      	bne.n	8003390 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003388:	f043 0201 	orr.w	r2, r3, #1
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003390:	6878      	ldr	r0, [r7, #4]
 8003392:	f7fe fad3 	bl	800193c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f06f 0212 	mvn.w	r2, #18
 800339e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	685b      	ldr	r3, [r3, #4]
 80033a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033aa:	2b80      	cmp	r3, #128	; 0x80
 80033ac:	d14f      	bne.n	800344e <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f003 0304 	and.w	r3, r3, #4
 80033b8:	2b04      	cmp	r3, #4
 80033ba:	d148      	bne.n	800344e <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c0:	f003 0310 	and.w	r3, r3, #16
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d105      	bne.n	80033d4 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033cc:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80033de:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80033e2:	d012      	beq.n	800340a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d125      	bne.n	800343e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80033fc:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003400:	d11d      	bne.n	800343e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003406:	2b00      	cmp	r3, #0
 8003408:	d119      	bne.n	800343e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	685a      	ldr	r2, [r3, #4]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003418:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800341e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800342a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800342e:	2b00      	cmp	r3, #0
 8003430:	d105      	bne.n	800343e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003436:	f043 0201 	orr.w	r2, r3, #1
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f000 fa4e 	bl	80038e0 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f06f 020c 	mvn.w	r2, #12
 800344c:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003458:	2b40      	cmp	r3, #64	; 0x40
 800345a:	d114      	bne.n	8003486 <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f003 0301 	and.w	r3, r3, #1
 8003466:	2b01      	cmp	r3, #1
 8003468:	d10d      	bne.n	8003486 <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800346e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 f809 	bl	800348e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f06f 0201 	mvn.w	r2, #1
 8003484:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003486:	bf00      	nop
 8003488:	3708      	adds	r7, #8
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}

0800348e <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 800348e:	b480      	push	{r7}
 8003490:	b083      	sub	sp, #12
 8003492:	af00      	add	r7, sp, #0
 8003494:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003496:	bf00      	nop
 8003498:	370c      	adds	r7, #12
 800349a:	46bd      	mov	sp, r7
 800349c:	bc80      	pop	{r7}
 800349e:	4770      	bx	lr

080034a0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80034a0:	b480      	push	{r7}
 80034a2:	b085      	sub	sp, #20
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
 80034a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034aa:	2300      	movs	r3, #0
 80034ac:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80034ae:	2300      	movs	r3, #0
 80034b0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d101      	bne.n	80034c0 <HAL_ADC_ConfigChannel+0x20>
 80034bc:	2302      	movs	r3, #2
 80034be:	e0dc      	b.n	800367a <HAL_ADC_ConfigChannel+0x1da>
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	2b06      	cmp	r3, #6
 80034ce:	d81c      	bhi.n	800350a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	685a      	ldr	r2, [r3, #4]
 80034da:	4613      	mov	r3, r2
 80034dc:	009b      	lsls	r3, r3, #2
 80034de:	4413      	add	r3, r2
 80034e0:	3b05      	subs	r3, #5
 80034e2:	221f      	movs	r2, #31
 80034e4:	fa02 f303 	lsl.w	r3, r2, r3
 80034e8:	43db      	mvns	r3, r3
 80034ea:	4019      	ands	r1, r3
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	6818      	ldr	r0, [r3, #0]
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685a      	ldr	r2, [r3, #4]
 80034f4:	4613      	mov	r3, r2
 80034f6:	009b      	lsls	r3, r3, #2
 80034f8:	4413      	add	r3, r2
 80034fa:	3b05      	subs	r3, #5
 80034fc:	fa00 f203 	lsl.w	r2, r0, r3
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	430a      	orrs	r2, r1
 8003506:	635a      	str	r2, [r3, #52]	; 0x34
 8003508:	e03c      	b.n	8003584 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800350a:	683b      	ldr	r3, [r7, #0]
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	2b0c      	cmp	r3, #12
 8003510:	d81c      	bhi.n	800354c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	685a      	ldr	r2, [r3, #4]
 800351c:	4613      	mov	r3, r2
 800351e:	009b      	lsls	r3, r3, #2
 8003520:	4413      	add	r3, r2
 8003522:	3b23      	subs	r3, #35	; 0x23
 8003524:	221f      	movs	r2, #31
 8003526:	fa02 f303 	lsl.w	r3, r2, r3
 800352a:	43db      	mvns	r3, r3
 800352c:	4019      	ands	r1, r3
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	6818      	ldr	r0, [r3, #0]
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	685a      	ldr	r2, [r3, #4]
 8003536:	4613      	mov	r3, r2
 8003538:	009b      	lsls	r3, r3, #2
 800353a:	4413      	add	r3, r2
 800353c:	3b23      	subs	r3, #35	; 0x23
 800353e:	fa00 f203 	lsl.w	r2, r0, r3
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	430a      	orrs	r2, r1
 8003548:	631a      	str	r2, [r3, #48]	; 0x30
 800354a:	e01b      	b.n	8003584 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685a      	ldr	r2, [r3, #4]
 8003556:	4613      	mov	r3, r2
 8003558:	009b      	lsls	r3, r3, #2
 800355a:	4413      	add	r3, r2
 800355c:	3b41      	subs	r3, #65	; 0x41
 800355e:	221f      	movs	r2, #31
 8003560:	fa02 f303 	lsl.w	r3, r2, r3
 8003564:	43db      	mvns	r3, r3
 8003566:	4019      	ands	r1, r3
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	6818      	ldr	r0, [r3, #0]
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	685a      	ldr	r2, [r3, #4]
 8003570:	4613      	mov	r3, r2
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	4413      	add	r3, r2
 8003576:	3b41      	subs	r3, #65	; 0x41
 8003578:	fa00 f203 	lsl.w	r2, r0, r3
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	430a      	orrs	r2, r1
 8003582:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	2b09      	cmp	r3, #9
 800358a:	d91c      	bls.n	80035c6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	68d9      	ldr	r1, [r3, #12]
 8003592:	683b      	ldr	r3, [r7, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	4613      	mov	r3, r2
 8003598:	005b      	lsls	r3, r3, #1
 800359a:	4413      	add	r3, r2
 800359c:	3b1e      	subs	r3, #30
 800359e:	2207      	movs	r2, #7
 80035a0:	fa02 f303 	lsl.w	r3, r2, r3
 80035a4:	43db      	mvns	r3, r3
 80035a6:	4019      	ands	r1, r3
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	6898      	ldr	r0, [r3, #8]
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	681a      	ldr	r2, [r3, #0]
 80035b0:	4613      	mov	r3, r2
 80035b2:	005b      	lsls	r3, r3, #1
 80035b4:	4413      	add	r3, r2
 80035b6:	3b1e      	subs	r3, #30
 80035b8:	fa00 f203 	lsl.w	r2, r0, r3
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	430a      	orrs	r2, r1
 80035c2:	60da      	str	r2, [r3, #12]
 80035c4:	e019      	b.n	80035fa <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	6919      	ldr	r1, [r3, #16]
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	4613      	mov	r3, r2
 80035d2:	005b      	lsls	r3, r3, #1
 80035d4:	4413      	add	r3, r2
 80035d6:	2207      	movs	r2, #7
 80035d8:	fa02 f303 	lsl.w	r3, r2, r3
 80035dc:	43db      	mvns	r3, r3
 80035de:	4019      	ands	r1, r3
 80035e0:	683b      	ldr	r3, [r7, #0]
 80035e2:	6898      	ldr	r0, [r3, #8]
 80035e4:	683b      	ldr	r3, [r7, #0]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	4613      	mov	r3, r2
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	4413      	add	r3, r2
 80035ee:	fa00 f203 	lsl.w	r2, r0, r3
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	430a      	orrs	r2, r1
 80035f8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80035fa:	683b      	ldr	r3, [r7, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2b10      	cmp	r3, #16
 8003600:	d003      	beq.n	800360a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003606:	2b11      	cmp	r3, #17
 8003608:	d132      	bne.n	8003670 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a1d      	ldr	r2, [pc, #116]	; (8003684 <HAL_ADC_ConfigChannel+0x1e4>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d125      	bne.n	8003660 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800361e:	2b00      	cmp	r3, #0
 8003620:	d126      	bne.n	8003670 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	689a      	ldr	r2, [r3, #8]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003630:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	2b10      	cmp	r3, #16
 8003638:	d11a      	bne.n	8003670 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800363a:	4b13      	ldr	r3, [pc, #76]	; (8003688 <HAL_ADC_ConfigChannel+0x1e8>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a13      	ldr	r2, [pc, #76]	; (800368c <HAL_ADC_ConfigChannel+0x1ec>)
 8003640:	fba2 2303 	umull	r2, r3, r2, r3
 8003644:	0c9a      	lsrs	r2, r3, #18
 8003646:	4613      	mov	r3, r2
 8003648:	009b      	lsls	r3, r3, #2
 800364a:	4413      	add	r3, r2
 800364c:	005b      	lsls	r3, r3, #1
 800364e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003650:	e002      	b.n	8003658 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	3b01      	subs	r3, #1
 8003656:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003658:	68bb      	ldr	r3, [r7, #8]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d1f9      	bne.n	8003652 <HAL_ADC_ConfigChannel+0x1b2>
 800365e:	e007      	b.n	8003670 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003664:	f043 0220 	orr.w	r2, r3, #32
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2200      	movs	r2, #0
 8003674:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003678:	7bfb      	ldrb	r3, [r7, #15]
}
 800367a:	4618      	mov	r0, r3
 800367c:	3714      	adds	r7, #20
 800367e:	46bd      	mov	sp, r7
 8003680:	bc80      	pop	{r7}
 8003682:	4770      	bx	lr
 8003684:	40012400 	.word	0x40012400
 8003688:	20000014 	.word	0x20000014
 800368c:	431bde83 	.word	0x431bde83

08003690 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b084      	sub	sp, #16
 8003694:	af00      	add	r7, sp, #0
 8003696:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003698:	2300      	movs	r3, #0
 800369a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800369c:	2300      	movs	r3, #0
 800369e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	689b      	ldr	r3, [r3, #8]
 80036a6:	f003 0301 	and.w	r3, r3, #1
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d039      	beq.n	8003722 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	689a      	ldr	r2, [r3, #8]
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f042 0201 	orr.w	r2, r2, #1
 80036bc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80036be:	4b1b      	ldr	r3, [pc, #108]	; (800372c <ADC_Enable+0x9c>)
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	4a1b      	ldr	r2, [pc, #108]	; (8003730 <ADC_Enable+0xa0>)
 80036c4:	fba2 2303 	umull	r2, r3, r2, r3
 80036c8:	0c9b      	lsrs	r3, r3, #18
 80036ca:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80036cc:	e002      	b.n	80036d4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80036ce:	68bb      	ldr	r3, [r7, #8]
 80036d0:	3b01      	subs	r3, #1
 80036d2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d1f9      	bne.n	80036ce <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80036da:	f7ff fc71 	bl	8002fc0 <HAL_GetTick>
 80036de:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80036e0:	e018      	b.n	8003714 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80036e2:	f7ff fc6d 	bl	8002fc0 <HAL_GetTick>
 80036e6:	4602      	mov	r2, r0
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	1ad3      	subs	r3, r2, r3
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d911      	bls.n	8003714 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036f4:	f043 0210 	orr.w	r2, r3, #16
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003700:	f043 0201 	orr.w	r2, r3, #1
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2200      	movs	r2, #0
 800370c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e007      	b.n	8003724 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	689b      	ldr	r3, [r3, #8]
 800371a:	f003 0301 	and.w	r3, r3, #1
 800371e:	2b01      	cmp	r3, #1
 8003720:	d1df      	bne.n	80036e2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3710      	adds	r7, #16
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}
 800372c:	20000014 	.word	0x20000014
 8003730:	431bde83 	.word	0x431bde83

08003734 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b084      	sub	sp, #16
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800373c:	2300      	movs	r3, #0
 800373e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	689b      	ldr	r3, [r3, #8]
 8003746:	f003 0301 	and.w	r3, r3, #1
 800374a:	2b01      	cmp	r3, #1
 800374c:	d127      	bne.n	800379e <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	689a      	ldr	r2, [r3, #8]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f022 0201 	bic.w	r2, r2, #1
 800375c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800375e:	f7ff fc2f 	bl	8002fc0 <HAL_GetTick>
 8003762:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003764:	e014      	b.n	8003790 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003766:	f7ff fc2b 	bl	8002fc0 <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	2b02      	cmp	r3, #2
 8003772:	d90d      	bls.n	8003790 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003778:	f043 0210 	orr.w	r2, r3, #16
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003784:	f043 0201 	orr.w	r2, r3, #1
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 800378c:	2301      	movs	r3, #1
 800378e:	e007      	b.n	80037a0 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f003 0301 	and.w	r3, r3, #1
 800379a:	2b01      	cmp	r3, #1
 800379c:	d0e3      	beq.n	8003766 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800379e:	2300      	movs	r3, #0
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	3710      	adds	r7, #16
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}

080037a8 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80037a8:	b590      	push	{r4, r7, lr}
 80037aa:	b087      	sub	sp, #28
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037b0:	2300      	movs	r3, #0
 80037b2:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80037b4:	2300      	movs	r3, #0
 80037b6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80037be:	2b01      	cmp	r3, #1
 80037c0:	d101      	bne.n	80037c6 <HAL_ADCEx_Calibration_Start+0x1e>
 80037c2:	2302      	movs	r3, #2
 80037c4:	e086      	b.n	80038d4 <HAL_ADCEx_Calibration_Start+0x12c>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2201      	movs	r2, #1
 80037ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80037ce:	6878      	ldr	r0, [r7, #4]
 80037d0:	f7ff ffb0 	bl	8003734 <ADC_ConversionStop_Disable>
 80037d4:	4603      	mov	r3, r0
 80037d6:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80037d8:	7dfb      	ldrb	r3, [r7, #23]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d175      	bne.n	80038ca <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037e2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80037e6:	f023 0302 	bic.w	r3, r3, #2
 80037ea:	f043 0202 	orr.w	r2, r3, #2
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80037f2:	4b3a      	ldr	r3, [pc, #232]	; (80038dc <HAL_ADCEx_Calibration_Start+0x134>)
 80037f4:	681c      	ldr	r4, [r3, #0]
 80037f6:	2002      	movs	r0, #2
 80037f8:	f002 fdd8 	bl	80063ac <HAL_RCCEx_GetPeriphCLKFreq>
 80037fc:	4603      	mov	r3, r0
 80037fe:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8003802:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8003804:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8003806:	e002      	b.n	800380e <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	3b01      	subs	r3, #1
 800380c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d1f9      	bne.n	8003808 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f7ff ff3b 	bl	8003690 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	689a      	ldr	r2, [r3, #8]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f042 0208 	orr.w	r2, r2, #8
 8003828:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800382a:	f7ff fbc9 	bl	8002fc0 <HAL_GetTick>
 800382e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003830:	e014      	b.n	800385c <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003832:	f7ff fbc5 	bl	8002fc0 <HAL_GetTick>
 8003836:	4602      	mov	r2, r0
 8003838:	693b      	ldr	r3, [r7, #16]
 800383a:	1ad3      	subs	r3, r2, r3
 800383c:	2b0a      	cmp	r3, #10
 800383e:	d90d      	bls.n	800385c <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003844:	f023 0312 	bic.w	r3, r3, #18
 8003848:	f043 0210 	orr.w	r2, r3, #16
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2200      	movs	r2, #0
 8003854:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8003858:	2301      	movs	r3, #1
 800385a:	e03b      	b.n	80038d4 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	f003 0308 	and.w	r3, r3, #8
 8003866:	2b00      	cmp	r3, #0
 8003868:	d1e3      	bne.n	8003832 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	689a      	ldr	r2, [r3, #8]
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f042 0204 	orr.w	r2, r2, #4
 8003878:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800387a:	f7ff fba1 	bl	8002fc0 <HAL_GetTick>
 800387e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003880:	e014      	b.n	80038ac <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003882:	f7ff fb9d 	bl	8002fc0 <HAL_GetTick>
 8003886:	4602      	mov	r2, r0
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	1ad3      	subs	r3, r2, r3
 800388c:	2b0a      	cmp	r3, #10
 800388e:	d90d      	bls.n	80038ac <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003894:	f023 0312 	bic.w	r3, r3, #18
 8003898:	f043 0210 	orr.w	r2, r3, #16
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 80038a8:	2301      	movs	r3, #1
 80038aa:	e013      	b.n	80038d4 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	f003 0304 	and.w	r3, r3, #4
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d1e3      	bne.n	8003882 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038be:	f023 0303 	bic.w	r3, r3, #3
 80038c2:	f043 0201 	orr.w	r2, r3, #1
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80038d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	371c      	adds	r7, #28
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd90      	pop	{r4, r7, pc}
 80038dc:	20000014 	.word	0x20000014

080038e0 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b083      	sub	sp, #12
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80038e8:	bf00      	nop
 80038ea:	370c      	adds	r7, #12
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bc80      	pop	{r7}
 80038f0:	4770      	bx	lr
	...

080038f4 <__NVIC_SetPriorityGrouping>:
{
 80038f4:	b480      	push	{r7}
 80038f6:	b085      	sub	sp, #20
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	f003 0307 	and.w	r3, r3, #7
 8003902:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003904:	4b0c      	ldr	r3, [pc, #48]	; (8003938 <__NVIC_SetPriorityGrouping+0x44>)
 8003906:	68db      	ldr	r3, [r3, #12]
 8003908:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800390a:	68ba      	ldr	r2, [r7, #8]
 800390c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003910:	4013      	ands	r3, r2
 8003912:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003918:	68bb      	ldr	r3, [r7, #8]
 800391a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800391c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003920:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003924:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003926:	4a04      	ldr	r2, [pc, #16]	; (8003938 <__NVIC_SetPriorityGrouping+0x44>)
 8003928:	68bb      	ldr	r3, [r7, #8]
 800392a:	60d3      	str	r3, [r2, #12]
}
 800392c:	bf00      	nop
 800392e:	3714      	adds	r7, #20
 8003930:	46bd      	mov	sp, r7
 8003932:	bc80      	pop	{r7}
 8003934:	4770      	bx	lr
 8003936:	bf00      	nop
 8003938:	e000ed00 	.word	0xe000ed00

0800393c <__NVIC_GetPriorityGrouping>:
{
 800393c:	b480      	push	{r7}
 800393e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003940:	4b04      	ldr	r3, [pc, #16]	; (8003954 <__NVIC_GetPriorityGrouping+0x18>)
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	0a1b      	lsrs	r3, r3, #8
 8003946:	f003 0307 	and.w	r3, r3, #7
}
 800394a:	4618      	mov	r0, r3
 800394c:	46bd      	mov	sp, r7
 800394e:	bc80      	pop	{r7}
 8003950:	4770      	bx	lr
 8003952:	bf00      	nop
 8003954:	e000ed00 	.word	0xe000ed00

08003958 <__NVIC_EnableIRQ>:
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	4603      	mov	r3, r0
 8003960:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003962:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003966:	2b00      	cmp	r3, #0
 8003968:	db0b      	blt.n	8003982 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800396a:	79fb      	ldrb	r3, [r7, #7]
 800396c:	f003 021f 	and.w	r2, r3, #31
 8003970:	4906      	ldr	r1, [pc, #24]	; (800398c <__NVIC_EnableIRQ+0x34>)
 8003972:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003976:	095b      	lsrs	r3, r3, #5
 8003978:	2001      	movs	r0, #1
 800397a:	fa00 f202 	lsl.w	r2, r0, r2
 800397e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003982:	bf00      	nop
 8003984:	370c      	adds	r7, #12
 8003986:	46bd      	mov	sp, r7
 8003988:	bc80      	pop	{r7}
 800398a:	4770      	bx	lr
 800398c:	e000e100 	.word	0xe000e100

08003990 <__NVIC_SetPriority>:
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	4603      	mov	r3, r0
 8003998:	6039      	str	r1, [r7, #0]
 800399a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800399c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	db0a      	blt.n	80039ba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039a4:	683b      	ldr	r3, [r7, #0]
 80039a6:	b2da      	uxtb	r2, r3
 80039a8:	490c      	ldr	r1, [pc, #48]	; (80039dc <__NVIC_SetPriority+0x4c>)
 80039aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ae:	0112      	lsls	r2, r2, #4
 80039b0:	b2d2      	uxtb	r2, r2
 80039b2:	440b      	add	r3, r1
 80039b4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80039b8:	e00a      	b.n	80039d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	b2da      	uxtb	r2, r3
 80039be:	4908      	ldr	r1, [pc, #32]	; (80039e0 <__NVIC_SetPriority+0x50>)
 80039c0:	79fb      	ldrb	r3, [r7, #7]
 80039c2:	f003 030f 	and.w	r3, r3, #15
 80039c6:	3b04      	subs	r3, #4
 80039c8:	0112      	lsls	r2, r2, #4
 80039ca:	b2d2      	uxtb	r2, r2
 80039cc:	440b      	add	r3, r1
 80039ce:	761a      	strb	r2, [r3, #24]
}
 80039d0:	bf00      	nop
 80039d2:	370c      	adds	r7, #12
 80039d4:	46bd      	mov	sp, r7
 80039d6:	bc80      	pop	{r7}
 80039d8:	4770      	bx	lr
 80039da:	bf00      	nop
 80039dc:	e000e100 	.word	0xe000e100
 80039e0:	e000ed00 	.word	0xe000ed00

080039e4 <NVIC_EncodePriority>:
{
 80039e4:	b480      	push	{r7}
 80039e6:	b089      	sub	sp, #36	; 0x24
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f003 0307 	and.w	r3, r3, #7
 80039f6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	f1c3 0307 	rsb	r3, r3, #7
 80039fe:	2b04      	cmp	r3, #4
 8003a00:	bf28      	it	cs
 8003a02:	2304      	movcs	r3, #4
 8003a04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a06:	69fb      	ldr	r3, [r7, #28]
 8003a08:	3304      	adds	r3, #4
 8003a0a:	2b06      	cmp	r3, #6
 8003a0c:	d902      	bls.n	8003a14 <NVIC_EncodePriority+0x30>
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	3b03      	subs	r3, #3
 8003a12:	e000      	b.n	8003a16 <NVIC_EncodePriority+0x32>
 8003a14:	2300      	movs	r3, #0
 8003a16:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a18:	f04f 32ff 	mov.w	r2, #4294967295
 8003a1c:	69bb      	ldr	r3, [r7, #24]
 8003a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a22:	43da      	mvns	r2, r3
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	401a      	ands	r2, r3
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	fa01 f303 	lsl.w	r3, r1, r3
 8003a36:	43d9      	mvns	r1, r3
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a3c:	4313      	orrs	r3, r2
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3724      	adds	r7, #36	; 0x24
 8003a42:	46bd      	mov	sp, r7
 8003a44:	bc80      	pop	{r7}
 8003a46:	4770      	bx	lr

08003a48 <SysTick_Config>:
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	3b01      	subs	r3, #1
 8003a54:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003a58:	d301      	bcc.n	8003a5e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e00f      	b.n	8003a7e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003a5e:	4a0a      	ldr	r2, [pc, #40]	; (8003a88 <SysTick_Config+0x40>)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	3b01      	subs	r3, #1
 8003a64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003a66:	210f      	movs	r1, #15
 8003a68:	f04f 30ff 	mov.w	r0, #4294967295
 8003a6c:	f7ff ff90 	bl	8003990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003a70:	4b05      	ldr	r3, [pc, #20]	; (8003a88 <SysTick_Config+0x40>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003a76:	4b04      	ldr	r3, [pc, #16]	; (8003a88 <SysTick_Config+0x40>)
 8003a78:	2207      	movs	r2, #7
 8003a7a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003a7c:	2300      	movs	r3, #0
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3708      	adds	r7, #8
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	e000e010 	.word	0xe000e010

08003a8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a8c:	b580      	push	{r7, lr}
 8003a8e:	b082      	sub	sp, #8
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f7ff ff2d 	bl	80038f4 <__NVIC_SetPriorityGrouping>
}
 8003a9a:	bf00      	nop
 8003a9c:	3708      	adds	r7, #8
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b086      	sub	sp, #24
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	60b9      	str	r1, [r7, #8]
 8003aac:	607a      	str	r2, [r7, #4]
 8003aae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ab0:	2300      	movs	r3, #0
 8003ab2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ab4:	f7ff ff42 	bl	800393c <__NVIC_GetPriorityGrouping>
 8003ab8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003aba:	687a      	ldr	r2, [r7, #4]
 8003abc:	68b9      	ldr	r1, [r7, #8]
 8003abe:	6978      	ldr	r0, [r7, #20]
 8003ac0:	f7ff ff90 	bl	80039e4 <NVIC_EncodePriority>
 8003ac4:	4602      	mov	r2, r0
 8003ac6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003aca:	4611      	mov	r1, r2
 8003acc:	4618      	mov	r0, r3
 8003ace:	f7ff ff5f 	bl	8003990 <__NVIC_SetPriority>
}
 8003ad2:	bf00      	nop
 8003ad4:	3718      	adds	r7, #24
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}

08003ada <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ada:	b580      	push	{r7, lr}
 8003adc:	b082      	sub	sp, #8
 8003ade:	af00      	add	r7, sp, #0
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ae8:	4618      	mov	r0, r3
 8003aea:	f7ff ff35 	bl	8003958 <__NVIC_EnableIRQ>
}
 8003aee:	bf00      	nop
 8003af0:	3708      	adds	r7, #8
 8003af2:	46bd      	mov	sp, r7
 8003af4:	bd80      	pop	{r7, pc}

08003af6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003af6:	b580      	push	{r7, lr}
 8003af8:	b082      	sub	sp, #8
 8003afa:	af00      	add	r7, sp, #0
 8003afc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f7ff ffa2 	bl	8003a48 <SysTick_Config>
 8003b04:	4603      	mov	r3, r0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3708      	adds	r7, #8
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}

08003b0e <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8003b0e:	b580      	push	{r7, lr}
 8003b10:	b082      	sub	sp, #8
 8003b12:	af00      	add	r7, sp, #0
 8003b14:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d101      	bne.n	8003b20 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e00e      	b.n	8003b3e <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	795b      	ldrb	r3, [r3, #5]
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d105      	bne.n	8003b36 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f7fe ffcb 	bl	8002acc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2201      	movs	r2, #1
 8003b3a:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003b3c:	2300      	movs	r3, #0
}
 8003b3e:	4618      	mov	r0, r3
 8003b40:	3708      	adds	r7, #8
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bd80      	pop	{r7, pc}

08003b46 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8003b46:	b480      	push	{r7}
 8003b48:	b087      	sub	sp, #28
 8003b4a:	af00      	add	r7, sp, #0
 8003b4c:	60f8      	str	r0, [r7, #12]
 8003b4e:	60b9      	str	r1, [r7, #8]
 8003b50:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8003b52:	2300      	movs	r3, #0
 8003b54:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2202      	movs	r2, #2
 8003b5a:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	689a      	ldr	r2, [r3, #8]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f042 0201 	orr.w	r2, r2, #1
 8003b6a:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	617b      	str	r3, [r7, #20]
 8003b70:	e00a      	b.n	8003b88 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 8003b72:	697b      	ldr	r3, [r7, #20]
 8003b74:	009b      	lsls	r3, r3, #2
 8003b76:	68ba      	ldr	r2, [r7, #8]
 8003b78:	441a      	add	r2, r3
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	6812      	ldr	r2, [r2, #0]
 8003b80:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8003b82:	697b      	ldr	r3, [r7, #20]
 8003b84:	3301      	adds	r3, #1
 8003b86:	617b      	str	r3, [r7, #20]
 8003b88:	697a      	ldr	r2, [r7, #20]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d3f0      	bcc.n	8003b72 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8003b9e:	693b      	ldr	r3, [r7, #16]
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	371c      	adds	r7, #28
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bc80      	pop	{r7}
 8003ba8:	4770      	bx	lr
	...

08003bac <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003bac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bae:	b087      	sub	sp, #28
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	60f8      	str	r0, [r7, #12]
 8003bb4:	60b9      	str	r1, [r7, #8]
 8003bb6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003bc6:	4b2f      	ldr	r3, [pc, #188]	; (8003c84 <HAL_FLASH_Program+0xd8>)
 8003bc8:	7e1b      	ldrb	r3, [r3, #24]
 8003bca:	2b01      	cmp	r3, #1
 8003bcc:	d101      	bne.n	8003bd2 <HAL_FLASH_Program+0x26>
 8003bce:	2302      	movs	r3, #2
 8003bd0:	e054      	b.n	8003c7c <HAL_FLASH_Program+0xd0>
 8003bd2:	4b2c      	ldr	r3, [pc, #176]	; (8003c84 <HAL_FLASH_Program+0xd8>)
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003bd8:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003bdc:	f000 f8a8 	bl	8003d30 <FLASH_WaitForLastOperation>
 8003be0:	4603      	mov	r3, r0
 8003be2:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8003be4:	7dfb      	ldrb	r3, [r7, #23]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d144      	bne.n	8003c74 <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2b01      	cmp	r3, #1
 8003bee:	d102      	bne.n	8003bf6 <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	757b      	strb	r3, [r7, #21]
 8003bf4:	e007      	b.n	8003c06 <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d102      	bne.n	8003c02 <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8003bfc:	2302      	movs	r3, #2
 8003bfe:	757b      	strb	r3, [r7, #21]
 8003c00:	e001      	b.n	8003c06 <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8003c02:	2304      	movs	r3, #4
 8003c04:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8003c06:	2300      	movs	r3, #0
 8003c08:	75bb      	strb	r3, [r7, #22]
 8003c0a:	e02d      	b.n	8003c68 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8003c0c:	7dbb      	ldrb	r3, [r7, #22]
 8003c0e:	005a      	lsls	r2, r3, #1
 8003c10:	68bb      	ldr	r3, [r7, #8]
 8003c12:	eb02 0c03 	add.w	ip, r2, r3
 8003c16:	7dbb      	ldrb	r3, [r7, #22]
 8003c18:	0119      	lsls	r1, r3, #4
 8003c1a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c1e:	f1c1 0620 	rsb	r6, r1, #32
 8003c22:	f1a1 0020 	sub.w	r0, r1, #32
 8003c26:	fa22 f401 	lsr.w	r4, r2, r1
 8003c2a:	fa03 f606 	lsl.w	r6, r3, r6
 8003c2e:	4334      	orrs	r4, r6
 8003c30:	fa23 f000 	lsr.w	r0, r3, r0
 8003c34:	4304      	orrs	r4, r0
 8003c36:	fa23 f501 	lsr.w	r5, r3, r1
 8003c3a:	b2a3      	uxth	r3, r4
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	4660      	mov	r0, ip
 8003c40:	f000 f85a 	bl	8003cf8 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8003c44:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003c48:	f000 f872 	bl	8003d30 <FLASH_WaitForLastOperation>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8003c50:	4b0d      	ldr	r3, [pc, #52]	; (8003c88 <HAL_FLASH_Program+0xdc>)
 8003c52:	691b      	ldr	r3, [r3, #16]
 8003c54:	4a0c      	ldr	r2, [pc, #48]	; (8003c88 <HAL_FLASH_Program+0xdc>)
 8003c56:	f023 0301 	bic.w	r3, r3, #1
 8003c5a:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8003c5c:	7dfb      	ldrb	r3, [r7, #23]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d107      	bne.n	8003c72 <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8003c62:	7dbb      	ldrb	r3, [r7, #22]
 8003c64:	3301      	adds	r3, #1
 8003c66:	75bb      	strb	r3, [r7, #22]
 8003c68:	7dba      	ldrb	r2, [r7, #22]
 8003c6a:	7d7b      	ldrb	r3, [r7, #21]
 8003c6c:	429a      	cmp	r2, r3
 8003c6e:	d3cd      	bcc.n	8003c0c <HAL_FLASH_Program+0x60>
 8003c70:	e000      	b.n	8003c74 <HAL_FLASH_Program+0xc8>
      {
        break;
 8003c72:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003c74:	4b03      	ldr	r3, [pc, #12]	; (8003c84 <HAL_FLASH_Program+0xd8>)
 8003c76:	2200      	movs	r2, #0
 8003c78:	761a      	strb	r2, [r3, #24]

  return status;
 8003c7a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	371c      	adds	r7, #28
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c84:	200009d0 	.word	0x200009d0
 8003c88:	40022000 	.word	0x40022000

08003c8c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003c92:	2300      	movs	r3, #0
 8003c94:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003c96:	4b0d      	ldr	r3, [pc, #52]	; (8003ccc <HAL_FLASH_Unlock+0x40>)
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d00d      	beq.n	8003cbe <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003ca2:	4b0a      	ldr	r3, [pc, #40]	; (8003ccc <HAL_FLASH_Unlock+0x40>)
 8003ca4:	4a0a      	ldr	r2, [pc, #40]	; (8003cd0 <HAL_FLASH_Unlock+0x44>)
 8003ca6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003ca8:	4b08      	ldr	r3, [pc, #32]	; (8003ccc <HAL_FLASH_Unlock+0x40>)
 8003caa:	4a0a      	ldr	r2, [pc, #40]	; (8003cd4 <HAL_FLASH_Unlock+0x48>)
 8003cac:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003cae:	4b07      	ldr	r3, [pc, #28]	; (8003ccc <HAL_FLASH_Unlock+0x40>)
 8003cb0:	691b      	ldr	r3, [r3, #16]
 8003cb2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d001      	beq.n	8003cbe <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8003cbe:	79fb      	ldrb	r3, [r7, #7]
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	370c      	adds	r7, #12
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bc80      	pop	{r7}
 8003cc8:	4770      	bx	lr
 8003cca:	bf00      	nop
 8003ccc:	40022000 	.word	0x40022000
 8003cd0:	45670123 	.word	0x45670123
 8003cd4:	cdef89ab 	.word	0xcdef89ab

08003cd8 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8003cdc:	4b05      	ldr	r3, [pc, #20]	; (8003cf4 <HAL_FLASH_Lock+0x1c>)
 8003cde:	691b      	ldr	r3, [r3, #16]
 8003ce0:	4a04      	ldr	r2, [pc, #16]	; (8003cf4 <HAL_FLASH_Lock+0x1c>)
 8003ce2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ce6:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8003ce8:	2300      	movs	r3, #0
}
 8003cea:	4618      	mov	r0, r3
 8003cec:	46bd      	mov	sp, r7
 8003cee:	bc80      	pop	{r7}
 8003cf0:	4770      	bx	lr
 8003cf2:	bf00      	nop
 8003cf4:	40022000 	.word	0x40022000

08003cf8 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003cf8:	b480      	push	{r7}
 8003cfa:	b083      	sub	sp, #12
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
 8003d00:	460b      	mov	r3, r1
 8003d02:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003d04:	4b08      	ldr	r3, [pc, #32]	; (8003d28 <FLASH_Program_HalfWord+0x30>)
 8003d06:	2200      	movs	r2, #0
 8003d08:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8003d0a:	4b08      	ldr	r3, [pc, #32]	; (8003d2c <FLASH_Program_HalfWord+0x34>)
 8003d0c:	691b      	ldr	r3, [r3, #16]
 8003d0e:	4a07      	ldr	r2, [pc, #28]	; (8003d2c <FLASH_Program_HalfWord+0x34>)
 8003d10:	f043 0301 	orr.w	r3, r3, #1
 8003d14:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	887a      	ldrh	r2, [r7, #2]
 8003d1a:	801a      	strh	r2, [r3, #0]
}
 8003d1c:	bf00      	nop
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	bc80      	pop	{r7}
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	200009d0 	.word	0x200009d0
 8003d2c:	40022000 	.word	0x40022000

08003d30 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8003d38:	f7ff f942 	bl	8002fc0 <HAL_GetTick>
 8003d3c:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003d3e:	e010      	b.n	8003d62 <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d46:	d00c      	beq.n	8003d62 <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d007      	beq.n	8003d5e <FLASH_WaitForLastOperation+0x2e>
 8003d4e:	f7ff f937 	bl	8002fc0 <HAL_GetTick>
 8003d52:	4602      	mov	r2, r0
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	687a      	ldr	r2, [r7, #4]
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d201      	bcs.n	8003d62 <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e025      	b.n	8003dae <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8003d62:	4b15      	ldr	r3, [pc, #84]	; (8003db8 <FLASH_WaitForLastOperation+0x88>)
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	f003 0301 	and.w	r3, r3, #1
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d1e8      	bne.n	8003d40 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003d6e:	4b12      	ldr	r3, [pc, #72]	; (8003db8 <FLASH_WaitForLastOperation+0x88>)
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	f003 0320 	and.w	r3, r3, #32
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d002      	beq.n	8003d80 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003d7a:	4b0f      	ldr	r3, [pc, #60]	; (8003db8 <FLASH_WaitForLastOperation+0x88>)
 8003d7c:	2220      	movs	r2, #32
 8003d7e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003d80:	4b0d      	ldr	r3, [pc, #52]	; (8003db8 <FLASH_WaitForLastOperation+0x88>)
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	f003 0310 	and.w	r3, r3, #16
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d10b      	bne.n	8003da4 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003d8c:	4b0a      	ldr	r3, [pc, #40]	; (8003db8 <FLASH_WaitForLastOperation+0x88>)
 8003d8e:	69db      	ldr	r3, [r3, #28]
 8003d90:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d105      	bne.n	8003da4 <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003d98:	4b07      	ldr	r3, [pc, #28]	; (8003db8 <FLASH_WaitForLastOperation+0x88>)
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d003      	beq.n	8003dac <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003da4:	f000 f80a 	bl	8003dbc <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e000      	b.n	8003dae <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8003dac:	2300      	movs	r3, #0
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3710      	adds	r7, #16
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
 8003db6:	bf00      	nop
 8003db8:	40022000 	.word	0x40022000

08003dbc <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	b083      	sub	sp, #12
 8003dc0:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8003dc2:	2300      	movs	r3, #0
 8003dc4:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8003dc6:	4b23      	ldr	r3, [pc, #140]	; (8003e54 <FLASH_SetErrorCode+0x98>)
 8003dc8:	68db      	ldr	r3, [r3, #12]
 8003dca:	f003 0310 	and.w	r3, r3, #16
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d009      	beq.n	8003de6 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003dd2:	4b21      	ldr	r3, [pc, #132]	; (8003e58 <FLASH_SetErrorCode+0x9c>)
 8003dd4:	69db      	ldr	r3, [r3, #28]
 8003dd6:	f043 0302 	orr.w	r3, r3, #2
 8003dda:	4a1f      	ldr	r2, [pc, #124]	; (8003e58 <FLASH_SetErrorCode+0x9c>)
 8003ddc:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f043 0310 	orr.w	r3, r3, #16
 8003de4:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8003de6:	4b1b      	ldr	r3, [pc, #108]	; (8003e54 <FLASH_SetErrorCode+0x98>)
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	f003 0304 	and.w	r3, r3, #4
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d009      	beq.n	8003e06 <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8003df2:	4b19      	ldr	r3, [pc, #100]	; (8003e58 <FLASH_SetErrorCode+0x9c>)
 8003df4:	69db      	ldr	r3, [r3, #28]
 8003df6:	f043 0301 	orr.w	r3, r3, #1
 8003dfa:	4a17      	ldr	r2, [pc, #92]	; (8003e58 <FLASH_SetErrorCode+0x9c>)
 8003dfc:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f043 0304 	orr.w	r3, r3, #4
 8003e04:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8003e06:	4b13      	ldr	r3, [pc, #76]	; (8003e54 <FLASH_SetErrorCode+0x98>)
 8003e08:	69db      	ldr	r3, [r3, #28]
 8003e0a:	f003 0301 	and.w	r3, r3, #1
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d00b      	beq.n	8003e2a <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8003e12:	4b11      	ldr	r3, [pc, #68]	; (8003e58 <FLASH_SetErrorCode+0x9c>)
 8003e14:	69db      	ldr	r3, [r3, #28]
 8003e16:	f043 0304 	orr.w	r3, r3, #4
 8003e1a:	4a0f      	ldr	r2, [pc, #60]	; (8003e58 <FLASH_SetErrorCode+0x9c>)
 8003e1c:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8003e1e:	4b0d      	ldr	r3, [pc, #52]	; (8003e54 <FLASH_SetErrorCode+0x98>)
 8003e20:	69db      	ldr	r3, [r3, #28]
 8003e22:	4a0c      	ldr	r2, [pc, #48]	; (8003e54 <FLASH_SetErrorCode+0x98>)
 8003e24:	f023 0301 	bic.w	r3, r3, #1
 8003e28:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f240 1201 	movw	r2, #257	; 0x101
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d106      	bne.n	8003e42 <FLASH_SetErrorCode+0x86>
 8003e34:	4b07      	ldr	r3, [pc, #28]	; (8003e54 <FLASH_SetErrorCode+0x98>)
 8003e36:	69db      	ldr	r3, [r3, #28]
 8003e38:	4a06      	ldr	r2, [pc, #24]	; (8003e54 <FLASH_SetErrorCode+0x98>)
 8003e3a:	f023 0301 	bic.w	r3, r3, #1
 8003e3e:	61d3      	str	r3, [r2, #28]
}  
 8003e40:	e002      	b.n	8003e48 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8003e42:	4a04      	ldr	r2, [pc, #16]	; (8003e54 <FLASH_SetErrorCode+0x98>)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	60d3      	str	r3, [r2, #12]
}  
 8003e48:	bf00      	nop
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bc80      	pop	{r7}
 8003e50:	4770      	bx	lr
 8003e52:	bf00      	nop
 8003e54:	40022000 	.word	0x40022000
 8003e58:	200009d0 	.word	0x200009d0

08003e5c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003e66:	2301      	movs	r3, #1
 8003e68:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003e6e:	4b2f      	ldr	r3, [pc, #188]	; (8003f2c <HAL_FLASHEx_Erase+0xd0>)
 8003e70:	7e1b      	ldrb	r3, [r3, #24]
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d101      	bne.n	8003e7a <HAL_FLASHEx_Erase+0x1e>
 8003e76:	2302      	movs	r3, #2
 8003e78:	e053      	b.n	8003f22 <HAL_FLASHEx_Erase+0xc6>
 8003e7a:	4b2c      	ldr	r3, [pc, #176]	; (8003f2c <HAL_FLASHEx_Erase+0xd0>)
 8003e7c:	2201      	movs	r2, #1
 8003e7e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	2b02      	cmp	r3, #2
 8003e86:	d116      	bne.n	8003eb6 <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003e88:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003e8c:	f7ff ff50 	bl	8003d30 <FLASH_WaitForLastOperation>
 8003e90:	4603      	mov	r3, r0
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d141      	bne.n	8003f1a <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8003e96:	2001      	movs	r0, #1
 8003e98:	f000 f84c 	bl	8003f34 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003e9c:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003ea0:	f7ff ff46 	bl	8003d30 <FLASH_WaitForLastOperation>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8003ea8:	4b21      	ldr	r3, [pc, #132]	; (8003f30 <HAL_FLASHEx_Erase+0xd4>)
 8003eaa:	691b      	ldr	r3, [r3, #16]
 8003eac:	4a20      	ldr	r2, [pc, #128]	; (8003f30 <HAL_FLASHEx_Erase+0xd4>)
 8003eae:	f023 0304 	bic.w	r3, r3, #4
 8003eb2:	6113      	str	r3, [r2, #16]
 8003eb4:	e031      	b.n	8003f1a <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8003eb6:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003eba:	f7ff ff39 	bl	8003d30 <FLASH_WaitForLastOperation>
 8003ebe:	4603      	mov	r3, r0
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d12a      	bne.n	8003f1a <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	f04f 32ff 	mov.w	r2, #4294967295
 8003eca:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	60bb      	str	r3, [r7, #8]
 8003ed2:	e019      	b.n	8003f08 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8003ed4:	68b8      	ldr	r0, [r7, #8]
 8003ed6:	f000 f849 	bl	8003f6c <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003eda:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003ede:	f7ff ff27 	bl	8003d30 <FLASH_WaitForLastOperation>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8003ee6:	4b12      	ldr	r3, [pc, #72]	; (8003f30 <HAL_FLASHEx_Erase+0xd4>)
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	4a11      	ldr	r2, [pc, #68]	; (8003f30 <HAL_FLASHEx_Erase+0xd4>)
 8003eec:	f023 0302 	bic.w	r3, r3, #2
 8003ef0:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8003ef2:	7bfb      	ldrb	r3, [r7, #15]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d003      	beq.n	8003f00 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8003ef8:	683b      	ldr	r3, [r7, #0]
 8003efa:	68ba      	ldr	r2, [r7, #8]
 8003efc:	601a      	str	r2, [r3, #0]
            break;
 8003efe:	e00c      	b.n	8003f1a <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003f06:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	68db      	ldr	r3, [r3, #12]
 8003f0c:	029a      	lsls	r2, r3, #10
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	4413      	add	r3, r2
        for(address = pEraseInit->PageAddress;
 8003f14:	68ba      	ldr	r2, [r7, #8]
 8003f16:	429a      	cmp	r2, r3
 8003f18:	d3dc      	bcc.n	8003ed4 <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003f1a:	4b04      	ldr	r3, [pc, #16]	; (8003f2c <HAL_FLASHEx_Erase+0xd0>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	761a      	strb	r2, [r3, #24]

  return status;
 8003f20:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	3710      	adds	r7, #16
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	bf00      	nop
 8003f2c:	200009d0 	.word	0x200009d0
 8003f30:	40022000 	.word	0x40022000

08003f34 <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8003f34:	b480      	push	{r7}
 8003f36:	b083      	sub	sp, #12
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003f3c:	4b09      	ldr	r3, [pc, #36]	; (8003f64 <FLASH_MassErase+0x30>)
 8003f3e:	2200      	movs	r2, #0
 8003f40:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8003f42:	4b09      	ldr	r3, [pc, #36]	; (8003f68 <FLASH_MassErase+0x34>)
 8003f44:	691b      	ldr	r3, [r3, #16]
 8003f46:	4a08      	ldr	r2, [pc, #32]	; (8003f68 <FLASH_MassErase+0x34>)
 8003f48:	f043 0304 	orr.w	r3, r3, #4
 8003f4c:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003f4e:	4b06      	ldr	r3, [pc, #24]	; (8003f68 <FLASH_MassErase+0x34>)
 8003f50:	691b      	ldr	r3, [r3, #16]
 8003f52:	4a05      	ldr	r2, [pc, #20]	; (8003f68 <FLASH_MassErase+0x34>)
 8003f54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f58:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003f5a:	bf00      	nop
 8003f5c:	370c      	adds	r7, #12
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bc80      	pop	{r7}
 8003f62:	4770      	bx	lr
 8003f64:	200009d0 	.word	0x200009d0
 8003f68:	40022000 	.word	0x40022000

08003f6c <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b083      	sub	sp, #12
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003f74:	4b0b      	ldr	r3, [pc, #44]	; (8003fa4 <FLASH_PageErase+0x38>)
 8003f76:	2200      	movs	r2, #0
 8003f78:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003f7a:	4b0b      	ldr	r3, [pc, #44]	; (8003fa8 <FLASH_PageErase+0x3c>)
 8003f7c:	691b      	ldr	r3, [r3, #16]
 8003f7e:	4a0a      	ldr	r2, [pc, #40]	; (8003fa8 <FLASH_PageErase+0x3c>)
 8003f80:	f043 0302 	orr.w	r3, r3, #2
 8003f84:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8003f86:	4a08      	ldr	r2, [pc, #32]	; (8003fa8 <FLASH_PageErase+0x3c>)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003f8c:	4b06      	ldr	r3, [pc, #24]	; (8003fa8 <FLASH_PageErase+0x3c>)
 8003f8e:	691b      	ldr	r3, [r3, #16]
 8003f90:	4a05      	ldr	r2, [pc, #20]	; (8003fa8 <FLASH_PageErase+0x3c>)
 8003f92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f96:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8003f98:	bf00      	nop
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bc80      	pop	{r7}
 8003fa0:	4770      	bx	lr
 8003fa2:	bf00      	nop
 8003fa4:	200009d0 	.word	0x200009d0
 8003fa8:	40022000 	.word	0x40022000

08003fac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b08b      	sub	sp, #44	; 0x2c
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fbe:	e169      	b.n	8004294 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	69fa      	ldr	r2, [r7, #28]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003fd4:	69ba      	ldr	r2, [r7, #24]
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	429a      	cmp	r2, r3
 8003fda:	f040 8158 	bne.w	800428e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003fde:	683b      	ldr	r3, [r7, #0]
 8003fe0:	685b      	ldr	r3, [r3, #4]
 8003fe2:	4a9a      	ldr	r2, [pc, #616]	; (800424c <HAL_GPIO_Init+0x2a0>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d05e      	beq.n	80040a6 <HAL_GPIO_Init+0xfa>
 8003fe8:	4a98      	ldr	r2, [pc, #608]	; (800424c <HAL_GPIO_Init+0x2a0>)
 8003fea:	4293      	cmp	r3, r2
 8003fec:	d875      	bhi.n	80040da <HAL_GPIO_Init+0x12e>
 8003fee:	4a98      	ldr	r2, [pc, #608]	; (8004250 <HAL_GPIO_Init+0x2a4>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d058      	beq.n	80040a6 <HAL_GPIO_Init+0xfa>
 8003ff4:	4a96      	ldr	r2, [pc, #600]	; (8004250 <HAL_GPIO_Init+0x2a4>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d86f      	bhi.n	80040da <HAL_GPIO_Init+0x12e>
 8003ffa:	4a96      	ldr	r2, [pc, #600]	; (8004254 <HAL_GPIO_Init+0x2a8>)
 8003ffc:	4293      	cmp	r3, r2
 8003ffe:	d052      	beq.n	80040a6 <HAL_GPIO_Init+0xfa>
 8004000:	4a94      	ldr	r2, [pc, #592]	; (8004254 <HAL_GPIO_Init+0x2a8>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d869      	bhi.n	80040da <HAL_GPIO_Init+0x12e>
 8004006:	4a94      	ldr	r2, [pc, #592]	; (8004258 <HAL_GPIO_Init+0x2ac>)
 8004008:	4293      	cmp	r3, r2
 800400a:	d04c      	beq.n	80040a6 <HAL_GPIO_Init+0xfa>
 800400c:	4a92      	ldr	r2, [pc, #584]	; (8004258 <HAL_GPIO_Init+0x2ac>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d863      	bhi.n	80040da <HAL_GPIO_Init+0x12e>
 8004012:	4a92      	ldr	r2, [pc, #584]	; (800425c <HAL_GPIO_Init+0x2b0>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d046      	beq.n	80040a6 <HAL_GPIO_Init+0xfa>
 8004018:	4a90      	ldr	r2, [pc, #576]	; (800425c <HAL_GPIO_Init+0x2b0>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d85d      	bhi.n	80040da <HAL_GPIO_Init+0x12e>
 800401e:	2b12      	cmp	r3, #18
 8004020:	d82a      	bhi.n	8004078 <HAL_GPIO_Init+0xcc>
 8004022:	2b12      	cmp	r3, #18
 8004024:	d859      	bhi.n	80040da <HAL_GPIO_Init+0x12e>
 8004026:	a201      	add	r2, pc, #4	; (adr r2, 800402c <HAL_GPIO_Init+0x80>)
 8004028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800402c:	080040a7 	.word	0x080040a7
 8004030:	08004081 	.word	0x08004081
 8004034:	08004093 	.word	0x08004093
 8004038:	080040d5 	.word	0x080040d5
 800403c:	080040db 	.word	0x080040db
 8004040:	080040db 	.word	0x080040db
 8004044:	080040db 	.word	0x080040db
 8004048:	080040db 	.word	0x080040db
 800404c:	080040db 	.word	0x080040db
 8004050:	080040db 	.word	0x080040db
 8004054:	080040db 	.word	0x080040db
 8004058:	080040db 	.word	0x080040db
 800405c:	080040db 	.word	0x080040db
 8004060:	080040db 	.word	0x080040db
 8004064:	080040db 	.word	0x080040db
 8004068:	080040db 	.word	0x080040db
 800406c:	080040db 	.word	0x080040db
 8004070:	08004089 	.word	0x08004089
 8004074:	0800409d 	.word	0x0800409d
 8004078:	4a79      	ldr	r2, [pc, #484]	; (8004260 <HAL_GPIO_Init+0x2b4>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d013      	beq.n	80040a6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800407e:	e02c      	b.n	80040da <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004080:	683b      	ldr	r3, [r7, #0]
 8004082:	68db      	ldr	r3, [r3, #12]
 8004084:	623b      	str	r3, [r7, #32]
          break;
 8004086:	e029      	b.n	80040dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	3304      	adds	r3, #4
 800408e:	623b      	str	r3, [r7, #32]
          break;
 8004090:	e024      	b.n	80040dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	68db      	ldr	r3, [r3, #12]
 8004096:	3308      	adds	r3, #8
 8004098:	623b      	str	r3, [r7, #32]
          break;
 800409a:	e01f      	b.n	80040dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	330c      	adds	r3, #12
 80040a2:	623b      	str	r3, [r7, #32]
          break;
 80040a4:	e01a      	b.n	80040dc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d102      	bne.n	80040b4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80040ae:	2304      	movs	r3, #4
 80040b0:	623b      	str	r3, [r7, #32]
          break;
 80040b2:	e013      	b.n	80040dc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	2b01      	cmp	r3, #1
 80040ba:	d105      	bne.n	80040c8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80040bc:	2308      	movs	r3, #8
 80040be:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	69fa      	ldr	r2, [r7, #28]
 80040c4:	611a      	str	r2, [r3, #16]
          break;
 80040c6:	e009      	b.n	80040dc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80040c8:	2308      	movs	r3, #8
 80040ca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	69fa      	ldr	r2, [r7, #28]
 80040d0:	615a      	str	r2, [r3, #20]
          break;
 80040d2:	e003      	b.n	80040dc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80040d4:	2300      	movs	r3, #0
 80040d6:	623b      	str	r3, [r7, #32]
          break;
 80040d8:	e000      	b.n	80040dc <HAL_GPIO_Init+0x130>
          break;
 80040da:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	2bff      	cmp	r3, #255	; 0xff
 80040e0:	d801      	bhi.n	80040e6 <HAL_GPIO_Init+0x13a>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	e001      	b.n	80040ea <HAL_GPIO_Init+0x13e>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	3304      	adds	r3, #4
 80040ea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80040ec:	69bb      	ldr	r3, [r7, #24]
 80040ee:	2bff      	cmp	r3, #255	; 0xff
 80040f0:	d802      	bhi.n	80040f8 <HAL_GPIO_Init+0x14c>
 80040f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f4:	009b      	lsls	r3, r3, #2
 80040f6:	e002      	b.n	80040fe <HAL_GPIO_Init+0x152>
 80040f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fa:	3b08      	subs	r3, #8
 80040fc:	009b      	lsls	r3, r3, #2
 80040fe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	681a      	ldr	r2, [r3, #0]
 8004104:	210f      	movs	r1, #15
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	fa01 f303 	lsl.w	r3, r1, r3
 800410c:	43db      	mvns	r3, r3
 800410e:	401a      	ands	r2, r3
 8004110:	6a39      	ldr	r1, [r7, #32]
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	fa01 f303 	lsl.w	r3, r1, r3
 8004118:	431a      	orrs	r2, r3
 800411a:	697b      	ldr	r3, [r7, #20]
 800411c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800411e:	683b      	ldr	r3, [r7, #0]
 8004120:	685b      	ldr	r3, [r3, #4]
 8004122:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004126:	2b00      	cmp	r3, #0
 8004128:	f000 80b1 	beq.w	800428e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800412c:	4b4d      	ldr	r3, [pc, #308]	; (8004264 <HAL_GPIO_Init+0x2b8>)
 800412e:	699b      	ldr	r3, [r3, #24]
 8004130:	4a4c      	ldr	r2, [pc, #304]	; (8004264 <HAL_GPIO_Init+0x2b8>)
 8004132:	f043 0301 	orr.w	r3, r3, #1
 8004136:	6193      	str	r3, [r2, #24]
 8004138:	4b4a      	ldr	r3, [pc, #296]	; (8004264 <HAL_GPIO_Init+0x2b8>)
 800413a:	699b      	ldr	r3, [r3, #24]
 800413c:	f003 0301 	and.w	r3, r3, #1
 8004140:	60bb      	str	r3, [r7, #8]
 8004142:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004144:	4a48      	ldr	r2, [pc, #288]	; (8004268 <HAL_GPIO_Init+0x2bc>)
 8004146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004148:	089b      	lsrs	r3, r3, #2
 800414a:	3302      	adds	r3, #2
 800414c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004150:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004154:	f003 0303 	and.w	r3, r3, #3
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	220f      	movs	r2, #15
 800415c:	fa02 f303 	lsl.w	r3, r2, r3
 8004160:	43db      	mvns	r3, r3
 8004162:	68fa      	ldr	r2, [r7, #12]
 8004164:	4013      	ands	r3, r2
 8004166:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	4a40      	ldr	r2, [pc, #256]	; (800426c <HAL_GPIO_Init+0x2c0>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d013      	beq.n	8004198 <HAL_GPIO_Init+0x1ec>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a3f      	ldr	r2, [pc, #252]	; (8004270 <HAL_GPIO_Init+0x2c4>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d00d      	beq.n	8004194 <HAL_GPIO_Init+0x1e8>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	4a3e      	ldr	r2, [pc, #248]	; (8004274 <HAL_GPIO_Init+0x2c8>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d007      	beq.n	8004190 <HAL_GPIO_Init+0x1e4>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	4a3d      	ldr	r2, [pc, #244]	; (8004278 <HAL_GPIO_Init+0x2cc>)
 8004184:	4293      	cmp	r3, r2
 8004186:	d101      	bne.n	800418c <HAL_GPIO_Init+0x1e0>
 8004188:	2303      	movs	r3, #3
 800418a:	e006      	b.n	800419a <HAL_GPIO_Init+0x1ee>
 800418c:	2304      	movs	r3, #4
 800418e:	e004      	b.n	800419a <HAL_GPIO_Init+0x1ee>
 8004190:	2302      	movs	r3, #2
 8004192:	e002      	b.n	800419a <HAL_GPIO_Init+0x1ee>
 8004194:	2301      	movs	r3, #1
 8004196:	e000      	b.n	800419a <HAL_GPIO_Init+0x1ee>
 8004198:	2300      	movs	r3, #0
 800419a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800419c:	f002 0203 	and.w	r2, r2, #3
 80041a0:	0092      	lsls	r2, r2, #2
 80041a2:	4093      	lsls	r3, r2
 80041a4:	68fa      	ldr	r2, [r7, #12]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80041aa:	492f      	ldr	r1, [pc, #188]	; (8004268 <HAL_GPIO_Init+0x2bc>)
 80041ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ae:	089b      	lsrs	r3, r3, #2
 80041b0:	3302      	adds	r3, #2
 80041b2:	68fa      	ldr	r2, [r7, #12]
 80041b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80041b8:	683b      	ldr	r3, [r7, #0]
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d006      	beq.n	80041d2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80041c4:	4b2d      	ldr	r3, [pc, #180]	; (800427c <HAL_GPIO_Init+0x2d0>)
 80041c6:	681a      	ldr	r2, [r3, #0]
 80041c8:	492c      	ldr	r1, [pc, #176]	; (800427c <HAL_GPIO_Init+0x2d0>)
 80041ca:	69bb      	ldr	r3, [r7, #24]
 80041cc:	4313      	orrs	r3, r2
 80041ce:	600b      	str	r3, [r1, #0]
 80041d0:	e006      	b.n	80041e0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80041d2:	4b2a      	ldr	r3, [pc, #168]	; (800427c <HAL_GPIO_Init+0x2d0>)
 80041d4:	681a      	ldr	r2, [r3, #0]
 80041d6:	69bb      	ldr	r3, [r7, #24]
 80041d8:	43db      	mvns	r3, r3
 80041da:	4928      	ldr	r1, [pc, #160]	; (800427c <HAL_GPIO_Init+0x2d0>)
 80041dc:	4013      	ands	r3, r2
 80041de:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80041e0:	683b      	ldr	r3, [r7, #0]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d006      	beq.n	80041fa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80041ec:	4b23      	ldr	r3, [pc, #140]	; (800427c <HAL_GPIO_Init+0x2d0>)
 80041ee:	685a      	ldr	r2, [r3, #4]
 80041f0:	4922      	ldr	r1, [pc, #136]	; (800427c <HAL_GPIO_Init+0x2d0>)
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	604b      	str	r3, [r1, #4]
 80041f8:	e006      	b.n	8004208 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80041fa:	4b20      	ldr	r3, [pc, #128]	; (800427c <HAL_GPIO_Init+0x2d0>)
 80041fc:	685a      	ldr	r2, [r3, #4]
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	43db      	mvns	r3, r3
 8004202:	491e      	ldr	r1, [pc, #120]	; (800427c <HAL_GPIO_Init+0x2d0>)
 8004204:	4013      	ands	r3, r2
 8004206:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004210:	2b00      	cmp	r3, #0
 8004212:	d006      	beq.n	8004222 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004214:	4b19      	ldr	r3, [pc, #100]	; (800427c <HAL_GPIO_Init+0x2d0>)
 8004216:	689a      	ldr	r2, [r3, #8]
 8004218:	4918      	ldr	r1, [pc, #96]	; (800427c <HAL_GPIO_Init+0x2d0>)
 800421a:	69bb      	ldr	r3, [r7, #24]
 800421c:	4313      	orrs	r3, r2
 800421e:	608b      	str	r3, [r1, #8]
 8004220:	e006      	b.n	8004230 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004222:	4b16      	ldr	r3, [pc, #88]	; (800427c <HAL_GPIO_Init+0x2d0>)
 8004224:	689a      	ldr	r2, [r3, #8]
 8004226:	69bb      	ldr	r3, [r7, #24]
 8004228:	43db      	mvns	r3, r3
 800422a:	4914      	ldr	r1, [pc, #80]	; (800427c <HAL_GPIO_Init+0x2d0>)
 800422c:	4013      	ands	r3, r2
 800422e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004238:	2b00      	cmp	r3, #0
 800423a:	d021      	beq.n	8004280 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800423c:	4b0f      	ldr	r3, [pc, #60]	; (800427c <HAL_GPIO_Init+0x2d0>)
 800423e:	68da      	ldr	r2, [r3, #12]
 8004240:	490e      	ldr	r1, [pc, #56]	; (800427c <HAL_GPIO_Init+0x2d0>)
 8004242:	69bb      	ldr	r3, [r7, #24]
 8004244:	4313      	orrs	r3, r2
 8004246:	60cb      	str	r3, [r1, #12]
 8004248:	e021      	b.n	800428e <HAL_GPIO_Init+0x2e2>
 800424a:	bf00      	nop
 800424c:	10320000 	.word	0x10320000
 8004250:	10310000 	.word	0x10310000
 8004254:	10220000 	.word	0x10220000
 8004258:	10210000 	.word	0x10210000
 800425c:	10120000 	.word	0x10120000
 8004260:	10110000 	.word	0x10110000
 8004264:	40021000 	.word	0x40021000
 8004268:	40010000 	.word	0x40010000
 800426c:	40010800 	.word	0x40010800
 8004270:	40010c00 	.word	0x40010c00
 8004274:	40011000 	.word	0x40011000
 8004278:	40011400 	.word	0x40011400
 800427c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004280:	4b0b      	ldr	r3, [pc, #44]	; (80042b0 <HAL_GPIO_Init+0x304>)
 8004282:	68da      	ldr	r2, [r3, #12]
 8004284:	69bb      	ldr	r3, [r7, #24]
 8004286:	43db      	mvns	r3, r3
 8004288:	4909      	ldr	r1, [pc, #36]	; (80042b0 <HAL_GPIO_Init+0x304>)
 800428a:	4013      	ands	r3, r2
 800428c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800428e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004290:	3301      	adds	r3, #1
 8004292:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800429a:	fa22 f303 	lsr.w	r3, r2, r3
 800429e:	2b00      	cmp	r3, #0
 80042a0:	f47f ae8e 	bne.w	8003fc0 <HAL_GPIO_Init+0x14>
  }
}
 80042a4:	bf00      	nop
 80042a6:	bf00      	nop
 80042a8:	372c      	adds	r7, #44	; 0x2c
 80042aa:	46bd      	mov	sp, r7
 80042ac:	bc80      	pop	{r7}
 80042ae:	4770      	bx	lr
 80042b0:	40010400 	.word	0x40010400

080042b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b085      	sub	sp, #20
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	460b      	mov	r3, r1
 80042be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	689a      	ldr	r2, [r3, #8]
 80042c4:	887b      	ldrh	r3, [r7, #2]
 80042c6:	4013      	ands	r3, r2
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d002      	beq.n	80042d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80042cc:	2301      	movs	r3, #1
 80042ce:	73fb      	strb	r3, [r7, #15]
 80042d0:	e001      	b.n	80042d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80042d2:	2300      	movs	r3, #0
 80042d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80042d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3714      	adds	r7, #20
 80042dc:	46bd      	mov	sp, r7
 80042de:	bc80      	pop	{r7}
 80042e0:	4770      	bx	lr

080042e2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042e2:	b480      	push	{r7}
 80042e4:	b083      	sub	sp, #12
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
 80042ea:	460b      	mov	r3, r1
 80042ec:	807b      	strh	r3, [r7, #2]
 80042ee:	4613      	mov	r3, r2
 80042f0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80042f2:	787b      	ldrb	r3, [r7, #1]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d003      	beq.n	8004300 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042f8:	887a      	ldrh	r2, [r7, #2]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80042fe:	e003      	b.n	8004308 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004300:	887b      	ldrh	r3, [r7, #2]
 8004302:	041a      	lsls	r2, r3, #16
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	611a      	str	r2, [r3, #16]
}
 8004308:	bf00      	nop
 800430a:	370c      	adds	r7, #12
 800430c:	46bd      	mov	sp, r7
 800430e:	bc80      	pop	{r7}
 8004310:	4770      	bx	lr

08004312 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004312:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004314:	b08b      	sub	sp, #44	; 0x2c
 8004316:	af06      	add	r7, sp, #24
 8004318:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d101      	bne.n	8004324 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e0fd      	b.n	8004520 <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 800432a:	b2db      	uxtb	r3, r3
 800432c:	2b00      	cmp	r3, #0
 800432e:	d106      	bne.n	800433e <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f006 fed9 	bl	800b0f0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2203      	movs	r2, #3
 8004342:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	4618      	mov	r0, r3
 800434c:	f003 f8dc 	bl	8007508 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	603b      	str	r3, [r7, #0]
 8004356:	687e      	ldr	r6, [r7, #4]
 8004358:	466d      	mov	r5, sp
 800435a:	f106 0410 	add.w	r4, r6, #16
 800435e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004360:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004362:	6823      	ldr	r3, [r4, #0]
 8004364:	602b      	str	r3, [r5, #0]
 8004366:	1d33      	adds	r3, r6, #4
 8004368:	cb0e      	ldmia	r3, {r1, r2, r3}
 800436a:	6838      	ldr	r0, [r7, #0]
 800436c:	f003 f8a6 	bl	80074bc <USB_CoreInit>
 8004370:	4603      	mov	r3, r0
 8004372:	2b00      	cmp	r3, #0
 8004374:	d005      	beq.n	8004382 <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2202      	movs	r2, #2
 800437a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800437e:	2301      	movs	r3, #1
 8004380:	e0ce      	b.n	8004520 <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	2100      	movs	r1, #0
 8004388:	4618      	mov	r0, r3
 800438a:	f003 f8d7 	bl	800753c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800438e:	2300      	movs	r3, #0
 8004390:	73fb      	strb	r3, [r7, #15]
 8004392:	e04c      	b.n	800442e <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004394:	7bfb      	ldrb	r3, [r7, #15]
 8004396:	6879      	ldr	r1, [r7, #4]
 8004398:	1c5a      	adds	r2, r3, #1
 800439a:	4613      	mov	r3, r2
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	4413      	add	r3, r2
 80043a0:	00db      	lsls	r3, r3, #3
 80043a2:	440b      	add	r3, r1
 80043a4:	3301      	adds	r3, #1
 80043a6:	2201      	movs	r2, #1
 80043a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80043aa:	7bfb      	ldrb	r3, [r7, #15]
 80043ac:	6879      	ldr	r1, [r7, #4]
 80043ae:	1c5a      	adds	r2, r3, #1
 80043b0:	4613      	mov	r3, r2
 80043b2:	009b      	lsls	r3, r3, #2
 80043b4:	4413      	add	r3, r2
 80043b6:	00db      	lsls	r3, r3, #3
 80043b8:	440b      	add	r3, r1
 80043ba:	7bfa      	ldrb	r2, [r7, #15]
 80043bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80043be:	7bfa      	ldrb	r2, [r7, #15]
 80043c0:	7bfb      	ldrb	r3, [r7, #15]
 80043c2:	b298      	uxth	r0, r3
 80043c4:	6879      	ldr	r1, [r7, #4]
 80043c6:	4613      	mov	r3, r2
 80043c8:	009b      	lsls	r3, r3, #2
 80043ca:	4413      	add	r3, r2
 80043cc:	00db      	lsls	r3, r3, #3
 80043ce:	440b      	add	r3, r1
 80043d0:	3336      	adds	r3, #54	; 0x36
 80043d2:	4602      	mov	r2, r0
 80043d4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80043d6:	7bfb      	ldrb	r3, [r7, #15]
 80043d8:	6879      	ldr	r1, [r7, #4]
 80043da:	1c5a      	adds	r2, r3, #1
 80043dc:	4613      	mov	r3, r2
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	4413      	add	r3, r2
 80043e2:	00db      	lsls	r3, r3, #3
 80043e4:	440b      	add	r3, r1
 80043e6:	3303      	adds	r3, #3
 80043e8:	2200      	movs	r2, #0
 80043ea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80043ec:	7bfa      	ldrb	r2, [r7, #15]
 80043ee:	6879      	ldr	r1, [r7, #4]
 80043f0:	4613      	mov	r3, r2
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	4413      	add	r3, r2
 80043f6:	00db      	lsls	r3, r3, #3
 80043f8:	440b      	add	r3, r1
 80043fa:	3338      	adds	r3, #56	; 0x38
 80043fc:	2200      	movs	r2, #0
 80043fe:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004400:	7bfa      	ldrb	r2, [r7, #15]
 8004402:	6879      	ldr	r1, [r7, #4]
 8004404:	4613      	mov	r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	4413      	add	r3, r2
 800440a:	00db      	lsls	r3, r3, #3
 800440c:	440b      	add	r3, r1
 800440e:	333c      	adds	r3, #60	; 0x3c
 8004410:	2200      	movs	r2, #0
 8004412:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004414:	7bfa      	ldrb	r2, [r7, #15]
 8004416:	6879      	ldr	r1, [r7, #4]
 8004418:	4613      	mov	r3, r2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	4413      	add	r3, r2
 800441e:	00db      	lsls	r3, r3, #3
 8004420:	440b      	add	r3, r1
 8004422:	3340      	adds	r3, #64	; 0x40
 8004424:	2200      	movs	r2, #0
 8004426:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004428:	7bfb      	ldrb	r3, [r7, #15]
 800442a:	3301      	adds	r3, #1
 800442c:	73fb      	strb	r3, [r7, #15]
 800442e:	7bfa      	ldrb	r2, [r7, #15]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	685b      	ldr	r3, [r3, #4]
 8004434:	429a      	cmp	r2, r3
 8004436:	d3ad      	bcc.n	8004394 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004438:	2300      	movs	r3, #0
 800443a:	73fb      	strb	r3, [r7, #15]
 800443c:	e044      	b.n	80044c8 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800443e:	7bfa      	ldrb	r2, [r7, #15]
 8004440:	6879      	ldr	r1, [r7, #4]
 8004442:	4613      	mov	r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	4413      	add	r3, r2
 8004448:	00db      	lsls	r3, r3, #3
 800444a:	440b      	add	r3, r1
 800444c:	f203 1369 	addw	r3, r3, #361	; 0x169
 8004450:	2200      	movs	r2, #0
 8004452:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004454:	7bfa      	ldrb	r2, [r7, #15]
 8004456:	6879      	ldr	r1, [r7, #4]
 8004458:	4613      	mov	r3, r2
 800445a:	009b      	lsls	r3, r3, #2
 800445c:	4413      	add	r3, r2
 800445e:	00db      	lsls	r3, r3, #3
 8004460:	440b      	add	r3, r1
 8004462:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004466:	7bfa      	ldrb	r2, [r7, #15]
 8004468:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800446a:	7bfa      	ldrb	r2, [r7, #15]
 800446c:	6879      	ldr	r1, [r7, #4]
 800446e:	4613      	mov	r3, r2
 8004470:	009b      	lsls	r3, r3, #2
 8004472:	4413      	add	r3, r2
 8004474:	00db      	lsls	r3, r3, #3
 8004476:	440b      	add	r3, r1
 8004478:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800447c:	2200      	movs	r2, #0
 800447e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004480:	7bfa      	ldrb	r2, [r7, #15]
 8004482:	6879      	ldr	r1, [r7, #4]
 8004484:	4613      	mov	r3, r2
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	4413      	add	r3, r2
 800448a:	00db      	lsls	r3, r3, #3
 800448c:	440b      	add	r3, r1
 800448e:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8004492:	2200      	movs	r2, #0
 8004494:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004496:	7bfa      	ldrb	r2, [r7, #15]
 8004498:	6879      	ldr	r1, [r7, #4]
 800449a:	4613      	mov	r3, r2
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	4413      	add	r3, r2
 80044a0:	00db      	lsls	r3, r3, #3
 80044a2:	440b      	add	r3, r1
 80044a4:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80044a8:	2200      	movs	r2, #0
 80044aa:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80044ac:	7bfa      	ldrb	r2, [r7, #15]
 80044ae:	6879      	ldr	r1, [r7, #4]
 80044b0:	4613      	mov	r3, r2
 80044b2:	009b      	lsls	r3, r3, #2
 80044b4:	4413      	add	r3, r2
 80044b6:	00db      	lsls	r3, r3, #3
 80044b8:	440b      	add	r3, r1
 80044ba:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80044be:	2200      	movs	r2, #0
 80044c0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044c2:	7bfb      	ldrb	r3, [r7, #15]
 80044c4:	3301      	adds	r3, #1
 80044c6:	73fb      	strb	r3, [r7, #15]
 80044c8:	7bfa      	ldrb	r2, [r7, #15]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	685b      	ldr	r3, [r3, #4]
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d3b5      	bcc.n	800443e <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	603b      	str	r3, [r7, #0]
 80044d8:	687e      	ldr	r6, [r7, #4]
 80044da:	466d      	mov	r5, sp
 80044dc:	f106 0410 	add.w	r4, r6, #16
 80044e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80044e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80044e4:	6823      	ldr	r3, [r4, #0]
 80044e6:	602b      	str	r3, [r5, #0]
 80044e8:	1d33      	adds	r3, r6, #4
 80044ea:	cb0e      	ldmia	r3, {r1, r2, r3}
 80044ec:	6838      	ldr	r0, [r7, #0]
 80044ee:	f003 f831 	bl	8007554 <USB_DevInit>
 80044f2:	4603      	mov	r3, r0
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d005      	beq.n	8004504 <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2202      	movs	r2, #2
 80044fc:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8004500:	2301      	movs	r3, #1
 8004502:	e00d      	b.n	8004520 <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2201      	movs	r2, #1
 8004510:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	4618      	mov	r0, r3
 800451a:	f004 ffcb 	bl	80094b4 <USB_DevDisconnect>

  return HAL_OK;
 800451e:	2300      	movs	r3, #0
}
 8004520:	4618      	mov	r0, r3
 8004522:	3714      	adds	r7, #20
 8004524:	46bd      	mov	sp, r7
 8004526:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004528 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b082      	sub	sp, #8
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004536:	2b01      	cmp	r3, #1
 8004538:	d101      	bne.n	800453e <HAL_PCD_Start+0x16>
 800453a:	2302      	movs	r3, #2
 800453c:	e016      	b.n	800456c <HAL_PCD_Start+0x44>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	2201      	movs	r2, #1
 8004542:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4618      	mov	r0, r3
 800454c:	f002 ffc6 	bl	80074dc <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8004550:	2101      	movs	r1, #1
 8004552:	6878      	ldr	r0, [r7, #4]
 8004554:	f007 f83f 	bl	800b5d6 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	4618      	mov	r0, r3
 800455e:	f004 ff9f 	bl	80094a0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800456a:	2300      	movs	r3, #0
}
 800456c:	4618      	mov	r0, r3
 800456e:	3708      	adds	r7, #8
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}

08004574 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b088      	sub	sp, #32
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4618      	mov	r0, r3
 8004582:	f004 ffa1 	bl	80094c8 <USB_ReadInterrupts>
 8004586:	4603      	mov	r3, r0
 8004588:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800458c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004590:	d102      	bne.n	8004598 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 fb61 	bl	8004c5a <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4618      	mov	r0, r3
 800459e:	f004 ff93 	bl	80094c8 <USB_ReadInterrupts>
 80045a2:	4603      	mov	r3, r0
 80045a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045ac:	d112      	bne.n	80045d4 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80045b6:	b29a      	uxth	r2, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045c0:	b292      	uxth	r2, r2
 80045c2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f006 fe0d 	bl	800b1e6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80045cc:	2100      	movs	r1, #0
 80045ce:	6878      	ldr	r0, [r7, #4]
 80045d0:	f000 f925 	bl	800481e <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4618      	mov	r0, r3
 80045da:	f004 ff75 	bl	80094c8 <USB_ReadInterrupts>
 80045de:	4603      	mov	r3, r0
 80045e0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045e4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80045e8:	d10b      	bne.n	8004602 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80045f2:	b29a      	uxth	r2, r3
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80045fc:	b292      	uxth	r2, r2
 80045fe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4618      	mov	r0, r3
 8004608:	f004 ff5e 	bl	80094c8 <USB_ReadInterrupts>
 800460c:	4603      	mov	r3, r0
 800460e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004612:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004616:	d10b      	bne.n	8004630 <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004620:	b29a      	uxth	r2, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800462a:	b292      	uxth	r2, r2
 800462c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4618      	mov	r0, r3
 8004636:	f004 ff47 	bl	80094c8 <USB_ReadInterrupts>
 800463a:	4603      	mov	r3, r0
 800463c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004640:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004644:	d126      	bne.n	8004694 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800464e:	b29a      	uxth	r2, r3
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f022 0204 	bic.w	r2, r2, #4
 8004658:	b292      	uxth	r2, r2
 800465a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004666:	b29a      	uxth	r2, r3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f022 0208 	bic.w	r2, r2, #8
 8004670:	b292      	uxth	r2, r2
 8004672:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f006 fdee 	bl	800b258 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004684:	b29a      	uxth	r2, r3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800468e:	b292      	uxth	r2, r2
 8004690:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	4618      	mov	r0, r3
 800469a:	f004 ff15 	bl	80094c8 <USB_ReadInterrupts>
 800469e:	4603      	mov	r3, r0
 80046a0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046a4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80046a8:	f040 8084 	bne.w	80047b4 <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 80046ac:	2300      	movs	r3, #0
 80046ae:	77fb      	strb	r3, [r7, #31]
 80046b0:	e011      	b.n	80046d6 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	461a      	mov	r2, r3
 80046b8:	7ffb      	ldrb	r3, [r7, #31]
 80046ba:	009b      	lsls	r3, r3, #2
 80046bc:	441a      	add	r2, r3
 80046be:	7ffb      	ldrb	r3, [r7, #31]
 80046c0:	8812      	ldrh	r2, [r2, #0]
 80046c2:	b292      	uxth	r2, r2
 80046c4:	005b      	lsls	r3, r3, #1
 80046c6:	f107 0120 	add.w	r1, r7, #32
 80046ca:	440b      	add	r3, r1
 80046cc:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 80046d0:	7ffb      	ldrb	r3, [r7, #31]
 80046d2:	3301      	adds	r3, #1
 80046d4:	77fb      	strb	r3, [r7, #31]
 80046d6:	7ffb      	ldrb	r3, [r7, #31]
 80046d8:	2b07      	cmp	r3, #7
 80046da:	d9ea      	bls.n	80046b2 <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80046e4:	b29a      	uxth	r2, r3
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f042 0201 	orr.w	r2, r2, #1
 80046ee:	b292      	uxth	r2, r2
 80046f0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80046fc:	b29a      	uxth	r2, r3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f022 0201 	bic.w	r2, r2, #1
 8004706:	b292      	uxth	r2, r2
 8004708:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 800470c:	bf00      	nop
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004716:	b29b      	uxth	r3, r3
 8004718:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800471c:	2b00      	cmp	r3, #0
 800471e:	d0f6      	beq.n	800470e <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004728:	b29a      	uxth	r2, r3
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004732:	b292      	uxth	r2, r2
 8004734:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8004738:	2300      	movs	r3, #0
 800473a:	77fb      	strb	r3, [r7, #31]
 800473c:	e010      	b.n	8004760 <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 800473e:	7ffb      	ldrb	r3, [r7, #31]
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	6812      	ldr	r2, [r2, #0]
 8004744:	4611      	mov	r1, r2
 8004746:	7ffa      	ldrb	r2, [r7, #31]
 8004748:	0092      	lsls	r2, r2, #2
 800474a:	440a      	add	r2, r1
 800474c:	005b      	lsls	r3, r3, #1
 800474e:	f107 0120 	add.w	r1, r7, #32
 8004752:	440b      	add	r3, r1
 8004754:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8004758:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 800475a:	7ffb      	ldrb	r3, [r7, #31]
 800475c:	3301      	adds	r3, #1
 800475e:	77fb      	strb	r3, [r7, #31]
 8004760:	7ffb      	ldrb	r3, [r7, #31]
 8004762:	2b07      	cmp	r3, #7
 8004764:	d9eb      	bls.n	800473e <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800476e:	b29a      	uxth	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f042 0208 	orr.w	r2, r2, #8
 8004778:	b292      	uxth	r2, r2
 800477a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004786:	b29a      	uxth	r2, r3
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004790:	b292      	uxth	r2, r2
 8004792:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800479e:	b29a      	uxth	r2, r3
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f042 0204 	orr.w	r2, r2, #4
 80047a8:	b292      	uxth	r2, r2
 80047aa:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f006 fd38 	bl	800b224 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4618      	mov	r0, r3
 80047ba:	f004 fe85 	bl	80094c8 <USB_ReadInterrupts>
 80047be:	4603      	mov	r3, r0
 80047c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047c8:	d10e      	bne.n	80047e8 <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80047d2:	b29a      	uxth	r2, r3
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80047dc:	b292      	uxth	r2, r2
 80047de:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f006 fcf1 	bl	800b1ca <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	4618      	mov	r0, r3
 80047ee:	f004 fe6b 	bl	80094c8 <USB_ReadInterrupts>
 80047f2:	4603      	mov	r3, r0
 80047f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047fc:	d10b      	bne.n	8004816 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004806:	b29a      	uxth	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004810:	b292      	uxth	r2, r2
 8004812:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8004816:	bf00      	nop
 8004818:	3720      	adds	r7, #32
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}

0800481e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800481e:	b580      	push	{r7, lr}
 8004820:	b082      	sub	sp, #8
 8004822:	af00      	add	r7, sp, #0
 8004824:	6078      	str	r0, [r7, #4]
 8004826:	460b      	mov	r3, r1
 8004828:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004830:	2b01      	cmp	r3, #1
 8004832:	d101      	bne.n	8004838 <HAL_PCD_SetAddress+0x1a>
 8004834:	2302      	movs	r3, #2
 8004836:	e013      	b.n	8004860 <HAL_PCD_SetAddress+0x42>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	78fa      	ldrb	r2, [r7, #3]
 8004844:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	78fa      	ldrb	r2, [r7, #3]
 800484e:	4611      	mov	r1, r2
 8004850:	4618      	mov	r0, r3
 8004852:	f004 fe12 	bl	800947a <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	2200      	movs	r2, #0
 800485a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800485e:	2300      	movs	r3, #0
}
 8004860:	4618      	mov	r0, r3
 8004862:	3708      	adds	r7, #8
 8004864:	46bd      	mov	sp, r7
 8004866:	bd80      	pop	{r7, pc}

08004868 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
 8004870:	4608      	mov	r0, r1
 8004872:	4611      	mov	r1, r2
 8004874:	461a      	mov	r2, r3
 8004876:	4603      	mov	r3, r0
 8004878:	70fb      	strb	r3, [r7, #3]
 800487a:	460b      	mov	r3, r1
 800487c:	803b      	strh	r3, [r7, #0]
 800487e:	4613      	mov	r3, r2
 8004880:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004882:	2300      	movs	r3, #0
 8004884:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004886:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800488a:	2b00      	cmp	r3, #0
 800488c:	da0e      	bge.n	80048ac <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800488e:	78fb      	ldrb	r3, [r7, #3]
 8004890:	f003 0307 	and.w	r3, r3, #7
 8004894:	1c5a      	adds	r2, r3, #1
 8004896:	4613      	mov	r3, r2
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	4413      	add	r3, r2
 800489c:	00db      	lsls	r3, r3, #3
 800489e:	687a      	ldr	r2, [r7, #4]
 80048a0:	4413      	add	r3, r2
 80048a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2201      	movs	r2, #1
 80048a8:	705a      	strb	r2, [r3, #1]
 80048aa:	e00e      	b.n	80048ca <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048ac:	78fb      	ldrb	r3, [r7, #3]
 80048ae:	f003 0207 	and.w	r2, r3, #7
 80048b2:	4613      	mov	r3, r2
 80048b4:	009b      	lsls	r3, r3, #2
 80048b6:	4413      	add	r3, r2
 80048b8:	00db      	lsls	r3, r3, #3
 80048ba:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	4413      	add	r3, r2
 80048c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	2200      	movs	r2, #0
 80048c8:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80048ca:	78fb      	ldrb	r3, [r7, #3]
 80048cc:	f003 0307 	and.w	r3, r3, #7
 80048d0:	b2da      	uxtb	r2, r3
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80048d6:	883a      	ldrh	r2, [r7, #0]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	78ba      	ldrb	r2, [r7, #2]
 80048e0:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	785b      	ldrb	r3, [r3, #1]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d004      	beq.n	80048f4 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	b29a      	uxth	r2, r3
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80048f4:	78bb      	ldrb	r3, [r7, #2]
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d102      	bne.n	8004900 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	2200      	movs	r2, #0
 80048fe:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004906:	2b01      	cmp	r3, #1
 8004908:	d101      	bne.n	800490e <HAL_PCD_EP_Open+0xa6>
 800490a:	2302      	movs	r3, #2
 800490c:	e00e      	b.n	800492c <HAL_PCD_EP_Open+0xc4>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2201      	movs	r2, #1
 8004912:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68f9      	ldr	r1, [r7, #12]
 800491c:	4618      	mov	r0, r3
 800491e:	f002 fe39 	bl	8007594 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2200      	movs	r2, #0
 8004926:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 800492a:	7afb      	ldrb	r3, [r7, #11]
}
 800492c:	4618      	mov	r0, r3
 800492e:	3710      	adds	r7, #16
 8004930:	46bd      	mov	sp, r7
 8004932:	bd80      	pop	{r7, pc}

08004934 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b084      	sub	sp, #16
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
 800493c:	460b      	mov	r3, r1
 800493e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004940:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004944:	2b00      	cmp	r3, #0
 8004946:	da0e      	bge.n	8004966 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004948:	78fb      	ldrb	r3, [r7, #3]
 800494a:	f003 0307 	and.w	r3, r3, #7
 800494e:	1c5a      	adds	r2, r3, #1
 8004950:	4613      	mov	r3, r2
 8004952:	009b      	lsls	r3, r3, #2
 8004954:	4413      	add	r3, r2
 8004956:	00db      	lsls	r3, r3, #3
 8004958:	687a      	ldr	r2, [r7, #4]
 800495a:	4413      	add	r3, r2
 800495c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2201      	movs	r2, #1
 8004962:	705a      	strb	r2, [r3, #1]
 8004964:	e00e      	b.n	8004984 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004966:	78fb      	ldrb	r3, [r7, #3]
 8004968:	f003 0207 	and.w	r2, r3, #7
 800496c:	4613      	mov	r3, r2
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	4413      	add	r3, r2
 8004972:	00db      	lsls	r3, r3, #3
 8004974:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	4413      	add	r3, r2
 800497c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2200      	movs	r2, #0
 8004982:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004984:	78fb      	ldrb	r3, [r7, #3]
 8004986:	f003 0307 	and.w	r3, r3, #7
 800498a:	b2da      	uxtb	r2, r3
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004996:	2b01      	cmp	r3, #1
 8004998:	d101      	bne.n	800499e <HAL_PCD_EP_Close+0x6a>
 800499a:	2302      	movs	r3, #2
 800499c:	e00e      	b.n	80049bc <HAL_PCD_EP_Close+0x88>
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2201      	movs	r2, #1
 80049a2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	68f9      	ldr	r1, [r7, #12]
 80049ac:	4618      	mov	r0, r3
 80049ae:	f003 f95b 	bl	8007c68 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 80049ba:	2300      	movs	r3, #0
}
 80049bc:	4618      	mov	r0, r3
 80049be:	3710      	adds	r7, #16
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bd80      	pop	{r7, pc}

080049c4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b086      	sub	sp, #24
 80049c8:	af00      	add	r7, sp, #0
 80049ca:	60f8      	str	r0, [r7, #12]
 80049cc:	607a      	str	r2, [r7, #4]
 80049ce:	603b      	str	r3, [r7, #0]
 80049d0:	460b      	mov	r3, r1
 80049d2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80049d4:	7afb      	ldrb	r3, [r7, #11]
 80049d6:	f003 0207 	and.w	r2, r3, #7
 80049da:	4613      	mov	r3, r2
 80049dc:	009b      	lsls	r3, r3, #2
 80049de:	4413      	add	r3, r2
 80049e0:	00db      	lsls	r3, r3, #3
 80049e2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80049e6:	68fa      	ldr	r2, [r7, #12]
 80049e8:	4413      	add	r3, r2
 80049ea:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	683a      	ldr	r2, [r7, #0]
 80049f6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80049f8:	697b      	ldr	r3, [r7, #20]
 80049fa:	2200      	movs	r2, #0
 80049fc:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	2200      	movs	r2, #0
 8004a02:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a04:	7afb      	ldrb	r3, [r7, #11]
 8004a06:	f003 0307 	and.w	r3, r3, #7
 8004a0a:	b2da      	uxtb	r2, r3
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004a10:	7afb      	ldrb	r3, [r7, #11]
 8004a12:	f003 0307 	and.w	r3, r3, #7
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d106      	bne.n	8004a28 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	6979      	ldr	r1, [r7, #20]
 8004a20:	4618      	mov	r0, r3
 8004a22:	f003 fb0d 	bl	8008040 <USB_EPStartXfer>
 8004a26:	e005      	b.n	8004a34 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	6979      	ldr	r1, [r7, #20]
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f003 fb06 	bl	8008040 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004a34:	2300      	movs	r3, #0
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3718      	adds	r7, #24
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}

08004a3e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a3e:	b480      	push	{r7}
 8004a40:	b083      	sub	sp, #12
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	6078      	str	r0, [r7, #4]
 8004a46:	460b      	mov	r3, r1
 8004a48:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004a4a:	78fb      	ldrb	r3, [r7, #3]
 8004a4c:	f003 0207 	and.w	r2, r3, #7
 8004a50:	6879      	ldr	r1, [r7, #4]
 8004a52:	4613      	mov	r3, r2
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	4413      	add	r3, r2
 8004a58:	00db      	lsls	r3, r3, #3
 8004a5a:	440b      	add	r3, r1
 8004a5c:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8004a60:	681b      	ldr	r3, [r3, #0]
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	370c      	adds	r7, #12
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bc80      	pop	{r7}
 8004a6a:	4770      	bx	lr

08004a6c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b086      	sub	sp, #24
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	60f8      	str	r0, [r7, #12]
 8004a74:	607a      	str	r2, [r7, #4]
 8004a76:	603b      	str	r3, [r7, #0]
 8004a78:	460b      	mov	r3, r1
 8004a7a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a7c:	7afb      	ldrb	r3, [r7, #11]
 8004a7e:	f003 0307 	and.w	r3, r3, #7
 8004a82:	1c5a      	adds	r2, r3, #1
 8004a84:	4613      	mov	r3, r2
 8004a86:	009b      	lsls	r3, r3, #2
 8004a88:	4413      	add	r3, r2
 8004a8a:	00db      	lsls	r3, r3, #3
 8004a8c:	68fa      	ldr	r2, [r7, #12]
 8004a8e:	4413      	add	r3, r2
 8004a90:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004a92:	697b      	ldr	r3, [r7, #20]
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	683a      	ldr	r2, [r7, #0]
 8004a9c:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	2201      	movs	r2, #1
 8004aa2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ab8:	7afb      	ldrb	r3, [r7, #11]
 8004aba:	f003 0307 	and.w	r3, r3, #7
 8004abe:	b2da      	uxtb	r2, r3
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004ac4:	7afb      	ldrb	r3, [r7, #11]
 8004ac6:	f003 0307 	and.w	r3, r3, #7
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d106      	bne.n	8004adc <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	6979      	ldr	r1, [r7, #20]
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	f003 fab3 	bl	8008040 <USB_EPStartXfer>
 8004ada:	e005      	b.n	8004ae8 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	6979      	ldr	r1, [r7, #20]
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f003 faac 	bl	8008040 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3718      	adds	r7, #24
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}

08004af2 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004af2:	b580      	push	{r7, lr}
 8004af4:	b084      	sub	sp, #16
 8004af6:	af00      	add	r7, sp, #0
 8004af8:	6078      	str	r0, [r7, #4]
 8004afa:	460b      	mov	r3, r1
 8004afc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004afe:	78fb      	ldrb	r3, [r7, #3]
 8004b00:	f003 0207 	and.w	r2, r3, #7
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d901      	bls.n	8004b10 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e04c      	b.n	8004baa <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004b10:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	da0e      	bge.n	8004b36 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b18:	78fb      	ldrb	r3, [r7, #3]
 8004b1a:	f003 0307 	and.w	r3, r3, #7
 8004b1e:	1c5a      	adds	r2, r3, #1
 8004b20:	4613      	mov	r3, r2
 8004b22:	009b      	lsls	r3, r3, #2
 8004b24:	4413      	add	r3, r2
 8004b26:	00db      	lsls	r3, r3, #3
 8004b28:	687a      	ldr	r2, [r7, #4]
 8004b2a:	4413      	add	r3, r2
 8004b2c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	2201      	movs	r2, #1
 8004b32:	705a      	strb	r2, [r3, #1]
 8004b34:	e00c      	b.n	8004b50 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004b36:	78fa      	ldrb	r2, [r7, #3]
 8004b38:	4613      	mov	r3, r2
 8004b3a:	009b      	lsls	r3, r3, #2
 8004b3c:	4413      	add	r3, r2
 8004b3e:	00db      	lsls	r3, r3, #3
 8004b40:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004b44:	687a      	ldr	r2, [r7, #4]
 8004b46:	4413      	add	r3, r2
 8004b48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2201      	movs	r2, #1
 8004b54:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b56:	78fb      	ldrb	r3, [r7, #3]
 8004b58:	f003 0307 	and.w	r3, r3, #7
 8004b5c:	b2da      	uxtb	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d101      	bne.n	8004b70 <HAL_PCD_EP_SetStall+0x7e>
 8004b6c:	2302      	movs	r3, #2
 8004b6e:	e01c      	b.n	8004baa <HAL_PCD_EP_SetStall+0xb8>
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68f9      	ldr	r1, [r7, #12]
 8004b7e:	4618      	mov	r0, r3
 8004b80:	f004 fb7e 	bl	8009280 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004b84:	78fb      	ldrb	r3, [r7, #3]
 8004b86:	f003 0307 	and.w	r3, r3, #7
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d108      	bne.n	8004ba0 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8004b98:	4619      	mov	r1, r3
 8004b9a:	4610      	mov	r0, r2
 8004b9c:	f004 fca3 	bl	80094e6 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004ba8:	2300      	movs	r3, #0
}
 8004baa:	4618      	mov	r0, r3
 8004bac:	3710      	adds	r7, #16
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bd80      	pop	{r7, pc}

08004bb2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004bb2:	b580      	push	{r7, lr}
 8004bb4:	b084      	sub	sp, #16
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	6078      	str	r0, [r7, #4]
 8004bba:	460b      	mov	r3, r1
 8004bbc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004bbe:	78fb      	ldrb	r3, [r7, #3]
 8004bc0:	f003 020f 	and.w	r2, r3, #15
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	685b      	ldr	r3, [r3, #4]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d901      	bls.n	8004bd0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e040      	b.n	8004c52 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004bd0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	da0e      	bge.n	8004bf6 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bd8:	78fb      	ldrb	r3, [r7, #3]
 8004bda:	f003 0307 	and.w	r3, r3, #7
 8004bde:	1c5a      	adds	r2, r3, #1
 8004be0:	4613      	mov	r3, r2
 8004be2:	009b      	lsls	r3, r3, #2
 8004be4:	4413      	add	r3, r2
 8004be6:	00db      	lsls	r3, r3, #3
 8004be8:	687a      	ldr	r2, [r7, #4]
 8004bea:	4413      	add	r3, r2
 8004bec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	705a      	strb	r2, [r3, #1]
 8004bf4:	e00e      	b.n	8004c14 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004bf6:	78fb      	ldrb	r3, [r7, #3]
 8004bf8:	f003 0207 	and.w	r2, r3, #7
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	4413      	add	r3, r2
 8004c02:	00db      	lsls	r3, r3, #3
 8004c04:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	4413      	add	r3, r2
 8004c0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	2200      	movs	r2, #0
 8004c12:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2200      	movs	r2, #0
 8004c18:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c1a:	78fb      	ldrb	r3, [r7, #3]
 8004c1c:	f003 0307 	and.w	r3, r3, #7
 8004c20:	b2da      	uxtb	r2, r3
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d101      	bne.n	8004c34 <HAL_PCD_EP_ClrStall+0x82>
 8004c30:	2302      	movs	r3, #2
 8004c32:	e00e      	b.n	8004c52 <HAL_PCD_EP_ClrStall+0xa0>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2201      	movs	r2, #1
 8004c38:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	68f9      	ldr	r1, [r7, #12]
 8004c42:	4618      	mov	r0, r3
 8004c44:	f004 fb6c 	bl	8009320 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8004c50:	2300      	movs	r3, #0
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	3710      	adds	r7, #16
 8004c56:	46bd      	mov	sp, r7
 8004c58:	bd80      	pop	{r7, pc}

08004c5a <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8004c5a:	b580      	push	{r7, lr}
 8004c5c:	b08e      	sub	sp, #56	; 0x38
 8004c5e:	af00      	add	r7, sp, #0
 8004c60:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004c62:	e2df      	b.n	8005224 <PCD_EP_ISR_Handler+0x5ca>
  {
    wIstr = hpcd->Instance->ISTR;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004c6c:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8004c6e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004c70:	b2db      	uxtb	r3, r3
 8004c72:	f003 030f 	and.w	r3, r3, #15
 8004c76:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 8004c7a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	f040 8158 	bne.w	8004f34 <PCD_EP_ISR_Handler+0x2da>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004c84:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8004c86:	f003 0310 	and.w	r3, r3, #16
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d152      	bne.n	8004d34 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	881b      	ldrh	r3, [r3, #0]
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004c9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c9e:	81fb      	strh	r3, [r7, #14]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	89fb      	ldrh	r3, [r7, #14]
 8004ca6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004caa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	3328      	adds	r3, #40	; 0x28
 8004cb6:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cc0:	b29b      	uxth	r3, r3
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc6:	781b      	ldrb	r3, [r3, #0]
 8004cc8:	00db      	lsls	r3, r3, #3
 8004cca:	4413      	add	r3, r2
 8004ccc:	3302      	adds	r3, #2
 8004cce:	005b      	lsls	r3, r3, #1
 8004cd0:	687a      	ldr	r2, [r7, #4]
 8004cd2:	6812      	ldr	r2, [r2, #0]
 8004cd4:	4413      	add	r3, r2
 8004cd6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004cda:	881b      	ldrh	r3, [r3, #0]
 8004cdc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce6:	695a      	ldr	r2, [r3, #20]
 8004ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cea:	69db      	ldr	r3, [r3, #28]
 8004cec:	441a      	add	r2, r3
 8004cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cf0:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004cf2:	2100      	movs	r1, #0
 8004cf4:	6878      	ldr	r0, [r7, #4]
 8004cf6:	f006 fa4e 	bl	800b196 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004d00:	b2db      	uxtb	r3, r3
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	f000 828e 	beq.w	8005224 <PCD_EP_ISR_Handler+0x5ca>
 8004d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d0a:	699b      	ldr	r3, [r3, #24]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	f040 8289 	bne.w	8005224 <PCD_EP_ISR_Handler+0x5ca>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004d1e:	b2da      	uxtb	r2, r3
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	b292      	uxth	r2, r2
 8004d26:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004d32:	e277      	b.n	8005224 <PCD_EP_ISR_Handler+0x5ca>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004d3a:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	881b      	ldrh	r3, [r3, #0]
 8004d42:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004d44:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004d46:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d034      	beq.n	8004db8 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d56:	b29b      	uxth	r3, r3
 8004d58:	461a      	mov	r2, r3
 8004d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d5c:	781b      	ldrb	r3, [r3, #0]
 8004d5e:	00db      	lsls	r3, r3, #3
 8004d60:	4413      	add	r3, r2
 8004d62:	3306      	adds	r3, #6
 8004d64:	005b      	lsls	r3, r3, #1
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	6812      	ldr	r2, [r2, #0]
 8004d6a:	4413      	add	r3, r2
 8004d6c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d70:	881b      	ldrh	r3, [r3, #0]
 8004d72:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d78:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	6818      	ldr	r0, [r3, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8004d84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d86:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004d88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d8a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004d8c:	b29b      	uxth	r3, r3
 8004d8e:	f004 fbfa 	bl	8009586 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	881b      	ldrh	r3, [r3, #0]
 8004d98:	b29a      	uxth	r2, r3
 8004d9a:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004d9e:	4013      	ands	r3, r2
 8004da0:	823b      	strh	r3, [r7, #16]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	8a3a      	ldrh	r2, [r7, #16]
 8004da8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004dac:	b292      	uxth	r2, r2
 8004dae:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f006 f9c3 	bl	800b13c <HAL_PCD_SetupStageCallback>
 8004db6:	e235      	b.n	8005224 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004db8:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	f280 8231 	bge.w	8005224 <PCD_EP_ISR_Handler+0x5ca>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	881b      	ldrh	r3, [r3, #0]
 8004dc8:	b29a      	uxth	r2, r3
 8004dca:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004dce:	4013      	ands	r3, r2
 8004dd0:	83bb      	strh	r3, [r7, #28]
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	8bba      	ldrh	r2, [r7, #28]
 8004dd8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004ddc:	b292      	uxth	r2, r2
 8004dde:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	461a      	mov	r2, r3
 8004dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	00db      	lsls	r3, r3, #3
 8004df2:	4413      	add	r3, r2
 8004df4:	3306      	adds	r3, #6
 8004df6:	005b      	lsls	r3, r3, #1
 8004df8:	687a      	ldr	r2, [r7, #4]
 8004dfa:	6812      	ldr	r2, [r2, #0]
 8004dfc:	4413      	add	r3, r2
 8004dfe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e02:	881b      	ldrh	r3, [r3, #0]
 8004e04:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004e08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e0a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004e0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e0e:	69db      	ldr	r3, [r3, #28]
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d019      	beq.n	8004e48 <PCD_EP_ISR_Handler+0x1ee>
 8004e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e16:	695b      	ldr	r3, [r3, #20]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d015      	beq.n	8004e48 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6818      	ldr	r0, [r3, #0]
 8004e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e22:	6959      	ldr	r1, [r3, #20]
 8004e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e26:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004e28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e2a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	f004 fbaa 	bl	8009586 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8004e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e34:	695a      	ldr	r2, [r3, #20]
 8004e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e38:	69db      	ldr	r3, [r3, #28]
 8004e3a:	441a      	add	r2, r3
 8004e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004e40:	2100      	movs	r1, #0
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f006 f98c 	bl	800b160 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	61bb      	str	r3, [r7, #24]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e56:	b29b      	uxth	r3, r3
 8004e58:	461a      	mov	r2, r3
 8004e5a:	69bb      	ldr	r3, [r7, #24]
 8004e5c:	4413      	add	r3, r2
 8004e5e:	61bb      	str	r3, [r7, #24]
 8004e60:	69bb      	ldr	r3, [r7, #24]
 8004e62:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004e66:	617b      	str	r3, [r7, #20]
 8004e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e6a:	691b      	ldr	r3, [r3, #16]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d112      	bne.n	8004e96 <PCD_EP_ISR_Handler+0x23c>
 8004e70:	697b      	ldr	r3, [r7, #20]
 8004e72:	881b      	ldrh	r3, [r3, #0]
 8004e74:	b29b      	uxth	r3, r3
 8004e76:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004e7a:	b29a      	uxth	r2, r3
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	801a      	strh	r2, [r3, #0]
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	881b      	ldrh	r3, [r3, #0]
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004e8a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e8e:	b29a      	uxth	r2, r3
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	801a      	strh	r2, [r3, #0]
 8004e94:	e02f      	b.n	8004ef6 <PCD_EP_ISR_Handler+0x29c>
 8004e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e98:	691b      	ldr	r3, [r3, #16]
 8004e9a:	2b3e      	cmp	r3, #62	; 0x3e
 8004e9c:	d813      	bhi.n	8004ec6 <PCD_EP_ISR_Handler+0x26c>
 8004e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea0:	691b      	ldr	r3, [r3, #16]
 8004ea2:	085b      	lsrs	r3, r3, #1
 8004ea4:	633b      	str	r3, [r7, #48]	; 0x30
 8004ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ea8:	691b      	ldr	r3, [r3, #16]
 8004eaa:	f003 0301 	and.w	r3, r3, #1
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d002      	beq.n	8004eb8 <PCD_EP_ISR_Handler+0x25e>
 8004eb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	633b      	str	r3, [r7, #48]	; 0x30
 8004eb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	029b      	lsls	r3, r3, #10
 8004ebe:	b29a      	uxth	r2, r3
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	801a      	strh	r2, [r3, #0]
 8004ec4:	e017      	b.n	8004ef6 <PCD_EP_ISR_Handler+0x29c>
 8004ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec8:	691b      	ldr	r3, [r3, #16]
 8004eca:	095b      	lsrs	r3, r3, #5
 8004ecc:	633b      	str	r3, [r7, #48]	; 0x30
 8004ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ed0:	691b      	ldr	r3, [r3, #16]
 8004ed2:	f003 031f 	and.w	r3, r3, #31
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d102      	bne.n	8004ee0 <PCD_EP_ISR_Handler+0x286>
 8004eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004edc:	3b01      	subs	r3, #1
 8004ede:	633b      	str	r3, [r7, #48]	; 0x30
 8004ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ee2:	b29b      	uxth	r3, r3
 8004ee4:	029b      	lsls	r3, r3, #10
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004eec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ef0:	b29a      	uxth	r2, r3
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	881b      	ldrh	r3, [r3, #0]
 8004efc:	b29b      	uxth	r3, r3
 8004efe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f02:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f06:	827b      	strh	r3, [r7, #18]
 8004f08:	8a7b      	ldrh	r3, [r7, #18]
 8004f0a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004f0e:	827b      	strh	r3, [r7, #18]
 8004f10:	8a7b      	ldrh	r3, [r7, #18]
 8004f12:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004f16:	827b      	strh	r3, [r7, #18]
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	8a7b      	ldrh	r3, [r7, #18]
 8004f1e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f22:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f2a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	8013      	strh	r3, [r2, #0]
 8004f32:	e177      	b.n	8005224 <PCD_EP_ISR_Handler+0x5ca>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	461a      	mov	r2, r3
 8004f3a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004f3e:	009b      	lsls	r3, r3, #2
 8004f40:	4413      	add	r3, r2
 8004f42:	881b      	ldrh	r3, [r3, #0]
 8004f44:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004f46:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	f280 80ea 	bge.w	8005124 <PCD_EP_ISR_Handler+0x4ca>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	461a      	mov	r2, r3
 8004f56:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	4413      	add	r3, r2
 8004f5e:	881b      	ldrh	r3, [r3, #0]
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004f66:	4013      	ands	r3, r2
 8004f68:	853b      	strh	r3, [r7, #40]	; 0x28
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	461a      	mov	r2, r3
 8004f70:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8004f74:	009b      	lsls	r3, r3, #2
 8004f76:	4413      	add	r3, r2
 8004f78:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8004f7a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004f7e:	b292      	uxth	r2, r2
 8004f80:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004f82:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8004f86:	4613      	mov	r3, r2
 8004f88:	009b      	lsls	r3, r3, #2
 8004f8a:	4413      	add	r3, r2
 8004f8c:	00db      	lsls	r3, r3, #3
 8004f8e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	4413      	add	r3, r2
 8004f96:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8004f98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f9a:	7b1b      	ldrb	r3, [r3, #12]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d122      	bne.n	8004fe6 <PCD_EP_ISR_Handler+0x38c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004fa8:	b29b      	uxth	r3, r3
 8004faa:	461a      	mov	r2, r3
 8004fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fae:	781b      	ldrb	r3, [r3, #0]
 8004fb0:	00db      	lsls	r3, r3, #3
 8004fb2:	4413      	add	r3, r2
 8004fb4:	3306      	adds	r3, #6
 8004fb6:	005b      	lsls	r3, r3, #1
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	6812      	ldr	r2, [r2, #0]
 8004fbc:	4413      	add	r3, r2
 8004fbe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004fc2:	881b      	ldrh	r3, [r3, #0]
 8004fc4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004fc8:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8004fca:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	f000 8087 	beq.w	80050e0 <PCD_EP_ISR_Handler+0x486>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6818      	ldr	r0, [r3, #0]
 8004fd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fd8:	6959      	ldr	r1, [r3, #20]
 8004fda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fdc:	88da      	ldrh	r2, [r3, #6]
 8004fde:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004fe0:	f004 fad1 	bl	8009586 <USB_ReadPMA>
 8004fe4:	e07c      	b.n	80050e0 <PCD_EP_ISR_Handler+0x486>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8004fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fe8:	78db      	ldrb	r3, [r3, #3]
 8004fea:	2b02      	cmp	r3, #2
 8004fec:	d108      	bne.n	8005000 <PCD_EP_ISR_Handler+0x3a6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8004fee:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8004ff0:	461a      	mov	r2, r3
 8004ff2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004ff4:	6878      	ldr	r0, [r7, #4]
 8004ff6:	f000 f923 	bl	8005240 <HAL_PCD_EP_DB_Receive>
 8004ffa:	4603      	mov	r3, r0
 8004ffc:	86fb      	strh	r3, [r7, #54]	; 0x36
 8004ffe:	e06f      	b.n	80050e0 <PCD_EP_ISR_Handler+0x486>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	461a      	mov	r2, r3
 8005006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005008:	781b      	ldrb	r3, [r3, #0]
 800500a:	009b      	lsls	r3, r3, #2
 800500c:	4413      	add	r3, r2
 800500e:	881b      	ldrh	r3, [r3, #0]
 8005010:	b29b      	uxth	r3, r3
 8005012:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005016:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800501a:	847b      	strh	r3, [r7, #34]	; 0x22
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	461a      	mov	r2, r3
 8005022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005024:	781b      	ldrb	r3, [r3, #0]
 8005026:	009b      	lsls	r3, r3, #2
 8005028:	441a      	add	r2, r3
 800502a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800502c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005030:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005034:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005038:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800503c:	b29b      	uxth	r3, r3
 800503e:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	461a      	mov	r2, r3
 8005046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005048:	781b      	ldrb	r3, [r3, #0]
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	4413      	add	r3, r2
 800504e:	881b      	ldrh	r3, [r3, #0]
 8005050:	b29b      	uxth	r3, r3
 8005052:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d021      	beq.n	800509e <PCD_EP_ISR_Handler+0x444>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005062:	b29b      	uxth	r3, r3
 8005064:	461a      	mov	r2, r3
 8005066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005068:	781b      	ldrb	r3, [r3, #0]
 800506a:	00db      	lsls	r3, r3, #3
 800506c:	4413      	add	r3, r2
 800506e:	3302      	adds	r3, #2
 8005070:	005b      	lsls	r3, r3, #1
 8005072:	687a      	ldr	r2, [r7, #4]
 8005074:	6812      	ldr	r2, [r2, #0]
 8005076:	4413      	add	r3, r2
 8005078:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800507c:	881b      	ldrh	r3, [r3, #0]
 800507e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005082:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8005084:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005086:	2b00      	cmp	r3, #0
 8005088:	d02a      	beq.n	80050e0 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6818      	ldr	r0, [r3, #0]
 800508e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005090:	6959      	ldr	r1, [r3, #20]
 8005092:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005094:	891a      	ldrh	r2, [r3, #8]
 8005096:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005098:	f004 fa75 	bl	8009586 <USB_ReadPMA>
 800509c:	e020      	b.n	80050e0 <PCD_EP_ISR_Handler+0x486>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	461a      	mov	r2, r3
 80050aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ac:	781b      	ldrb	r3, [r3, #0]
 80050ae:	00db      	lsls	r3, r3, #3
 80050b0:	4413      	add	r3, r2
 80050b2:	3306      	adds	r3, #6
 80050b4:	005b      	lsls	r3, r3, #1
 80050b6:	687a      	ldr	r2, [r7, #4]
 80050b8:	6812      	ldr	r2, [r2, #0]
 80050ba:	4413      	add	r3, r2
 80050bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050c0:	881b      	ldrh	r3, [r3, #0]
 80050c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80050c6:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80050c8:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d008      	beq.n	80050e0 <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6818      	ldr	r0, [r3, #0]
 80050d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d4:	6959      	ldr	r1, [r3, #20]
 80050d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050d8:	895a      	ldrh	r2, [r3, #10]
 80050da:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80050dc:	f004 fa53 	bl	8009586 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80050e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e2:	69da      	ldr	r2, [r3, #28]
 80050e4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80050e6:	441a      	add	r2, r3
 80050e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ea:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80050ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ee:	695a      	ldr	r2, [r3, #20]
 80050f0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80050f2:	441a      	add	r2, r3
 80050f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f6:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80050f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050fa:	699b      	ldr	r3, [r3, #24]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d004      	beq.n	800510a <PCD_EP_ISR_Handler+0x4b0>
 8005100:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8005102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005104:	691b      	ldr	r3, [r3, #16]
 8005106:	429a      	cmp	r2, r3
 8005108:	d206      	bcs.n	8005118 <PCD_EP_ISR_Handler+0x4be>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800510a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800510c:	781b      	ldrb	r3, [r3, #0]
 800510e:	4619      	mov	r1, r3
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f006 f825 	bl	800b160 <HAL_PCD_DataOutStageCallback>
 8005116:	e005      	b.n	8005124 <PCD_EP_ISR_Handler+0x4ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800511e:	4618      	mov	r0, r3
 8005120:	f002 ff8e 	bl	8008040 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8005124:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005126:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800512a:	2b00      	cmp	r3, #0
 800512c:	d07a      	beq.n	8005224 <PCD_EP_ISR_Handler+0x5ca>
      {
        ep = &hpcd->IN_ep[epindex];
 800512e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005132:	1c5a      	adds	r2, r3, #1
 8005134:	4613      	mov	r3, r2
 8005136:	009b      	lsls	r3, r3, #2
 8005138:	4413      	add	r3, r2
 800513a:	00db      	lsls	r3, r3, #3
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	4413      	add	r3, r2
 8005140:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	461a      	mov	r2, r3
 8005148:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	4413      	add	r3, r2
 8005150:	881b      	ldrh	r3, [r3, #0]
 8005152:	b29b      	uxth	r3, r3
 8005154:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8005158:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800515c:	843b      	strh	r3, [r7, #32]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	461a      	mov	r2, r3
 8005164:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8005168:	009b      	lsls	r3, r3, #2
 800516a:	441a      	add	r2, r3
 800516c:	8c3b      	ldrh	r3, [r7, #32]
 800516e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005172:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005176:	b29b      	uxth	r3, r3
 8005178:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 800517a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800517c:	78db      	ldrb	r3, [r3, #3]
 800517e:	2b02      	cmp	r3, #2
 8005180:	d108      	bne.n	8005194 <PCD_EP_ISR_Handler+0x53a>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 8005182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005184:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 8005186:	2b02      	cmp	r3, #2
 8005188:	d146      	bne.n	8005218 <PCD_EP_ISR_Handler+0x5be>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 800518a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800518c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005190:	2b00      	cmp	r3, #0
 8005192:	d141      	bne.n	8005218 <PCD_EP_ISR_Handler+0x5be>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800519c:	b29b      	uxth	r3, r3
 800519e:	461a      	mov	r2, r3
 80051a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051a2:	781b      	ldrb	r3, [r3, #0]
 80051a4:	00db      	lsls	r3, r3, #3
 80051a6:	4413      	add	r3, r2
 80051a8:	3302      	adds	r3, #2
 80051aa:	005b      	lsls	r3, r3, #1
 80051ac:	687a      	ldr	r2, [r7, #4]
 80051ae:	6812      	ldr	r2, [r2, #0]
 80051b0:	4413      	add	r3, r2
 80051b2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80051b6:	881b      	ldrh	r3, [r3, #0]
 80051b8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80051bc:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 80051be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c0:	699a      	ldr	r2, [r3, #24]
 80051c2:	8bfb      	ldrh	r3, [r7, #30]
 80051c4:	429a      	cmp	r2, r3
 80051c6:	d906      	bls.n	80051d6 <PCD_EP_ISR_Handler+0x57c>
          {
            ep->xfer_len -= TxByteNbre;
 80051c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051ca:	699a      	ldr	r2, [r3, #24]
 80051cc:	8bfb      	ldrh	r3, [r7, #30]
 80051ce:	1ad2      	subs	r2, r2, r3
 80051d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d2:	619a      	str	r2, [r3, #24]
 80051d4:	e002      	b.n	80051dc <PCD_EP_ISR_Handler+0x582>
          }
          else
          {
            ep->xfer_len = 0U;
 80051d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d8:	2200      	movs	r2, #0
 80051da:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 80051dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051de:	699b      	ldr	r3, [r3, #24]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d106      	bne.n	80051f2 <PCD_EP_ISR_Handler+0x598>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80051e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e6:	781b      	ldrb	r3, [r3, #0]
 80051e8:	4619      	mov	r1, r3
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f005 ffd3 	bl	800b196 <HAL_PCD_DataInStageCallback>
 80051f0:	e018      	b.n	8005224 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 80051f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051f4:	695a      	ldr	r2, [r3, #20]
 80051f6:	8bfb      	ldrh	r3, [r7, #30]
 80051f8:	441a      	add	r2, r3
 80051fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051fc:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 80051fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005200:	69da      	ldr	r2, [r3, #28]
 8005202:	8bfb      	ldrh	r3, [r7, #30]
 8005204:	441a      	add	r2, r3
 8005206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005208:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005210:	4618      	mov	r0, r3
 8005212:	f002 ff15 	bl	8008040 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8005216:	e005      	b.n	8005224 <PCD_EP_ISR_Handler+0x5ca>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8005218:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800521a:	461a      	mov	r2, r3
 800521c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800521e:	6878      	ldr	r0, [r7, #4]
 8005220:	f000 f91b 	bl	800545a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800522c:	b29b      	uxth	r3, r3
 800522e:	b21b      	sxth	r3, r3
 8005230:	2b00      	cmp	r3, #0
 8005232:	f6ff ad17 	blt.w	8004c64 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8005236:	2300      	movs	r3, #0
}
 8005238:	4618      	mov	r0, r3
 800523a:	3738      	adds	r7, #56	; 0x38
 800523c:	46bd      	mov	sp, r7
 800523e:	bd80      	pop	{r7, pc}

08005240 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b088      	sub	sp, #32
 8005244:	af00      	add	r7, sp, #0
 8005246:	60f8      	str	r0, [r7, #12]
 8005248:	60b9      	str	r1, [r7, #8]
 800524a:	4613      	mov	r3, r2
 800524c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800524e:	88fb      	ldrh	r3, [r7, #6]
 8005250:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005254:	2b00      	cmp	r3, #0
 8005256:	d07e      	beq.n	8005356 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005260:	b29b      	uxth	r3, r3
 8005262:	461a      	mov	r2, r3
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	781b      	ldrb	r3, [r3, #0]
 8005268:	00db      	lsls	r3, r3, #3
 800526a:	4413      	add	r3, r2
 800526c:	3302      	adds	r3, #2
 800526e:	005b      	lsls	r3, r3, #1
 8005270:	68fa      	ldr	r2, [r7, #12]
 8005272:	6812      	ldr	r2, [r2, #0]
 8005274:	4413      	add	r3, r2
 8005276:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800527a:	881b      	ldrh	r3, [r3, #0]
 800527c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005280:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	699a      	ldr	r2, [r3, #24]
 8005286:	8b7b      	ldrh	r3, [r7, #26]
 8005288:	429a      	cmp	r2, r3
 800528a:	d306      	bcc.n	800529a <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	699a      	ldr	r2, [r3, #24]
 8005290:	8b7b      	ldrh	r3, [r7, #26]
 8005292:	1ad2      	subs	r2, r2, r3
 8005294:	68bb      	ldr	r3, [r7, #8]
 8005296:	619a      	str	r2, [r3, #24]
 8005298:	e002      	b.n	80052a0 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 800529a:	68bb      	ldr	r3, [r7, #8]
 800529c:	2200      	movs	r2, #0
 800529e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	699b      	ldr	r3, [r3, #24]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d123      	bne.n	80052f0 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	461a      	mov	r2, r3
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	781b      	ldrb	r3, [r3, #0]
 80052b2:	009b      	lsls	r3, r3, #2
 80052b4:	4413      	add	r3, r2
 80052b6:	881b      	ldrh	r3, [r3, #0]
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80052be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052c2:	833b      	strh	r3, [r7, #24]
 80052c4:	8b3b      	ldrh	r3, [r7, #24]
 80052c6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80052ca:	833b      	strh	r3, [r7, #24]
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	461a      	mov	r2, r3
 80052d2:	68bb      	ldr	r3, [r7, #8]
 80052d4:	781b      	ldrb	r3, [r3, #0]
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	441a      	add	r2, r3
 80052da:	8b3b      	ldrh	r3, [r7, #24]
 80052dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80052e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80052e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052ec:	b29b      	uxth	r3, r3
 80052ee:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80052f0:	88fb      	ldrh	r3, [r7, #6]
 80052f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d01f      	beq.n	800533a <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	461a      	mov	r2, r3
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	781b      	ldrb	r3, [r3, #0]
 8005304:	009b      	lsls	r3, r3, #2
 8005306:	4413      	add	r3, r2
 8005308:	881b      	ldrh	r3, [r3, #0]
 800530a:	b29b      	uxth	r3, r3
 800530c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005310:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005314:	82fb      	strh	r3, [r7, #22]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	461a      	mov	r2, r3
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	781b      	ldrb	r3, [r3, #0]
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	441a      	add	r2, r3
 8005324:	8afb      	ldrh	r3, [r7, #22]
 8005326:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800532a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800532e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005332:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005336:	b29b      	uxth	r3, r3
 8005338:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800533a:	8b7b      	ldrh	r3, [r7, #26]
 800533c:	2b00      	cmp	r3, #0
 800533e:	f000 8087 	beq.w	8005450 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6818      	ldr	r0, [r3, #0]
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	6959      	ldr	r1, [r3, #20]
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	891a      	ldrh	r2, [r3, #8]
 800534e:	8b7b      	ldrh	r3, [r7, #26]
 8005350:	f004 f919 	bl	8009586 <USB_ReadPMA>
 8005354:	e07c      	b.n	8005450 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800535e:	b29b      	uxth	r3, r3
 8005360:	461a      	mov	r2, r3
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	00db      	lsls	r3, r3, #3
 8005368:	4413      	add	r3, r2
 800536a:	3306      	adds	r3, #6
 800536c:	005b      	lsls	r3, r3, #1
 800536e:	68fa      	ldr	r2, [r7, #12]
 8005370:	6812      	ldr	r2, [r2, #0]
 8005372:	4413      	add	r3, r2
 8005374:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005378:	881b      	ldrh	r3, [r3, #0]
 800537a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800537e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	699a      	ldr	r2, [r3, #24]
 8005384:	8b7b      	ldrh	r3, [r7, #26]
 8005386:	429a      	cmp	r2, r3
 8005388:	d306      	bcc.n	8005398 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 800538a:	68bb      	ldr	r3, [r7, #8]
 800538c:	699a      	ldr	r2, [r3, #24]
 800538e:	8b7b      	ldrh	r3, [r7, #26]
 8005390:	1ad2      	subs	r2, r2, r3
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	619a      	str	r2, [r3, #24]
 8005396:	e002      	b.n	800539e <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	2200      	movs	r2, #0
 800539c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800539e:	68bb      	ldr	r3, [r7, #8]
 80053a0:	699b      	ldr	r3, [r3, #24]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d123      	bne.n	80053ee <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	461a      	mov	r2, r3
 80053ac:	68bb      	ldr	r3, [r7, #8]
 80053ae:	781b      	ldrb	r3, [r3, #0]
 80053b0:	009b      	lsls	r3, r3, #2
 80053b2:	4413      	add	r3, r2
 80053b4:	881b      	ldrh	r3, [r3, #0]
 80053b6:	b29b      	uxth	r3, r3
 80053b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80053bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053c0:	83fb      	strh	r3, [r7, #30]
 80053c2:	8bfb      	ldrh	r3, [r7, #30]
 80053c4:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80053c8:	83fb      	strh	r3, [r7, #30]
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	461a      	mov	r2, r3
 80053d0:	68bb      	ldr	r3, [r7, #8]
 80053d2:	781b      	ldrb	r3, [r3, #0]
 80053d4:	009b      	lsls	r3, r3, #2
 80053d6:	441a      	add	r2, r3
 80053d8:	8bfb      	ldrh	r3, [r7, #30]
 80053da:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80053de:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80053e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80053ea:	b29b      	uxth	r3, r3
 80053ec:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80053ee:	88fb      	ldrh	r3, [r7, #6]
 80053f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d11f      	bne.n	8005438 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	461a      	mov	r2, r3
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	781b      	ldrb	r3, [r3, #0]
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	4413      	add	r3, r2
 8005406:	881b      	ldrh	r3, [r3, #0]
 8005408:	b29b      	uxth	r3, r3
 800540a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800540e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005412:	83bb      	strh	r3, [r7, #28]
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	461a      	mov	r2, r3
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	781b      	ldrb	r3, [r3, #0]
 800541e:	009b      	lsls	r3, r3, #2
 8005420:	441a      	add	r2, r3
 8005422:	8bbb      	ldrh	r3, [r7, #28]
 8005424:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005428:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800542c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005430:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005434:	b29b      	uxth	r3, r3
 8005436:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8005438:	8b7b      	ldrh	r3, [r7, #26]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d008      	beq.n	8005450 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	6818      	ldr	r0, [r3, #0]
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	6959      	ldr	r1, [r3, #20]
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	895a      	ldrh	r2, [r3, #10]
 800544a:	8b7b      	ldrh	r3, [r7, #26]
 800544c:	f004 f89b 	bl	8009586 <USB_ReadPMA>
    }
  }

  return count;
 8005450:	8b7b      	ldrh	r3, [r7, #26]
}
 8005452:	4618      	mov	r0, r3
 8005454:	3720      	adds	r7, #32
 8005456:	46bd      	mov	sp, r7
 8005458:	bd80      	pop	{r7, pc}

0800545a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800545a:	b580      	push	{r7, lr}
 800545c:	b094      	sub	sp, #80	; 0x50
 800545e:	af00      	add	r7, sp, #0
 8005460:	60f8      	str	r0, [r7, #12]
 8005462:	60b9      	str	r1, [r7, #8]
 8005464:	4613      	mov	r3, r2
 8005466:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005468:	88fb      	ldrh	r3, [r7, #6]
 800546a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800546e:	2b00      	cmp	r3, #0
 8005470:	f000 8138 	beq.w	80056e4 <HAL_PCD_EP_DB_Transmit+0x28a>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800547c:	b29b      	uxth	r3, r3
 800547e:	461a      	mov	r2, r3
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	781b      	ldrb	r3, [r3, #0]
 8005484:	00db      	lsls	r3, r3, #3
 8005486:	4413      	add	r3, r2
 8005488:	3302      	adds	r3, #2
 800548a:	005b      	lsls	r3, r3, #1
 800548c:	68fa      	ldr	r2, [r7, #12]
 800548e:	6812      	ldr	r2, [r2, #0]
 8005490:	4413      	add	r3, r2
 8005492:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005496:	881b      	ldrh	r3, [r3, #0]
 8005498:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800549c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len > TxByteNbre)
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	699a      	ldr	r2, [r3, #24]
 80054a4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80054a8:	429a      	cmp	r2, r3
 80054aa:	d907      	bls.n	80054bc <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 80054ac:	68bb      	ldr	r3, [r7, #8]
 80054ae:	699a      	ldr	r2, [r3, #24]
 80054b0:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80054b4:	1ad2      	subs	r2, r2, r3
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	619a      	str	r2, [r3, #24]
 80054ba:	e002      	b.n	80054c2 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	2200      	movs	r2, #0
 80054c0:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80054c2:	68bb      	ldr	r3, [r7, #8]
 80054c4:	699b      	ldr	r3, [r3, #24]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d12c      	bne.n	8005524 <HAL_PCD_EP_DB_Transmit+0xca>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	781b      	ldrb	r3, [r3, #0]
 80054ce:	4619      	mov	r1, r3
 80054d0:	68f8      	ldr	r0, [r7, #12]
 80054d2:	f005 fe60 	bl	800b196 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80054d6:	88fb      	ldrh	r3, [r7, #6]
 80054d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80054dc:	2b00      	cmp	r3, #0
 80054de:	f000 823a 	beq.w	8005956 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	461a      	mov	r2, r3
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	781b      	ldrb	r3, [r3, #0]
 80054ec:	009b      	lsls	r3, r3, #2
 80054ee:	4413      	add	r3, r2
 80054f0:	881b      	ldrh	r3, [r3, #0]
 80054f2:	b29b      	uxth	r3, r3
 80054f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054fc:	82fb      	strh	r3, [r7, #22]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	461a      	mov	r2, r3
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	781b      	ldrb	r3, [r3, #0]
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	441a      	add	r2, r3
 800550c:	8afb      	ldrh	r3, [r7, #22]
 800550e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005512:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005516:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800551a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800551e:	b29b      	uxth	r3, r3
 8005520:	8013      	strh	r3, [r2, #0]
 8005522:	e218      	b.n	8005956 <HAL_PCD_EP_DB_Transmit+0x4fc>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005524:	88fb      	ldrh	r3, [r7, #6]
 8005526:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d01f      	beq.n	800556e <HAL_PCD_EP_DB_Transmit+0x114>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	461a      	mov	r2, r3
 8005534:	68bb      	ldr	r3, [r7, #8]
 8005536:	781b      	ldrb	r3, [r3, #0]
 8005538:	009b      	lsls	r3, r3, #2
 800553a:	4413      	add	r3, r2
 800553c:	881b      	ldrh	r3, [r3, #0]
 800553e:	b29b      	uxth	r3, r3
 8005540:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005544:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005548:	857b      	strh	r3, [r7, #42]	; 0x2a
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	461a      	mov	r2, r3
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	781b      	ldrb	r3, [r3, #0]
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	441a      	add	r2, r3
 8005558:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800555a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800555e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005562:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005566:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800556a:	b29b      	uxth	r3, r3
 800556c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005574:	2b01      	cmp	r3, #1
 8005576:	f040 81ee 	bne.w	8005956 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        ep->xfer_buff += TxByteNbre;
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	695a      	ldr	r2, [r3, #20]
 800557e:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005582:	441a      	add	r2, r3
 8005584:	68bb      	ldr	r3, [r7, #8]
 8005586:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8005588:	68bb      	ldr	r3, [r7, #8]
 800558a:	69da      	ldr	r2, [r3, #28]
 800558c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005590:	441a      	add	r2, r3
 8005592:	68bb      	ldr	r3, [r7, #8]
 8005594:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	6a1a      	ldr	r2, [r3, #32]
 800559a:	68bb      	ldr	r3, [r7, #8]
 800559c:	691b      	ldr	r3, [r3, #16]
 800559e:	429a      	cmp	r2, r3
 80055a0:	d309      	bcc.n	80055b6 <HAL_PCD_EP_DB_Transmit+0x15c>
        {
          len = ep->maxpacket;
 80055a2:	68bb      	ldr	r3, [r7, #8]
 80055a4:	691b      	ldr	r3, [r3, #16]
 80055a6:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	6a1a      	ldr	r2, [r3, #32]
 80055ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055ae:	1ad2      	subs	r2, r2, r3
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	621a      	str	r2, [r3, #32]
 80055b4:	e015      	b.n	80055e2 <HAL_PCD_EP_DB_Transmit+0x188>
        }
        else if (ep->xfer_len_db == 0U)
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	6a1b      	ldr	r3, [r3, #32]
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d107      	bne.n	80055ce <HAL_PCD_EP_DB_Transmit+0x174>
        {
          len = TxByteNbre;
 80055be:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80055c2:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	2200      	movs	r2, #0
 80055c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80055cc:	e009      	b.n	80055e2 <HAL_PCD_EP_DB_Transmit+0x188>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80055d6:	68bb      	ldr	r3, [r7, #8]
 80055d8:	6a1b      	ldr	r3, [r3, #32]
 80055da:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	2200      	movs	r2, #0
 80055e0:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80055e2:	68bb      	ldr	r3, [r7, #8]
 80055e4:	785b      	ldrb	r3, [r3, #1]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d155      	bne.n	8005696 <HAL_PCD_EP_DB_Transmit+0x23c>
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	61fb      	str	r3, [r7, #28]
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80055f8:	b29b      	uxth	r3, r3
 80055fa:	461a      	mov	r2, r3
 80055fc:	69fb      	ldr	r3, [r7, #28]
 80055fe:	4413      	add	r3, r2
 8005600:	61fb      	str	r3, [r7, #28]
 8005602:	68bb      	ldr	r3, [r7, #8]
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	011a      	lsls	r2, r3, #4
 8005608:	69fb      	ldr	r3, [r7, #28]
 800560a:	4413      	add	r3, r2
 800560c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005610:	61bb      	str	r3, [r7, #24]
 8005612:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005614:	2b00      	cmp	r3, #0
 8005616:	d112      	bne.n	800563e <HAL_PCD_EP_DB_Transmit+0x1e4>
 8005618:	69bb      	ldr	r3, [r7, #24]
 800561a:	881b      	ldrh	r3, [r3, #0]
 800561c:	b29b      	uxth	r3, r3
 800561e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005622:	b29a      	uxth	r2, r3
 8005624:	69bb      	ldr	r3, [r7, #24]
 8005626:	801a      	strh	r2, [r3, #0]
 8005628:	69bb      	ldr	r3, [r7, #24]
 800562a:	881b      	ldrh	r3, [r3, #0]
 800562c:	b29b      	uxth	r3, r3
 800562e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005632:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005636:	b29a      	uxth	r2, r3
 8005638:	69bb      	ldr	r3, [r7, #24]
 800563a:	801a      	strh	r2, [r3, #0]
 800563c:	e047      	b.n	80056ce <HAL_PCD_EP_DB_Transmit+0x274>
 800563e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005640:	2b3e      	cmp	r3, #62	; 0x3e
 8005642:	d811      	bhi.n	8005668 <HAL_PCD_EP_DB_Transmit+0x20e>
 8005644:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005646:	085b      	lsrs	r3, r3, #1
 8005648:	62fb      	str	r3, [r7, #44]	; 0x2c
 800564a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800564c:	f003 0301 	and.w	r3, r3, #1
 8005650:	2b00      	cmp	r3, #0
 8005652:	d002      	beq.n	800565a <HAL_PCD_EP_DB_Transmit+0x200>
 8005654:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005656:	3301      	adds	r3, #1
 8005658:	62fb      	str	r3, [r7, #44]	; 0x2c
 800565a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800565c:	b29b      	uxth	r3, r3
 800565e:	029b      	lsls	r3, r3, #10
 8005660:	b29a      	uxth	r2, r3
 8005662:	69bb      	ldr	r3, [r7, #24]
 8005664:	801a      	strh	r2, [r3, #0]
 8005666:	e032      	b.n	80056ce <HAL_PCD_EP_DB_Transmit+0x274>
 8005668:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800566a:	095b      	lsrs	r3, r3, #5
 800566c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800566e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005670:	f003 031f 	and.w	r3, r3, #31
 8005674:	2b00      	cmp	r3, #0
 8005676:	d102      	bne.n	800567e <HAL_PCD_EP_DB_Transmit+0x224>
 8005678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800567a:	3b01      	subs	r3, #1
 800567c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800567e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005680:	b29b      	uxth	r3, r3
 8005682:	029b      	lsls	r3, r3, #10
 8005684:	b29b      	uxth	r3, r3
 8005686:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800568a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800568e:	b29a      	uxth	r2, r3
 8005690:	69bb      	ldr	r3, [r7, #24]
 8005692:	801a      	strh	r2, [r3, #0]
 8005694:	e01b      	b.n	80056ce <HAL_PCD_EP_DB_Transmit+0x274>
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	785b      	ldrb	r3, [r3, #1]
 800569a:	2b01      	cmp	r3, #1
 800569c:	d117      	bne.n	80056ce <HAL_PCD_EP_DB_Transmit+0x274>
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	627b      	str	r3, [r7, #36]	; 0x24
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80056ac:	b29b      	uxth	r3, r3
 80056ae:	461a      	mov	r2, r3
 80056b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056b2:	4413      	add	r3, r2
 80056b4:	627b      	str	r3, [r7, #36]	; 0x24
 80056b6:	68bb      	ldr	r3, [r7, #8]
 80056b8:	781b      	ldrb	r3, [r3, #0]
 80056ba:	011a      	lsls	r2, r3, #4
 80056bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056be:	4413      	add	r3, r2
 80056c0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80056c4:	623b      	str	r3, [r7, #32]
 80056c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056c8:	b29a      	uxth	r2, r3
 80056ca:	6a3b      	ldr	r3, [r7, #32]
 80056cc:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6818      	ldr	r0, [r3, #0]
 80056d2:	68bb      	ldr	r3, [r7, #8]
 80056d4:	6959      	ldr	r1, [r3, #20]
 80056d6:	68bb      	ldr	r3, [r7, #8]
 80056d8:	891a      	ldrh	r2, [r3, #8]
 80056da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80056dc:	b29b      	uxth	r3, r3
 80056de:	f003 ff0d 	bl	80094fc <USB_WritePMA>
 80056e2:	e138      	b.n	8005956 <HAL_PCD_EP_DB_Transmit+0x4fc>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80056ec:	b29b      	uxth	r3, r3
 80056ee:	461a      	mov	r2, r3
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	781b      	ldrb	r3, [r3, #0]
 80056f4:	00db      	lsls	r3, r3, #3
 80056f6:	4413      	add	r3, r2
 80056f8:	3306      	adds	r3, #6
 80056fa:	005b      	lsls	r3, r3, #1
 80056fc:	68fa      	ldr	r2, [r7, #12]
 80056fe:	6812      	ldr	r2, [r2, #0]
 8005700:	4413      	add	r3, r2
 8005702:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005706:	881b      	ldrh	r3, [r3, #0]
 8005708:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800570c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48

    if (ep->xfer_len >= TxByteNbre)
 8005710:	68bb      	ldr	r3, [r7, #8]
 8005712:	699a      	ldr	r2, [r3, #24]
 8005714:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005718:	429a      	cmp	r2, r3
 800571a:	d307      	bcc.n	800572c <HAL_PCD_EP_DB_Transmit+0x2d2>
    {
      ep->xfer_len -= TxByteNbre;
 800571c:	68bb      	ldr	r3, [r7, #8]
 800571e:	699a      	ldr	r2, [r3, #24]
 8005720:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005724:	1ad2      	subs	r2, r2, r3
 8005726:	68bb      	ldr	r3, [r7, #8]
 8005728:	619a      	str	r2, [r3, #24]
 800572a:	e002      	b.n	8005732 <HAL_PCD_EP_DB_Transmit+0x2d8>
    }
    else
    {
      ep->xfer_len = 0U;
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	2200      	movs	r2, #0
 8005730:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	699b      	ldr	r3, [r3, #24]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d12e      	bne.n	8005798 <HAL_PCD_EP_DB_Transmit+0x33e>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	781b      	ldrb	r3, [r3, #0]
 800573e:	4619      	mov	r1, r3
 8005740:	68f8      	ldr	r0, [r7, #12]
 8005742:	f005 fd28 	bl	800b196 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005746:	88fb      	ldrh	r3, [r7, #6]
 8005748:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800574c:	2b00      	cmp	r3, #0
 800574e:	f040 8102 	bne.w	8005956 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	461a      	mov	r2, r3
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	781b      	ldrb	r3, [r3, #0]
 800575c:	009b      	lsls	r3, r3, #2
 800575e:	4413      	add	r3, r2
 8005760:	881b      	ldrh	r3, [r3, #0]
 8005762:	b29b      	uxth	r3, r3
 8005764:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005768:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800576c:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	461a      	mov	r2, r3
 8005776:	68bb      	ldr	r3, [r7, #8]
 8005778:	781b      	ldrb	r3, [r3, #0]
 800577a:	009b      	lsls	r3, r3, #2
 800577c:	441a      	add	r2, r3
 800577e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8005782:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005786:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800578a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800578e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005792:	b29b      	uxth	r3, r3
 8005794:	8013      	strh	r3, [r2, #0]
 8005796:	e0de      	b.n	8005956 <HAL_PCD_EP_DB_Transmit+0x4fc>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005798:	88fb      	ldrh	r3, [r7, #6]
 800579a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d11f      	bne.n	80057e2 <HAL_PCD_EP_DB_Transmit+0x388>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	461a      	mov	r2, r3
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	781b      	ldrb	r3, [r3, #0]
 80057ac:	009b      	lsls	r3, r3, #2
 80057ae:	4413      	add	r3, r2
 80057b0:	881b      	ldrh	r3, [r3, #0]
 80057b2:	b29b      	uxth	r3, r3
 80057b4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057bc:	867b      	strh	r3, [r7, #50]	; 0x32
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	461a      	mov	r2, r3
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	781b      	ldrb	r3, [r3, #0]
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	441a      	add	r2, r3
 80057cc:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80057ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80057d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80057d6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80057da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057de:	b29b      	uxth	r3, r3
 80057e0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	f040 80b4 	bne.w	8005956 <HAL_PCD_EP_DB_Transmit+0x4fc>
      {
        ep->xfer_buff += TxByteNbre;
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	695a      	ldr	r2, [r3, #20]
 80057f2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80057f6:	441a      	add	r2, r3
 80057f8:	68bb      	ldr	r3, [r7, #8]
 80057fa:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	69da      	ldr	r2, [r3, #28]
 8005800:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005804:	441a      	add	r2, r3
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	6a1a      	ldr	r2, [r3, #32]
 800580e:	68bb      	ldr	r3, [r7, #8]
 8005810:	691b      	ldr	r3, [r3, #16]
 8005812:	429a      	cmp	r2, r3
 8005814:	d309      	bcc.n	800582a <HAL_PCD_EP_DB_Transmit+0x3d0>
        {
          len = ep->maxpacket;
 8005816:	68bb      	ldr	r3, [r7, #8]
 8005818:	691b      	ldr	r3, [r3, #16]
 800581a:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db -= len;
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	6a1a      	ldr	r2, [r3, #32]
 8005820:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005822:	1ad2      	subs	r2, r2, r3
 8005824:	68bb      	ldr	r3, [r7, #8]
 8005826:	621a      	str	r2, [r3, #32]
 8005828:	e015      	b.n	8005856 <HAL_PCD_EP_DB_Transmit+0x3fc>
        }
        else if (ep->xfer_len_db == 0U)
 800582a:	68bb      	ldr	r3, [r7, #8]
 800582c:	6a1b      	ldr	r3, [r3, #32]
 800582e:	2b00      	cmp	r3, #0
 8005830:	d107      	bne.n	8005842 <HAL_PCD_EP_DB_Transmit+0x3e8>
        {
          len = TxByteNbre;
 8005832:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8005836:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_fill_db = 0U;
 8005838:	68bb      	ldr	r3, [r7, #8]
 800583a:	2200      	movs	r2, #0
 800583c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8005840:	e009      	b.n	8005856 <HAL_PCD_EP_DB_Transmit+0x3fc>
        }
        else
        {
          len = ep->xfer_len_db;
 8005842:	68bb      	ldr	r3, [r7, #8]
 8005844:	6a1b      	ldr	r3, [r3, #32]
 8005846:	647b      	str	r3, [r7, #68]	; 0x44
          ep->xfer_len_db = 0U;
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	2200      	movs	r2, #0
 800584c:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 800584e:	68bb      	ldr	r3, [r7, #8]
 8005850:	2200      	movs	r2, #0
 8005852:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	643b      	str	r3, [r7, #64]	; 0x40
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	785b      	ldrb	r3, [r3, #1]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d155      	bne.n	8005910 <HAL_PCD_EP_DB_Transmit+0x4b6>
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	63bb      	str	r3, [r7, #56]	; 0x38
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005872:	b29b      	uxth	r3, r3
 8005874:	461a      	mov	r2, r3
 8005876:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005878:	4413      	add	r3, r2
 800587a:	63bb      	str	r3, [r7, #56]	; 0x38
 800587c:	68bb      	ldr	r3, [r7, #8]
 800587e:	781b      	ldrb	r3, [r3, #0]
 8005880:	011a      	lsls	r2, r3, #4
 8005882:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005884:	4413      	add	r3, r2
 8005886:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800588a:	637b      	str	r3, [r7, #52]	; 0x34
 800588c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800588e:	2b00      	cmp	r3, #0
 8005890:	d112      	bne.n	80058b8 <HAL_PCD_EP_DB_Transmit+0x45e>
 8005892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005894:	881b      	ldrh	r3, [r3, #0]
 8005896:	b29b      	uxth	r3, r3
 8005898:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800589c:	b29a      	uxth	r2, r3
 800589e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058a0:	801a      	strh	r2, [r3, #0]
 80058a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058a4:	881b      	ldrh	r3, [r3, #0]
 80058a6:	b29b      	uxth	r3, r3
 80058a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80058ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058b0:	b29a      	uxth	r2, r3
 80058b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058b4:	801a      	strh	r2, [r3, #0]
 80058b6:	e044      	b.n	8005942 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80058b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058ba:	2b3e      	cmp	r3, #62	; 0x3e
 80058bc:	d811      	bhi.n	80058e2 <HAL_PCD_EP_DB_Transmit+0x488>
 80058be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058c0:	085b      	lsrs	r3, r3, #1
 80058c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058c6:	f003 0301 	and.w	r3, r3, #1
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d002      	beq.n	80058d4 <HAL_PCD_EP_DB_Transmit+0x47a>
 80058ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058d0:	3301      	adds	r3, #1
 80058d2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	029b      	lsls	r3, r3, #10
 80058da:	b29a      	uxth	r2, r3
 80058dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80058de:	801a      	strh	r2, [r3, #0]
 80058e0:	e02f      	b.n	8005942 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80058e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058e4:	095b      	lsrs	r3, r3, #5
 80058e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058ea:	f003 031f 	and.w	r3, r3, #31
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d102      	bne.n	80058f8 <HAL_PCD_EP_DB_Transmit+0x49e>
 80058f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058f4:	3b01      	subs	r3, #1
 80058f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80058fa:	b29b      	uxth	r3, r3
 80058fc:	029b      	lsls	r3, r3, #10
 80058fe:	b29b      	uxth	r3, r3
 8005900:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005904:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005908:	b29a      	uxth	r2, r3
 800590a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800590c:	801a      	strh	r2, [r3, #0]
 800590e:	e018      	b.n	8005942 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	785b      	ldrb	r3, [r3, #1]
 8005914:	2b01      	cmp	r3, #1
 8005916:	d114      	bne.n	8005942 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8005918:	68fb      	ldr	r3, [r7, #12]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005920:	b29b      	uxth	r3, r3
 8005922:	461a      	mov	r2, r3
 8005924:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005926:	4413      	add	r3, r2
 8005928:	643b      	str	r3, [r7, #64]	; 0x40
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	781b      	ldrb	r3, [r3, #0]
 800592e:	011a      	lsls	r2, r3, #4
 8005930:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005932:	4413      	add	r3, r2
 8005934:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005938:	63fb      	str	r3, [r7, #60]	; 0x3c
 800593a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800593c:	b29a      	uxth	r2, r3
 800593e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005940:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	6818      	ldr	r0, [r3, #0]
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	6959      	ldr	r1, [r3, #20]
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	895a      	ldrh	r2, [r3, #10]
 800594e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005950:	b29b      	uxth	r3, r3
 8005952:	f003 fdd3 	bl	80094fc <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	461a      	mov	r2, r3
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	781b      	ldrb	r3, [r3, #0]
 8005960:	009b      	lsls	r3, r3, #2
 8005962:	4413      	add	r3, r2
 8005964:	881b      	ldrh	r3, [r3, #0]
 8005966:	b29b      	uxth	r3, r3
 8005968:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800596c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005970:	82bb      	strh	r3, [r7, #20]
 8005972:	8abb      	ldrh	r3, [r7, #20]
 8005974:	f083 0310 	eor.w	r3, r3, #16
 8005978:	82bb      	strh	r3, [r7, #20]
 800597a:	8abb      	ldrh	r3, [r7, #20]
 800597c:	f083 0320 	eor.w	r3, r3, #32
 8005980:	82bb      	strh	r3, [r7, #20]
 8005982:	68fb      	ldr	r3, [r7, #12]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	461a      	mov	r2, r3
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	781b      	ldrb	r3, [r3, #0]
 800598c:	009b      	lsls	r3, r3, #2
 800598e:	441a      	add	r2, r3
 8005990:	8abb      	ldrh	r3, [r7, #20]
 8005992:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005996:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800599a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800599e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 80059a6:	2300      	movs	r3, #0
}
 80059a8:	4618      	mov	r0, r3
 80059aa:	3750      	adds	r7, #80	; 0x50
 80059ac:	46bd      	mov	sp, r7
 80059ae:	bd80      	pop	{r7, pc}

080059b0 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 80059b0:	b480      	push	{r7}
 80059b2:	b087      	sub	sp, #28
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	60f8      	str	r0, [r7, #12]
 80059b8:	607b      	str	r3, [r7, #4]
 80059ba:	460b      	mov	r3, r1
 80059bc:	817b      	strh	r3, [r7, #10]
 80059be:	4613      	mov	r3, r2
 80059c0:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80059c2:	897b      	ldrh	r3, [r7, #10]
 80059c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059c8:	b29b      	uxth	r3, r3
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d00b      	beq.n	80059e6 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80059ce:	897b      	ldrh	r3, [r7, #10]
 80059d0:	f003 0307 	and.w	r3, r3, #7
 80059d4:	1c5a      	adds	r2, r3, #1
 80059d6:	4613      	mov	r3, r2
 80059d8:	009b      	lsls	r3, r3, #2
 80059da:	4413      	add	r3, r2
 80059dc:	00db      	lsls	r3, r3, #3
 80059de:	68fa      	ldr	r2, [r7, #12]
 80059e0:	4413      	add	r3, r2
 80059e2:	617b      	str	r3, [r7, #20]
 80059e4:	e009      	b.n	80059fa <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80059e6:	897a      	ldrh	r2, [r7, #10]
 80059e8:	4613      	mov	r3, r2
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	4413      	add	r3, r2
 80059ee:	00db      	lsls	r3, r3, #3
 80059f0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80059f4:	68fa      	ldr	r2, [r7, #12]
 80059f6:	4413      	add	r3, r2
 80059f8:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80059fa:	893b      	ldrh	r3, [r7, #8]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d107      	bne.n	8005a10 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8005a00:	697b      	ldr	r3, [r7, #20]
 8005a02:	2200      	movs	r2, #0
 8005a04:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	b29a      	uxth	r2, r3
 8005a0a:	697b      	ldr	r3, [r7, #20]
 8005a0c:	80da      	strh	r2, [r3, #6]
 8005a0e:	e00b      	b.n	8005a28 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	2201      	movs	r2, #1
 8005a14:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	b29a      	uxth	r2, r3
 8005a1a:	697b      	ldr	r3, [r7, #20]
 8005a1c:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	0c1b      	lsrs	r3, r3, #16
 8005a22:	b29a      	uxth	r2, r3
 8005a24:	697b      	ldr	r3, [r7, #20]
 8005a26:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8005a28:	2300      	movs	r3, #0
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	371c      	adds	r7, #28
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bc80      	pop	{r7}
 8005a32:	4770      	bx	lr

08005a34 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b086      	sub	sp, #24
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d101      	bne.n	8005a46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e26c      	b.n	8005f20 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f003 0301 	and.w	r3, r3, #1
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	f000 8087 	beq.w	8005b62 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005a54:	4b92      	ldr	r3, [pc, #584]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	f003 030c 	and.w	r3, r3, #12
 8005a5c:	2b04      	cmp	r3, #4
 8005a5e:	d00c      	beq.n	8005a7a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005a60:	4b8f      	ldr	r3, [pc, #572]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	f003 030c 	and.w	r3, r3, #12
 8005a68:	2b08      	cmp	r3, #8
 8005a6a:	d112      	bne.n	8005a92 <HAL_RCC_OscConfig+0x5e>
 8005a6c:	4b8c      	ldr	r3, [pc, #560]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a78:	d10b      	bne.n	8005a92 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a7a:	4b89      	ldr	r3, [pc, #548]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d06c      	beq.n	8005b60 <HAL_RCC_OscConfig+0x12c>
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	685b      	ldr	r3, [r3, #4]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d168      	bne.n	8005b60 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e246      	b.n	8005f20 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a9a:	d106      	bne.n	8005aaa <HAL_RCC_OscConfig+0x76>
 8005a9c:	4b80      	ldr	r3, [pc, #512]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a7f      	ldr	r2, [pc, #508]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005aa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005aa6:	6013      	str	r3, [r2, #0]
 8005aa8:	e02e      	b.n	8005b08 <HAL_RCC_OscConfig+0xd4>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d10c      	bne.n	8005acc <HAL_RCC_OscConfig+0x98>
 8005ab2:	4b7b      	ldr	r3, [pc, #492]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	4a7a      	ldr	r2, [pc, #488]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005ab8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005abc:	6013      	str	r3, [r2, #0]
 8005abe:	4b78      	ldr	r3, [pc, #480]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	4a77      	ldr	r2, [pc, #476]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005ac4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005ac8:	6013      	str	r3, [r2, #0]
 8005aca:	e01d      	b.n	8005b08 <HAL_RCC_OscConfig+0xd4>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	685b      	ldr	r3, [r3, #4]
 8005ad0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005ad4:	d10c      	bne.n	8005af0 <HAL_RCC_OscConfig+0xbc>
 8005ad6:	4b72      	ldr	r3, [pc, #456]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a71      	ldr	r2, [pc, #452]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005adc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ae0:	6013      	str	r3, [r2, #0]
 8005ae2:	4b6f      	ldr	r3, [pc, #444]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a6e      	ldr	r2, [pc, #440]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005ae8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005aec:	6013      	str	r3, [r2, #0]
 8005aee:	e00b      	b.n	8005b08 <HAL_RCC_OscConfig+0xd4>
 8005af0:	4b6b      	ldr	r3, [pc, #428]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a6a      	ldr	r2, [pc, #424]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005af6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005afa:	6013      	str	r3, [r2, #0]
 8005afc:	4b68      	ldr	r3, [pc, #416]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a67      	ldr	r2, [pc, #412]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005b02:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b06:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d013      	beq.n	8005b38 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b10:	f7fd fa56 	bl	8002fc0 <HAL_GetTick>
 8005b14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b16:	e008      	b.n	8005b2a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b18:	f7fd fa52 	bl	8002fc0 <HAL_GetTick>
 8005b1c:	4602      	mov	r2, r0
 8005b1e:	693b      	ldr	r3, [r7, #16]
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	2b64      	cmp	r3, #100	; 0x64
 8005b24:	d901      	bls.n	8005b2a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005b26:	2303      	movs	r3, #3
 8005b28:	e1fa      	b.n	8005f20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b2a:	4b5d      	ldr	r3, [pc, #372]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d0f0      	beq.n	8005b18 <HAL_RCC_OscConfig+0xe4>
 8005b36:	e014      	b.n	8005b62 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b38:	f7fd fa42 	bl	8002fc0 <HAL_GetTick>
 8005b3c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b3e:	e008      	b.n	8005b52 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b40:	f7fd fa3e 	bl	8002fc0 <HAL_GetTick>
 8005b44:	4602      	mov	r2, r0
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	1ad3      	subs	r3, r2, r3
 8005b4a:	2b64      	cmp	r3, #100	; 0x64
 8005b4c:	d901      	bls.n	8005b52 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005b4e:	2303      	movs	r3, #3
 8005b50:	e1e6      	b.n	8005f20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b52:	4b53      	ldr	r3, [pc, #332]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d1f0      	bne.n	8005b40 <HAL_RCC_OscConfig+0x10c>
 8005b5e:	e000      	b.n	8005b62 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b60:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 0302 	and.w	r3, r3, #2
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d063      	beq.n	8005c36 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005b6e:	4b4c      	ldr	r3, [pc, #304]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005b70:	685b      	ldr	r3, [r3, #4]
 8005b72:	f003 030c 	and.w	r3, r3, #12
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d00b      	beq.n	8005b92 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005b7a:	4b49      	ldr	r3, [pc, #292]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	f003 030c 	and.w	r3, r3, #12
 8005b82:	2b08      	cmp	r3, #8
 8005b84:	d11c      	bne.n	8005bc0 <HAL_RCC_OscConfig+0x18c>
 8005b86:	4b46      	ldr	r3, [pc, #280]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005b88:	685b      	ldr	r3, [r3, #4]
 8005b8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d116      	bne.n	8005bc0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b92:	4b43      	ldr	r3, [pc, #268]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 0302 	and.w	r3, r3, #2
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d005      	beq.n	8005baa <HAL_RCC_OscConfig+0x176>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	691b      	ldr	r3, [r3, #16]
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d001      	beq.n	8005baa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e1ba      	b.n	8005f20 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005baa:	4b3d      	ldr	r3, [pc, #244]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	695b      	ldr	r3, [r3, #20]
 8005bb6:	00db      	lsls	r3, r3, #3
 8005bb8:	4939      	ldr	r1, [pc, #228]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bbe:	e03a      	b.n	8005c36 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	691b      	ldr	r3, [r3, #16]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d020      	beq.n	8005c0a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005bc8:	4b36      	ldr	r3, [pc, #216]	; (8005ca4 <HAL_RCC_OscConfig+0x270>)
 8005bca:	2201      	movs	r2, #1
 8005bcc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bce:	f7fd f9f7 	bl	8002fc0 <HAL_GetTick>
 8005bd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bd4:	e008      	b.n	8005be8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005bd6:	f7fd f9f3 	bl	8002fc0 <HAL_GetTick>
 8005bda:	4602      	mov	r2, r0
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	1ad3      	subs	r3, r2, r3
 8005be0:	2b02      	cmp	r3, #2
 8005be2:	d901      	bls.n	8005be8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005be4:	2303      	movs	r3, #3
 8005be6:	e19b      	b.n	8005f20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005be8:	4b2d      	ldr	r3, [pc, #180]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f003 0302 	and.w	r3, r3, #2
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d0f0      	beq.n	8005bd6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bf4:	4b2a      	ldr	r3, [pc, #168]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	695b      	ldr	r3, [r3, #20]
 8005c00:	00db      	lsls	r3, r3, #3
 8005c02:	4927      	ldr	r1, [pc, #156]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005c04:	4313      	orrs	r3, r2
 8005c06:	600b      	str	r3, [r1, #0]
 8005c08:	e015      	b.n	8005c36 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c0a:	4b26      	ldr	r3, [pc, #152]	; (8005ca4 <HAL_RCC_OscConfig+0x270>)
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c10:	f7fd f9d6 	bl	8002fc0 <HAL_GetTick>
 8005c14:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c16:	e008      	b.n	8005c2a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c18:	f7fd f9d2 	bl	8002fc0 <HAL_GetTick>
 8005c1c:	4602      	mov	r2, r0
 8005c1e:	693b      	ldr	r3, [r7, #16]
 8005c20:	1ad3      	subs	r3, r2, r3
 8005c22:	2b02      	cmp	r3, #2
 8005c24:	d901      	bls.n	8005c2a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005c26:	2303      	movs	r3, #3
 8005c28:	e17a      	b.n	8005f20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c2a:	4b1d      	ldr	r3, [pc, #116]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f003 0302 	and.w	r3, r3, #2
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d1f0      	bne.n	8005c18 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f003 0308 	and.w	r3, r3, #8
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d03a      	beq.n	8005cb8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	699b      	ldr	r3, [r3, #24]
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d019      	beq.n	8005c7e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c4a:	4b17      	ldr	r3, [pc, #92]	; (8005ca8 <HAL_RCC_OscConfig+0x274>)
 8005c4c:	2201      	movs	r2, #1
 8005c4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c50:	f7fd f9b6 	bl	8002fc0 <HAL_GetTick>
 8005c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c56:	e008      	b.n	8005c6a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c58:	f7fd f9b2 	bl	8002fc0 <HAL_GetTick>
 8005c5c:	4602      	mov	r2, r0
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	1ad3      	subs	r3, r2, r3
 8005c62:	2b02      	cmp	r3, #2
 8005c64:	d901      	bls.n	8005c6a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005c66:	2303      	movs	r3, #3
 8005c68:	e15a      	b.n	8005f20 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c6a:	4b0d      	ldr	r3, [pc, #52]	; (8005ca0 <HAL_RCC_OscConfig+0x26c>)
 8005c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6e:	f003 0302 	and.w	r3, r3, #2
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d0f0      	beq.n	8005c58 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005c76:	2001      	movs	r0, #1
 8005c78:	f000 fac4 	bl	8006204 <RCC_Delay>
 8005c7c:	e01c      	b.n	8005cb8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c7e:	4b0a      	ldr	r3, [pc, #40]	; (8005ca8 <HAL_RCC_OscConfig+0x274>)
 8005c80:	2200      	movs	r2, #0
 8005c82:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c84:	f7fd f99c 	bl	8002fc0 <HAL_GetTick>
 8005c88:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c8a:	e00f      	b.n	8005cac <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c8c:	f7fd f998 	bl	8002fc0 <HAL_GetTick>
 8005c90:	4602      	mov	r2, r0
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	2b02      	cmp	r3, #2
 8005c98:	d908      	bls.n	8005cac <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e140      	b.n	8005f20 <HAL_RCC_OscConfig+0x4ec>
 8005c9e:	bf00      	nop
 8005ca0:	40021000 	.word	0x40021000
 8005ca4:	42420000 	.word	0x42420000
 8005ca8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005cac:	4b9e      	ldr	r3, [pc, #632]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005cae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cb0:	f003 0302 	and.w	r3, r3, #2
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d1e9      	bne.n	8005c8c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f003 0304 	and.w	r3, r3, #4
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	f000 80a6 	beq.w	8005e12 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005cca:	4b97      	ldr	r3, [pc, #604]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005ccc:	69db      	ldr	r3, [r3, #28]
 8005cce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d10d      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cd6:	4b94      	ldr	r3, [pc, #592]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005cd8:	69db      	ldr	r3, [r3, #28]
 8005cda:	4a93      	ldr	r2, [pc, #588]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005cdc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ce0:	61d3      	str	r3, [r2, #28]
 8005ce2:	4b91      	ldr	r3, [pc, #580]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005ce4:	69db      	ldr	r3, [r3, #28]
 8005ce6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cea:	60bb      	str	r3, [r7, #8]
 8005cec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005cee:	2301      	movs	r3, #1
 8005cf0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cf2:	4b8e      	ldr	r3, [pc, #568]	; (8005f2c <HAL_RCC_OscConfig+0x4f8>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d118      	bne.n	8005d30 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005cfe:	4b8b      	ldr	r3, [pc, #556]	; (8005f2c <HAL_RCC_OscConfig+0x4f8>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a8a      	ldr	r2, [pc, #552]	; (8005f2c <HAL_RCC_OscConfig+0x4f8>)
 8005d04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d0a:	f7fd f959 	bl	8002fc0 <HAL_GetTick>
 8005d0e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d10:	e008      	b.n	8005d24 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d12:	f7fd f955 	bl	8002fc0 <HAL_GetTick>
 8005d16:	4602      	mov	r2, r0
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	1ad3      	subs	r3, r2, r3
 8005d1c:	2b64      	cmp	r3, #100	; 0x64
 8005d1e:	d901      	bls.n	8005d24 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005d20:	2303      	movs	r3, #3
 8005d22:	e0fd      	b.n	8005f20 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d24:	4b81      	ldr	r3, [pc, #516]	; (8005f2c <HAL_RCC_OscConfig+0x4f8>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d0f0      	beq.n	8005d12 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	68db      	ldr	r3, [r3, #12]
 8005d34:	2b01      	cmp	r3, #1
 8005d36:	d106      	bne.n	8005d46 <HAL_RCC_OscConfig+0x312>
 8005d38:	4b7b      	ldr	r3, [pc, #492]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005d3a:	6a1b      	ldr	r3, [r3, #32]
 8005d3c:	4a7a      	ldr	r2, [pc, #488]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005d3e:	f043 0301 	orr.w	r3, r3, #1
 8005d42:	6213      	str	r3, [r2, #32]
 8005d44:	e02d      	b.n	8005da2 <HAL_RCC_OscConfig+0x36e>
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	68db      	ldr	r3, [r3, #12]
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d10c      	bne.n	8005d68 <HAL_RCC_OscConfig+0x334>
 8005d4e:	4b76      	ldr	r3, [pc, #472]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005d50:	6a1b      	ldr	r3, [r3, #32]
 8005d52:	4a75      	ldr	r2, [pc, #468]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005d54:	f023 0301 	bic.w	r3, r3, #1
 8005d58:	6213      	str	r3, [r2, #32]
 8005d5a:	4b73      	ldr	r3, [pc, #460]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005d5c:	6a1b      	ldr	r3, [r3, #32]
 8005d5e:	4a72      	ldr	r2, [pc, #456]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005d60:	f023 0304 	bic.w	r3, r3, #4
 8005d64:	6213      	str	r3, [r2, #32]
 8005d66:	e01c      	b.n	8005da2 <HAL_RCC_OscConfig+0x36e>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	68db      	ldr	r3, [r3, #12]
 8005d6c:	2b05      	cmp	r3, #5
 8005d6e:	d10c      	bne.n	8005d8a <HAL_RCC_OscConfig+0x356>
 8005d70:	4b6d      	ldr	r3, [pc, #436]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005d72:	6a1b      	ldr	r3, [r3, #32]
 8005d74:	4a6c      	ldr	r2, [pc, #432]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005d76:	f043 0304 	orr.w	r3, r3, #4
 8005d7a:	6213      	str	r3, [r2, #32]
 8005d7c:	4b6a      	ldr	r3, [pc, #424]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005d7e:	6a1b      	ldr	r3, [r3, #32]
 8005d80:	4a69      	ldr	r2, [pc, #420]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005d82:	f043 0301 	orr.w	r3, r3, #1
 8005d86:	6213      	str	r3, [r2, #32]
 8005d88:	e00b      	b.n	8005da2 <HAL_RCC_OscConfig+0x36e>
 8005d8a:	4b67      	ldr	r3, [pc, #412]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005d8c:	6a1b      	ldr	r3, [r3, #32]
 8005d8e:	4a66      	ldr	r2, [pc, #408]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005d90:	f023 0301 	bic.w	r3, r3, #1
 8005d94:	6213      	str	r3, [r2, #32]
 8005d96:	4b64      	ldr	r3, [pc, #400]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005d98:	6a1b      	ldr	r3, [r3, #32]
 8005d9a:	4a63      	ldr	r2, [pc, #396]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005d9c:	f023 0304 	bic.w	r3, r3, #4
 8005da0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d015      	beq.n	8005dd6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005daa:	f7fd f909 	bl	8002fc0 <HAL_GetTick>
 8005dae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005db0:	e00a      	b.n	8005dc8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005db2:	f7fd f905 	bl	8002fc0 <HAL_GetTick>
 8005db6:	4602      	mov	r2, r0
 8005db8:	693b      	ldr	r3, [r7, #16]
 8005dba:	1ad3      	subs	r3, r2, r3
 8005dbc:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d901      	bls.n	8005dc8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005dc4:	2303      	movs	r3, #3
 8005dc6:	e0ab      	b.n	8005f20 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dc8:	4b57      	ldr	r3, [pc, #348]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005dca:	6a1b      	ldr	r3, [r3, #32]
 8005dcc:	f003 0302 	and.w	r3, r3, #2
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d0ee      	beq.n	8005db2 <HAL_RCC_OscConfig+0x37e>
 8005dd4:	e014      	b.n	8005e00 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dd6:	f7fd f8f3 	bl	8002fc0 <HAL_GetTick>
 8005dda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005ddc:	e00a      	b.n	8005df4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dde:	f7fd f8ef 	bl	8002fc0 <HAL_GetTick>
 8005de2:	4602      	mov	r2, r0
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	1ad3      	subs	r3, r2, r3
 8005de8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dec:	4293      	cmp	r3, r2
 8005dee:	d901      	bls.n	8005df4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005df0:	2303      	movs	r3, #3
 8005df2:	e095      	b.n	8005f20 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005df4:	4b4c      	ldr	r3, [pc, #304]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005df6:	6a1b      	ldr	r3, [r3, #32]
 8005df8:	f003 0302 	and.w	r3, r3, #2
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d1ee      	bne.n	8005dde <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005e00:	7dfb      	ldrb	r3, [r7, #23]
 8005e02:	2b01      	cmp	r3, #1
 8005e04:	d105      	bne.n	8005e12 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e06:	4b48      	ldr	r3, [pc, #288]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005e08:	69db      	ldr	r3, [r3, #28]
 8005e0a:	4a47      	ldr	r2, [pc, #284]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005e0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e10:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	69db      	ldr	r3, [r3, #28]
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	f000 8081 	beq.w	8005f1e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e1c:	4b42      	ldr	r3, [pc, #264]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005e1e:	685b      	ldr	r3, [r3, #4]
 8005e20:	f003 030c 	and.w	r3, r3, #12
 8005e24:	2b08      	cmp	r3, #8
 8005e26:	d061      	beq.n	8005eec <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	69db      	ldr	r3, [r3, #28]
 8005e2c:	2b02      	cmp	r3, #2
 8005e2e:	d146      	bne.n	8005ebe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e30:	4b3f      	ldr	r3, [pc, #252]	; (8005f30 <HAL_RCC_OscConfig+0x4fc>)
 8005e32:	2200      	movs	r2, #0
 8005e34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e36:	f7fd f8c3 	bl	8002fc0 <HAL_GetTick>
 8005e3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e3c:	e008      	b.n	8005e50 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e3e:	f7fd f8bf 	bl	8002fc0 <HAL_GetTick>
 8005e42:	4602      	mov	r2, r0
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	1ad3      	subs	r3, r2, r3
 8005e48:	2b02      	cmp	r3, #2
 8005e4a:	d901      	bls.n	8005e50 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005e4c:	2303      	movs	r3, #3
 8005e4e:	e067      	b.n	8005f20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005e50:	4b35      	ldr	r3, [pc, #212]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d1f0      	bne.n	8005e3e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	6a1b      	ldr	r3, [r3, #32]
 8005e60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005e64:	d108      	bne.n	8005e78 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005e66:	4b30      	ldr	r3, [pc, #192]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	492d      	ldr	r1, [pc, #180]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005e74:	4313      	orrs	r3, r2
 8005e76:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e78:	4b2b      	ldr	r3, [pc, #172]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005e7a:	685b      	ldr	r3, [r3, #4]
 8005e7c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a19      	ldr	r1, [r3, #32]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e88:	430b      	orrs	r3, r1
 8005e8a:	4927      	ldr	r1, [pc, #156]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e90:	4b27      	ldr	r3, [pc, #156]	; (8005f30 <HAL_RCC_OscConfig+0x4fc>)
 8005e92:	2201      	movs	r2, #1
 8005e94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e96:	f7fd f893 	bl	8002fc0 <HAL_GetTick>
 8005e9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005e9c:	e008      	b.n	8005eb0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e9e:	f7fd f88f 	bl	8002fc0 <HAL_GetTick>
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	1ad3      	subs	r3, r2, r3
 8005ea8:	2b02      	cmp	r3, #2
 8005eaa:	d901      	bls.n	8005eb0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005eac:	2303      	movs	r3, #3
 8005eae:	e037      	b.n	8005f20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005eb0:	4b1d      	ldr	r3, [pc, #116]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d0f0      	beq.n	8005e9e <HAL_RCC_OscConfig+0x46a>
 8005ebc:	e02f      	b.n	8005f1e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ebe:	4b1c      	ldr	r3, [pc, #112]	; (8005f30 <HAL_RCC_OscConfig+0x4fc>)
 8005ec0:	2200      	movs	r2, #0
 8005ec2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ec4:	f7fd f87c 	bl	8002fc0 <HAL_GetTick>
 8005ec8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005eca:	e008      	b.n	8005ede <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ecc:	f7fd f878 	bl	8002fc0 <HAL_GetTick>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	693b      	ldr	r3, [r7, #16]
 8005ed4:	1ad3      	subs	r3, r2, r3
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d901      	bls.n	8005ede <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005eda:	2303      	movs	r3, #3
 8005edc:	e020      	b.n	8005f20 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ede:	4b12      	ldr	r3, [pc, #72]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d1f0      	bne.n	8005ecc <HAL_RCC_OscConfig+0x498>
 8005eea:	e018      	b.n	8005f1e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	69db      	ldr	r3, [r3, #28]
 8005ef0:	2b01      	cmp	r3, #1
 8005ef2:	d101      	bne.n	8005ef8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8005ef4:	2301      	movs	r3, #1
 8005ef6:	e013      	b.n	8005f20 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005ef8:	4b0b      	ldr	r3, [pc, #44]	; (8005f28 <HAL_RCC_OscConfig+0x4f4>)
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6a1b      	ldr	r3, [r3, #32]
 8005f08:	429a      	cmp	r2, r3
 8005f0a:	d106      	bne.n	8005f1a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f16:	429a      	cmp	r2, r3
 8005f18:	d001      	beq.n	8005f1e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	e000      	b.n	8005f20 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8005f1e:	2300      	movs	r3, #0
}
 8005f20:	4618      	mov	r0, r3
 8005f22:	3718      	adds	r7, #24
 8005f24:	46bd      	mov	sp, r7
 8005f26:	bd80      	pop	{r7, pc}
 8005f28:	40021000 	.word	0x40021000
 8005f2c:	40007000 	.word	0x40007000
 8005f30:	42420060 	.word	0x42420060

08005f34 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b084      	sub	sp, #16
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
 8005f3c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d101      	bne.n	8005f48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f44:	2301      	movs	r3, #1
 8005f46:	e0d0      	b.n	80060ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005f48:	4b6a      	ldr	r3, [pc, #424]	; (80060f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f003 0307 	and.w	r3, r3, #7
 8005f50:	683a      	ldr	r2, [r7, #0]
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d910      	bls.n	8005f78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f56:	4b67      	ldr	r3, [pc, #412]	; (80060f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f023 0207 	bic.w	r2, r3, #7
 8005f5e:	4965      	ldr	r1, [pc, #404]	; (80060f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	4313      	orrs	r3, r2
 8005f64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f66:	4b63      	ldr	r3, [pc, #396]	; (80060f4 <HAL_RCC_ClockConfig+0x1c0>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 0307 	and.w	r3, r3, #7
 8005f6e:	683a      	ldr	r2, [r7, #0]
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d001      	beq.n	8005f78 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005f74:	2301      	movs	r3, #1
 8005f76:	e0b8      	b.n	80060ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f003 0302 	and.w	r3, r3, #2
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d020      	beq.n	8005fc6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f003 0304 	and.w	r3, r3, #4
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d005      	beq.n	8005f9c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f90:	4b59      	ldr	r3, [pc, #356]	; (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	4a58      	ldr	r2, [pc, #352]	; (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005f96:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005f9a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 0308 	and.w	r3, r3, #8
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d005      	beq.n	8005fb4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005fa8:	4b53      	ldr	r3, [pc, #332]	; (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	4a52      	ldr	r2, [pc, #328]	; (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005fae:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005fb2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fb4:	4b50      	ldr	r3, [pc, #320]	; (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	494d      	ldr	r1, [pc, #308]	; (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f003 0301 	and.w	r3, r3, #1
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d040      	beq.n	8006054 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	685b      	ldr	r3, [r3, #4]
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d107      	bne.n	8005fea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fda:	4b47      	ldr	r3, [pc, #284]	; (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d115      	bne.n	8006012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	e07f      	b.n	80060ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	685b      	ldr	r3, [r3, #4]
 8005fee:	2b02      	cmp	r3, #2
 8005ff0:	d107      	bne.n	8006002 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ff2:	4b41      	ldr	r3, [pc, #260]	; (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d109      	bne.n	8006012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ffe:	2301      	movs	r3, #1
 8006000:	e073      	b.n	80060ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006002:	4b3d      	ldr	r3, [pc, #244]	; (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f003 0302 	and.w	r3, r3, #2
 800600a:	2b00      	cmp	r3, #0
 800600c:	d101      	bne.n	8006012 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	e06b      	b.n	80060ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006012:	4b39      	ldr	r3, [pc, #228]	; (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	f023 0203 	bic.w	r2, r3, #3
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	4936      	ldr	r1, [pc, #216]	; (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8006020:	4313      	orrs	r3, r2
 8006022:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006024:	f7fc ffcc 	bl	8002fc0 <HAL_GetTick>
 8006028:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800602a:	e00a      	b.n	8006042 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800602c:	f7fc ffc8 	bl	8002fc0 <HAL_GetTick>
 8006030:	4602      	mov	r2, r0
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	1ad3      	subs	r3, r2, r3
 8006036:	f241 3288 	movw	r2, #5000	; 0x1388
 800603a:	4293      	cmp	r3, r2
 800603c:	d901      	bls.n	8006042 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800603e:	2303      	movs	r3, #3
 8006040:	e053      	b.n	80060ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006042:	4b2d      	ldr	r3, [pc, #180]	; (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	f003 020c 	and.w	r2, r3, #12
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	685b      	ldr	r3, [r3, #4]
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	429a      	cmp	r2, r3
 8006052:	d1eb      	bne.n	800602c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006054:	4b27      	ldr	r3, [pc, #156]	; (80060f4 <HAL_RCC_ClockConfig+0x1c0>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f003 0307 	and.w	r3, r3, #7
 800605c:	683a      	ldr	r2, [r7, #0]
 800605e:	429a      	cmp	r2, r3
 8006060:	d210      	bcs.n	8006084 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006062:	4b24      	ldr	r3, [pc, #144]	; (80060f4 <HAL_RCC_ClockConfig+0x1c0>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f023 0207 	bic.w	r2, r3, #7
 800606a:	4922      	ldr	r1, [pc, #136]	; (80060f4 <HAL_RCC_ClockConfig+0x1c0>)
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	4313      	orrs	r3, r2
 8006070:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006072:	4b20      	ldr	r3, [pc, #128]	; (80060f4 <HAL_RCC_ClockConfig+0x1c0>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 0307 	and.w	r3, r3, #7
 800607a:	683a      	ldr	r2, [r7, #0]
 800607c:	429a      	cmp	r2, r3
 800607e:	d001      	beq.n	8006084 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	e032      	b.n	80060ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0304 	and.w	r3, r3, #4
 800608c:	2b00      	cmp	r3, #0
 800608e:	d008      	beq.n	80060a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006090:	4b19      	ldr	r3, [pc, #100]	; (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	68db      	ldr	r3, [r3, #12]
 800609c:	4916      	ldr	r1, [pc, #88]	; (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 800609e:	4313      	orrs	r3, r2
 80060a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 0308 	and.w	r3, r3, #8
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d009      	beq.n	80060c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80060ae:	4b12      	ldr	r3, [pc, #72]	; (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	691b      	ldr	r3, [r3, #16]
 80060ba:	00db      	lsls	r3, r3, #3
 80060bc:	490e      	ldr	r1, [pc, #56]	; (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 80060be:	4313      	orrs	r3, r2
 80060c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80060c2:	f000 f821 	bl	8006108 <HAL_RCC_GetSysClockFreq>
 80060c6:	4602      	mov	r2, r0
 80060c8:	4b0b      	ldr	r3, [pc, #44]	; (80060f8 <HAL_RCC_ClockConfig+0x1c4>)
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	091b      	lsrs	r3, r3, #4
 80060ce:	f003 030f 	and.w	r3, r3, #15
 80060d2:	490a      	ldr	r1, [pc, #40]	; (80060fc <HAL_RCC_ClockConfig+0x1c8>)
 80060d4:	5ccb      	ldrb	r3, [r1, r3]
 80060d6:	fa22 f303 	lsr.w	r3, r2, r3
 80060da:	4a09      	ldr	r2, [pc, #36]	; (8006100 <HAL_RCC_ClockConfig+0x1cc>)
 80060dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80060de:	4b09      	ldr	r3, [pc, #36]	; (8006104 <HAL_RCC_ClockConfig+0x1d0>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	4618      	mov	r0, r3
 80060e4:	f7fc ff2a 	bl	8002f3c <HAL_InitTick>

  return HAL_OK;
 80060e8:	2300      	movs	r3, #0
}
 80060ea:	4618      	mov	r0, r3
 80060ec:	3710      	adds	r7, #16
 80060ee:	46bd      	mov	sp, r7
 80060f0:	bd80      	pop	{r7, pc}
 80060f2:	bf00      	nop
 80060f4:	40022000 	.word	0x40022000
 80060f8:	40021000 	.word	0x40021000
 80060fc:	0800cb20 	.word	0x0800cb20
 8006100:	20000014 	.word	0x20000014
 8006104:	20000018 	.word	0x20000018

08006108 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006108:	b490      	push	{r4, r7}
 800610a:	b08a      	sub	sp, #40	; 0x28
 800610c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800610e:	4b2a      	ldr	r3, [pc, #168]	; (80061b8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8006110:	1d3c      	adds	r4, r7, #4
 8006112:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006114:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8006118:	f240 2301 	movw	r3, #513	; 0x201
 800611c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800611e:	2300      	movs	r3, #0
 8006120:	61fb      	str	r3, [r7, #28]
 8006122:	2300      	movs	r3, #0
 8006124:	61bb      	str	r3, [r7, #24]
 8006126:	2300      	movs	r3, #0
 8006128:	627b      	str	r3, [r7, #36]	; 0x24
 800612a:	2300      	movs	r3, #0
 800612c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800612e:	2300      	movs	r3, #0
 8006130:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006132:	4b22      	ldr	r3, [pc, #136]	; (80061bc <HAL_RCC_GetSysClockFreq+0xb4>)
 8006134:	685b      	ldr	r3, [r3, #4]
 8006136:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	f003 030c 	and.w	r3, r3, #12
 800613e:	2b04      	cmp	r3, #4
 8006140:	d002      	beq.n	8006148 <HAL_RCC_GetSysClockFreq+0x40>
 8006142:	2b08      	cmp	r3, #8
 8006144:	d003      	beq.n	800614e <HAL_RCC_GetSysClockFreq+0x46>
 8006146:	e02d      	b.n	80061a4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006148:	4b1d      	ldr	r3, [pc, #116]	; (80061c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800614a:	623b      	str	r3, [r7, #32]
      break;
 800614c:	e02d      	b.n	80061aa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800614e:	69fb      	ldr	r3, [r7, #28]
 8006150:	0c9b      	lsrs	r3, r3, #18
 8006152:	f003 030f 	and.w	r3, r3, #15
 8006156:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800615a:	4413      	add	r3, r2
 800615c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006160:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006168:	2b00      	cmp	r3, #0
 800616a:	d013      	beq.n	8006194 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800616c:	4b13      	ldr	r3, [pc, #76]	; (80061bc <HAL_RCC_GetSysClockFreq+0xb4>)
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	0c5b      	lsrs	r3, r3, #17
 8006172:	f003 0301 	and.w	r3, r3, #1
 8006176:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800617a:	4413      	add	r3, r2
 800617c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006180:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	4a0e      	ldr	r2, [pc, #56]	; (80061c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006186:	fb02 f203 	mul.w	r2, r2, r3
 800618a:	69bb      	ldr	r3, [r7, #24]
 800618c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006190:	627b      	str	r3, [r7, #36]	; 0x24
 8006192:	e004      	b.n	800619e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006194:	697b      	ldr	r3, [r7, #20]
 8006196:	4a0b      	ldr	r2, [pc, #44]	; (80061c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006198:	fb02 f303 	mul.w	r3, r2, r3
 800619c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800619e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061a0:	623b      	str	r3, [r7, #32]
      break;
 80061a2:	e002      	b.n	80061aa <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80061a4:	4b06      	ldr	r3, [pc, #24]	; (80061c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80061a6:	623b      	str	r3, [r7, #32]
      break;
 80061a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80061aa:	6a3b      	ldr	r3, [r7, #32]
}
 80061ac:	4618      	mov	r0, r3
 80061ae:	3728      	adds	r7, #40	; 0x28
 80061b0:	46bd      	mov	sp, r7
 80061b2:	bc90      	pop	{r4, r7}
 80061b4:	4770      	bx	lr
 80061b6:	bf00      	nop
 80061b8:	0800cab8 	.word	0x0800cab8
 80061bc:	40021000 	.word	0x40021000
 80061c0:	007a1200 	.word	0x007a1200
 80061c4:	003d0900 	.word	0x003d0900

080061c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061c8:	b480      	push	{r7}
 80061ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061cc:	4b02      	ldr	r3, [pc, #8]	; (80061d8 <HAL_RCC_GetHCLKFreq+0x10>)
 80061ce:	681b      	ldr	r3, [r3, #0]
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	46bd      	mov	sp, r7
 80061d4:	bc80      	pop	{r7}
 80061d6:	4770      	bx	lr
 80061d8:	20000014 	.word	0x20000014

080061dc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80061e0:	f7ff fff2 	bl	80061c8 <HAL_RCC_GetHCLKFreq>
 80061e4:	4602      	mov	r2, r0
 80061e6:	4b05      	ldr	r3, [pc, #20]	; (80061fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	0adb      	lsrs	r3, r3, #11
 80061ec:	f003 0307 	and.w	r3, r3, #7
 80061f0:	4903      	ldr	r1, [pc, #12]	; (8006200 <HAL_RCC_GetPCLK2Freq+0x24>)
 80061f2:	5ccb      	ldrb	r3, [r1, r3]
 80061f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80061f8:	4618      	mov	r0, r3
 80061fa:	bd80      	pop	{r7, pc}
 80061fc:	40021000 	.word	0x40021000
 8006200:	0800cb30 	.word	0x0800cb30

08006204 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006204:	b480      	push	{r7}
 8006206:	b085      	sub	sp, #20
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800620c:	4b0a      	ldr	r3, [pc, #40]	; (8006238 <RCC_Delay+0x34>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a0a      	ldr	r2, [pc, #40]	; (800623c <RCC_Delay+0x38>)
 8006212:	fba2 2303 	umull	r2, r3, r2, r3
 8006216:	0a5b      	lsrs	r3, r3, #9
 8006218:	687a      	ldr	r2, [r7, #4]
 800621a:	fb02 f303 	mul.w	r3, r2, r3
 800621e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006220:	bf00      	nop
  }
  while (Delay --);
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	1e5a      	subs	r2, r3, #1
 8006226:	60fa      	str	r2, [r7, #12]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d1f9      	bne.n	8006220 <RCC_Delay+0x1c>
}
 800622c:	bf00      	nop
 800622e:	bf00      	nop
 8006230:	3714      	adds	r7, #20
 8006232:	46bd      	mov	sp, r7
 8006234:	bc80      	pop	{r7}
 8006236:	4770      	bx	lr
 8006238:	20000014 	.word	0x20000014
 800623c:	10624dd3 	.word	0x10624dd3

08006240 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b086      	sub	sp, #24
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006248:	2300      	movs	r3, #0
 800624a:	613b      	str	r3, [r7, #16]
 800624c:	2300      	movs	r3, #0
 800624e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	f003 0301 	and.w	r3, r3, #1
 8006258:	2b00      	cmp	r3, #0
 800625a:	d07d      	beq.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800625c:	2300      	movs	r3, #0
 800625e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006260:	4b4f      	ldr	r3, [pc, #316]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006262:	69db      	ldr	r3, [r3, #28]
 8006264:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006268:	2b00      	cmp	r3, #0
 800626a:	d10d      	bne.n	8006288 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800626c:	4b4c      	ldr	r3, [pc, #304]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800626e:	69db      	ldr	r3, [r3, #28]
 8006270:	4a4b      	ldr	r2, [pc, #300]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006272:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006276:	61d3      	str	r3, [r2, #28]
 8006278:	4b49      	ldr	r3, [pc, #292]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800627a:	69db      	ldr	r3, [r3, #28]
 800627c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006280:	60bb      	str	r3, [r7, #8]
 8006282:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006284:	2301      	movs	r3, #1
 8006286:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006288:	4b46      	ldr	r3, [pc, #280]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006290:	2b00      	cmp	r3, #0
 8006292:	d118      	bne.n	80062c6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006294:	4b43      	ldr	r3, [pc, #268]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	4a42      	ldr	r2, [pc, #264]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800629a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800629e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80062a0:	f7fc fe8e 	bl	8002fc0 <HAL_GetTick>
 80062a4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062a6:	e008      	b.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062a8:	f7fc fe8a 	bl	8002fc0 <HAL_GetTick>
 80062ac:	4602      	mov	r2, r0
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	1ad3      	subs	r3, r2, r3
 80062b2:	2b64      	cmp	r3, #100	; 0x64
 80062b4:	d901      	bls.n	80062ba <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80062b6:	2303      	movs	r3, #3
 80062b8:	e06d      	b.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062ba:	4b3a      	ldr	r3, [pc, #232]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d0f0      	beq.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80062c6:	4b36      	ldr	r3, [pc, #216]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062c8:	6a1b      	ldr	r3, [r3, #32]
 80062ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062ce:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	d02e      	beq.n	8006334 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	685b      	ldr	r3, [r3, #4]
 80062da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062de:	68fa      	ldr	r2, [r7, #12]
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d027      	beq.n	8006334 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80062e4:	4b2e      	ldr	r3, [pc, #184]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062e6:	6a1b      	ldr	r3, [r3, #32]
 80062e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062ec:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80062ee:	4b2e      	ldr	r3, [pc, #184]	; (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80062f0:	2201      	movs	r2, #1
 80062f2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80062f4:	4b2c      	ldr	r3, [pc, #176]	; (80063a8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80062f6:	2200      	movs	r2, #0
 80062f8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80062fa:	4a29      	ldr	r2, [pc, #164]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	f003 0301 	and.w	r3, r3, #1
 8006306:	2b00      	cmp	r3, #0
 8006308:	d014      	beq.n	8006334 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800630a:	f7fc fe59 	bl	8002fc0 <HAL_GetTick>
 800630e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006310:	e00a      	b.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006312:	f7fc fe55 	bl	8002fc0 <HAL_GetTick>
 8006316:	4602      	mov	r2, r0
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	1ad3      	subs	r3, r2, r3
 800631c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006320:	4293      	cmp	r3, r2
 8006322:	d901      	bls.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006324:	2303      	movs	r3, #3
 8006326:	e036      	b.n	8006396 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006328:	4b1d      	ldr	r3, [pc, #116]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800632a:	6a1b      	ldr	r3, [r3, #32]
 800632c:	f003 0302 	and.w	r3, r3, #2
 8006330:	2b00      	cmp	r3, #0
 8006332:	d0ee      	beq.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006334:	4b1a      	ldr	r3, [pc, #104]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006336:	6a1b      	ldr	r3, [r3, #32]
 8006338:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	685b      	ldr	r3, [r3, #4]
 8006340:	4917      	ldr	r1, [pc, #92]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006342:	4313      	orrs	r3, r2
 8006344:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006346:	7dfb      	ldrb	r3, [r7, #23]
 8006348:	2b01      	cmp	r3, #1
 800634a:	d105      	bne.n	8006358 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800634c:	4b14      	ldr	r3, [pc, #80]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800634e:	69db      	ldr	r3, [r3, #28]
 8006350:	4a13      	ldr	r2, [pc, #76]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006352:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006356:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f003 0302 	and.w	r3, r3, #2
 8006360:	2b00      	cmp	r3, #0
 8006362:	d008      	beq.n	8006376 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006364:	4b0e      	ldr	r3, [pc, #56]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	490b      	ldr	r1, [pc, #44]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006372:	4313      	orrs	r3, r2
 8006374:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	f003 0310 	and.w	r3, r3, #16
 800637e:	2b00      	cmp	r3, #0
 8006380:	d008      	beq.n	8006394 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006382:	4b07      	ldr	r3, [pc, #28]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006384:	685b      	ldr	r3, [r3, #4]
 8006386:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	68db      	ldr	r3, [r3, #12]
 800638e:	4904      	ldr	r1, [pc, #16]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006390:	4313      	orrs	r3, r2
 8006392:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8006394:	2300      	movs	r3, #0
}
 8006396:	4618      	mov	r0, r3
 8006398:	3718      	adds	r7, #24
 800639a:	46bd      	mov	sp, r7
 800639c:	bd80      	pop	{r7, pc}
 800639e:	bf00      	nop
 80063a0:	40021000 	.word	0x40021000
 80063a4:	40007000 	.word	0x40007000
 80063a8:	42420440 	.word	0x42420440

080063ac <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80063ac:	b590      	push	{r4, r7, lr}
 80063ae:	b08d      	sub	sp, #52	; 0x34
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80063b4:	4b5a      	ldr	r3, [pc, #360]	; (8006520 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80063b6:	f107 040c 	add.w	r4, r7, #12
 80063ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80063bc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80063c0:	f240 2301 	movw	r3, #513	; 0x201
 80063c4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80063c6:	2300      	movs	r3, #0
 80063c8:	627b      	str	r3, [r7, #36]	; 0x24
 80063ca:	2300      	movs	r3, #0
 80063cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80063ce:	2300      	movs	r3, #0
 80063d0:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80063d2:	2300      	movs	r3, #0
 80063d4:	61fb      	str	r3, [r7, #28]
 80063d6:	2300      	movs	r3, #0
 80063d8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2b10      	cmp	r3, #16
 80063de:	d00a      	beq.n	80063f6 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2b10      	cmp	r3, #16
 80063e4:	f200 8091 	bhi.w	800650a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d04c      	beq.n	8006488 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	2b02      	cmp	r3, #2
 80063f2:	d07c      	beq.n	80064ee <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80063f4:	e089      	b.n	800650a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 80063f6:	4b4b      	ldr	r3, [pc, #300]	; (8006524 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80063fc:	4b49      	ldr	r3, [pc, #292]	; (8006524 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006404:	2b00      	cmp	r3, #0
 8006406:	f000 8082 	beq.w	800650e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800640a:	69fb      	ldr	r3, [r7, #28]
 800640c:	0c9b      	lsrs	r3, r3, #18
 800640e:	f003 030f 	and.w	r3, r3, #15
 8006412:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006416:	4413      	add	r3, r2
 8006418:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800641c:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800641e:	69fb      	ldr	r3, [r7, #28]
 8006420:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006424:	2b00      	cmp	r3, #0
 8006426:	d018      	beq.n	800645a <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006428:	4b3e      	ldr	r3, [pc, #248]	; (8006524 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800642a:	685b      	ldr	r3, [r3, #4]
 800642c:	0c5b      	lsrs	r3, r3, #17
 800642e:	f003 0301 	and.w	r3, r3, #1
 8006432:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8006436:	4413      	add	r3, r2
 8006438:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800643c:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800643e:	69fb      	ldr	r3, [r7, #28]
 8006440:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006444:	2b00      	cmp	r3, #0
 8006446:	d00d      	beq.n	8006464 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006448:	4a37      	ldr	r2, [pc, #220]	; (8006528 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 800644a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800644c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006450:	6a3b      	ldr	r3, [r7, #32]
 8006452:	fb02 f303 	mul.w	r3, r2, r3
 8006456:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006458:	e004      	b.n	8006464 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800645a:	6a3b      	ldr	r3, [r7, #32]
 800645c:	4a33      	ldr	r2, [pc, #204]	; (800652c <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 800645e:	fb02 f303 	mul.w	r3, r2, r3
 8006462:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006464:	4b2f      	ldr	r3, [pc, #188]	; (8006524 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800646c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006470:	d102      	bne.n	8006478 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 8006472:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006474:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006476:	e04a      	b.n	800650e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8006478:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800647a:	005b      	lsls	r3, r3, #1
 800647c:	4a2c      	ldr	r2, [pc, #176]	; (8006530 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 800647e:	fba2 2303 	umull	r2, r3, r2, r3
 8006482:	085b      	lsrs	r3, r3, #1
 8006484:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006486:	e042      	b.n	800650e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8006488:	4b26      	ldr	r3, [pc, #152]	; (8006524 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800648a:	6a1b      	ldr	r3, [r3, #32]
 800648c:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800648e:	69fb      	ldr	r3, [r7, #28]
 8006490:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006494:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006498:	d108      	bne.n	80064ac <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 800649a:	69fb      	ldr	r3, [r7, #28]
 800649c:	f003 0302 	and.w	r3, r3, #2
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d003      	beq.n	80064ac <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 80064a4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80064aa:	e01f      	b.n	80064ec <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80064ac:	69fb      	ldr	r3, [r7, #28]
 80064ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80064b6:	d109      	bne.n	80064cc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 80064b8:	4b1a      	ldr	r3, [pc, #104]	; (8006524 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80064ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064bc:	f003 0302 	and.w	r3, r3, #2
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d003      	beq.n	80064cc <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 80064c4:	f649 4340 	movw	r3, #40000	; 0x9c40
 80064c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80064ca:	e00f      	b.n	80064ec <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80064cc:	69fb      	ldr	r3, [r7, #28]
 80064ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80064d6:	d11c      	bne.n	8006512 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80064d8:	4b12      	ldr	r3, [pc, #72]	; (8006524 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d016      	beq.n	8006512 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 80064e4:	f24f 4324 	movw	r3, #62500	; 0xf424
 80064e8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80064ea:	e012      	b.n	8006512 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80064ec:	e011      	b.n	8006512 <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80064ee:	f7ff fe75 	bl	80061dc <HAL_RCC_GetPCLK2Freq>
 80064f2:	4602      	mov	r2, r0
 80064f4:	4b0b      	ldr	r3, [pc, #44]	; (8006524 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	0b9b      	lsrs	r3, r3, #14
 80064fa:	f003 0303 	and.w	r3, r3, #3
 80064fe:	3301      	adds	r3, #1
 8006500:	005b      	lsls	r3, r3, #1
 8006502:	fbb2 f3f3 	udiv	r3, r2, r3
 8006506:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8006508:	e004      	b.n	8006514 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 800650a:	bf00      	nop
 800650c:	e002      	b.n	8006514 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 800650e:	bf00      	nop
 8006510:	e000      	b.n	8006514 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 8006512:	bf00      	nop
    }
  }
  return (frequency);
 8006514:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8006516:	4618      	mov	r0, r3
 8006518:	3734      	adds	r7, #52	; 0x34
 800651a:	46bd      	mov	sp, r7
 800651c:	bd90      	pop	{r4, r7, pc}
 800651e:	bf00      	nop
 8006520:	0800cac8 	.word	0x0800cac8
 8006524:	40021000 	.word	0x40021000
 8006528:	007a1200 	.word	0x007a1200
 800652c:	003d0900 	.word	0x003d0900
 8006530:	aaaaaaab 	.word	0xaaaaaaab

08006534 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b082      	sub	sp, #8
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d101      	bne.n	8006546 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	e076      	b.n	8006634 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800654a:	2b00      	cmp	r3, #0
 800654c:	d108      	bne.n	8006560 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006556:	d009      	beq.n	800656c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2200      	movs	r2, #0
 800655c:	61da      	str	r2, [r3, #28]
 800655e:	e005      	b.n	800656c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2200      	movs	r2, #0
 8006564:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	2200      	movs	r2, #0
 800656a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2200      	movs	r2, #0
 8006570:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006578:	b2db      	uxtb	r3, r3
 800657a:	2b00      	cmp	r3, #0
 800657c:	d106      	bne.n	800658c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	2200      	movs	r2, #0
 8006582:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f7fc fabe 	bl	8002b08 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2202      	movs	r2, #2
 8006590:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	681a      	ldr	r2, [r3, #0]
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065a2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80065b4:	431a      	orrs	r2, r3
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065be:	431a      	orrs	r2, r3
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	691b      	ldr	r3, [r3, #16]
 80065c4:	f003 0302 	and.w	r3, r3, #2
 80065c8:	431a      	orrs	r2, r3
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	695b      	ldr	r3, [r3, #20]
 80065ce:	f003 0301 	and.w	r3, r3, #1
 80065d2:	431a      	orrs	r2, r3
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	699b      	ldr	r3, [r3, #24]
 80065d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065dc:	431a      	orrs	r2, r3
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	69db      	ldr	r3, [r3, #28]
 80065e2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80065e6:	431a      	orrs	r2, r3
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6a1b      	ldr	r3, [r3, #32]
 80065ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065f0:	ea42 0103 	orr.w	r1, r2, r3
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065f8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	430a      	orrs	r2, r1
 8006602:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	699b      	ldr	r3, [r3, #24]
 8006608:	0c1a      	lsrs	r2, r3, #16
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f002 0204 	and.w	r2, r2, #4
 8006612:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	69da      	ldr	r2, [r3, #28]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006622:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2200      	movs	r2, #0
 8006628:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2201      	movs	r2, #1
 800662e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8006632:	2300      	movs	r3, #0
}
 8006634:	4618      	mov	r0, r3
 8006636:	3708      	adds	r7, #8
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b088      	sub	sp, #32
 8006640:	af00      	add	r7, sp, #0
 8006642:	60f8      	str	r0, [r7, #12]
 8006644:	60b9      	str	r1, [r7, #8]
 8006646:	603b      	str	r3, [r7, #0]
 8006648:	4613      	mov	r3, r2
 800664a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800664c:	2300      	movs	r3, #0
 800664e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006656:	2b01      	cmp	r3, #1
 8006658:	d101      	bne.n	800665e <HAL_SPI_Transmit+0x22>
 800665a:	2302      	movs	r3, #2
 800665c:	e126      	b.n	80068ac <HAL_SPI_Transmit+0x270>
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	2201      	movs	r2, #1
 8006662:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006666:	f7fc fcab 	bl	8002fc0 <HAL_GetTick>
 800666a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800666c:	88fb      	ldrh	r3, [r7, #6]
 800666e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006676:	b2db      	uxtb	r3, r3
 8006678:	2b01      	cmp	r3, #1
 800667a:	d002      	beq.n	8006682 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800667c:	2302      	movs	r3, #2
 800667e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006680:	e10b      	b.n	800689a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006682:	68bb      	ldr	r3, [r7, #8]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d002      	beq.n	800668e <HAL_SPI_Transmit+0x52>
 8006688:	88fb      	ldrh	r3, [r7, #6]
 800668a:	2b00      	cmp	r3, #0
 800668c:	d102      	bne.n	8006694 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800668e:	2301      	movs	r3, #1
 8006690:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006692:	e102      	b.n	800689a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	2203      	movs	r2, #3
 8006698:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	2200      	movs	r2, #0
 80066a0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	68ba      	ldr	r2, [r7, #8]
 80066a6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	88fa      	ldrh	r2, [r7, #6]
 80066ac:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	88fa      	ldrh	r2, [r7, #6]
 80066b2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	2200      	movs	r2, #0
 80066b8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	2200      	movs	r2, #0
 80066be:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	2200      	movs	r2, #0
 80066c4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2200      	movs	r2, #0
 80066ca:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	2200      	movs	r2, #0
 80066d0:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066da:	d10f      	bne.n	80066fc <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	681a      	ldr	r2, [r3, #0]
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066ea:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	681a      	ldr	r2, [r3, #0]
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80066fa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006706:	2b40      	cmp	r3, #64	; 0x40
 8006708:	d007      	beq.n	800671a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	681a      	ldr	r2, [r3, #0]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006718:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	68db      	ldr	r3, [r3, #12]
 800671e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006722:	d14b      	bne.n	80067bc <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	685b      	ldr	r3, [r3, #4]
 8006728:	2b00      	cmp	r3, #0
 800672a:	d002      	beq.n	8006732 <HAL_SPI_Transmit+0xf6>
 800672c:	8afb      	ldrh	r3, [r7, #22]
 800672e:	2b01      	cmp	r3, #1
 8006730:	d13e      	bne.n	80067b0 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006736:	881a      	ldrh	r2, [r3, #0]
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006742:	1c9a      	adds	r2, r3, #2
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800674c:	b29b      	uxth	r3, r3
 800674e:	3b01      	subs	r3, #1
 8006750:	b29a      	uxth	r2, r3
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006756:	e02b      	b.n	80067b0 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	689b      	ldr	r3, [r3, #8]
 800675e:	f003 0302 	and.w	r3, r3, #2
 8006762:	2b02      	cmp	r3, #2
 8006764:	d112      	bne.n	800678c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800676a:	881a      	ldrh	r2, [r3, #0]
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006776:	1c9a      	adds	r2, r3, #2
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006780:	b29b      	uxth	r3, r3
 8006782:	3b01      	subs	r3, #1
 8006784:	b29a      	uxth	r2, r3
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	86da      	strh	r2, [r3, #54]	; 0x36
 800678a:	e011      	b.n	80067b0 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800678c:	f7fc fc18 	bl	8002fc0 <HAL_GetTick>
 8006790:	4602      	mov	r2, r0
 8006792:	69bb      	ldr	r3, [r7, #24]
 8006794:	1ad3      	subs	r3, r2, r3
 8006796:	683a      	ldr	r2, [r7, #0]
 8006798:	429a      	cmp	r2, r3
 800679a:	d803      	bhi.n	80067a4 <HAL_SPI_Transmit+0x168>
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067a2:	d102      	bne.n	80067aa <HAL_SPI_Transmit+0x16e>
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d102      	bne.n	80067b0 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80067aa:	2303      	movs	r3, #3
 80067ac:	77fb      	strb	r3, [r7, #31]
          goto error;
 80067ae:	e074      	b.n	800689a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d1ce      	bne.n	8006758 <HAL_SPI_Transmit+0x11c>
 80067ba:	e04c      	b.n	8006856 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	685b      	ldr	r3, [r3, #4]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d002      	beq.n	80067ca <HAL_SPI_Transmit+0x18e>
 80067c4:	8afb      	ldrh	r3, [r7, #22]
 80067c6:	2b01      	cmp	r3, #1
 80067c8:	d140      	bne.n	800684c <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	330c      	adds	r3, #12
 80067d4:	7812      	ldrb	r2, [r2, #0]
 80067d6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067dc:	1c5a      	adds	r2, r3, #1
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80067e6:	b29b      	uxth	r3, r3
 80067e8:	3b01      	subs	r3, #1
 80067ea:	b29a      	uxth	r2, r3
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80067f0:	e02c      	b.n	800684c <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	689b      	ldr	r3, [r3, #8]
 80067f8:	f003 0302 	and.w	r3, r3, #2
 80067fc:	2b02      	cmp	r3, #2
 80067fe:	d113      	bne.n	8006828 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	330c      	adds	r3, #12
 800680a:	7812      	ldrb	r2, [r2, #0]
 800680c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006812:	1c5a      	adds	r2, r3, #1
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800681c:	b29b      	uxth	r3, r3
 800681e:	3b01      	subs	r3, #1
 8006820:	b29a      	uxth	r2, r3
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	86da      	strh	r2, [r3, #54]	; 0x36
 8006826:	e011      	b.n	800684c <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006828:	f7fc fbca 	bl	8002fc0 <HAL_GetTick>
 800682c:	4602      	mov	r2, r0
 800682e:	69bb      	ldr	r3, [r7, #24]
 8006830:	1ad3      	subs	r3, r2, r3
 8006832:	683a      	ldr	r2, [r7, #0]
 8006834:	429a      	cmp	r2, r3
 8006836:	d803      	bhi.n	8006840 <HAL_SPI_Transmit+0x204>
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800683e:	d102      	bne.n	8006846 <HAL_SPI_Transmit+0x20a>
 8006840:	683b      	ldr	r3, [r7, #0]
 8006842:	2b00      	cmp	r3, #0
 8006844:	d102      	bne.n	800684c <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006846:	2303      	movs	r3, #3
 8006848:	77fb      	strb	r3, [r7, #31]
          goto error;
 800684a:	e026      	b.n	800689a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006850:	b29b      	uxth	r3, r3
 8006852:	2b00      	cmp	r3, #0
 8006854:	d1cd      	bne.n	80067f2 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006856:	69ba      	ldr	r2, [r7, #24]
 8006858:	6839      	ldr	r1, [r7, #0]
 800685a:	68f8      	ldr	r0, [r7, #12]
 800685c:	f000 f8b2 	bl	80069c4 <SPI_EndRxTxTransaction>
 8006860:	4603      	mov	r3, r0
 8006862:	2b00      	cmp	r3, #0
 8006864:	d002      	beq.n	800686c <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	2220      	movs	r2, #32
 800686a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	2b00      	cmp	r3, #0
 8006872:	d10a      	bne.n	800688a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006874:	2300      	movs	r3, #0
 8006876:	613b      	str	r3, [r7, #16]
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	68db      	ldr	r3, [r3, #12]
 800687e:	613b      	str	r3, [r7, #16]
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	689b      	ldr	r3, [r3, #8]
 8006886:	613b      	str	r3, [r7, #16]
 8006888:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800688e:	2b00      	cmp	r3, #0
 8006890:	d002      	beq.n	8006898 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	77fb      	strb	r3, [r7, #31]
 8006896:	e000      	b.n	800689a <HAL_SPI_Transmit+0x25e>
  }

error:
 8006898:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2201      	movs	r2, #1
 800689e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	2200      	movs	r2, #0
 80068a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80068aa:	7ffb      	ldrb	r3, [r7, #31]
}
 80068ac:	4618      	mov	r0, r3
 80068ae:	3720      	adds	r7, #32
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b088      	sub	sp, #32
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	60f8      	str	r0, [r7, #12]
 80068bc:	60b9      	str	r1, [r7, #8]
 80068be:	603b      	str	r3, [r7, #0]
 80068c0:	4613      	mov	r3, r2
 80068c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80068c4:	f7fc fb7c 	bl	8002fc0 <HAL_GetTick>
 80068c8:	4602      	mov	r2, r0
 80068ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068cc:	1a9b      	subs	r3, r3, r2
 80068ce:	683a      	ldr	r2, [r7, #0]
 80068d0:	4413      	add	r3, r2
 80068d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80068d4:	f7fc fb74 	bl	8002fc0 <HAL_GetTick>
 80068d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80068da:	4b39      	ldr	r3, [pc, #228]	; (80069c0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	015b      	lsls	r3, r3, #5
 80068e0:	0d1b      	lsrs	r3, r3, #20
 80068e2:	69fa      	ldr	r2, [r7, #28]
 80068e4:	fb02 f303 	mul.w	r3, r2, r3
 80068e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80068ea:	e054      	b.n	8006996 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80068f2:	d050      	beq.n	8006996 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80068f4:	f7fc fb64 	bl	8002fc0 <HAL_GetTick>
 80068f8:	4602      	mov	r2, r0
 80068fa:	69bb      	ldr	r3, [r7, #24]
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	69fa      	ldr	r2, [r7, #28]
 8006900:	429a      	cmp	r2, r3
 8006902:	d902      	bls.n	800690a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006904:	69fb      	ldr	r3, [r7, #28]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d13d      	bne.n	8006986 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	685a      	ldr	r2, [r3, #4]
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006918:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	685b      	ldr	r3, [r3, #4]
 800691e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006922:	d111      	bne.n	8006948 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	689b      	ldr	r3, [r3, #8]
 8006928:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800692c:	d004      	beq.n	8006938 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006936:	d107      	bne.n	8006948 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006946:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800694c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006950:	d10f      	bne.n	8006972 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	681a      	ldr	r2, [r3, #0]
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006960:	601a      	str	r2, [r3, #0]
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006970:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2201      	movs	r2, #1
 8006976:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	2200      	movs	r2, #0
 800697e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006982:	2303      	movs	r3, #3
 8006984:	e017      	b.n	80069b6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	2b00      	cmp	r3, #0
 800698a:	d101      	bne.n	8006990 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800698c:	2300      	movs	r3, #0
 800698e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006990:	697b      	ldr	r3, [r7, #20]
 8006992:	3b01      	subs	r3, #1
 8006994:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	689a      	ldr	r2, [r3, #8]
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	4013      	ands	r3, r2
 80069a0:	68ba      	ldr	r2, [r7, #8]
 80069a2:	429a      	cmp	r2, r3
 80069a4:	bf0c      	ite	eq
 80069a6:	2301      	moveq	r3, #1
 80069a8:	2300      	movne	r3, #0
 80069aa:	b2db      	uxtb	r3, r3
 80069ac:	461a      	mov	r2, r3
 80069ae:	79fb      	ldrb	r3, [r7, #7]
 80069b0:	429a      	cmp	r2, r3
 80069b2:	d19b      	bne.n	80068ec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80069b4:	2300      	movs	r3, #0
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3720      	adds	r7, #32
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	20000014 	.word	0x20000014

080069c4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b086      	sub	sp, #24
 80069c8:	af02      	add	r7, sp, #8
 80069ca:	60f8      	str	r0, [r7, #12]
 80069cc:	60b9      	str	r1, [r7, #8]
 80069ce:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	9300      	str	r3, [sp, #0]
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	2200      	movs	r2, #0
 80069d8:	2180      	movs	r1, #128	; 0x80
 80069da:	68f8      	ldr	r0, [r7, #12]
 80069dc:	f7ff ff6a 	bl	80068b4 <SPI_WaitFlagStateUntilTimeout>
 80069e0:	4603      	mov	r3, r0
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d007      	beq.n	80069f6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069ea:	f043 0220 	orr.w	r2, r3, #32
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80069f2:	2303      	movs	r3, #3
 80069f4:	e000      	b.n	80069f8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80069f6:	2300      	movs	r3, #0
}
 80069f8:	4618      	mov	r0, r3
 80069fa:	3710      	adds	r7, #16
 80069fc:	46bd      	mov	sp, r7
 80069fe:	bd80      	pop	{r7, pc}

08006a00 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006a00:	b580      	push	{r7, lr}
 8006a02:	b082      	sub	sp, #8
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d101      	bne.n	8006a12 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006a0e:	2301      	movs	r3, #1
 8006a10:	e041      	b.n	8006a96 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d106      	bne.n	8006a2c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	f7fc f8ac 	bl	8002b84 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	2202      	movs	r2, #2
 8006a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	3304      	adds	r3, #4
 8006a3c:	4619      	mov	r1, r3
 8006a3e:	4610      	mov	r0, r2
 8006a40:	f000 fb38 	bl	80070b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2201      	movs	r2, #1
 8006a48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2201      	movs	r2, #1
 8006a68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	2201      	movs	r2, #1
 8006a78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2201      	movs	r2, #1
 8006a88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a94:	2300      	movs	r3, #0
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	3708      	adds	r7, #8
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bd80      	pop	{r7, pc}
	...

08006aa0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006aa0:	b580      	push	{r7, lr}
 8006aa2:	b084      	sub	sp, #16
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d104      	bne.n	8006aba <HAL_TIM_IC_Start_IT+0x1a>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006ab6:	b2db      	uxtb	r3, r3
 8006ab8:	e013      	b.n	8006ae2 <HAL_TIM_IC_Start_IT+0x42>
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	2b04      	cmp	r3, #4
 8006abe:	d104      	bne.n	8006aca <HAL_TIM_IC_Start_IT+0x2a>
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006ac6:	b2db      	uxtb	r3, r3
 8006ac8:	e00b      	b.n	8006ae2 <HAL_TIM_IC_Start_IT+0x42>
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	2b08      	cmp	r3, #8
 8006ace:	d104      	bne.n	8006ada <HAL_TIM_IC_Start_IT+0x3a>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006ad6:	b2db      	uxtb	r3, r3
 8006ad8:	e003      	b.n	8006ae2 <HAL_TIM_IC_Start_IT+0x42>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ae0:	b2db      	uxtb	r3, r3
 8006ae2:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d104      	bne.n	8006af4 <HAL_TIM_IC_Start_IT+0x54>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	e013      	b.n	8006b1c <HAL_TIM_IC_Start_IT+0x7c>
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	2b04      	cmp	r3, #4
 8006af8:	d104      	bne.n	8006b04 <HAL_TIM_IC_Start_IT+0x64>
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8006b00:	b2db      	uxtb	r3, r3
 8006b02:	e00b      	b.n	8006b1c <HAL_TIM_IC_Start_IT+0x7c>
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	2b08      	cmp	r3, #8
 8006b08:	d104      	bne.n	8006b14 <HAL_TIM_IC_Start_IT+0x74>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b10:	b2db      	uxtb	r3, r3
 8006b12:	e003      	b.n	8006b1c <HAL_TIM_IC_Start_IT+0x7c>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8006b1a:	b2db      	uxtb	r3, r3
 8006b1c:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8006b1e:	7bfb      	ldrb	r3, [r7, #15]
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d102      	bne.n	8006b2a <HAL_TIM_IC_Start_IT+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006b24:	7bbb      	ldrb	r3, [r7, #14]
 8006b26:	2b01      	cmp	r3, #1
 8006b28:	d001      	beq.n	8006b2e <HAL_TIM_IC_Start_IT+0x8e>
  {
    return HAL_ERROR;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	e0b3      	b.n	8006c96 <HAL_TIM_IC_Start_IT+0x1f6>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d104      	bne.n	8006b3e <HAL_TIM_IC_Start_IT+0x9e>
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2202      	movs	r2, #2
 8006b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006b3c:	e013      	b.n	8006b66 <HAL_TIM_IC_Start_IT+0xc6>
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	2b04      	cmp	r3, #4
 8006b42:	d104      	bne.n	8006b4e <HAL_TIM_IC_Start_IT+0xae>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	2202      	movs	r2, #2
 8006b48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006b4c:	e00b      	b.n	8006b66 <HAL_TIM_IC_Start_IT+0xc6>
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	2b08      	cmp	r3, #8
 8006b52:	d104      	bne.n	8006b5e <HAL_TIM_IC_Start_IT+0xbe>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2202      	movs	r2, #2
 8006b58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006b5c:	e003      	b.n	8006b66 <HAL_TIM_IC_Start_IT+0xc6>
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2202      	movs	r2, #2
 8006b62:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d104      	bne.n	8006b76 <HAL_TIM_IC_Start_IT+0xd6>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2202      	movs	r2, #2
 8006b70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b74:	e013      	b.n	8006b9e <HAL_TIM_IC_Start_IT+0xfe>
 8006b76:	683b      	ldr	r3, [r7, #0]
 8006b78:	2b04      	cmp	r3, #4
 8006b7a:	d104      	bne.n	8006b86 <HAL_TIM_IC_Start_IT+0xe6>
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2202      	movs	r2, #2
 8006b80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006b84:	e00b      	b.n	8006b9e <HAL_TIM_IC_Start_IT+0xfe>
 8006b86:	683b      	ldr	r3, [r7, #0]
 8006b88:	2b08      	cmp	r3, #8
 8006b8a:	d104      	bne.n	8006b96 <HAL_TIM_IC_Start_IT+0xf6>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2202      	movs	r2, #2
 8006b90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b94:	e003      	b.n	8006b9e <HAL_TIM_IC_Start_IT+0xfe>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2202      	movs	r2, #2
 8006b9a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006b9e:	683b      	ldr	r3, [r7, #0]
 8006ba0:	2b0c      	cmp	r3, #12
 8006ba2:	d841      	bhi.n	8006c28 <HAL_TIM_IC_Start_IT+0x188>
 8006ba4:	a201      	add	r2, pc, #4	; (adr r2, 8006bac <HAL_TIM_IC_Start_IT+0x10c>)
 8006ba6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006baa:	bf00      	nop
 8006bac:	08006be1 	.word	0x08006be1
 8006bb0:	08006c29 	.word	0x08006c29
 8006bb4:	08006c29 	.word	0x08006c29
 8006bb8:	08006c29 	.word	0x08006c29
 8006bbc:	08006bf3 	.word	0x08006bf3
 8006bc0:	08006c29 	.word	0x08006c29
 8006bc4:	08006c29 	.word	0x08006c29
 8006bc8:	08006c29 	.word	0x08006c29
 8006bcc:	08006c05 	.word	0x08006c05
 8006bd0:	08006c29 	.word	0x08006c29
 8006bd4:	08006c29 	.word	0x08006c29
 8006bd8:	08006c29 	.word	0x08006c29
 8006bdc:	08006c17 	.word	0x08006c17
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	68da      	ldr	r2, [r3, #12]
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	f042 0202 	orr.w	r2, r2, #2
 8006bee:	60da      	str	r2, [r3, #12]
      break;
 8006bf0:	e01b      	b.n	8006c2a <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	68da      	ldr	r2, [r3, #12]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f042 0204 	orr.w	r2, r2, #4
 8006c00:	60da      	str	r2, [r3, #12]
      break;
 8006c02:	e012      	b.n	8006c2a <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	68da      	ldr	r2, [r3, #12]
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	f042 0208 	orr.w	r2, r2, #8
 8006c12:	60da      	str	r2, [r3, #12]
      break;
 8006c14:	e009      	b.n	8006c2a <HAL_TIM_IC_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	68da      	ldr	r2, [r3, #12]
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f042 0210 	orr.w	r2, r2, #16
 8006c24:	60da      	str	r2, [r3, #12]
      break;
 8006c26:	e000      	b.n	8006c2a <HAL_TIM_IC_Start_IT+0x18a>
    }

    default:
      break;
 8006c28:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	6839      	ldr	r1, [r7, #0]
 8006c32:	4618      	mov	r0, r3
 8006c34:	f000 fbad 	bl	8007392 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a18      	ldr	r2, [pc, #96]	; (8006ca0 <HAL_TIM_IC_Start_IT+0x200>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d00e      	beq.n	8006c60 <HAL_TIM_IC_Start_IT+0x1c0>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c4a:	d009      	beq.n	8006c60 <HAL_TIM_IC_Start_IT+0x1c0>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a14      	ldr	r2, [pc, #80]	; (8006ca4 <HAL_TIM_IC_Start_IT+0x204>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d004      	beq.n	8006c60 <HAL_TIM_IC_Start_IT+0x1c0>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a13      	ldr	r2, [pc, #76]	; (8006ca8 <HAL_TIM_IC_Start_IT+0x208>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d111      	bne.n	8006c84 <HAL_TIM_IC_Start_IT+0x1e4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	689b      	ldr	r3, [r3, #8]
 8006c66:	f003 0307 	and.w	r3, r3, #7
 8006c6a:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c6c:	68bb      	ldr	r3, [r7, #8]
 8006c6e:	2b06      	cmp	r3, #6
 8006c70:	d010      	beq.n	8006c94 <HAL_TIM_IC_Start_IT+0x1f4>
    {
      __HAL_TIM_ENABLE(htim);
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	681a      	ldr	r2, [r3, #0]
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f042 0201 	orr.w	r2, r2, #1
 8006c80:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c82:	e007      	b.n	8006c94 <HAL_TIM_IC_Start_IT+0x1f4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	681a      	ldr	r2, [r3, #0]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f042 0201 	orr.w	r2, r2, #1
 8006c92:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006c94:	2300      	movs	r3, #0
}
 8006c96:	4618      	mov	r0, r3
 8006c98:	3710      	adds	r7, #16
 8006c9a:	46bd      	mov	sp, r7
 8006c9c:	bd80      	pop	{r7, pc}
 8006c9e:	bf00      	nop
 8006ca0:	40012c00 	.word	0x40012c00
 8006ca4:	40000400 	.word	0x40000400
 8006ca8:	40000800 	.word	0x40000800

08006cac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b082      	sub	sp, #8
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	691b      	ldr	r3, [r3, #16]
 8006cba:	f003 0302 	and.w	r3, r3, #2
 8006cbe:	2b02      	cmp	r3, #2
 8006cc0:	d122      	bne.n	8006d08 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	68db      	ldr	r3, [r3, #12]
 8006cc8:	f003 0302 	and.w	r3, r3, #2
 8006ccc:	2b02      	cmp	r3, #2
 8006cce:	d11b      	bne.n	8006d08 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	f06f 0202 	mvn.w	r2, #2
 8006cd8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2201      	movs	r2, #1
 8006cde:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	699b      	ldr	r3, [r3, #24]
 8006ce6:	f003 0303 	and.w	r3, r3, #3
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d003      	beq.n	8006cf6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f7fa fdae 	bl	8001850 <HAL_TIM_IC_CaptureCallback>
 8006cf4:	e005      	b.n	8006d02 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cf6:	6878      	ldr	r0, [r7, #4]
 8006cf8:	f000 f9c1 	bl	800707e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f000 f9c7 	bl	8007090 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	691b      	ldr	r3, [r3, #16]
 8006d0e:	f003 0304 	and.w	r3, r3, #4
 8006d12:	2b04      	cmp	r3, #4
 8006d14:	d122      	bne.n	8006d5c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	68db      	ldr	r3, [r3, #12]
 8006d1c:	f003 0304 	and.w	r3, r3, #4
 8006d20:	2b04      	cmp	r3, #4
 8006d22:	d11b      	bne.n	8006d5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f06f 0204 	mvn.w	r2, #4
 8006d2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2202      	movs	r2, #2
 8006d32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	699b      	ldr	r3, [r3, #24]
 8006d3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d003      	beq.n	8006d4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f7fa fd84 	bl	8001850 <HAL_TIM_IC_CaptureCallback>
 8006d48:	e005      	b.n	8006d56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 f997 	bl	800707e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 f99d 	bl	8007090 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2200      	movs	r2, #0
 8006d5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	691b      	ldr	r3, [r3, #16]
 8006d62:	f003 0308 	and.w	r3, r3, #8
 8006d66:	2b08      	cmp	r3, #8
 8006d68:	d122      	bne.n	8006db0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	68db      	ldr	r3, [r3, #12]
 8006d70:	f003 0308 	and.w	r3, r3, #8
 8006d74:	2b08      	cmp	r3, #8
 8006d76:	d11b      	bne.n	8006db0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f06f 0208 	mvn.w	r2, #8
 8006d80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2204      	movs	r2, #4
 8006d86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	69db      	ldr	r3, [r3, #28]
 8006d8e:	f003 0303 	and.w	r3, r3, #3
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d003      	beq.n	8006d9e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f7fa fd5a 	bl	8001850 <HAL_TIM_IC_CaptureCallback>
 8006d9c:	e005      	b.n	8006daa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d9e:	6878      	ldr	r0, [r7, #4]
 8006da0:	f000 f96d 	bl	800707e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f000 f973 	bl	8007090 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2200      	movs	r2, #0
 8006dae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	691b      	ldr	r3, [r3, #16]
 8006db6:	f003 0310 	and.w	r3, r3, #16
 8006dba:	2b10      	cmp	r3, #16
 8006dbc:	d122      	bne.n	8006e04 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	68db      	ldr	r3, [r3, #12]
 8006dc4:	f003 0310 	and.w	r3, r3, #16
 8006dc8:	2b10      	cmp	r3, #16
 8006dca:	d11b      	bne.n	8006e04 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f06f 0210 	mvn.w	r2, #16
 8006dd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2208      	movs	r2, #8
 8006dda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	69db      	ldr	r3, [r3, #28]
 8006de2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d003      	beq.n	8006df2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f7fa fd30 	bl	8001850 <HAL_TIM_IC_CaptureCallback>
 8006df0:	e005      	b.n	8006dfe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f000 f943 	bl	800707e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f000 f949 	bl	8007090 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2200      	movs	r2, #0
 8006e02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	691b      	ldr	r3, [r3, #16]
 8006e0a:	f003 0301 	and.w	r3, r3, #1
 8006e0e:	2b01      	cmp	r3, #1
 8006e10:	d10e      	bne.n	8006e30 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	68db      	ldr	r3, [r3, #12]
 8006e18:	f003 0301 	and.w	r3, r3, #1
 8006e1c:	2b01      	cmp	r3, #1
 8006e1e:	d107      	bne.n	8006e30 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	f06f 0201 	mvn.w	r2, #1
 8006e28:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	f000 f91e 	bl	800706c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	691b      	ldr	r3, [r3, #16]
 8006e36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e3a:	2b80      	cmp	r3, #128	; 0x80
 8006e3c:	d10e      	bne.n	8006e5c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	68db      	ldr	r3, [r3, #12]
 8006e44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006e48:	2b80      	cmp	r3, #128	; 0x80
 8006e4a:	d107      	bne.n	8006e5c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006e54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f000 fb27 	bl	80074aa <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	691b      	ldr	r3, [r3, #16]
 8006e62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e66:	2b40      	cmp	r3, #64	; 0x40
 8006e68:	d10e      	bne.n	8006e88 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	68db      	ldr	r3, [r3, #12]
 8006e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006e74:	2b40      	cmp	r3, #64	; 0x40
 8006e76:	d107      	bne.n	8006e88 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006e80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f000 f90d 	bl	80070a2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	691b      	ldr	r3, [r3, #16]
 8006e8e:	f003 0320 	and.w	r3, r3, #32
 8006e92:	2b20      	cmp	r3, #32
 8006e94:	d10e      	bne.n	8006eb4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	68db      	ldr	r3, [r3, #12]
 8006e9c:	f003 0320 	and.w	r3, r3, #32
 8006ea0:	2b20      	cmp	r3, #32
 8006ea2:	d107      	bne.n	8006eb4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f06f 0220 	mvn.w	r2, #32
 8006eac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f000 faf2 	bl	8007498 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006eb4:	bf00      	nop
 8006eb6:	3708      	adds	r7, #8
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}

08006ebc <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006ebc:	b580      	push	{r7, lr}
 8006ebe:	b084      	sub	sp, #16
 8006ec0:	af00      	add	r7, sp, #0
 8006ec2:	60f8      	str	r0, [r7, #12]
 8006ec4:	60b9      	str	r1, [r7, #8]
 8006ec6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ec8:	68fb      	ldr	r3, [r7, #12]
 8006eca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ece:	2b01      	cmp	r3, #1
 8006ed0:	d101      	bne.n	8006ed6 <HAL_TIM_IC_ConfigChannel+0x1a>
 8006ed2:	2302      	movs	r3, #2
 8006ed4:	e082      	b.n	8006fdc <HAL_TIM_IC_ConfigChannel+0x120>
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	2201      	movs	r2, #1
 8006eda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d11b      	bne.n	8006f1c <HAL_TIM_IC_ConfigChannel+0x60>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	6818      	ldr	r0, [r3, #0]
 8006ee8:	68bb      	ldr	r3, [r7, #8]
 8006eea:	6819      	ldr	r1, [r3, #0]
 8006eec:	68bb      	ldr	r3, [r7, #8]
 8006eee:	685a      	ldr	r2, [r3, #4]
 8006ef0:	68bb      	ldr	r3, [r7, #8]
 8006ef2:	68db      	ldr	r3, [r3, #12]
 8006ef4:	f000 f940 	bl	8007178 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	699a      	ldr	r2, [r3, #24]
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	f022 020c 	bic.w	r2, r2, #12
 8006f06:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	6999      	ldr	r1, [r3, #24]
 8006f0e:	68bb      	ldr	r3, [r7, #8]
 8006f10:	689a      	ldr	r2, [r3, #8]
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	430a      	orrs	r2, r1
 8006f18:	619a      	str	r2, [r3, #24]
 8006f1a:	e05a      	b.n	8006fd2 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	2b04      	cmp	r3, #4
 8006f20:	d11c      	bne.n	8006f5c <HAL_TIM_IC_ConfigChannel+0xa0>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	6818      	ldr	r0, [r3, #0]
 8006f26:	68bb      	ldr	r3, [r7, #8]
 8006f28:	6819      	ldr	r1, [r3, #0]
 8006f2a:	68bb      	ldr	r3, [r7, #8]
 8006f2c:	685a      	ldr	r2, [r3, #4]
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	68db      	ldr	r3, [r3, #12]
 8006f32:	f000 f97b 	bl	800722c <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	699a      	ldr	r2, [r3, #24]
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006f44:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	6999      	ldr	r1, [r3, #24]
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	689b      	ldr	r3, [r3, #8]
 8006f50:	021a      	lsls	r2, r3, #8
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	430a      	orrs	r2, r1
 8006f58:	619a      	str	r2, [r3, #24]
 8006f5a:	e03a      	b.n	8006fd2 <HAL_TIM_IC_ConfigChannel+0x116>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2b08      	cmp	r3, #8
 8006f60:	d11b      	bne.n	8006f9a <HAL_TIM_IC_ConfigChannel+0xde>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	6818      	ldr	r0, [r3, #0]
 8006f66:	68bb      	ldr	r3, [r7, #8]
 8006f68:	6819      	ldr	r1, [r3, #0]
 8006f6a:	68bb      	ldr	r3, [r7, #8]
 8006f6c:	685a      	ldr	r2, [r3, #4]
 8006f6e:	68bb      	ldr	r3, [r7, #8]
 8006f70:	68db      	ldr	r3, [r3, #12]
 8006f72:	f000 f997 	bl	80072a4 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	69da      	ldr	r2, [r3, #28]
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f022 020c 	bic.w	r2, r2, #12
 8006f84:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	69d9      	ldr	r1, [r3, #28]
 8006f8c:	68bb      	ldr	r3, [r7, #8]
 8006f8e:	689a      	ldr	r2, [r3, #8]
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	430a      	orrs	r2, r1
 8006f96:	61da      	str	r2, [r3, #28]
 8006f98:	e01b      	b.n	8006fd2 <HAL_TIM_IC_ConfigChannel+0x116>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	6818      	ldr	r0, [r3, #0]
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	6819      	ldr	r1, [r3, #0]
 8006fa2:	68bb      	ldr	r3, [r7, #8]
 8006fa4:	685a      	ldr	r2, [r3, #4]
 8006fa6:	68bb      	ldr	r3, [r7, #8]
 8006fa8:	68db      	ldr	r3, [r3, #12]
 8006faa:	f000 f9b6 	bl	800731a <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	69da      	ldr	r2, [r3, #28]
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006fbc:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	69d9      	ldr	r1, [r3, #28]
 8006fc4:	68bb      	ldr	r3, [r7, #8]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	021a      	lsls	r2, r3, #8
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	430a      	orrs	r2, r1
 8006fd0:	61da      	str	r2, [r3, #28]
  }

  __HAL_UNLOCK(htim);
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fda:	2300      	movs	r3, #0
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3710      	adds	r7, #16
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd80      	pop	{r7, pc}

08006fe4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fe4:	b480      	push	{r7}
 8006fe6:	b085      	sub	sp, #20
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
 8006fec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006fee:	2300      	movs	r3, #0
 8006ff0:	60fb      	str	r3, [r7, #12]
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	2b0c      	cmp	r3, #12
 8006ff6:	d831      	bhi.n	800705c <HAL_TIM_ReadCapturedValue+0x78>
 8006ff8:	a201      	add	r2, pc, #4	; (adr r2, 8007000 <HAL_TIM_ReadCapturedValue+0x1c>)
 8006ffa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ffe:	bf00      	nop
 8007000:	08007035 	.word	0x08007035
 8007004:	0800705d 	.word	0x0800705d
 8007008:	0800705d 	.word	0x0800705d
 800700c:	0800705d 	.word	0x0800705d
 8007010:	0800703f 	.word	0x0800703f
 8007014:	0800705d 	.word	0x0800705d
 8007018:	0800705d 	.word	0x0800705d
 800701c:	0800705d 	.word	0x0800705d
 8007020:	08007049 	.word	0x08007049
 8007024:	0800705d 	.word	0x0800705d
 8007028:	0800705d 	.word	0x0800705d
 800702c:	0800705d 	.word	0x0800705d
 8007030:	08007053 	.word	0x08007053
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800703a:	60fb      	str	r3, [r7, #12]

      break;
 800703c:	e00f      	b.n	800705e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007044:	60fb      	str	r3, [r7, #12]

      break;
 8007046:	e00a      	b.n	800705e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800704e:	60fb      	str	r3, [r7, #12]

      break;
 8007050:	e005      	b.n	800705e <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007058:	60fb      	str	r3, [r7, #12]

      break;
 800705a:	e000      	b.n	800705e <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 800705c:	bf00      	nop
  }

  return tmpreg;
 800705e:	68fb      	ldr	r3, [r7, #12]
}
 8007060:	4618      	mov	r0, r3
 8007062:	3714      	adds	r7, #20
 8007064:	46bd      	mov	sp, r7
 8007066:	bc80      	pop	{r7}
 8007068:	4770      	bx	lr
 800706a:	bf00      	nop

0800706c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800706c:	b480      	push	{r7}
 800706e:	b083      	sub	sp, #12
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007074:	bf00      	nop
 8007076:	370c      	adds	r7, #12
 8007078:	46bd      	mov	sp, r7
 800707a:	bc80      	pop	{r7}
 800707c:	4770      	bx	lr

0800707e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800707e:	b480      	push	{r7}
 8007080:	b083      	sub	sp, #12
 8007082:	af00      	add	r7, sp, #0
 8007084:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007086:	bf00      	nop
 8007088:	370c      	adds	r7, #12
 800708a:	46bd      	mov	sp, r7
 800708c:	bc80      	pop	{r7}
 800708e:	4770      	bx	lr

08007090 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007090:	b480      	push	{r7}
 8007092:	b083      	sub	sp, #12
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007098:	bf00      	nop
 800709a:	370c      	adds	r7, #12
 800709c:	46bd      	mov	sp, r7
 800709e:	bc80      	pop	{r7}
 80070a0:	4770      	bx	lr

080070a2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80070a2:	b480      	push	{r7}
 80070a4:	b083      	sub	sp, #12
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80070aa:	bf00      	nop
 80070ac:	370c      	adds	r7, #12
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bc80      	pop	{r7}
 80070b2:	4770      	bx	lr

080070b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b085      	sub	sp, #20
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
 80070bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	4a29      	ldr	r2, [pc, #164]	; (800716c <TIM_Base_SetConfig+0xb8>)
 80070c8:	4293      	cmp	r3, r2
 80070ca:	d00b      	beq.n	80070e4 <TIM_Base_SetConfig+0x30>
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80070d2:	d007      	beq.n	80070e4 <TIM_Base_SetConfig+0x30>
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	4a26      	ldr	r2, [pc, #152]	; (8007170 <TIM_Base_SetConfig+0xbc>)
 80070d8:	4293      	cmp	r3, r2
 80070da:	d003      	beq.n	80070e4 <TIM_Base_SetConfig+0x30>
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	4a25      	ldr	r2, [pc, #148]	; (8007174 <TIM_Base_SetConfig+0xc0>)
 80070e0:	4293      	cmp	r3, r2
 80070e2:	d108      	bne.n	80070f6 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80070ec:	683b      	ldr	r3, [r7, #0]
 80070ee:	685b      	ldr	r3, [r3, #4]
 80070f0:	68fa      	ldr	r2, [r7, #12]
 80070f2:	4313      	orrs	r3, r2
 80070f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	4a1c      	ldr	r2, [pc, #112]	; (800716c <TIM_Base_SetConfig+0xb8>)
 80070fa:	4293      	cmp	r3, r2
 80070fc:	d00b      	beq.n	8007116 <TIM_Base_SetConfig+0x62>
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007104:	d007      	beq.n	8007116 <TIM_Base_SetConfig+0x62>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	4a19      	ldr	r2, [pc, #100]	; (8007170 <TIM_Base_SetConfig+0xbc>)
 800710a:	4293      	cmp	r3, r2
 800710c:	d003      	beq.n	8007116 <TIM_Base_SetConfig+0x62>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	4a18      	ldr	r2, [pc, #96]	; (8007174 <TIM_Base_SetConfig+0xc0>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d108      	bne.n	8007128 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800711c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800711e:	683b      	ldr	r3, [r7, #0]
 8007120:	68db      	ldr	r3, [r3, #12]
 8007122:	68fa      	ldr	r2, [r7, #12]
 8007124:	4313      	orrs	r3, r2
 8007126:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800712e:	683b      	ldr	r3, [r7, #0]
 8007130:	695b      	ldr	r3, [r3, #20]
 8007132:	4313      	orrs	r3, r2
 8007134:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	68fa      	ldr	r2, [r7, #12]
 800713a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	689a      	ldr	r2, [r3, #8]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	4a07      	ldr	r2, [pc, #28]	; (800716c <TIM_Base_SetConfig+0xb8>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d103      	bne.n	800715c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	691a      	ldr	r2, [r3, #16]
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2201      	movs	r2, #1
 8007160:	615a      	str	r2, [r3, #20]
}
 8007162:	bf00      	nop
 8007164:	3714      	adds	r7, #20
 8007166:	46bd      	mov	sp, r7
 8007168:	bc80      	pop	{r7}
 800716a:	4770      	bx	lr
 800716c:	40012c00 	.word	0x40012c00
 8007170:	40000400 	.word	0x40000400
 8007174:	40000800 	.word	0x40000800

08007178 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007178:	b480      	push	{r7}
 800717a:	b087      	sub	sp, #28
 800717c:	af00      	add	r7, sp, #0
 800717e:	60f8      	str	r0, [r7, #12]
 8007180:	60b9      	str	r1, [r7, #8]
 8007182:	607a      	str	r2, [r7, #4]
 8007184:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	6a1b      	ldr	r3, [r3, #32]
 800718a:	f023 0201 	bic.w	r2, r3, #1
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	699b      	ldr	r3, [r3, #24]
 8007196:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	6a1b      	ldr	r3, [r3, #32]
 800719c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	4a1f      	ldr	r2, [pc, #124]	; (8007220 <TIM_TI1_SetConfig+0xa8>)
 80071a2:	4293      	cmp	r3, r2
 80071a4:	d00b      	beq.n	80071be <TIM_TI1_SetConfig+0x46>
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071ac:	d007      	beq.n	80071be <TIM_TI1_SetConfig+0x46>
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	4a1c      	ldr	r2, [pc, #112]	; (8007224 <TIM_TI1_SetConfig+0xac>)
 80071b2:	4293      	cmp	r3, r2
 80071b4:	d003      	beq.n	80071be <TIM_TI1_SetConfig+0x46>
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	4a1b      	ldr	r2, [pc, #108]	; (8007228 <TIM_TI1_SetConfig+0xb0>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d101      	bne.n	80071c2 <TIM_TI1_SetConfig+0x4a>
 80071be:	2301      	movs	r3, #1
 80071c0:	e000      	b.n	80071c4 <TIM_TI1_SetConfig+0x4c>
 80071c2:	2300      	movs	r3, #0
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d008      	beq.n	80071da <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	f023 0303 	bic.w	r3, r3, #3
 80071ce:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80071d0:	697a      	ldr	r2, [r7, #20]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	4313      	orrs	r3, r2
 80071d6:	617b      	str	r3, [r7, #20]
 80071d8:	e003      	b.n	80071e2 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	f043 0301 	orr.w	r3, r3, #1
 80071e0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80071e8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	011b      	lsls	r3, r3, #4
 80071ee:	b2db      	uxtb	r3, r3
 80071f0:	697a      	ldr	r2, [r7, #20]
 80071f2:	4313      	orrs	r3, r2
 80071f4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80071f6:	693b      	ldr	r3, [r7, #16]
 80071f8:	f023 030a 	bic.w	r3, r3, #10
 80071fc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80071fe:	68bb      	ldr	r3, [r7, #8]
 8007200:	f003 030a 	and.w	r3, r3, #10
 8007204:	693a      	ldr	r2, [r7, #16]
 8007206:	4313      	orrs	r3, r2
 8007208:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	697a      	ldr	r2, [r7, #20]
 800720e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	693a      	ldr	r2, [r7, #16]
 8007214:	621a      	str	r2, [r3, #32]
}
 8007216:	bf00      	nop
 8007218:	371c      	adds	r7, #28
 800721a:	46bd      	mov	sp, r7
 800721c:	bc80      	pop	{r7}
 800721e:	4770      	bx	lr
 8007220:	40012c00 	.word	0x40012c00
 8007224:	40000400 	.word	0x40000400
 8007228:	40000800 	.word	0x40000800

0800722c <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800722c:	b480      	push	{r7}
 800722e:	b087      	sub	sp, #28
 8007230:	af00      	add	r7, sp, #0
 8007232:	60f8      	str	r0, [r7, #12]
 8007234:	60b9      	str	r1, [r7, #8]
 8007236:	607a      	str	r2, [r7, #4]
 8007238:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6a1b      	ldr	r3, [r3, #32]
 800723e:	f023 0210 	bic.w	r2, r3, #16
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	699b      	ldr	r3, [r3, #24]
 800724a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	6a1b      	ldr	r3, [r3, #32]
 8007250:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007258:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	021b      	lsls	r3, r3, #8
 800725e:	697a      	ldr	r2, [r7, #20]
 8007260:	4313      	orrs	r3, r2
 8007262:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800726a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	031b      	lsls	r3, r3, #12
 8007270:	b29b      	uxth	r3, r3
 8007272:	697a      	ldr	r2, [r7, #20]
 8007274:	4313      	orrs	r3, r2
 8007276:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800727e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007280:	68bb      	ldr	r3, [r7, #8]
 8007282:	011b      	lsls	r3, r3, #4
 8007284:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007288:	693a      	ldr	r2, [r7, #16]
 800728a:	4313      	orrs	r3, r2
 800728c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	697a      	ldr	r2, [r7, #20]
 8007292:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	693a      	ldr	r2, [r7, #16]
 8007298:	621a      	str	r2, [r3, #32]
}
 800729a:	bf00      	nop
 800729c:	371c      	adds	r7, #28
 800729e:	46bd      	mov	sp, r7
 80072a0:	bc80      	pop	{r7}
 80072a2:	4770      	bx	lr

080072a4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80072a4:	b480      	push	{r7}
 80072a6:	b087      	sub	sp, #28
 80072a8:	af00      	add	r7, sp, #0
 80072aa:	60f8      	str	r0, [r7, #12]
 80072ac:	60b9      	str	r1, [r7, #8]
 80072ae:	607a      	str	r2, [r7, #4]
 80072b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	6a1b      	ldr	r3, [r3, #32]
 80072b6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	69db      	ldr	r3, [r3, #28]
 80072c2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	6a1b      	ldr	r3, [r3, #32]
 80072c8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80072ca:	697b      	ldr	r3, [r7, #20]
 80072cc:	f023 0303 	bic.w	r3, r3, #3
 80072d0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80072d2:	697a      	ldr	r2, [r7, #20]
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	4313      	orrs	r3, r2
 80072d8:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80072da:	697b      	ldr	r3, [r7, #20]
 80072dc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80072e0:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80072e2:	683b      	ldr	r3, [r7, #0]
 80072e4:	011b      	lsls	r3, r3, #4
 80072e6:	b2db      	uxtb	r3, r3
 80072e8:	697a      	ldr	r2, [r7, #20]
 80072ea:	4313      	orrs	r3, r2
 80072ec:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 80072ee:	693b      	ldr	r3, [r7, #16]
 80072f0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80072f4:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 80072f6:	68bb      	ldr	r3, [r7, #8]
 80072f8:	021b      	lsls	r3, r3, #8
 80072fa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80072fe:	693a      	ldr	r2, [r7, #16]
 8007300:	4313      	orrs	r3, r2
 8007302:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	697a      	ldr	r2, [r7, #20]
 8007308:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	693a      	ldr	r2, [r7, #16]
 800730e:	621a      	str	r2, [r3, #32]
}
 8007310:	bf00      	nop
 8007312:	371c      	adds	r7, #28
 8007314:	46bd      	mov	sp, r7
 8007316:	bc80      	pop	{r7}
 8007318:	4770      	bx	lr

0800731a <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800731a:	b480      	push	{r7}
 800731c:	b087      	sub	sp, #28
 800731e:	af00      	add	r7, sp, #0
 8007320:	60f8      	str	r0, [r7, #12]
 8007322:	60b9      	str	r1, [r7, #8]
 8007324:	607a      	str	r2, [r7, #4]
 8007326:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	6a1b      	ldr	r3, [r3, #32]
 800732c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	69db      	ldr	r3, [r3, #28]
 8007338:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	6a1b      	ldr	r3, [r3, #32]
 800733e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007346:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	021b      	lsls	r3, r3, #8
 800734c:	697a      	ldr	r2, [r7, #20]
 800734e:	4313      	orrs	r3, r2
 8007350:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007352:	697b      	ldr	r3, [r7, #20]
 8007354:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007358:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	031b      	lsls	r3, r3, #12
 800735e:	b29b      	uxth	r3, r3
 8007360:	697a      	ldr	r2, [r7, #20]
 8007362:	4313      	orrs	r3, r2
 8007364:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800736c:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	031b      	lsls	r3, r3, #12
 8007372:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007376:	693a      	ldr	r2, [r7, #16]
 8007378:	4313      	orrs	r3, r2
 800737a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	697a      	ldr	r2, [r7, #20]
 8007380:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	693a      	ldr	r2, [r7, #16]
 8007386:	621a      	str	r2, [r3, #32]
}
 8007388:	bf00      	nop
 800738a:	371c      	adds	r7, #28
 800738c:	46bd      	mov	sp, r7
 800738e:	bc80      	pop	{r7}
 8007390:	4770      	bx	lr

08007392 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007392:	b480      	push	{r7}
 8007394:	b087      	sub	sp, #28
 8007396:	af00      	add	r7, sp, #0
 8007398:	60f8      	str	r0, [r7, #12]
 800739a:	60b9      	str	r1, [r7, #8]
 800739c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	f003 031f 	and.w	r3, r3, #31
 80073a4:	2201      	movs	r2, #1
 80073a6:	fa02 f303 	lsl.w	r3, r2, r3
 80073aa:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	6a1a      	ldr	r2, [r3, #32]
 80073b0:	697b      	ldr	r3, [r7, #20]
 80073b2:	43db      	mvns	r3, r3
 80073b4:	401a      	ands	r2, r3
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	6a1a      	ldr	r2, [r3, #32]
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	f003 031f 	and.w	r3, r3, #31
 80073c4:	6879      	ldr	r1, [r7, #4]
 80073c6:	fa01 f303 	lsl.w	r3, r1, r3
 80073ca:	431a      	orrs	r2, r3
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	621a      	str	r2, [r3, #32]
}
 80073d0:	bf00      	nop
 80073d2:	371c      	adds	r7, #28
 80073d4:	46bd      	mov	sp, r7
 80073d6:	bc80      	pop	{r7}
 80073d8:	4770      	bx	lr
	...

080073dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80073dc:	b480      	push	{r7}
 80073de:	b085      	sub	sp, #20
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
 80073e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073ec:	2b01      	cmp	r3, #1
 80073ee:	d101      	bne.n	80073f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80073f0:	2302      	movs	r3, #2
 80073f2:	e046      	b.n	8007482 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2201      	movs	r2, #1
 80073f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2202      	movs	r2, #2
 8007400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	685b      	ldr	r3, [r3, #4]
 800740a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	689b      	ldr	r3, [r3, #8]
 8007412:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800741a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	68fa      	ldr	r2, [r7, #12]
 8007422:	4313      	orrs	r3, r2
 8007424:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	68fa      	ldr	r2, [r7, #12]
 800742c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a16      	ldr	r2, [pc, #88]	; (800748c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8007434:	4293      	cmp	r3, r2
 8007436:	d00e      	beq.n	8007456 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007440:	d009      	beq.n	8007456 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4a12      	ldr	r2, [pc, #72]	; (8007490 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d004      	beq.n	8007456 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a10      	ldr	r2, [pc, #64]	; (8007494 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d10c      	bne.n	8007470 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800745c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800745e:	683b      	ldr	r3, [r7, #0]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	68ba      	ldr	r2, [r7, #8]
 8007464:	4313      	orrs	r3, r2
 8007466:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	68ba      	ldr	r2, [r7, #8]
 800746e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2201      	movs	r2, #1
 8007474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2200      	movs	r2, #0
 800747c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007480:	2300      	movs	r3, #0
}
 8007482:	4618      	mov	r0, r3
 8007484:	3714      	adds	r7, #20
 8007486:	46bd      	mov	sp, r7
 8007488:	bc80      	pop	{r7}
 800748a:	4770      	bx	lr
 800748c:	40012c00 	.word	0x40012c00
 8007490:	40000400 	.word	0x40000400
 8007494:	40000800 	.word	0x40000800

08007498 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007498:	b480      	push	{r7}
 800749a:	b083      	sub	sp, #12
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80074a0:	bf00      	nop
 80074a2:	370c      	adds	r7, #12
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bc80      	pop	{r7}
 80074a8:	4770      	bx	lr

080074aa <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80074aa:	b480      	push	{r7}
 80074ac:	b083      	sub	sp, #12
 80074ae:	af00      	add	r7, sp, #0
 80074b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80074b2:	bf00      	nop
 80074b4:	370c      	adds	r7, #12
 80074b6:	46bd      	mov	sp, r7
 80074b8:	bc80      	pop	{r7}
 80074ba:	4770      	bx	lr

080074bc <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 80074bc:	b084      	sub	sp, #16
 80074be:	b480      	push	{r7}
 80074c0:	b083      	sub	sp, #12
 80074c2:	af00      	add	r7, sp, #0
 80074c4:	6078      	str	r0, [r7, #4]
 80074c6:	f107 0014 	add.w	r0, r7, #20
 80074ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80074ce:	2300      	movs	r3, #0
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	370c      	adds	r7, #12
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bc80      	pop	{r7}
 80074d8:	b004      	add	sp, #16
 80074da:	4770      	bx	lr

080074dc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80074dc:	b480      	push	{r7}
 80074de:	b085      	sub	sp, #20
 80074e0:	af00      	add	r7, sp, #0
 80074e2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2200      	movs	r2, #0
 80074e8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80074ec:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80074f0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	b29a      	uxth	r2, r3
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80074fc:	2300      	movs	r3, #0
}
 80074fe:	4618      	mov	r0, r3
 8007500:	3714      	adds	r7, #20
 8007502:	46bd      	mov	sp, r7
 8007504:	bc80      	pop	{r7}
 8007506:	4770      	bx	lr

08007508 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8007508:	b480      	push	{r7}
 800750a:	b085      	sub	sp, #20
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8007510:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8007514:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800751c:	b29a      	uxth	r2, r3
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	b29b      	uxth	r3, r3
 8007522:	43db      	mvns	r3, r3
 8007524:	b29b      	uxth	r3, r3
 8007526:	4013      	ands	r3, r2
 8007528:	b29a      	uxth	r2, r3
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007530:	2300      	movs	r3, #0
}
 8007532:	4618      	mov	r0, r3
 8007534:	3714      	adds	r7, #20
 8007536:	46bd      	mov	sp, r7
 8007538:	bc80      	pop	{r7}
 800753a:	4770      	bx	lr

0800753c <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800753c:	b480      	push	{r7}
 800753e:	b083      	sub	sp, #12
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
 8007544:	460b      	mov	r3, r1
 8007546:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007548:	2300      	movs	r3, #0
}
 800754a:	4618      	mov	r0, r3
 800754c:	370c      	adds	r7, #12
 800754e:	46bd      	mov	sp, r7
 8007550:	bc80      	pop	{r7}
 8007552:	4770      	bx	lr

08007554 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8007554:	b084      	sub	sp, #16
 8007556:	b480      	push	{r7}
 8007558:	b083      	sub	sp, #12
 800755a:	af00      	add	r7, sp, #0
 800755c:	6078      	str	r0, [r7, #4]
 800755e:	f107 0014 	add.w	r0, r7, #20
 8007562:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2201      	movs	r2, #1
 800756a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2200      	movs	r2, #0
 8007572:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	2200      	movs	r2, #0
 800757a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2200      	movs	r2, #0
 8007582:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8007586:	2300      	movs	r3, #0
}
 8007588:	4618      	mov	r0, r3
 800758a:	370c      	adds	r7, #12
 800758c:	46bd      	mov	sp, r7
 800758e:	bc80      	pop	{r7}
 8007590:	b004      	add	sp, #16
 8007592:	4770      	bx	lr

08007594 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007594:	b480      	push	{r7}
 8007596:	b09b      	sub	sp, #108	; 0x6c
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
 800759c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800759e:	2300      	movs	r3, #0
 80075a0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80075a4:	687a      	ldr	r2, [r7, #4]
 80075a6:	683b      	ldr	r3, [r7, #0]
 80075a8:	781b      	ldrb	r3, [r3, #0]
 80075aa:	009b      	lsls	r3, r3, #2
 80075ac:	4413      	add	r3, r2
 80075ae:	881b      	ldrh	r3, [r3, #0]
 80075b0:	b29b      	uxth	r3, r3
 80075b2:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80075b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075ba:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	78db      	ldrb	r3, [r3, #3]
 80075c2:	2b03      	cmp	r3, #3
 80075c4:	d81f      	bhi.n	8007606 <USB_ActivateEndpoint+0x72>
 80075c6:	a201      	add	r2, pc, #4	; (adr r2, 80075cc <USB_ActivateEndpoint+0x38>)
 80075c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075cc:	080075dd 	.word	0x080075dd
 80075d0:	080075f9 	.word	0x080075f9
 80075d4:	0800760f 	.word	0x0800760f
 80075d8:	080075eb 	.word	0x080075eb
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80075dc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80075e0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80075e4:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80075e8:	e012      	b.n	8007610 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80075ea:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80075ee:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80075f2:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80075f6:	e00b      	b.n	8007610 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80075f8:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80075fc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007600:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8007604:	e004      	b.n	8007610 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 8007606:	2301      	movs	r3, #1
 8007608:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 800760c:	e000      	b.n	8007610 <USB_ActivateEndpoint+0x7c>
      break;
 800760e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8007610:	687a      	ldr	r2, [r7, #4]
 8007612:	683b      	ldr	r3, [r7, #0]
 8007614:	781b      	ldrb	r3, [r3, #0]
 8007616:	009b      	lsls	r3, r3, #2
 8007618:	441a      	add	r2, r3
 800761a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800761e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007622:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007626:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800762a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800762e:	b29b      	uxth	r3, r3
 8007630:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8007632:	687a      	ldr	r2, [r7, #4]
 8007634:	683b      	ldr	r3, [r7, #0]
 8007636:	781b      	ldrb	r3, [r3, #0]
 8007638:	009b      	lsls	r3, r3, #2
 800763a:	4413      	add	r3, r2
 800763c:	881b      	ldrh	r3, [r3, #0]
 800763e:	b29b      	uxth	r3, r3
 8007640:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007644:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007648:	b29a      	uxth	r2, r3
 800764a:	683b      	ldr	r3, [r7, #0]
 800764c:	781b      	ldrb	r3, [r3, #0]
 800764e:	b29b      	uxth	r3, r3
 8007650:	4313      	orrs	r3, r2
 8007652:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8007656:	687a      	ldr	r2, [r7, #4]
 8007658:	683b      	ldr	r3, [r7, #0]
 800765a:	781b      	ldrb	r3, [r3, #0]
 800765c:	009b      	lsls	r3, r3, #2
 800765e:	441a      	add	r2, r3
 8007660:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8007664:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007668:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800766c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007670:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007674:	b29b      	uxth	r3, r3
 8007676:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8007678:	683b      	ldr	r3, [r7, #0]
 800767a:	7b1b      	ldrb	r3, [r3, #12]
 800767c:	2b00      	cmp	r3, #0
 800767e:	f040 8149 	bne.w	8007914 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	785b      	ldrb	r3, [r3, #1]
 8007686:	2b00      	cmp	r3, #0
 8007688:	f000 8084 	beq.w	8007794 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	617b      	str	r3, [r7, #20]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007696:	b29b      	uxth	r3, r3
 8007698:	461a      	mov	r2, r3
 800769a:	697b      	ldr	r3, [r7, #20]
 800769c:	4413      	add	r3, r2
 800769e:	617b      	str	r3, [r7, #20]
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	781b      	ldrb	r3, [r3, #0]
 80076a4:	011a      	lsls	r2, r3, #4
 80076a6:	697b      	ldr	r3, [r7, #20]
 80076a8:	4413      	add	r3, r2
 80076aa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80076ae:	613b      	str	r3, [r7, #16]
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	88db      	ldrh	r3, [r3, #6]
 80076b4:	085b      	lsrs	r3, r3, #1
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	005b      	lsls	r3, r3, #1
 80076ba:	b29a      	uxth	r2, r3
 80076bc:	693b      	ldr	r3, [r7, #16]
 80076be:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80076c0:	687a      	ldr	r2, [r7, #4]
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	781b      	ldrb	r3, [r3, #0]
 80076c6:	009b      	lsls	r3, r3, #2
 80076c8:	4413      	add	r3, r2
 80076ca:	881b      	ldrh	r3, [r3, #0]
 80076cc:	81fb      	strh	r3, [r7, #14]
 80076ce:	89fb      	ldrh	r3, [r7, #14]
 80076d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d01b      	beq.n	8007710 <USB_ActivateEndpoint+0x17c>
 80076d8:	687a      	ldr	r2, [r7, #4]
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	781b      	ldrb	r3, [r3, #0]
 80076de:	009b      	lsls	r3, r3, #2
 80076e0:	4413      	add	r3, r2
 80076e2:	881b      	ldrh	r3, [r3, #0]
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076ee:	81bb      	strh	r3, [r7, #12]
 80076f0:	687a      	ldr	r2, [r7, #4]
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	781b      	ldrb	r3, [r3, #0]
 80076f6:	009b      	lsls	r3, r3, #2
 80076f8:	441a      	add	r2, r3
 80076fa:	89bb      	ldrh	r3, [r7, #12]
 80076fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007700:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007704:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007708:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800770c:	b29b      	uxth	r3, r3
 800770e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	78db      	ldrb	r3, [r3, #3]
 8007714:	2b01      	cmp	r3, #1
 8007716:	d020      	beq.n	800775a <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007718:	687a      	ldr	r2, [r7, #4]
 800771a:	683b      	ldr	r3, [r7, #0]
 800771c:	781b      	ldrb	r3, [r3, #0]
 800771e:	009b      	lsls	r3, r3, #2
 8007720:	4413      	add	r3, r2
 8007722:	881b      	ldrh	r3, [r3, #0]
 8007724:	b29b      	uxth	r3, r3
 8007726:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800772a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800772e:	813b      	strh	r3, [r7, #8]
 8007730:	893b      	ldrh	r3, [r7, #8]
 8007732:	f083 0320 	eor.w	r3, r3, #32
 8007736:	813b      	strh	r3, [r7, #8]
 8007738:	687a      	ldr	r2, [r7, #4]
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	781b      	ldrb	r3, [r3, #0]
 800773e:	009b      	lsls	r3, r3, #2
 8007740:	441a      	add	r2, r3
 8007742:	893b      	ldrh	r3, [r7, #8]
 8007744:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007748:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800774c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007750:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007754:	b29b      	uxth	r3, r3
 8007756:	8013      	strh	r3, [r2, #0]
 8007758:	e27f      	b.n	8007c5a <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800775a:	687a      	ldr	r2, [r7, #4]
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	781b      	ldrb	r3, [r3, #0]
 8007760:	009b      	lsls	r3, r3, #2
 8007762:	4413      	add	r3, r2
 8007764:	881b      	ldrh	r3, [r3, #0]
 8007766:	b29b      	uxth	r3, r3
 8007768:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800776c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007770:	817b      	strh	r3, [r7, #10]
 8007772:	687a      	ldr	r2, [r7, #4]
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	781b      	ldrb	r3, [r3, #0]
 8007778:	009b      	lsls	r3, r3, #2
 800777a:	441a      	add	r2, r3
 800777c:	897b      	ldrh	r3, [r7, #10]
 800777e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007782:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007786:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800778a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800778e:	b29b      	uxth	r3, r3
 8007790:	8013      	strh	r3, [r2, #0]
 8007792:	e262      	b.n	8007c5a <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800779e:	b29b      	uxth	r3, r3
 80077a0:	461a      	mov	r2, r3
 80077a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077a4:	4413      	add	r3, r2
 80077a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	781b      	ldrb	r3, [r3, #0]
 80077ac:	011a      	lsls	r2, r3, #4
 80077ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80077b0:	4413      	add	r3, r2
 80077b2:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80077b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	88db      	ldrh	r3, [r3, #6]
 80077bc:	085b      	lsrs	r3, r3, #1
 80077be:	b29b      	uxth	r3, r3
 80077c0:	005b      	lsls	r3, r3, #1
 80077c2:	b29a      	uxth	r2, r3
 80077c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077c6:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	627b      	str	r3, [r7, #36]	; 0x24
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80077d2:	b29b      	uxth	r3, r3
 80077d4:	461a      	mov	r2, r3
 80077d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d8:	4413      	add	r3, r2
 80077da:	627b      	str	r3, [r7, #36]	; 0x24
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	781b      	ldrb	r3, [r3, #0]
 80077e0:	011a      	lsls	r2, r3, #4
 80077e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077e4:	4413      	add	r3, r2
 80077e6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80077ea:	623b      	str	r3, [r7, #32]
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	691b      	ldr	r3, [r3, #16]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d112      	bne.n	800781a <USB_ActivateEndpoint+0x286>
 80077f4:	6a3b      	ldr	r3, [r7, #32]
 80077f6:	881b      	ldrh	r3, [r3, #0]
 80077f8:	b29b      	uxth	r3, r3
 80077fa:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80077fe:	b29a      	uxth	r2, r3
 8007800:	6a3b      	ldr	r3, [r7, #32]
 8007802:	801a      	strh	r2, [r3, #0]
 8007804:	6a3b      	ldr	r3, [r7, #32]
 8007806:	881b      	ldrh	r3, [r3, #0]
 8007808:	b29b      	uxth	r3, r3
 800780a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800780e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007812:	b29a      	uxth	r2, r3
 8007814:	6a3b      	ldr	r3, [r7, #32]
 8007816:	801a      	strh	r2, [r3, #0]
 8007818:	e02f      	b.n	800787a <USB_ActivateEndpoint+0x2e6>
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	691b      	ldr	r3, [r3, #16]
 800781e:	2b3e      	cmp	r3, #62	; 0x3e
 8007820:	d813      	bhi.n	800784a <USB_ActivateEndpoint+0x2b6>
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	691b      	ldr	r3, [r3, #16]
 8007826:	085b      	lsrs	r3, r3, #1
 8007828:	663b      	str	r3, [r7, #96]	; 0x60
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	691b      	ldr	r3, [r3, #16]
 800782e:	f003 0301 	and.w	r3, r3, #1
 8007832:	2b00      	cmp	r3, #0
 8007834:	d002      	beq.n	800783c <USB_ActivateEndpoint+0x2a8>
 8007836:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007838:	3301      	adds	r3, #1
 800783a:	663b      	str	r3, [r7, #96]	; 0x60
 800783c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800783e:	b29b      	uxth	r3, r3
 8007840:	029b      	lsls	r3, r3, #10
 8007842:	b29a      	uxth	r2, r3
 8007844:	6a3b      	ldr	r3, [r7, #32]
 8007846:	801a      	strh	r2, [r3, #0]
 8007848:	e017      	b.n	800787a <USB_ActivateEndpoint+0x2e6>
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	691b      	ldr	r3, [r3, #16]
 800784e:	095b      	lsrs	r3, r3, #5
 8007850:	663b      	str	r3, [r7, #96]	; 0x60
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	691b      	ldr	r3, [r3, #16]
 8007856:	f003 031f 	and.w	r3, r3, #31
 800785a:	2b00      	cmp	r3, #0
 800785c:	d102      	bne.n	8007864 <USB_ActivateEndpoint+0x2d0>
 800785e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007860:	3b01      	subs	r3, #1
 8007862:	663b      	str	r3, [r7, #96]	; 0x60
 8007864:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007866:	b29b      	uxth	r3, r3
 8007868:	029b      	lsls	r3, r3, #10
 800786a:	b29b      	uxth	r3, r3
 800786c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007870:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007874:	b29a      	uxth	r2, r3
 8007876:	6a3b      	ldr	r3, [r7, #32]
 8007878:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800787a:	687a      	ldr	r2, [r7, #4]
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	781b      	ldrb	r3, [r3, #0]
 8007880:	009b      	lsls	r3, r3, #2
 8007882:	4413      	add	r3, r2
 8007884:	881b      	ldrh	r3, [r3, #0]
 8007886:	83fb      	strh	r3, [r7, #30]
 8007888:	8bfb      	ldrh	r3, [r7, #30]
 800788a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800788e:	2b00      	cmp	r3, #0
 8007890:	d01b      	beq.n	80078ca <USB_ActivateEndpoint+0x336>
 8007892:	687a      	ldr	r2, [r7, #4]
 8007894:	683b      	ldr	r3, [r7, #0]
 8007896:	781b      	ldrb	r3, [r3, #0]
 8007898:	009b      	lsls	r3, r3, #2
 800789a:	4413      	add	r3, r2
 800789c:	881b      	ldrh	r3, [r3, #0]
 800789e:	b29b      	uxth	r3, r3
 80078a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078a4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078a8:	83bb      	strh	r3, [r7, #28]
 80078aa:	687a      	ldr	r2, [r7, #4]
 80078ac:	683b      	ldr	r3, [r7, #0]
 80078ae:	781b      	ldrb	r3, [r3, #0]
 80078b0:	009b      	lsls	r3, r3, #2
 80078b2:	441a      	add	r2, r3
 80078b4:	8bbb      	ldrh	r3, [r7, #28]
 80078b6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80078ba:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80078be:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80078c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80078c6:	b29b      	uxth	r3, r3
 80078c8:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80078ca:	687a      	ldr	r2, [r7, #4]
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	781b      	ldrb	r3, [r3, #0]
 80078d0:	009b      	lsls	r3, r3, #2
 80078d2:	4413      	add	r3, r2
 80078d4:	881b      	ldrh	r3, [r3, #0]
 80078d6:	b29b      	uxth	r3, r3
 80078d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80078dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80078e0:	837b      	strh	r3, [r7, #26]
 80078e2:	8b7b      	ldrh	r3, [r7, #26]
 80078e4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80078e8:	837b      	strh	r3, [r7, #26]
 80078ea:	8b7b      	ldrh	r3, [r7, #26]
 80078ec:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80078f0:	837b      	strh	r3, [r7, #26]
 80078f2:	687a      	ldr	r2, [r7, #4]
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	781b      	ldrb	r3, [r3, #0]
 80078f8:	009b      	lsls	r3, r3, #2
 80078fa:	441a      	add	r2, r3
 80078fc:	8b7b      	ldrh	r3, [r7, #26]
 80078fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007902:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007906:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800790a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800790e:	b29b      	uxth	r3, r3
 8007910:	8013      	strh	r3, [r2, #0]
 8007912:	e1a2      	b.n	8007c5a <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8007914:	687a      	ldr	r2, [r7, #4]
 8007916:	683b      	ldr	r3, [r7, #0]
 8007918:	781b      	ldrb	r3, [r3, #0]
 800791a:	009b      	lsls	r3, r3, #2
 800791c:	4413      	add	r3, r2
 800791e:	881b      	ldrh	r3, [r3, #0]
 8007920:	b29b      	uxth	r3, r3
 8007922:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800792a:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 800792e:	687a      	ldr	r2, [r7, #4]
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	781b      	ldrb	r3, [r3, #0]
 8007934:	009b      	lsls	r3, r3, #2
 8007936:	441a      	add	r2, r3
 8007938:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 800793c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007940:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007944:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8007948:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800794c:	b29b      	uxth	r3, r3
 800794e:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	65bb      	str	r3, [r7, #88]	; 0x58
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800795a:	b29b      	uxth	r3, r3
 800795c:	461a      	mov	r2, r3
 800795e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007960:	4413      	add	r3, r2
 8007962:	65bb      	str	r3, [r7, #88]	; 0x58
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	781b      	ldrb	r3, [r3, #0]
 8007968:	011a      	lsls	r2, r3, #4
 800796a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800796c:	4413      	add	r3, r2
 800796e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007972:	657b      	str	r3, [r7, #84]	; 0x54
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	891b      	ldrh	r3, [r3, #8]
 8007978:	085b      	lsrs	r3, r3, #1
 800797a:	b29b      	uxth	r3, r3
 800797c:	005b      	lsls	r3, r3, #1
 800797e:	b29a      	uxth	r2, r3
 8007980:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007982:	801a      	strh	r2, [r3, #0]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	653b      	str	r3, [r7, #80]	; 0x50
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800798e:	b29b      	uxth	r3, r3
 8007990:	461a      	mov	r2, r3
 8007992:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007994:	4413      	add	r3, r2
 8007996:	653b      	str	r3, [r7, #80]	; 0x50
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	781b      	ldrb	r3, [r3, #0]
 800799c:	011a      	lsls	r2, r3, #4
 800799e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80079a0:	4413      	add	r3, r2
 80079a2:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 80079a6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80079a8:	683b      	ldr	r3, [r7, #0]
 80079aa:	895b      	ldrh	r3, [r3, #10]
 80079ac:	085b      	lsrs	r3, r3, #1
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	005b      	lsls	r3, r3, #1
 80079b2:	b29a      	uxth	r2, r3
 80079b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80079b6:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 80079b8:	683b      	ldr	r3, [r7, #0]
 80079ba:	785b      	ldrb	r3, [r3, #1]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	f040 8091 	bne.w	8007ae4 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80079c2:	687a      	ldr	r2, [r7, #4]
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	781b      	ldrb	r3, [r3, #0]
 80079c8:	009b      	lsls	r3, r3, #2
 80079ca:	4413      	add	r3, r2
 80079cc:	881b      	ldrh	r3, [r3, #0]
 80079ce:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80079d0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80079d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d01b      	beq.n	8007a12 <USB_ActivateEndpoint+0x47e>
 80079da:	687a      	ldr	r2, [r7, #4]
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	781b      	ldrb	r3, [r3, #0]
 80079e0:	009b      	lsls	r3, r3, #2
 80079e2:	4413      	add	r3, r2
 80079e4:	881b      	ldrh	r3, [r3, #0]
 80079e6:	b29b      	uxth	r3, r3
 80079e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80079ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079f0:	877b      	strh	r3, [r7, #58]	; 0x3a
 80079f2:	687a      	ldr	r2, [r7, #4]
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	781b      	ldrb	r3, [r3, #0]
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	441a      	add	r2, r3
 80079fc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80079fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a06:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007a0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007a0e:	b29b      	uxth	r3, r3
 8007a10:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007a12:	687a      	ldr	r2, [r7, #4]
 8007a14:	683b      	ldr	r3, [r7, #0]
 8007a16:	781b      	ldrb	r3, [r3, #0]
 8007a18:	009b      	lsls	r3, r3, #2
 8007a1a:	4413      	add	r3, r2
 8007a1c:	881b      	ldrh	r3, [r3, #0]
 8007a1e:	873b      	strh	r3, [r7, #56]	; 0x38
 8007a20:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8007a22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d01b      	beq.n	8007a62 <USB_ActivateEndpoint+0x4ce>
 8007a2a:	687a      	ldr	r2, [r7, #4]
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	781b      	ldrb	r3, [r3, #0]
 8007a30:	009b      	lsls	r3, r3, #2
 8007a32:	4413      	add	r3, r2
 8007a34:	881b      	ldrh	r3, [r3, #0]
 8007a36:	b29b      	uxth	r3, r3
 8007a38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a3c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a40:	86fb      	strh	r3, [r7, #54]	; 0x36
 8007a42:	687a      	ldr	r2, [r7, #4]
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	781b      	ldrb	r3, [r3, #0]
 8007a48:	009b      	lsls	r3, r3, #2
 8007a4a:	441a      	add	r2, r3
 8007a4c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8007a4e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a52:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007a5a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007a5e:	b29b      	uxth	r3, r3
 8007a60:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8007a62:	687a      	ldr	r2, [r7, #4]
 8007a64:	683b      	ldr	r3, [r7, #0]
 8007a66:	781b      	ldrb	r3, [r3, #0]
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	4413      	add	r3, r2
 8007a6c:	881b      	ldrh	r3, [r3, #0]
 8007a6e:	b29b      	uxth	r3, r3
 8007a70:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007a74:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a78:	86bb      	strh	r3, [r7, #52]	; 0x34
 8007a7a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8007a7c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007a80:	86bb      	strh	r3, [r7, #52]	; 0x34
 8007a82:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8007a84:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8007a88:	86bb      	strh	r3, [r7, #52]	; 0x34
 8007a8a:	687a      	ldr	r2, [r7, #4]
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	781b      	ldrb	r3, [r3, #0]
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	441a      	add	r2, r3
 8007a94:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8007a96:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007a9a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007a9e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007aa2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007aa6:	b29b      	uxth	r3, r3
 8007aa8:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007aaa:	687a      	ldr	r2, [r7, #4]
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	781b      	ldrb	r3, [r3, #0]
 8007ab0:	009b      	lsls	r3, r3, #2
 8007ab2:	4413      	add	r3, r2
 8007ab4:	881b      	ldrh	r3, [r3, #0]
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007abc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ac0:	867b      	strh	r3, [r7, #50]	; 0x32
 8007ac2:	687a      	ldr	r2, [r7, #4]
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	781b      	ldrb	r3, [r3, #0]
 8007ac8:	009b      	lsls	r3, r3, #2
 8007aca:	441a      	add	r2, r3
 8007acc:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8007ace:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ad2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ad6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ada:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ade:	b29b      	uxth	r3, r3
 8007ae0:	8013      	strh	r3, [r2, #0]
 8007ae2:	e0ba      	b.n	8007c5a <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007ae4:	687a      	ldr	r2, [r7, #4]
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	781b      	ldrb	r3, [r3, #0]
 8007aea:	009b      	lsls	r3, r3, #2
 8007aec:	4413      	add	r3, r2
 8007aee:	881b      	ldrh	r3, [r3, #0]
 8007af0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8007af4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8007af8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d01d      	beq.n	8007b3c <USB_ActivateEndpoint+0x5a8>
 8007b00:	687a      	ldr	r2, [r7, #4]
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	781b      	ldrb	r3, [r3, #0]
 8007b06:	009b      	lsls	r3, r3, #2
 8007b08:	4413      	add	r3, r2
 8007b0a:	881b      	ldrh	r3, [r3, #0]
 8007b0c:	b29b      	uxth	r3, r3
 8007b0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b16:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8007b1a:	687a      	ldr	r2, [r7, #4]
 8007b1c:	683b      	ldr	r3, [r7, #0]
 8007b1e:	781b      	ldrb	r3, [r3, #0]
 8007b20:	009b      	lsls	r3, r3, #2
 8007b22:	441a      	add	r2, r3
 8007b24:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8007b28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007b2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007b30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007b34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b38:	b29b      	uxth	r3, r3
 8007b3a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007b3c:	687a      	ldr	r2, [r7, #4]
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	781b      	ldrb	r3, [r3, #0]
 8007b42:	009b      	lsls	r3, r3, #2
 8007b44:	4413      	add	r3, r2
 8007b46:	881b      	ldrh	r3, [r3, #0]
 8007b48:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8007b4c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8007b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d01d      	beq.n	8007b94 <USB_ActivateEndpoint+0x600>
 8007b58:	687a      	ldr	r2, [r7, #4]
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	781b      	ldrb	r3, [r3, #0]
 8007b5e:	009b      	lsls	r3, r3, #2
 8007b60:	4413      	add	r3, r2
 8007b62:	881b      	ldrh	r3, [r3, #0]
 8007b64:	b29b      	uxth	r3, r3
 8007b66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b6e:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	781b      	ldrb	r3, [r3, #0]
 8007b78:	009b      	lsls	r3, r3, #2
 8007b7a:	441a      	add	r2, r3
 8007b7c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8007b80:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007b84:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007b88:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007b8c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007b90:	b29b      	uxth	r3, r3
 8007b92:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	78db      	ldrb	r3, [r3, #3]
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d024      	beq.n	8007be6 <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007b9c:	687a      	ldr	r2, [r7, #4]
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	781b      	ldrb	r3, [r3, #0]
 8007ba2:	009b      	lsls	r3, r3, #2
 8007ba4:	4413      	add	r3, r2
 8007ba6:	881b      	ldrh	r3, [r3, #0]
 8007ba8:	b29b      	uxth	r3, r3
 8007baa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007bae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007bb2:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007bb6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007bba:	f083 0320 	eor.w	r3, r3, #32
 8007bbe:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8007bc2:	687a      	ldr	r2, [r7, #4]
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	781b      	ldrb	r3, [r3, #0]
 8007bc8:	009b      	lsls	r3, r3, #2
 8007bca:	441a      	add	r2, r3
 8007bcc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8007bd0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007bd4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007bd8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007bdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007be0:	b29b      	uxth	r3, r3
 8007be2:	8013      	strh	r3, [r2, #0]
 8007be4:	e01d      	b.n	8007c22 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007be6:	687a      	ldr	r2, [r7, #4]
 8007be8:	683b      	ldr	r3, [r7, #0]
 8007bea:	781b      	ldrb	r3, [r3, #0]
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	4413      	add	r3, r2
 8007bf0:	881b      	ldrh	r3, [r3, #0]
 8007bf2:	b29b      	uxth	r3, r3
 8007bf4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007bf8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007bfc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8007c00:	687a      	ldr	r2, [r7, #4]
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	781b      	ldrb	r3, [r3, #0]
 8007c06:	009b      	lsls	r3, r3, #2
 8007c08:	441a      	add	r2, r3
 8007c0a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8007c0e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c12:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c1e:	b29b      	uxth	r3, r3
 8007c20:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007c22:	687a      	ldr	r2, [r7, #4]
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	781b      	ldrb	r3, [r3, #0]
 8007c28:	009b      	lsls	r3, r3, #2
 8007c2a:	4413      	add	r3, r2
 8007c2c:	881b      	ldrh	r3, [r3, #0]
 8007c2e:	b29b      	uxth	r3, r3
 8007c30:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c38:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8007c3a:	687a      	ldr	r2, [r7, #4]
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	781b      	ldrb	r3, [r3, #0]
 8007c40:	009b      	lsls	r3, r3, #2
 8007c42:	441a      	add	r2, r3
 8007c44:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8007c46:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007c4a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007c4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007c52:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007c56:	b29b      	uxth	r3, r3
 8007c58:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8007c5a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	376c      	adds	r7, #108	; 0x6c
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bc80      	pop	{r7}
 8007c66:	4770      	bx	lr

08007c68 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007c68:	b480      	push	{r7}
 8007c6a:	b08d      	sub	sp, #52	; 0x34
 8007c6c:	af00      	add	r7, sp, #0
 8007c6e:	6078      	str	r0, [r7, #4]
 8007c70:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	7b1b      	ldrb	r3, [r3, #12]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	f040 808e 	bne.w	8007d98 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8007c7c:	683b      	ldr	r3, [r7, #0]
 8007c7e:	785b      	ldrb	r3, [r3, #1]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d044      	beq.n	8007d0e <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007c84:	687a      	ldr	r2, [r7, #4]
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	781b      	ldrb	r3, [r3, #0]
 8007c8a:	009b      	lsls	r3, r3, #2
 8007c8c:	4413      	add	r3, r2
 8007c8e:	881b      	ldrh	r3, [r3, #0]
 8007c90:	81bb      	strh	r3, [r7, #12]
 8007c92:	89bb      	ldrh	r3, [r7, #12]
 8007c94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d01b      	beq.n	8007cd4 <USB_DeactivateEndpoint+0x6c>
 8007c9c:	687a      	ldr	r2, [r7, #4]
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	781b      	ldrb	r3, [r3, #0]
 8007ca2:	009b      	lsls	r3, r3, #2
 8007ca4:	4413      	add	r3, r2
 8007ca6:	881b      	ldrh	r3, [r3, #0]
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007cae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007cb2:	817b      	strh	r3, [r7, #10]
 8007cb4:	687a      	ldr	r2, [r7, #4]
 8007cb6:	683b      	ldr	r3, [r7, #0]
 8007cb8:	781b      	ldrb	r3, [r3, #0]
 8007cba:	009b      	lsls	r3, r3, #2
 8007cbc:	441a      	add	r2, r3
 8007cbe:	897b      	ldrh	r3, [r7, #10]
 8007cc0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007cc4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007cc8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ccc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007cd0:	b29b      	uxth	r3, r3
 8007cd2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007cd4:	687a      	ldr	r2, [r7, #4]
 8007cd6:	683b      	ldr	r3, [r7, #0]
 8007cd8:	781b      	ldrb	r3, [r3, #0]
 8007cda:	009b      	lsls	r3, r3, #2
 8007cdc:	4413      	add	r3, r2
 8007cde:	881b      	ldrh	r3, [r3, #0]
 8007ce0:	b29b      	uxth	r3, r3
 8007ce2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ce6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007cea:	813b      	strh	r3, [r7, #8]
 8007cec:	687a      	ldr	r2, [r7, #4]
 8007cee:	683b      	ldr	r3, [r7, #0]
 8007cf0:	781b      	ldrb	r3, [r3, #0]
 8007cf2:	009b      	lsls	r3, r3, #2
 8007cf4:	441a      	add	r2, r3
 8007cf6:	893b      	ldrh	r3, [r7, #8]
 8007cf8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007cfc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d08:	b29b      	uxth	r3, r3
 8007d0a:	8013      	strh	r3, [r2, #0]
 8007d0c:	e192      	b.n	8008034 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007d0e:	687a      	ldr	r2, [r7, #4]
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	781b      	ldrb	r3, [r3, #0]
 8007d14:	009b      	lsls	r3, r3, #2
 8007d16:	4413      	add	r3, r2
 8007d18:	881b      	ldrh	r3, [r3, #0]
 8007d1a:	827b      	strh	r3, [r7, #18]
 8007d1c:	8a7b      	ldrh	r3, [r7, #18]
 8007d1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d01b      	beq.n	8007d5e <USB_DeactivateEndpoint+0xf6>
 8007d26:	687a      	ldr	r2, [r7, #4]
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	781b      	ldrb	r3, [r3, #0]
 8007d2c:	009b      	lsls	r3, r3, #2
 8007d2e:	4413      	add	r3, r2
 8007d30:	881b      	ldrh	r3, [r3, #0]
 8007d32:	b29b      	uxth	r3, r3
 8007d34:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007d38:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d3c:	823b      	strh	r3, [r7, #16]
 8007d3e:	687a      	ldr	r2, [r7, #4]
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	781b      	ldrb	r3, [r3, #0]
 8007d44:	009b      	lsls	r3, r3, #2
 8007d46:	441a      	add	r2, r3
 8007d48:	8a3b      	ldrh	r3, [r7, #16]
 8007d4a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d4e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d52:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007d56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d5a:	b29b      	uxth	r3, r3
 8007d5c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007d5e:	687a      	ldr	r2, [r7, #4]
 8007d60:	683b      	ldr	r3, [r7, #0]
 8007d62:	781b      	ldrb	r3, [r3, #0]
 8007d64:	009b      	lsls	r3, r3, #2
 8007d66:	4413      	add	r3, r2
 8007d68:	881b      	ldrh	r3, [r3, #0]
 8007d6a:	b29b      	uxth	r3, r3
 8007d6c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007d70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d74:	81fb      	strh	r3, [r7, #14]
 8007d76:	687a      	ldr	r2, [r7, #4]
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	781b      	ldrb	r3, [r3, #0]
 8007d7c:	009b      	lsls	r3, r3, #2
 8007d7e:	441a      	add	r2, r3
 8007d80:	89fb      	ldrh	r3, [r7, #14]
 8007d82:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007d86:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007d8a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d8e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	8013      	strh	r3, [r2, #0]
 8007d96:	e14d      	b.n	8008034 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	785b      	ldrb	r3, [r3, #1]
 8007d9c:	2b00      	cmp	r3, #0
 8007d9e:	f040 80a5 	bne.w	8007eec <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007da2:	687a      	ldr	r2, [r7, #4]
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	781b      	ldrb	r3, [r3, #0]
 8007da8:	009b      	lsls	r3, r3, #2
 8007daa:	4413      	add	r3, r2
 8007dac:	881b      	ldrh	r3, [r3, #0]
 8007dae:	843b      	strh	r3, [r7, #32]
 8007db0:	8c3b      	ldrh	r3, [r7, #32]
 8007db2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d01b      	beq.n	8007df2 <USB_DeactivateEndpoint+0x18a>
 8007dba:	687a      	ldr	r2, [r7, #4]
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	781b      	ldrb	r3, [r3, #0]
 8007dc0:	009b      	lsls	r3, r3, #2
 8007dc2:	4413      	add	r3, r2
 8007dc4:	881b      	ldrh	r3, [r3, #0]
 8007dc6:	b29b      	uxth	r3, r3
 8007dc8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007dcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dd0:	83fb      	strh	r3, [r7, #30]
 8007dd2:	687a      	ldr	r2, [r7, #4]
 8007dd4:	683b      	ldr	r3, [r7, #0]
 8007dd6:	781b      	ldrb	r3, [r3, #0]
 8007dd8:	009b      	lsls	r3, r3, #2
 8007dda:	441a      	add	r2, r3
 8007ddc:	8bfb      	ldrh	r3, [r7, #30]
 8007dde:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007de2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007de6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007dea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007dee:	b29b      	uxth	r3, r3
 8007df0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007df2:	687a      	ldr	r2, [r7, #4]
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	781b      	ldrb	r3, [r3, #0]
 8007df8:	009b      	lsls	r3, r3, #2
 8007dfa:	4413      	add	r3, r2
 8007dfc:	881b      	ldrh	r3, [r3, #0]
 8007dfe:	83bb      	strh	r3, [r7, #28]
 8007e00:	8bbb      	ldrh	r3, [r7, #28]
 8007e02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d01b      	beq.n	8007e42 <USB_DeactivateEndpoint+0x1da>
 8007e0a:	687a      	ldr	r2, [r7, #4]
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	781b      	ldrb	r3, [r3, #0]
 8007e10:	009b      	lsls	r3, r3, #2
 8007e12:	4413      	add	r3, r2
 8007e14:	881b      	ldrh	r3, [r3, #0]
 8007e16:	b29b      	uxth	r3, r3
 8007e18:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e1c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e20:	837b      	strh	r3, [r7, #26]
 8007e22:	687a      	ldr	r2, [r7, #4]
 8007e24:	683b      	ldr	r3, [r7, #0]
 8007e26:	781b      	ldrb	r3, [r3, #0]
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	441a      	add	r2, r3
 8007e2c:	8b7b      	ldrh	r3, [r7, #26]
 8007e2e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e32:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e3a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007e3e:	b29b      	uxth	r3, r3
 8007e40:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8007e42:	687a      	ldr	r2, [r7, #4]
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	781b      	ldrb	r3, [r3, #0]
 8007e48:	009b      	lsls	r3, r3, #2
 8007e4a:	4413      	add	r3, r2
 8007e4c:	881b      	ldrh	r3, [r3, #0]
 8007e4e:	b29b      	uxth	r3, r3
 8007e50:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e54:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e58:	833b      	strh	r3, [r7, #24]
 8007e5a:	687a      	ldr	r2, [r7, #4]
 8007e5c:	683b      	ldr	r3, [r7, #0]
 8007e5e:	781b      	ldrb	r3, [r3, #0]
 8007e60:	009b      	lsls	r3, r3, #2
 8007e62:	441a      	add	r2, r3
 8007e64:	8b3b      	ldrh	r3, [r7, #24]
 8007e66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007e6a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007e6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007e72:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007e76:	b29b      	uxth	r3, r3
 8007e78:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007e7a:	687a      	ldr	r2, [r7, #4]
 8007e7c:	683b      	ldr	r3, [r7, #0]
 8007e7e:	781b      	ldrb	r3, [r3, #0]
 8007e80:	009b      	lsls	r3, r3, #2
 8007e82:	4413      	add	r3, r2
 8007e84:	881b      	ldrh	r3, [r3, #0]
 8007e86:	b29b      	uxth	r3, r3
 8007e88:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007e8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e90:	82fb      	strh	r3, [r7, #22]
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	781b      	ldrb	r3, [r3, #0]
 8007e98:	009b      	lsls	r3, r3, #2
 8007e9a:	441a      	add	r2, r3
 8007e9c:	8afb      	ldrh	r3, [r7, #22]
 8007e9e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007ea2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ea6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007eaa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007eae:	b29b      	uxth	r3, r3
 8007eb0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007eb2:	687a      	ldr	r2, [r7, #4]
 8007eb4:	683b      	ldr	r3, [r7, #0]
 8007eb6:	781b      	ldrb	r3, [r3, #0]
 8007eb8:	009b      	lsls	r3, r3, #2
 8007eba:	4413      	add	r3, r2
 8007ebc:	881b      	ldrh	r3, [r3, #0]
 8007ebe:	b29b      	uxth	r3, r3
 8007ec0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ec4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ec8:	82bb      	strh	r3, [r7, #20]
 8007eca:	687a      	ldr	r2, [r7, #4]
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	781b      	ldrb	r3, [r3, #0]
 8007ed0:	009b      	lsls	r3, r3, #2
 8007ed2:	441a      	add	r2, r3
 8007ed4:	8abb      	ldrh	r3, [r7, #20]
 8007ed6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007eda:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ede:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ee2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ee6:	b29b      	uxth	r3, r3
 8007ee8:	8013      	strh	r3, [r2, #0]
 8007eea:	e0a3      	b.n	8008034 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8007eec:	687a      	ldr	r2, [r7, #4]
 8007eee:	683b      	ldr	r3, [r7, #0]
 8007ef0:	781b      	ldrb	r3, [r3, #0]
 8007ef2:	009b      	lsls	r3, r3, #2
 8007ef4:	4413      	add	r3, r2
 8007ef6:	881b      	ldrh	r3, [r3, #0]
 8007ef8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8007efa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8007efc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	d01b      	beq.n	8007f3c <USB_DeactivateEndpoint+0x2d4>
 8007f04:	687a      	ldr	r2, [r7, #4]
 8007f06:	683b      	ldr	r3, [r7, #0]
 8007f08:	781b      	ldrb	r3, [r3, #0]
 8007f0a:	009b      	lsls	r3, r3, #2
 8007f0c:	4413      	add	r3, r2
 8007f0e:	881b      	ldrh	r3, [r3, #0]
 8007f10:	b29b      	uxth	r3, r3
 8007f12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f16:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f1a:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8007f1c:	687a      	ldr	r2, [r7, #4]
 8007f1e:	683b      	ldr	r3, [r7, #0]
 8007f20:	781b      	ldrb	r3, [r3, #0]
 8007f22:	009b      	lsls	r3, r3, #2
 8007f24:	441a      	add	r2, r3
 8007f26:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8007f28:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f2c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007f34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007f38:	b29b      	uxth	r3, r3
 8007f3a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8007f3c:	687a      	ldr	r2, [r7, #4]
 8007f3e:	683b      	ldr	r3, [r7, #0]
 8007f40:	781b      	ldrb	r3, [r3, #0]
 8007f42:	009b      	lsls	r3, r3, #2
 8007f44:	4413      	add	r3, r2
 8007f46:	881b      	ldrh	r3, [r3, #0]
 8007f48:	857b      	strh	r3, [r7, #42]	; 0x2a
 8007f4a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8007f4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d01b      	beq.n	8007f8c <USB_DeactivateEndpoint+0x324>
 8007f54:	687a      	ldr	r2, [r7, #4]
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	781b      	ldrb	r3, [r3, #0]
 8007f5a:	009b      	lsls	r3, r3, #2
 8007f5c:	4413      	add	r3, r2
 8007f5e:	881b      	ldrh	r3, [r3, #0]
 8007f60:	b29b      	uxth	r3, r3
 8007f62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f6a:	853b      	strh	r3, [r7, #40]	; 0x28
 8007f6c:	687a      	ldr	r2, [r7, #4]
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	781b      	ldrb	r3, [r3, #0]
 8007f72:	009b      	lsls	r3, r3, #2
 8007f74:	441a      	add	r2, r3
 8007f76:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007f78:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007f7c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007f80:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007f84:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8007f88:	b29b      	uxth	r3, r3
 8007f8a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8007f8c:	687a      	ldr	r2, [r7, #4]
 8007f8e:	683b      	ldr	r3, [r7, #0]
 8007f90:	781b      	ldrb	r3, [r3, #0]
 8007f92:	009b      	lsls	r3, r3, #2
 8007f94:	4413      	add	r3, r2
 8007f96:	881b      	ldrh	r3, [r3, #0]
 8007f98:	b29b      	uxth	r3, r3
 8007f9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007fa2:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	781b      	ldrb	r3, [r3, #0]
 8007faa:	009b      	lsls	r3, r3, #2
 8007fac:	441a      	add	r2, r3
 8007fae:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8007fb0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007fb4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007fb8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007fbc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007fc0:	b29b      	uxth	r3, r3
 8007fc2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8007fc4:	687a      	ldr	r2, [r7, #4]
 8007fc6:	683b      	ldr	r3, [r7, #0]
 8007fc8:	781b      	ldrb	r3, [r3, #0]
 8007fca:	009b      	lsls	r3, r3, #2
 8007fcc:	4413      	add	r3, r2
 8007fce:	881b      	ldrh	r3, [r3, #0]
 8007fd0:	b29b      	uxth	r3, r3
 8007fd2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007fd6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007fda:	84bb      	strh	r3, [r7, #36]	; 0x24
 8007fdc:	687a      	ldr	r2, [r7, #4]
 8007fde:	683b      	ldr	r3, [r7, #0]
 8007fe0:	781b      	ldrb	r3, [r3, #0]
 8007fe2:	009b      	lsls	r3, r3, #2
 8007fe4:	441a      	add	r2, r3
 8007fe6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007fe8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007fec:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007ff0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ff4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007ff8:	b29b      	uxth	r3, r3
 8007ffa:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8007ffc:	687a      	ldr	r2, [r7, #4]
 8007ffe:	683b      	ldr	r3, [r7, #0]
 8008000:	781b      	ldrb	r3, [r3, #0]
 8008002:	009b      	lsls	r3, r3, #2
 8008004:	4413      	add	r3, r2
 8008006:	881b      	ldrh	r3, [r3, #0]
 8008008:	b29b      	uxth	r3, r3
 800800a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800800e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008012:	847b      	strh	r3, [r7, #34]	; 0x22
 8008014:	687a      	ldr	r2, [r7, #4]
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	441a      	add	r2, r3
 800801e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008020:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008024:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008028:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800802c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008030:	b29b      	uxth	r3, r3
 8008032:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8008034:	2300      	movs	r3, #0
}
 8008036:	4618      	mov	r0, r3
 8008038:	3734      	adds	r7, #52	; 0x34
 800803a:	46bd      	mov	sp, r7
 800803c:	bc80      	pop	{r7}
 800803e:	4770      	bx	lr

08008040 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b0c4      	sub	sp, #272	; 0x110
 8008044:	af00      	add	r7, sp, #0
 8008046:	1d3b      	adds	r3, r7, #4
 8008048:	6018      	str	r0, [r3, #0]
 800804a:	463b      	mov	r3, r7
 800804c:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800804e:	463b      	mov	r3, r7
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	785b      	ldrb	r3, [r3, #1]
 8008054:	2b01      	cmp	r3, #1
 8008056:	f040 8557 	bne.w	8008b08 <USB_EPStartXfer+0xac8>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800805a:	463b      	mov	r3, r7
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	699a      	ldr	r2, [r3, #24]
 8008060:	463b      	mov	r3, r7
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	691b      	ldr	r3, [r3, #16]
 8008066:	429a      	cmp	r2, r3
 8008068:	d905      	bls.n	8008076 <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 800806a:	463b      	mov	r3, r7
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	691b      	ldr	r3, [r3, #16]
 8008070:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8008074:	e004      	b.n	8008080 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8008076:	463b      	mov	r3, r7
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	699b      	ldr	r3, [r3, #24]
 800807c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8008080:	463b      	mov	r3, r7
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	7b1b      	ldrb	r3, [r3, #12]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d12c      	bne.n	80080e4 <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800808a:	463b      	mov	r3, r7
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	6959      	ldr	r1, [r3, #20]
 8008090:	463b      	mov	r3, r7
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	88da      	ldrh	r2, [r3, #6]
 8008096:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800809a:	b29b      	uxth	r3, r3
 800809c:	1d38      	adds	r0, r7, #4
 800809e:	6800      	ldr	r0, [r0, #0]
 80080a0:	f001 fa2c 	bl	80094fc <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80080a4:	1d3b      	adds	r3, r7, #4
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	617b      	str	r3, [r7, #20]
 80080aa:	1d3b      	adds	r3, r7, #4
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80080b2:	b29b      	uxth	r3, r3
 80080b4:	461a      	mov	r2, r3
 80080b6:	697b      	ldr	r3, [r7, #20]
 80080b8:	4413      	add	r3, r2
 80080ba:	617b      	str	r3, [r7, #20]
 80080bc:	463b      	mov	r3, r7
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	781b      	ldrb	r3, [r3, #0]
 80080c2:	011a      	lsls	r2, r3, #4
 80080c4:	697b      	ldr	r3, [r7, #20]
 80080c6:	4413      	add	r3, r2
 80080c8:	f203 4204 	addw	r2, r3, #1028	; 0x404
 80080cc:	f107 0310 	add.w	r3, r7, #16
 80080d0:	601a      	str	r2, [r3, #0]
 80080d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80080d6:	b29a      	uxth	r2, r3
 80080d8:	f107 0310 	add.w	r3, r7, #16
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	801a      	strh	r2, [r3, #0]
 80080e0:	f000 bcdd 	b.w	8008a9e <USB_EPStartXfer+0xa5e>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80080e4:	463b      	mov	r3, r7
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	78db      	ldrb	r3, [r3, #3]
 80080ea:	2b02      	cmp	r3, #2
 80080ec:	f040 8347 	bne.w	800877e <USB_EPStartXfer+0x73e>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80080f0:	463b      	mov	r3, r7
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	6a1a      	ldr	r2, [r3, #32]
 80080f6:	463b      	mov	r3, r7
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	691b      	ldr	r3, [r3, #16]
 80080fc:	429a      	cmp	r2, r3
 80080fe:	f240 82eb 	bls.w	80086d8 <USB_EPStartXfer+0x698>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8008102:	1d3b      	adds	r3, r7, #4
 8008104:	681a      	ldr	r2, [r3, #0]
 8008106:	463b      	mov	r3, r7
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	009b      	lsls	r3, r3, #2
 800810e:	4413      	add	r3, r2
 8008110:	881b      	ldrh	r3, [r3, #0]
 8008112:	b29b      	uxth	r3, r3
 8008114:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008118:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800811c:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 8008120:	1d3b      	adds	r3, r7, #4
 8008122:	681a      	ldr	r2, [r3, #0]
 8008124:	463b      	mov	r3, r7
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	781b      	ldrb	r3, [r3, #0]
 800812a:	009b      	lsls	r3, r3, #2
 800812c:	441a      	add	r2, r3
 800812e:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8008132:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008136:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800813a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800813e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008142:	b29b      	uxth	r3, r3
 8008144:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8008146:	463b      	mov	r3, r7
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	6a1a      	ldr	r2, [r3, #32]
 800814c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008150:	1ad2      	subs	r2, r2, r3
 8008152:	463b      	mov	r3, r7
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8008158:	1d3b      	adds	r3, r7, #4
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	463b      	mov	r3, r7
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	781b      	ldrb	r3, [r3, #0]
 8008162:	009b      	lsls	r3, r3, #2
 8008164:	4413      	add	r3, r2
 8008166:	881b      	ldrh	r3, [r3, #0]
 8008168:	b29b      	uxth	r3, r3
 800816a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800816e:	2b00      	cmp	r3, #0
 8008170:	f000 8159 	beq.w	8008426 <USB_EPStartXfer+0x3e6>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8008174:	1d3b      	adds	r3, r7, #4
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	637b      	str	r3, [r7, #52]	; 0x34
 800817a:	463b      	mov	r3, r7
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	785b      	ldrb	r3, [r3, #1]
 8008180:	2b00      	cmp	r3, #0
 8008182:	d164      	bne.n	800824e <USB_EPStartXfer+0x20e>
 8008184:	1d3b      	adds	r3, r7, #4
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	62fb      	str	r3, [r7, #44]	; 0x2c
 800818a:	1d3b      	adds	r3, r7, #4
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008192:	b29b      	uxth	r3, r3
 8008194:	461a      	mov	r2, r3
 8008196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008198:	4413      	add	r3, r2
 800819a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800819c:	463b      	mov	r3, r7
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	011a      	lsls	r2, r3, #4
 80081a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80081a6:	4413      	add	r3, r2
 80081a8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80081ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80081ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d112      	bne.n	80081dc <USB_EPStartXfer+0x19c>
 80081b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081b8:	881b      	ldrh	r3, [r3, #0]
 80081ba:	b29b      	uxth	r3, r3
 80081bc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80081c0:	b29a      	uxth	r2, r3
 80081c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081c4:	801a      	strh	r2, [r3, #0]
 80081c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081c8:	881b      	ldrh	r3, [r3, #0]
 80081ca:	b29b      	uxth	r3, r3
 80081cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081d4:	b29a      	uxth	r2, r3
 80081d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081d8:	801a      	strh	r2, [r3, #0]
 80081da:	e054      	b.n	8008286 <USB_EPStartXfer+0x246>
 80081dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80081e0:	2b3e      	cmp	r3, #62	; 0x3e
 80081e2:	d817      	bhi.n	8008214 <USB_EPStartXfer+0x1d4>
 80081e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80081e8:	085b      	lsrs	r3, r3, #1
 80081ea:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80081ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80081f2:	f003 0301 	and.w	r3, r3, #1
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d004      	beq.n	8008204 <USB_EPStartXfer+0x1c4>
 80081fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80081fe:	3301      	adds	r3, #1
 8008200:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008204:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008208:	b29b      	uxth	r3, r3
 800820a:	029b      	lsls	r3, r3, #10
 800820c:	b29a      	uxth	r2, r3
 800820e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008210:	801a      	strh	r2, [r3, #0]
 8008212:	e038      	b.n	8008286 <USB_EPStartXfer+0x246>
 8008214:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008218:	095b      	lsrs	r3, r3, #5
 800821a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800821e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008222:	f003 031f 	and.w	r3, r3, #31
 8008226:	2b00      	cmp	r3, #0
 8008228:	d104      	bne.n	8008234 <USB_EPStartXfer+0x1f4>
 800822a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800822e:	3b01      	subs	r3, #1
 8008230:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8008234:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8008238:	b29b      	uxth	r3, r3
 800823a:	029b      	lsls	r3, r3, #10
 800823c:	b29b      	uxth	r3, r3
 800823e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008242:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008246:	b29a      	uxth	r2, r3
 8008248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800824a:	801a      	strh	r2, [r3, #0]
 800824c:	e01b      	b.n	8008286 <USB_EPStartXfer+0x246>
 800824e:	463b      	mov	r3, r7
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	785b      	ldrb	r3, [r3, #1]
 8008254:	2b01      	cmp	r3, #1
 8008256:	d116      	bne.n	8008286 <USB_EPStartXfer+0x246>
 8008258:	1d3b      	adds	r3, r7, #4
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008260:	b29b      	uxth	r3, r3
 8008262:	461a      	mov	r2, r3
 8008264:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008266:	4413      	add	r3, r2
 8008268:	637b      	str	r3, [r7, #52]	; 0x34
 800826a:	463b      	mov	r3, r7
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	781b      	ldrb	r3, [r3, #0]
 8008270:	011a      	lsls	r2, r3, #4
 8008272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008274:	4413      	add	r3, r2
 8008276:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800827a:	633b      	str	r3, [r7, #48]	; 0x30
 800827c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008280:	b29a      	uxth	r2, r3
 8008282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008284:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8008286:	463b      	mov	r3, r7
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	895b      	ldrh	r3, [r3, #10]
 800828c:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008290:	463b      	mov	r3, r7
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	6959      	ldr	r1, [r3, #20]
 8008296:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800829a:	b29b      	uxth	r3, r3
 800829c:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80082a0:	1d38      	adds	r0, r7, #4
 80082a2:	6800      	ldr	r0, [r0, #0]
 80082a4:	f001 f92a 	bl	80094fc <USB_WritePMA>
            ep->xfer_buff += len;
 80082a8:	463b      	mov	r3, r7
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	695a      	ldr	r2, [r3, #20]
 80082ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80082b2:	441a      	add	r2, r3
 80082b4:	463b      	mov	r3, r7
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80082ba:	463b      	mov	r3, r7
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	6a1a      	ldr	r2, [r3, #32]
 80082c0:	463b      	mov	r3, r7
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	691b      	ldr	r3, [r3, #16]
 80082c6:	429a      	cmp	r2, r3
 80082c8:	d909      	bls.n	80082de <USB_EPStartXfer+0x29e>
            {
              ep->xfer_len_db -= len;
 80082ca:	463b      	mov	r3, r7
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	6a1a      	ldr	r2, [r3, #32]
 80082d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80082d4:	1ad2      	subs	r2, r2, r3
 80082d6:	463b      	mov	r3, r7
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	621a      	str	r2, [r3, #32]
 80082dc:	e008      	b.n	80082f0 <USB_EPStartXfer+0x2b0>
            }
            else
            {
              len = ep->xfer_len_db;
 80082de:	463b      	mov	r3, r7
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	6a1b      	ldr	r3, [r3, #32]
 80082e4:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 80082e8:	463b      	mov	r3, r7
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	2200      	movs	r2, #0
 80082ee:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80082f0:	463b      	mov	r3, r7
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	785b      	ldrb	r3, [r3, #1]
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d164      	bne.n	80083c4 <USB_EPStartXfer+0x384>
 80082fa:	1d3b      	adds	r3, r7, #4
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	61fb      	str	r3, [r7, #28]
 8008300:	1d3b      	adds	r3, r7, #4
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008308:	b29b      	uxth	r3, r3
 800830a:	461a      	mov	r2, r3
 800830c:	69fb      	ldr	r3, [r7, #28]
 800830e:	4413      	add	r3, r2
 8008310:	61fb      	str	r3, [r7, #28]
 8008312:	463b      	mov	r3, r7
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	781b      	ldrb	r3, [r3, #0]
 8008318:	011a      	lsls	r2, r3, #4
 800831a:	69fb      	ldr	r3, [r7, #28]
 800831c:	4413      	add	r3, r2
 800831e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008322:	61bb      	str	r3, [r7, #24]
 8008324:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008328:	2b00      	cmp	r3, #0
 800832a:	d112      	bne.n	8008352 <USB_EPStartXfer+0x312>
 800832c:	69bb      	ldr	r3, [r7, #24]
 800832e:	881b      	ldrh	r3, [r3, #0]
 8008330:	b29b      	uxth	r3, r3
 8008332:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008336:	b29a      	uxth	r2, r3
 8008338:	69bb      	ldr	r3, [r7, #24]
 800833a:	801a      	strh	r2, [r3, #0]
 800833c:	69bb      	ldr	r3, [r7, #24]
 800833e:	881b      	ldrh	r3, [r3, #0]
 8008340:	b29b      	uxth	r3, r3
 8008342:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008346:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800834a:	b29a      	uxth	r2, r3
 800834c:	69bb      	ldr	r3, [r7, #24]
 800834e:	801a      	strh	r2, [r3, #0]
 8008350:	e057      	b.n	8008402 <USB_EPStartXfer+0x3c2>
 8008352:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008356:	2b3e      	cmp	r3, #62	; 0x3e
 8008358:	d817      	bhi.n	800838a <USB_EPStartXfer+0x34a>
 800835a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800835e:	085b      	lsrs	r3, r3, #1
 8008360:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008364:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008368:	f003 0301 	and.w	r3, r3, #1
 800836c:	2b00      	cmp	r3, #0
 800836e:	d004      	beq.n	800837a <USB_EPStartXfer+0x33a>
 8008370:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8008374:	3301      	adds	r3, #1
 8008376:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800837a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800837e:	b29b      	uxth	r3, r3
 8008380:	029b      	lsls	r3, r3, #10
 8008382:	b29a      	uxth	r2, r3
 8008384:	69bb      	ldr	r3, [r7, #24]
 8008386:	801a      	strh	r2, [r3, #0]
 8008388:	e03b      	b.n	8008402 <USB_EPStartXfer+0x3c2>
 800838a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800838e:	095b      	lsrs	r3, r3, #5
 8008390:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8008394:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008398:	f003 031f 	and.w	r3, r3, #31
 800839c:	2b00      	cmp	r3, #0
 800839e:	d104      	bne.n	80083aa <USB_EPStartXfer+0x36a>
 80083a0:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80083a4:	3b01      	subs	r3, #1
 80083a6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80083aa:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 80083ae:	b29b      	uxth	r3, r3
 80083b0:	029b      	lsls	r3, r3, #10
 80083b2:	b29b      	uxth	r3, r3
 80083b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80083b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80083bc:	b29a      	uxth	r2, r3
 80083be:	69bb      	ldr	r3, [r7, #24]
 80083c0:	801a      	strh	r2, [r3, #0]
 80083c2:	e01e      	b.n	8008402 <USB_EPStartXfer+0x3c2>
 80083c4:	463b      	mov	r3, r7
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	785b      	ldrb	r3, [r3, #1]
 80083ca:	2b01      	cmp	r3, #1
 80083cc:	d119      	bne.n	8008402 <USB_EPStartXfer+0x3c2>
 80083ce:	1d3b      	adds	r3, r7, #4
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	627b      	str	r3, [r7, #36]	; 0x24
 80083d4:	1d3b      	adds	r3, r7, #4
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80083dc:	b29b      	uxth	r3, r3
 80083de:	461a      	mov	r2, r3
 80083e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083e2:	4413      	add	r3, r2
 80083e4:	627b      	str	r3, [r7, #36]	; 0x24
 80083e6:	463b      	mov	r3, r7
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	781b      	ldrb	r3, [r3, #0]
 80083ec:	011a      	lsls	r2, r3, #4
 80083ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80083f0:	4413      	add	r3, r2
 80083f2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80083f6:	623b      	str	r3, [r7, #32]
 80083f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80083fc:	b29a      	uxth	r2, r3
 80083fe:	6a3b      	ldr	r3, [r7, #32]
 8008400:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008402:	463b      	mov	r3, r7
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	891b      	ldrh	r3, [r3, #8]
 8008408:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800840c:	463b      	mov	r3, r7
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	6959      	ldr	r1, [r3, #20]
 8008412:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008416:	b29b      	uxth	r3, r3
 8008418:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 800841c:	1d38      	adds	r0, r7, #4
 800841e:	6800      	ldr	r0, [r0, #0]
 8008420:	f001 f86c 	bl	80094fc <USB_WritePMA>
 8008424:	e33b      	b.n	8008a9e <USB_EPStartXfer+0xa5e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8008426:	463b      	mov	r3, r7
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	785b      	ldrb	r3, [r3, #1]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d164      	bne.n	80084fa <USB_EPStartXfer+0x4ba>
 8008430:	1d3b      	adds	r3, r7, #4
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008436:	1d3b      	adds	r3, r7, #4
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800843e:	b29b      	uxth	r3, r3
 8008440:	461a      	mov	r2, r3
 8008442:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008444:	4413      	add	r3, r2
 8008446:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008448:	463b      	mov	r3, r7
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	781b      	ldrb	r3, [r3, #0]
 800844e:	011a      	lsls	r2, r3, #4
 8008450:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008452:	4413      	add	r3, r2
 8008454:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008458:	64bb      	str	r3, [r7, #72]	; 0x48
 800845a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800845e:	2b00      	cmp	r3, #0
 8008460:	d112      	bne.n	8008488 <USB_EPStartXfer+0x448>
 8008462:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008464:	881b      	ldrh	r3, [r3, #0]
 8008466:	b29b      	uxth	r3, r3
 8008468:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800846c:	b29a      	uxth	r2, r3
 800846e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008470:	801a      	strh	r2, [r3, #0]
 8008472:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008474:	881b      	ldrh	r3, [r3, #0]
 8008476:	b29b      	uxth	r3, r3
 8008478:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800847c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008480:	b29a      	uxth	r2, r3
 8008482:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008484:	801a      	strh	r2, [r3, #0]
 8008486:	e057      	b.n	8008538 <USB_EPStartXfer+0x4f8>
 8008488:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800848c:	2b3e      	cmp	r3, #62	; 0x3e
 800848e:	d817      	bhi.n	80084c0 <USB_EPStartXfer+0x480>
 8008490:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008494:	085b      	lsrs	r3, r3, #1
 8008496:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800849a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800849e:	f003 0301 	and.w	r3, r3, #1
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d004      	beq.n	80084b0 <USB_EPStartXfer+0x470>
 80084a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80084aa:	3301      	adds	r3, #1
 80084ac:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80084b0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	029b      	lsls	r3, r3, #10
 80084b8:	b29a      	uxth	r2, r3
 80084ba:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80084bc:	801a      	strh	r2, [r3, #0]
 80084be:	e03b      	b.n	8008538 <USB_EPStartXfer+0x4f8>
 80084c0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80084c4:	095b      	lsrs	r3, r3, #5
 80084c6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80084ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80084ce:	f003 031f 	and.w	r3, r3, #31
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d104      	bne.n	80084e0 <USB_EPStartXfer+0x4a0>
 80084d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80084da:	3b01      	subs	r3, #1
 80084dc:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80084e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	029b      	lsls	r3, r3, #10
 80084e8:	b29b      	uxth	r3, r3
 80084ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80084ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80084f2:	b29a      	uxth	r2, r3
 80084f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80084f6:	801a      	strh	r2, [r3, #0]
 80084f8:	e01e      	b.n	8008538 <USB_EPStartXfer+0x4f8>
 80084fa:	463b      	mov	r3, r7
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	785b      	ldrb	r3, [r3, #1]
 8008500:	2b01      	cmp	r3, #1
 8008502:	d119      	bne.n	8008538 <USB_EPStartXfer+0x4f8>
 8008504:	1d3b      	adds	r3, r7, #4
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	657b      	str	r3, [r7, #84]	; 0x54
 800850a:	1d3b      	adds	r3, r7, #4
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008512:	b29b      	uxth	r3, r3
 8008514:	461a      	mov	r2, r3
 8008516:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008518:	4413      	add	r3, r2
 800851a:	657b      	str	r3, [r7, #84]	; 0x54
 800851c:	463b      	mov	r3, r7
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	781b      	ldrb	r3, [r3, #0]
 8008522:	011a      	lsls	r2, r3, #4
 8008524:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008526:	4413      	add	r3, r2
 8008528:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800852c:	653b      	str	r3, [r7, #80]	; 0x50
 800852e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008532:	b29a      	uxth	r2, r3
 8008534:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008536:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8008538:	463b      	mov	r3, r7
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	891b      	ldrh	r3, [r3, #8]
 800853e:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008542:	463b      	mov	r3, r7
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	6959      	ldr	r1, [r3, #20]
 8008548:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800854c:	b29b      	uxth	r3, r3
 800854e:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8008552:	1d38      	adds	r0, r7, #4
 8008554:	6800      	ldr	r0, [r0, #0]
 8008556:	f000 ffd1 	bl	80094fc <USB_WritePMA>
            ep->xfer_buff += len;
 800855a:	463b      	mov	r3, r7
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	695a      	ldr	r2, [r3, #20]
 8008560:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008564:	441a      	add	r2, r3
 8008566:	463b      	mov	r3, r7
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800856c:	463b      	mov	r3, r7
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	6a1a      	ldr	r2, [r3, #32]
 8008572:	463b      	mov	r3, r7
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	691b      	ldr	r3, [r3, #16]
 8008578:	429a      	cmp	r2, r3
 800857a:	d909      	bls.n	8008590 <USB_EPStartXfer+0x550>
            {
              ep->xfer_len_db -= len;
 800857c:	463b      	mov	r3, r7
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	6a1a      	ldr	r2, [r3, #32]
 8008582:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008586:	1ad2      	subs	r2, r2, r3
 8008588:	463b      	mov	r3, r7
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	621a      	str	r2, [r3, #32]
 800858e:	e008      	b.n	80085a2 <USB_EPStartXfer+0x562>
            }
            else
            {
              len = ep->xfer_len_db;
 8008590:	463b      	mov	r3, r7
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	6a1b      	ldr	r3, [r3, #32]
 8008596:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 800859a:	463b      	mov	r3, r7
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	2200      	movs	r2, #0
 80085a0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80085a2:	1d3b      	adds	r3, r7, #4
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	647b      	str	r3, [r7, #68]	; 0x44
 80085a8:	463b      	mov	r3, r7
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	785b      	ldrb	r3, [r3, #1]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d164      	bne.n	800867c <USB_EPStartXfer+0x63c>
 80085b2:	1d3b      	adds	r3, r7, #4
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80085b8:	1d3b      	adds	r3, r7, #4
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	461a      	mov	r2, r3
 80085c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085c6:	4413      	add	r3, r2
 80085c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80085ca:	463b      	mov	r3, r7
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	781b      	ldrb	r3, [r3, #0]
 80085d0:	011a      	lsls	r2, r3, #4
 80085d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80085d4:	4413      	add	r3, r2
 80085d6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80085da:	63bb      	str	r3, [r7, #56]	; 0x38
 80085dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80085e0:	2b00      	cmp	r3, #0
 80085e2:	d112      	bne.n	800860a <USB_EPStartXfer+0x5ca>
 80085e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085e6:	881b      	ldrh	r3, [r3, #0]
 80085e8:	b29b      	uxth	r3, r3
 80085ea:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80085ee:	b29a      	uxth	r2, r3
 80085f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085f2:	801a      	strh	r2, [r3, #0]
 80085f4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085f6:	881b      	ldrh	r3, [r3, #0]
 80085f8:	b29b      	uxth	r3, r3
 80085fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80085fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008602:	b29a      	uxth	r2, r3
 8008604:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008606:	801a      	strh	r2, [r3, #0]
 8008608:	e054      	b.n	80086b4 <USB_EPStartXfer+0x674>
 800860a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800860e:	2b3e      	cmp	r3, #62	; 0x3e
 8008610:	d817      	bhi.n	8008642 <USB_EPStartXfer+0x602>
 8008612:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008616:	085b      	lsrs	r3, r3, #1
 8008618:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800861c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008620:	f003 0301 	and.w	r3, r3, #1
 8008624:	2b00      	cmp	r3, #0
 8008626:	d004      	beq.n	8008632 <USB_EPStartXfer+0x5f2>
 8008628:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800862c:	3301      	adds	r3, #1
 800862e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008632:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008636:	b29b      	uxth	r3, r3
 8008638:	029b      	lsls	r3, r3, #10
 800863a:	b29a      	uxth	r2, r3
 800863c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800863e:	801a      	strh	r2, [r3, #0]
 8008640:	e038      	b.n	80086b4 <USB_EPStartXfer+0x674>
 8008642:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008646:	095b      	lsrs	r3, r3, #5
 8008648:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800864c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008650:	f003 031f 	and.w	r3, r3, #31
 8008654:	2b00      	cmp	r3, #0
 8008656:	d104      	bne.n	8008662 <USB_EPStartXfer+0x622>
 8008658:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800865c:	3b01      	subs	r3, #1
 800865e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8008662:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8008666:	b29b      	uxth	r3, r3
 8008668:	029b      	lsls	r3, r3, #10
 800866a:	b29b      	uxth	r3, r3
 800866c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008670:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008674:	b29a      	uxth	r2, r3
 8008676:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008678:	801a      	strh	r2, [r3, #0]
 800867a:	e01b      	b.n	80086b4 <USB_EPStartXfer+0x674>
 800867c:	463b      	mov	r3, r7
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	785b      	ldrb	r3, [r3, #1]
 8008682:	2b01      	cmp	r3, #1
 8008684:	d116      	bne.n	80086b4 <USB_EPStartXfer+0x674>
 8008686:	1d3b      	adds	r3, r7, #4
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800868e:	b29b      	uxth	r3, r3
 8008690:	461a      	mov	r2, r3
 8008692:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008694:	4413      	add	r3, r2
 8008696:	647b      	str	r3, [r7, #68]	; 0x44
 8008698:	463b      	mov	r3, r7
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	781b      	ldrb	r3, [r3, #0]
 800869e:	011a      	lsls	r2, r3, #4
 80086a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80086a2:	4413      	add	r3, r2
 80086a4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80086a8:	643b      	str	r3, [r7, #64]	; 0x40
 80086aa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80086ae:	b29a      	uxth	r2, r3
 80086b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80086b2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80086b4:	463b      	mov	r3, r7
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	895b      	ldrh	r3, [r3, #10]
 80086ba:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80086be:	463b      	mov	r3, r7
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	6959      	ldr	r1, [r3, #20]
 80086c4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80086c8:	b29b      	uxth	r3, r3
 80086ca:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80086ce:	1d38      	adds	r0, r7, #4
 80086d0:	6800      	ldr	r0, [r0, #0]
 80086d2:	f000 ff13 	bl	80094fc <USB_WritePMA>
 80086d6:	e1e2      	b.n	8008a9e <USB_EPStartXfer+0xa5e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 80086d8:	463b      	mov	r3, r7
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	6a1b      	ldr	r3, [r3, #32]
 80086de:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 80086e2:	1d3b      	adds	r3, r7, #4
 80086e4:	681a      	ldr	r2, [r3, #0]
 80086e6:	463b      	mov	r3, r7
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	781b      	ldrb	r3, [r3, #0]
 80086ec:	009b      	lsls	r3, r3, #2
 80086ee:	4413      	add	r3, r2
 80086f0:	881b      	ldrh	r3, [r3, #0]
 80086f2:	b29b      	uxth	r3, r3
 80086f4:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 80086f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80086fc:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 8008700:	1d3b      	adds	r3, r7, #4
 8008702:	681a      	ldr	r2, [r3, #0]
 8008704:	463b      	mov	r3, r7
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	781b      	ldrb	r3, [r3, #0]
 800870a:	009b      	lsls	r3, r3, #2
 800870c:	441a      	add	r2, r3
 800870e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8008712:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008716:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800871a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800871e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008722:	b29b      	uxth	r3, r3
 8008724:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8008726:	1d3b      	adds	r3, r7, #4
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	663b      	str	r3, [r7, #96]	; 0x60
 800872c:	1d3b      	adds	r3, r7, #4
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008734:	b29b      	uxth	r3, r3
 8008736:	461a      	mov	r2, r3
 8008738:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800873a:	4413      	add	r3, r2
 800873c:	663b      	str	r3, [r7, #96]	; 0x60
 800873e:	463b      	mov	r3, r7
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	781b      	ldrb	r3, [r3, #0]
 8008744:	011a      	lsls	r2, r3, #4
 8008746:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008748:	4413      	add	r3, r2
 800874a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800874e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008750:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008754:	b29a      	uxth	r2, r3
 8008756:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008758:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800875a:	463b      	mov	r3, r7
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	891b      	ldrh	r3, [r3, #8]
 8008760:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8008764:	463b      	mov	r3, r7
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	6959      	ldr	r1, [r3, #20]
 800876a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800876e:	b29b      	uxth	r3, r3
 8008770:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8008774:	1d38      	adds	r0, r7, #4
 8008776:	6800      	ldr	r0, [r0, #0]
 8008778:	f000 fec0 	bl	80094fc <USB_WritePMA>
 800877c:	e18f      	b.n	8008a9e <USB_EPStartXfer+0xa5e>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800877e:	1d3b      	adds	r3, r7, #4
 8008780:	681a      	ldr	r2, [r3, #0]
 8008782:	463b      	mov	r3, r7
 8008784:	681b      	ldr	r3, [r3, #0]
 8008786:	781b      	ldrb	r3, [r3, #0]
 8008788:	009b      	lsls	r3, r3, #2
 800878a:	4413      	add	r3, r2
 800878c:	881b      	ldrh	r3, [r3, #0]
 800878e:	b29b      	uxth	r3, r3
 8008790:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008794:	2b00      	cmp	r3, #0
 8008796:	f000 808f 	beq.w	80088b8 <USB_EPStartXfer+0x878>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800879a:	1d3b      	adds	r3, r7, #4
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	67bb      	str	r3, [r7, #120]	; 0x78
 80087a0:	463b      	mov	r3, r7
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	785b      	ldrb	r3, [r3, #1]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d164      	bne.n	8008874 <USB_EPStartXfer+0x834>
 80087aa:	1d3b      	adds	r3, r7, #4
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	673b      	str	r3, [r7, #112]	; 0x70
 80087b0:	1d3b      	adds	r3, r7, #4
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	461a      	mov	r2, r3
 80087bc:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80087be:	4413      	add	r3, r2
 80087c0:	673b      	str	r3, [r7, #112]	; 0x70
 80087c2:	463b      	mov	r3, r7
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	781b      	ldrb	r3, [r3, #0]
 80087c8:	011a      	lsls	r2, r3, #4
 80087ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80087cc:	4413      	add	r3, r2
 80087ce:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80087d2:	66fb      	str	r3, [r7, #108]	; 0x6c
 80087d4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d112      	bne.n	8008802 <USB_EPStartXfer+0x7c2>
 80087dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087de:	881b      	ldrh	r3, [r3, #0]
 80087e0:	b29b      	uxth	r3, r3
 80087e2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80087e6:	b29a      	uxth	r2, r3
 80087e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087ea:	801a      	strh	r2, [r3, #0]
 80087ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087ee:	881b      	ldrh	r3, [r3, #0]
 80087f0:	b29b      	uxth	r3, r3
 80087f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80087f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80087fa:	b29a      	uxth	r2, r3
 80087fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80087fe:	801a      	strh	r2, [r3, #0]
 8008800:	e054      	b.n	80088ac <USB_EPStartXfer+0x86c>
 8008802:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008806:	2b3e      	cmp	r3, #62	; 0x3e
 8008808:	d817      	bhi.n	800883a <USB_EPStartXfer+0x7fa>
 800880a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800880e:	085b      	lsrs	r3, r3, #1
 8008810:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008814:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008818:	f003 0301 	and.w	r3, r3, #1
 800881c:	2b00      	cmp	r3, #0
 800881e:	d004      	beq.n	800882a <USB_EPStartXfer+0x7ea>
 8008820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008824:	3301      	adds	r3, #1
 8008826:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800882a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800882e:	b29b      	uxth	r3, r3
 8008830:	029b      	lsls	r3, r3, #10
 8008832:	b29a      	uxth	r2, r3
 8008834:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008836:	801a      	strh	r2, [r3, #0]
 8008838:	e038      	b.n	80088ac <USB_EPStartXfer+0x86c>
 800883a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800883e:	095b      	lsrs	r3, r3, #5
 8008840:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8008844:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008848:	f003 031f 	and.w	r3, r3, #31
 800884c:	2b00      	cmp	r3, #0
 800884e:	d104      	bne.n	800885a <USB_EPStartXfer+0x81a>
 8008850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008854:	3b01      	subs	r3, #1
 8008856:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800885a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800885e:	b29b      	uxth	r3, r3
 8008860:	029b      	lsls	r3, r3, #10
 8008862:	b29b      	uxth	r3, r3
 8008864:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008868:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800886c:	b29a      	uxth	r2, r3
 800886e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008870:	801a      	strh	r2, [r3, #0]
 8008872:	e01b      	b.n	80088ac <USB_EPStartXfer+0x86c>
 8008874:	463b      	mov	r3, r7
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	785b      	ldrb	r3, [r3, #1]
 800887a:	2b01      	cmp	r3, #1
 800887c:	d116      	bne.n	80088ac <USB_EPStartXfer+0x86c>
 800887e:	1d3b      	adds	r3, r7, #4
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008886:	b29b      	uxth	r3, r3
 8008888:	461a      	mov	r2, r3
 800888a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800888c:	4413      	add	r3, r2
 800888e:	67bb      	str	r3, [r7, #120]	; 0x78
 8008890:	463b      	mov	r3, r7
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	781b      	ldrb	r3, [r3, #0]
 8008896:	011a      	lsls	r2, r3, #4
 8008898:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800889a:	4413      	add	r3, r2
 800889c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80088a0:	677b      	str	r3, [r7, #116]	; 0x74
 80088a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80088a6:	b29a      	uxth	r2, r3
 80088a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80088aa:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 80088ac:	463b      	mov	r3, r7
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	895b      	ldrh	r3, [r3, #10]
 80088b2:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 80088b6:	e097      	b.n	80089e8 <USB_EPStartXfer+0x9a8>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80088b8:	463b      	mov	r3, r7
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	785b      	ldrb	r3, [r3, #1]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d168      	bne.n	8008994 <USB_EPStartXfer+0x954>
 80088c2:	1d3b      	adds	r3, r7, #4
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80088ca:	1d3b      	adds	r3, r7, #4
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80088d2:	b29b      	uxth	r3, r3
 80088d4:	461a      	mov	r2, r3
 80088d6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80088da:	4413      	add	r3, r2
 80088dc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80088e0:	463b      	mov	r3, r7
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	781b      	ldrb	r3, [r3, #0]
 80088e6:	011a      	lsls	r2, r3, #4
 80088e8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80088ec:	4413      	add	r3, r2
 80088ee:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80088f2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80088f4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d112      	bne.n	8008922 <USB_EPStartXfer+0x8e2>
 80088fc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80088fe:	881b      	ldrh	r3, [r3, #0]
 8008900:	b29b      	uxth	r3, r3
 8008902:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008906:	b29a      	uxth	r2, r3
 8008908:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800890a:	801a      	strh	r2, [r3, #0]
 800890c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800890e:	881b      	ldrh	r3, [r3, #0]
 8008910:	b29b      	uxth	r3, r3
 8008912:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008916:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800891a:	b29a      	uxth	r2, r3
 800891c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800891e:	801a      	strh	r2, [r3, #0]
 8008920:	e05d      	b.n	80089de <USB_EPStartXfer+0x99e>
 8008922:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008926:	2b3e      	cmp	r3, #62	; 0x3e
 8008928:	d817      	bhi.n	800895a <USB_EPStartXfer+0x91a>
 800892a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800892e:	085b      	lsrs	r3, r3, #1
 8008930:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008934:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008938:	f003 0301 	and.w	r3, r3, #1
 800893c:	2b00      	cmp	r3, #0
 800893e:	d004      	beq.n	800894a <USB_EPStartXfer+0x90a>
 8008940:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008944:	3301      	adds	r3, #1
 8008946:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800894a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800894e:	b29b      	uxth	r3, r3
 8008950:	029b      	lsls	r3, r3, #10
 8008952:	b29a      	uxth	r2, r3
 8008954:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008956:	801a      	strh	r2, [r3, #0]
 8008958:	e041      	b.n	80089de <USB_EPStartXfer+0x99e>
 800895a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800895e:	095b      	lsrs	r3, r3, #5
 8008960:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8008964:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008968:	f003 031f 	and.w	r3, r3, #31
 800896c:	2b00      	cmp	r3, #0
 800896e:	d104      	bne.n	800897a <USB_EPStartXfer+0x93a>
 8008970:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8008974:	3b01      	subs	r3, #1
 8008976:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800897a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800897e:	b29b      	uxth	r3, r3
 8008980:	029b      	lsls	r3, r3, #10
 8008982:	b29b      	uxth	r3, r3
 8008984:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008988:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800898c:	b29a      	uxth	r2, r3
 800898e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8008990:	801a      	strh	r2, [r3, #0]
 8008992:	e024      	b.n	80089de <USB_EPStartXfer+0x99e>
 8008994:	463b      	mov	r3, r7
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	785b      	ldrb	r3, [r3, #1]
 800899a:	2b01      	cmp	r3, #1
 800899c:	d11f      	bne.n	80089de <USB_EPStartXfer+0x99e>
 800899e:	1d3b      	adds	r3, r7, #4
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80089a6:	1d3b      	adds	r3, r7, #4
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80089ae:	b29b      	uxth	r3, r3
 80089b0:	461a      	mov	r2, r3
 80089b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80089b6:	4413      	add	r3, r2
 80089b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80089bc:	463b      	mov	r3, r7
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	781b      	ldrb	r3, [r3, #0]
 80089c2:	011a      	lsls	r2, r3, #4
 80089c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80089c8:	4413      	add	r3, r2
 80089ca:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80089ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80089d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80089d6:	b29a      	uxth	r2, r3
 80089d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80089dc:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80089de:	463b      	mov	r3, r7
 80089e0:	681b      	ldr	r3, [r3, #0]
 80089e2:	891b      	ldrh	r3, [r3, #8]
 80089e4:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80089e8:	463b      	mov	r3, r7
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	6959      	ldr	r1, [r3, #20]
 80089ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80089f2:	b29b      	uxth	r3, r3
 80089f4:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80089f8:	1d38      	adds	r0, r7, #4
 80089fa:	6800      	ldr	r0, [r0, #0]
 80089fc:	f000 fd7e 	bl	80094fc <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8008a00:	463b      	mov	r3, r7
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	785b      	ldrb	r3, [r3, #1]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d122      	bne.n	8008a50 <USB_EPStartXfer+0xa10>
 8008a0a:	1d3b      	adds	r3, r7, #4
 8008a0c:	681a      	ldr	r2, [r3, #0]
 8008a0e:	463b      	mov	r3, r7
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	781b      	ldrb	r3, [r3, #0]
 8008a14:	009b      	lsls	r3, r3, #2
 8008a16:	4413      	add	r3, r2
 8008a18:	881b      	ldrh	r3, [r3, #0]
 8008a1a:	b29b      	uxth	r3, r3
 8008a1c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a24:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 8008a28:	1d3b      	adds	r3, r7, #4
 8008a2a:	681a      	ldr	r2, [r3, #0]
 8008a2c:	463b      	mov	r3, r7
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	781b      	ldrb	r3, [r3, #0]
 8008a32:	009b      	lsls	r3, r3, #2
 8008a34:	441a      	add	r2, r3
 8008a36:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 8008a3a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008a3e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008a42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a46:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008a4a:	b29b      	uxth	r3, r3
 8008a4c:	8013      	strh	r3, [r2, #0]
 8008a4e:	e026      	b.n	8008a9e <USB_EPStartXfer+0xa5e>
 8008a50:	463b      	mov	r3, r7
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	785b      	ldrb	r3, [r3, #1]
 8008a56:	2b01      	cmp	r3, #1
 8008a58:	d121      	bne.n	8008a9e <USB_EPStartXfer+0xa5e>
 8008a5a:	1d3b      	adds	r3, r7, #4
 8008a5c:	681a      	ldr	r2, [r3, #0]
 8008a5e:	463b      	mov	r3, r7
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	781b      	ldrb	r3, [r3, #0]
 8008a64:	009b      	lsls	r3, r3, #2
 8008a66:	4413      	add	r3, r2
 8008a68:	881b      	ldrh	r3, [r3, #0]
 8008a6a:	b29b      	uxth	r3, r3
 8008a6c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a74:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 8008a78:	1d3b      	adds	r3, r7, #4
 8008a7a:	681a      	ldr	r2, [r3, #0]
 8008a7c:	463b      	mov	r3, r7
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	781b      	ldrb	r3, [r3, #0]
 8008a82:	009b      	lsls	r3, r3, #2
 8008a84:	441a      	add	r2, r3
 8008a86:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 8008a8a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008a8e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008a92:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008a96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a9a:	b29b      	uxth	r3, r3
 8008a9c:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8008a9e:	1d3b      	adds	r3, r7, #4
 8008aa0:	681a      	ldr	r2, [r3, #0]
 8008aa2:	463b      	mov	r3, r7
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	781b      	ldrb	r3, [r3, #0]
 8008aa8:	009b      	lsls	r3, r3, #2
 8008aaa:	4413      	add	r3, r2
 8008aac:	881b      	ldrh	r3, [r3, #0]
 8008aae:	b29b      	uxth	r3, r3
 8008ab0:	f107 020e 	add.w	r2, r7, #14
 8008ab4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ab8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008abc:	8013      	strh	r3, [r2, #0]
 8008abe:	f107 030e 	add.w	r3, r7, #14
 8008ac2:	f107 020e 	add.w	r2, r7, #14
 8008ac6:	8812      	ldrh	r2, [r2, #0]
 8008ac8:	f082 0210 	eor.w	r2, r2, #16
 8008acc:	801a      	strh	r2, [r3, #0]
 8008ace:	f107 030e 	add.w	r3, r7, #14
 8008ad2:	f107 020e 	add.w	r2, r7, #14
 8008ad6:	8812      	ldrh	r2, [r2, #0]
 8008ad8:	f082 0220 	eor.w	r2, r2, #32
 8008adc:	801a      	strh	r2, [r3, #0]
 8008ade:	1d3b      	adds	r3, r7, #4
 8008ae0:	681a      	ldr	r2, [r3, #0]
 8008ae2:	463b      	mov	r3, r7
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	781b      	ldrb	r3, [r3, #0]
 8008ae8:	009b      	lsls	r3, r3, #2
 8008aea:	441a      	add	r2, r3
 8008aec:	f107 030e 	add.w	r3, r7, #14
 8008af0:	881b      	ldrh	r3, [r3, #0]
 8008af2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008af6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008afa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008afe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008b02:	b29b      	uxth	r3, r3
 8008b04:	8013      	strh	r3, [r2, #0]
 8008b06:	e3b5      	b.n	8009274 <USB_EPStartXfer+0x1234>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8008b08:	463b      	mov	r3, r7
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	7b1b      	ldrb	r3, [r3, #12]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	f040 8090 	bne.w	8008c34 <USB_EPStartXfer+0xbf4>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8008b14:	463b      	mov	r3, r7
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	699a      	ldr	r2, [r3, #24]
 8008b1a:	463b      	mov	r3, r7
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	691b      	ldr	r3, [r3, #16]
 8008b20:	429a      	cmp	r2, r3
 8008b22:	d90e      	bls.n	8008b42 <USB_EPStartXfer+0xb02>
      {
        len = ep->maxpacket;
 8008b24:	463b      	mov	r3, r7
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	691b      	ldr	r3, [r3, #16]
 8008b2a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 8008b2e:	463b      	mov	r3, r7
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	699a      	ldr	r2, [r3, #24]
 8008b34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008b38:	1ad2      	subs	r2, r2, r3
 8008b3a:	463b      	mov	r3, r7
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	619a      	str	r2, [r3, #24]
 8008b40:	e008      	b.n	8008b54 <USB_EPStartXfer+0xb14>
      }
      else
      {
        len = ep->xfer_len;
 8008b42:	463b      	mov	r3, r7
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	699b      	ldr	r3, [r3, #24]
 8008b48:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 8008b4c:	463b      	mov	r3, r7
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	2200      	movs	r2, #0
 8008b52:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8008b54:	1d3b      	adds	r3, r7, #4
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008b5c:	1d3b      	adds	r3, r7, #4
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b64:	b29b      	uxth	r3, r3
 8008b66:	461a      	mov	r2, r3
 8008b68:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008b6c:	4413      	add	r3, r2
 8008b6e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8008b72:	463b      	mov	r3, r7
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	781b      	ldrb	r3, [r3, #0]
 8008b78:	011a      	lsls	r2, r3, #4
 8008b7a:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8008b7e:	4413      	add	r3, r2
 8008b80:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008b84:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008b88:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d116      	bne.n	8008bbe <USB_EPStartXfer+0xb7e>
 8008b90:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008b94:	881b      	ldrh	r3, [r3, #0]
 8008b96:	b29b      	uxth	r3, r3
 8008b98:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008b9c:	b29a      	uxth	r2, r3
 8008b9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008ba2:	801a      	strh	r2, [r3, #0]
 8008ba4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008ba8:	881b      	ldrh	r3, [r3, #0]
 8008baa:	b29b      	uxth	r3, r3
 8008bac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008bb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008bb4:	b29a      	uxth	r2, r3
 8008bb6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008bba:	801a      	strh	r2, [r3, #0]
 8008bbc:	e32c      	b.n	8009218 <USB_EPStartXfer+0x11d8>
 8008bbe:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008bc2:	2b3e      	cmp	r3, #62	; 0x3e
 8008bc4:	d818      	bhi.n	8008bf8 <USB_EPStartXfer+0xbb8>
 8008bc6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008bca:	085b      	lsrs	r3, r3, #1
 8008bcc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008bd0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008bd4:	f003 0301 	and.w	r3, r3, #1
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d004      	beq.n	8008be6 <USB_EPStartXfer+0xba6>
 8008bdc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008be0:	3301      	adds	r3, #1
 8008be2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008be6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008bea:	b29b      	uxth	r3, r3
 8008bec:	029b      	lsls	r3, r3, #10
 8008bee:	b29a      	uxth	r2, r3
 8008bf0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008bf4:	801a      	strh	r2, [r3, #0]
 8008bf6:	e30f      	b.n	8009218 <USB_EPStartXfer+0x11d8>
 8008bf8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008bfc:	095b      	lsrs	r3, r3, #5
 8008bfe:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008c02:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008c06:	f003 031f 	and.w	r3, r3, #31
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d104      	bne.n	8008c18 <USB_EPStartXfer+0xbd8>
 8008c0e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008c12:	3b01      	subs	r3, #1
 8008c14:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8008c18:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8008c1c:	b29b      	uxth	r3, r3
 8008c1e:	029b      	lsls	r3, r3, #10
 8008c20:	b29b      	uxth	r3, r3
 8008c22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c2a:	b29a      	uxth	r2, r3
 8008c2c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8008c30:	801a      	strh	r2, [r3, #0]
 8008c32:	e2f1      	b.n	8009218 <USB_EPStartXfer+0x11d8>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8008c34:	463b      	mov	r3, r7
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	78db      	ldrb	r3, [r3, #3]
 8008c3a:	2b02      	cmp	r3, #2
 8008c3c:	f040 818f 	bne.w	8008f5e <USB_EPStartXfer+0xf1e>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8008c40:	463b      	mov	r3, r7
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	785b      	ldrb	r3, [r3, #1]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d175      	bne.n	8008d36 <USB_EPStartXfer+0xcf6>
 8008c4a:	1d3b      	adds	r3, r7, #4
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008c52:	1d3b      	adds	r3, r7, #4
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c5a:	b29b      	uxth	r3, r3
 8008c5c:	461a      	mov	r2, r3
 8008c5e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008c62:	4413      	add	r3, r2
 8008c64:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008c68:	463b      	mov	r3, r7
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	781b      	ldrb	r3, [r3, #0]
 8008c6e:	011a      	lsls	r2, r3, #4
 8008c70:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8008c74:	4413      	add	r3, r2
 8008c76:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008c7a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008c7e:	463b      	mov	r3, r7
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	691b      	ldr	r3, [r3, #16]
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d116      	bne.n	8008cb6 <USB_EPStartXfer+0xc76>
 8008c88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008c8c:	881b      	ldrh	r3, [r3, #0]
 8008c8e:	b29b      	uxth	r3, r3
 8008c90:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008c94:	b29a      	uxth	r2, r3
 8008c96:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008c9a:	801a      	strh	r2, [r3, #0]
 8008c9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008ca0:	881b      	ldrh	r3, [r3, #0]
 8008ca2:	b29b      	uxth	r3, r3
 8008ca4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ca8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008cac:	b29a      	uxth	r2, r3
 8008cae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008cb2:	801a      	strh	r2, [r3, #0]
 8008cb4:	e065      	b.n	8008d82 <USB_EPStartXfer+0xd42>
 8008cb6:	463b      	mov	r3, r7
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	691b      	ldr	r3, [r3, #16]
 8008cbc:	2b3e      	cmp	r3, #62	; 0x3e
 8008cbe:	d81a      	bhi.n	8008cf6 <USB_EPStartXfer+0xcb6>
 8008cc0:	463b      	mov	r3, r7
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	691b      	ldr	r3, [r3, #16]
 8008cc6:	085b      	lsrs	r3, r3, #1
 8008cc8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008ccc:	463b      	mov	r3, r7
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	691b      	ldr	r3, [r3, #16]
 8008cd2:	f003 0301 	and.w	r3, r3, #1
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d004      	beq.n	8008ce4 <USB_EPStartXfer+0xca4>
 8008cda:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008cde:	3301      	adds	r3, #1
 8008ce0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008ce4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008ce8:	b29b      	uxth	r3, r3
 8008cea:	029b      	lsls	r3, r3, #10
 8008cec:	b29a      	uxth	r2, r3
 8008cee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008cf2:	801a      	strh	r2, [r3, #0]
 8008cf4:	e045      	b.n	8008d82 <USB_EPStartXfer+0xd42>
 8008cf6:	463b      	mov	r3, r7
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	691b      	ldr	r3, [r3, #16]
 8008cfc:	095b      	lsrs	r3, r3, #5
 8008cfe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008d02:	463b      	mov	r3, r7
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	691b      	ldr	r3, [r3, #16]
 8008d08:	f003 031f 	and.w	r3, r3, #31
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d104      	bne.n	8008d1a <USB_EPStartXfer+0xcda>
 8008d10:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008d14:	3b01      	subs	r3, #1
 8008d16:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8008d1a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8008d1e:	b29b      	uxth	r3, r3
 8008d20:	029b      	lsls	r3, r3, #10
 8008d22:	b29b      	uxth	r3, r3
 8008d24:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d28:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d2c:	b29a      	uxth	r2, r3
 8008d2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008d32:	801a      	strh	r2, [r3, #0]
 8008d34:	e025      	b.n	8008d82 <USB_EPStartXfer+0xd42>
 8008d36:	463b      	mov	r3, r7
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	785b      	ldrb	r3, [r3, #1]
 8008d3c:	2b01      	cmp	r3, #1
 8008d3e:	d120      	bne.n	8008d82 <USB_EPStartXfer+0xd42>
 8008d40:	1d3b      	adds	r3, r7, #4
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008d48:	1d3b      	adds	r3, r7, #4
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d50:	b29b      	uxth	r3, r3
 8008d52:	461a      	mov	r2, r3
 8008d54:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008d58:	4413      	add	r3, r2
 8008d5a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008d5e:	463b      	mov	r3, r7
 8008d60:	681b      	ldr	r3, [r3, #0]
 8008d62:	781b      	ldrb	r3, [r3, #0]
 8008d64:	011a      	lsls	r2, r3, #4
 8008d66:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008d6a:	4413      	add	r3, r2
 8008d6c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008d70:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008d74:	463b      	mov	r3, r7
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	691b      	ldr	r3, [r3, #16]
 8008d7a:	b29a      	uxth	r2, r3
 8008d7c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8008d80:	801a      	strh	r2, [r3, #0]
 8008d82:	1d3b      	adds	r3, r7, #4
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008d8a:	463b      	mov	r3, r7
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	785b      	ldrb	r3, [r3, #1]
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d175      	bne.n	8008e80 <USB_EPStartXfer+0xe40>
 8008d94:	1d3b      	adds	r3, r7, #4
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008d9c:	1d3b      	adds	r3, r7, #4
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008da4:	b29b      	uxth	r3, r3
 8008da6:	461a      	mov	r2, r3
 8008da8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008dac:	4413      	add	r3, r2
 8008dae:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008db2:	463b      	mov	r3, r7
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	781b      	ldrb	r3, [r3, #0]
 8008db8:	011a      	lsls	r2, r3, #4
 8008dba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008dbe:	4413      	add	r3, r2
 8008dc0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008dc4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008dc8:	463b      	mov	r3, r7
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	691b      	ldr	r3, [r3, #16]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d116      	bne.n	8008e00 <USB_EPStartXfer+0xdc0>
 8008dd2:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008dd6:	881b      	ldrh	r3, [r3, #0]
 8008dd8:	b29b      	uxth	r3, r3
 8008dda:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008dde:	b29a      	uxth	r2, r3
 8008de0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008de4:	801a      	strh	r2, [r3, #0]
 8008de6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008dea:	881b      	ldrh	r3, [r3, #0]
 8008dec:	b29b      	uxth	r3, r3
 8008dee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008df2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008df6:	b29a      	uxth	r2, r3
 8008df8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008dfc:	801a      	strh	r2, [r3, #0]
 8008dfe:	e061      	b.n	8008ec4 <USB_EPStartXfer+0xe84>
 8008e00:	463b      	mov	r3, r7
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	691b      	ldr	r3, [r3, #16]
 8008e06:	2b3e      	cmp	r3, #62	; 0x3e
 8008e08:	d81a      	bhi.n	8008e40 <USB_EPStartXfer+0xe00>
 8008e0a:	463b      	mov	r3, r7
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	691b      	ldr	r3, [r3, #16]
 8008e10:	085b      	lsrs	r3, r3, #1
 8008e12:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008e16:	463b      	mov	r3, r7
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	691b      	ldr	r3, [r3, #16]
 8008e1c:	f003 0301 	and.w	r3, r3, #1
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d004      	beq.n	8008e2e <USB_EPStartXfer+0xdee>
 8008e24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e28:	3301      	adds	r3, #1
 8008e2a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e32:	b29b      	uxth	r3, r3
 8008e34:	029b      	lsls	r3, r3, #10
 8008e36:	b29a      	uxth	r2, r3
 8008e38:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008e3c:	801a      	strh	r2, [r3, #0]
 8008e3e:	e041      	b.n	8008ec4 <USB_EPStartXfer+0xe84>
 8008e40:	463b      	mov	r3, r7
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	691b      	ldr	r3, [r3, #16]
 8008e46:	095b      	lsrs	r3, r3, #5
 8008e48:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008e4c:	463b      	mov	r3, r7
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	691b      	ldr	r3, [r3, #16]
 8008e52:	f003 031f 	and.w	r3, r3, #31
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d104      	bne.n	8008e64 <USB_EPStartXfer+0xe24>
 8008e5a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e5e:	3b01      	subs	r3, #1
 8008e60:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008e64:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008e68:	b29b      	uxth	r3, r3
 8008e6a:	029b      	lsls	r3, r3, #10
 8008e6c:	b29b      	uxth	r3, r3
 8008e6e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008e72:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008e76:	b29a      	uxth	r2, r3
 8008e78:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008e7c:	801a      	strh	r2, [r3, #0]
 8008e7e:	e021      	b.n	8008ec4 <USB_EPStartXfer+0xe84>
 8008e80:	463b      	mov	r3, r7
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	785b      	ldrb	r3, [r3, #1]
 8008e86:	2b01      	cmp	r3, #1
 8008e88:	d11c      	bne.n	8008ec4 <USB_EPStartXfer+0xe84>
 8008e8a:	1d3b      	adds	r3, r7, #4
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008e92:	b29b      	uxth	r3, r3
 8008e94:	461a      	mov	r2, r3
 8008e96:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008e9a:	4413      	add	r3, r2
 8008e9c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008ea0:	463b      	mov	r3, r7
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	781b      	ldrb	r3, [r3, #0]
 8008ea6:	011a      	lsls	r2, r3, #4
 8008ea8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8008eac:	4413      	add	r3, r2
 8008eae:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008eb2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8008eb6:	463b      	mov	r3, r7
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	691b      	ldr	r3, [r3, #16]
 8008ebc:	b29a      	uxth	r2, r3
 8008ebe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8008ec2:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8008ec4:	463b      	mov	r3, r7
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	69db      	ldr	r3, [r3, #28]
 8008eca:	2b00      	cmp	r3, #0
 8008ecc:	f000 81a4 	beq.w	8009218 <USB_EPStartXfer+0x11d8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8008ed0:	1d3b      	adds	r3, r7, #4
 8008ed2:	681a      	ldr	r2, [r3, #0]
 8008ed4:	463b      	mov	r3, r7
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	781b      	ldrb	r3, [r3, #0]
 8008eda:	009b      	lsls	r3, r3, #2
 8008edc:	4413      	add	r3, r2
 8008ede:	881b      	ldrh	r3, [r3, #0]
 8008ee0:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008ee4:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8008ee8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d005      	beq.n	8008efc <USB_EPStartXfer+0xebc>
 8008ef0:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8008ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	d10d      	bne.n	8008f18 <USB_EPStartXfer+0xed8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008efc:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8008f00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	f040 8187 	bne.w	8009218 <USB_EPStartXfer+0x11d8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008f0a:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 8008f0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f12:	2b00      	cmp	r3, #0
 8008f14:	f040 8180 	bne.w	8009218 <USB_EPStartXfer+0x11d8>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8008f18:	1d3b      	adds	r3, r7, #4
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	463b      	mov	r3, r7
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	781b      	ldrb	r3, [r3, #0]
 8008f22:	009b      	lsls	r3, r3, #2
 8008f24:	4413      	add	r3, r2
 8008f26:	881b      	ldrh	r3, [r3, #0]
 8008f28:	b29b      	uxth	r3, r3
 8008f2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f32:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 8008f36:	1d3b      	adds	r3, r7, #4
 8008f38:	681a      	ldr	r2, [r3, #0]
 8008f3a:	463b      	mov	r3, r7
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	781b      	ldrb	r3, [r3, #0]
 8008f40:	009b      	lsls	r3, r3, #2
 8008f42:	441a      	add	r2, r3
 8008f44:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 8008f48:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008f4c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008f50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008f54:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8008f58:	b29b      	uxth	r3, r3
 8008f5a:	8013      	strh	r3, [r2, #0]
 8008f5c:	e15c      	b.n	8009218 <USB_EPStartXfer+0x11d8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8008f5e:	463b      	mov	r3, r7
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	78db      	ldrb	r3, [r3, #3]
 8008f64:	2b01      	cmp	r3, #1
 8008f66:	f040 8155 	bne.w	8009214 <USB_EPStartXfer+0x11d4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8008f6a:	463b      	mov	r3, r7
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	699a      	ldr	r2, [r3, #24]
 8008f70:	463b      	mov	r3, r7
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	691b      	ldr	r3, [r3, #16]
 8008f76:	429a      	cmp	r2, r3
 8008f78:	d90e      	bls.n	8008f98 <USB_EPStartXfer+0xf58>
        {
          len = ep->maxpacket;
 8008f7a:	463b      	mov	r3, r7
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	691b      	ldr	r3, [r3, #16]
 8008f80:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 8008f84:	463b      	mov	r3, r7
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	699a      	ldr	r2, [r3, #24]
 8008f8a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008f8e:	1ad2      	subs	r2, r2, r3
 8008f90:	463b      	mov	r3, r7
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	619a      	str	r2, [r3, #24]
 8008f96:	e008      	b.n	8008faa <USB_EPStartXfer+0xf6a>
        }
        else
        {
          len = ep->xfer_len;
 8008f98:	463b      	mov	r3, r7
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	699b      	ldr	r3, [r3, #24]
 8008f9e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 8008fa2:	463b      	mov	r3, r7
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	2200      	movs	r2, #0
 8008fa8:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8008faa:	463b      	mov	r3, r7
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	785b      	ldrb	r3, [r3, #1]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d16f      	bne.n	8009094 <USB_EPStartXfer+0x1054>
 8008fb4:	1d3b      	adds	r3, r7, #4
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008fbc:	1d3b      	adds	r3, r7, #4
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008fc4:	b29b      	uxth	r3, r3
 8008fc6:	461a      	mov	r2, r3
 8008fc8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8008fcc:	4413      	add	r3, r2
 8008fce:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008fd2:	463b      	mov	r3, r7
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	781b      	ldrb	r3, [r3, #0]
 8008fd8:	011a      	lsls	r2, r3, #4
 8008fda:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8008fde:	4413      	add	r3, r2
 8008fe0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008fe4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008fe8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d116      	bne.n	800901e <USB_EPStartXfer+0xfde>
 8008ff0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8008ff4:	881b      	ldrh	r3, [r3, #0]
 8008ff6:	b29b      	uxth	r3, r3
 8008ff8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008ffc:	b29a      	uxth	r2, r3
 8008ffe:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009002:	801a      	strh	r2, [r3, #0]
 8009004:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009008:	881b      	ldrh	r3, [r3, #0]
 800900a:	b29b      	uxth	r3, r3
 800900c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009010:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009014:	b29a      	uxth	r2, r3
 8009016:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800901a:	801a      	strh	r2, [r3, #0]
 800901c:	e05f      	b.n	80090de <USB_EPStartXfer+0x109e>
 800901e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009022:	2b3e      	cmp	r3, #62	; 0x3e
 8009024:	d818      	bhi.n	8009058 <USB_EPStartXfer+0x1018>
 8009026:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800902a:	085b      	lsrs	r3, r3, #1
 800902c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009030:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009034:	f003 0301 	and.w	r3, r3, #1
 8009038:	2b00      	cmp	r3, #0
 800903a:	d004      	beq.n	8009046 <USB_EPStartXfer+0x1006>
 800903c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009040:	3301      	adds	r3, #1
 8009042:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009046:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800904a:	b29b      	uxth	r3, r3
 800904c:	029b      	lsls	r3, r3, #10
 800904e:	b29a      	uxth	r2, r3
 8009050:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009054:	801a      	strh	r2, [r3, #0]
 8009056:	e042      	b.n	80090de <USB_EPStartXfer+0x109e>
 8009058:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800905c:	095b      	lsrs	r3, r3, #5
 800905e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009062:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009066:	f003 031f 	and.w	r3, r3, #31
 800906a:	2b00      	cmp	r3, #0
 800906c:	d104      	bne.n	8009078 <USB_EPStartXfer+0x1038>
 800906e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009072:	3b01      	subs	r3, #1
 8009074:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009078:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800907c:	b29b      	uxth	r3, r3
 800907e:	029b      	lsls	r3, r3, #10
 8009080:	b29b      	uxth	r3, r3
 8009082:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009086:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800908a:	b29a      	uxth	r2, r3
 800908c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8009090:	801a      	strh	r2, [r3, #0]
 8009092:	e024      	b.n	80090de <USB_EPStartXfer+0x109e>
 8009094:	463b      	mov	r3, r7
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	785b      	ldrb	r3, [r3, #1]
 800909a:	2b01      	cmp	r3, #1
 800909c:	d11f      	bne.n	80090de <USB_EPStartXfer+0x109e>
 800909e:	1d3b      	adds	r3, r7, #4
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80090a6:	1d3b      	adds	r3, r7, #4
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80090ae:	b29b      	uxth	r3, r3
 80090b0:	461a      	mov	r2, r3
 80090b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80090b6:	4413      	add	r3, r2
 80090b8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80090bc:	463b      	mov	r3, r7
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	781b      	ldrb	r3, [r3, #0]
 80090c2:	011a      	lsls	r2, r3, #4
 80090c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80090c8:	4413      	add	r3, r2
 80090ca:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80090ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80090d2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80090d6:	b29a      	uxth	r2, r3
 80090d8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80090dc:	801a      	strh	r2, [r3, #0]
 80090de:	1d3b      	adds	r3, r7, #4
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80090e6:	463b      	mov	r3, r7
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	785b      	ldrb	r3, [r3, #1]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d16f      	bne.n	80091d0 <USB_EPStartXfer+0x1190>
 80090f0:	1d3b      	adds	r3, r7, #4
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80090f8:	1d3b      	adds	r3, r7, #4
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009100:	b29b      	uxth	r3, r3
 8009102:	461a      	mov	r2, r3
 8009104:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009108:	4413      	add	r3, r2
 800910a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800910e:	463b      	mov	r3, r7
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	781b      	ldrb	r3, [r3, #0]
 8009114:	011a      	lsls	r2, r3, #4
 8009116:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800911a:	4413      	add	r3, r2
 800911c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009120:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8009124:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009128:	2b00      	cmp	r3, #0
 800912a:	d116      	bne.n	800915a <USB_EPStartXfer+0x111a>
 800912c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009130:	881b      	ldrh	r3, [r3, #0]
 8009132:	b29b      	uxth	r3, r3
 8009134:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009138:	b29a      	uxth	r2, r3
 800913a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800913e:	801a      	strh	r2, [r3, #0]
 8009140:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009144:	881b      	ldrh	r3, [r3, #0]
 8009146:	b29b      	uxth	r3, r3
 8009148:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800914c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009150:	b29a      	uxth	r2, r3
 8009152:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009156:	801a      	strh	r2, [r3, #0]
 8009158:	e05e      	b.n	8009218 <USB_EPStartXfer+0x11d8>
 800915a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800915e:	2b3e      	cmp	r3, #62	; 0x3e
 8009160:	d818      	bhi.n	8009194 <USB_EPStartXfer+0x1154>
 8009162:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009166:	085b      	lsrs	r3, r3, #1
 8009168:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800916c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009170:	f003 0301 	and.w	r3, r3, #1
 8009174:	2b00      	cmp	r3, #0
 8009176:	d004      	beq.n	8009182 <USB_EPStartXfer+0x1142>
 8009178:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800917c:	3301      	adds	r3, #1
 800917e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8009182:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009186:	b29b      	uxth	r3, r3
 8009188:	029b      	lsls	r3, r3, #10
 800918a:	b29a      	uxth	r2, r3
 800918c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8009190:	801a      	strh	r2, [r3, #0]
 8009192:	e041      	b.n	8009218 <USB_EPStartXfer+0x11d8>
 8009194:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8009198:	095b      	lsrs	r3, r3, #5
 800919a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800919e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80091a2:	f003 031f 	and.w	r3, r3, #31
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d104      	bne.n	80091b4 <USB_EPStartXfer+0x1174>
 80091aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80091ae:	3b01      	subs	r3, #1
 80091b0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 80091b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80091b8:	b29b      	uxth	r3, r3
 80091ba:	029b      	lsls	r3, r3, #10
 80091bc:	b29b      	uxth	r3, r3
 80091be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80091c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80091c6:	b29a      	uxth	r2, r3
 80091c8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80091cc:	801a      	strh	r2, [r3, #0]
 80091ce:	e023      	b.n	8009218 <USB_EPStartXfer+0x11d8>
 80091d0:	463b      	mov	r3, r7
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	785b      	ldrb	r3, [r3, #1]
 80091d6:	2b01      	cmp	r3, #1
 80091d8:	d11e      	bne.n	8009218 <USB_EPStartXfer+0x11d8>
 80091da:	1d3b      	adds	r3, r7, #4
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80091e2:	b29b      	uxth	r3, r3
 80091e4:	461a      	mov	r2, r3
 80091e6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80091ea:	4413      	add	r3, r2
 80091ec:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80091f0:	463b      	mov	r3, r7
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	781b      	ldrb	r3, [r3, #0]
 80091f6:	011a      	lsls	r2, r3, #4
 80091f8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80091fc:	4413      	add	r3, r2
 80091fe:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009202:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009206:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800920a:	b29a      	uxth	r2, r3
 800920c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8009210:	801a      	strh	r2, [r3, #0]
 8009212:	e001      	b.n	8009218 <USB_EPStartXfer+0x11d8>
      }
      else
      {
        return HAL_ERROR;
 8009214:	2301      	movs	r3, #1
 8009216:	e02e      	b.n	8009276 <USB_EPStartXfer+0x1236>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009218:	1d3b      	adds	r3, r7, #4
 800921a:	681a      	ldr	r2, [r3, #0]
 800921c:	463b      	mov	r3, r7
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	781b      	ldrb	r3, [r3, #0]
 8009222:	009b      	lsls	r3, r3, #2
 8009224:	4413      	add	r3, r2
 8009226:	881b      	ldrh	r3, [r3, #0]
 8009228:	b29b      	uxth	r3, r3
 800922a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800922e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009232:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8009236:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800923a:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800923e:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8009242:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009246:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800924a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800924e:	1d3b      	adds	r3, r7, #4
 8009250:	681a      	ldr	r2, [r3, #0]
 8009252:	463b      	mov	r3, r7
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	781b      	ldrb	r3, [r3, #0]
 8009258:	009b      	lsls	r3, r3, #2
 800925a:	441a      	add	r2, r3
 800925c:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009260:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009264:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009268:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800926c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009270:	b29b      	uxth	r3, r3
 8009272:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009274:	2300      	movs	r3, #0
}
 8009276:	4618      	mov	r0, r3
 8009278:	f507 7788 	add.w	r7, r7, #272	; 0x110
 800927c:	46bd      	mov	sp, r7
 800927e:	bd80      	pop	{r7, pc}

08009280 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009280:	b480      	push	{r7}
 8009282:	b085      	sub	sp, #20
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
 8009288:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	785b      	ldrb	r3, [r3, #1]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d020      	beq.n	80092d4 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8009292:	687a      	ldr	r2, [r7, #4]
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	781b      	ldrb	r3, [r3, #0]
 8009298:	009b      	lsls	r3, r3, #2
 800929a:	4413      	add	r3, r2
 800929c:	881b      	ldrh	r3, [r3, #0]
 800929e:	b29b      	uxth	r3, r3
 80092a0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80092a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80092a8:	81bb      	strh	r3, [r7, #12]
 80092aa:	89bb      	ldrh	r3, [r7, #12]
 80092ac:	f083 0310 	eor.w	r3, r3, #16
 80092b0:	81bb      	strh	r3, [r7, #12]
 80092b2:	687a      	ldr	r2, [r7, #4]
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	781b      	ldrb	r3, [r3, #0]
 80092b8:	009b      	lsls	r3, r3, #2
 80092ba:	441a      	add	r2, r3
 80092bc:	89bb      	ldrh	r3, [r7, #12]
 80092be:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80092c2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80092c6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80092ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092ce:	b29b      	uxth	r3, r3
 80092d0:	8013      	strh	r3, [r2, #0]
 80092d2:	e01f      	b.n	8009314 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80092d4:	687a      	ldr	r2, [r7, #4]
 80092d6:	683b      	ldr	r3, [r7, #0]
 80092d8:	781b      	ldrb	r3, [r3, #0]
 80092da:	009b      	lsls	r3, r3, #2
 80092dc:	4413      	add	r3, r2
 80092de:	881b      	ldrh	r3, [r3, #0]
 80092e0:	b29b      	uxth	r3, r3
 80092e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80092e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80092ea:	81fb      	strh	r3, [r7, #14]
 80092ec:	89fb      	ldrh	r3, [r7, #14]
 80092ee:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80092f2:	81fb      	strh	r3, [r7, #14]
 80092f4:	687a      	ldr	r2, [r7, #4]
 80092f6:	683b      	ldr	r3, [r7, #0]
 80092f8:	781b      	ldrb	r3, [r3, #0]
 80092fa:	009b      	lsls	r3, r3, #2
 80092fc:	441a      	add	r2, r3
 80092fe:	89fb      	ldrh	r3, [r7, #14]
 8009300:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009304:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009308:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800930c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009310:	b29b      	uxth	r3, r3
 8009312:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009314:	2300      	movs	r3, #0
}
 8009316:	4618      	mov	r0, r3
 8009318:	3714      	adds	r7, #20
 800931a:	46bd      	mov	sp, r7
 800931c:	bc80      	pop	{r7}
 800931e:	4770      	bx	lr

08009320 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009320:	b480      	push	{r7}
 8009322:	b087      	sub	sp, #28
 8009324:	af00      	add	r7, sp, #0
 8009326:	6078      	str	r0, [r7, #4]
 8009328:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	7b1b      	ldrb	r3, [r3, #12]
 800932e:	2b00      	cmp	r3, #0
 8009330:	f040 809d 	bne.w	800946e <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8009334:	683b      	ldr	r3, [r7, #0]
 8009336:	785b      	ldrb	r3, [r3, #1]
 8009338:	2b00      	cmp	r3, #0
 800933a:	d04c      	beq.n	80093d6 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800933c:	687a      	ldr	r2, [r7, #4]
 800933e:	683b      	ldr	r3, [r7, #0]
 8009340:	781b      	ldrb	r3, [r3, #0]
 8009342:	009b      	lsls	r3, r3, #2
 8009344:	4413      	add	r3, r2
 8009346:	881b      	ldrh	r3, [r3, #0]
 8009348:	823b      	strh	r3, [r7, #16]
 800934a:	8a3b      	ldrh	r3, [r7, #16]
 800934c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009350:	2b00      	cmp	r3, #0
 8009352:	d01b      	beq.n	800938c <USB_EPClearStall+0x6c>
 8009354:	687a      	ldr	r2, [r7, #4]
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	781b      	ldrb	r3, [r3, #0]
 800935a:	009b      	lsls	r3, r3, #2
 800935c:	4413      	add	r3, r2
 800935e:	881b      	ldrh	r3, [r3, #0]
 8009360:	b29b      	uxth	r3, r3
 8009362:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009366:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800936a:	81fb      	strh	r3, [r7, #14]
 800936c:	687a      	ldr	r2, [r7, #4]
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	781b      	ldrb	r3, [r3, #0]
 8009372:	009b      	lsls	r3, r3, #2
 8009374:	441a      	add	r2, r3
 8009376:	89fb      	ldrh	r3, [r7, #14]
 8009378:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800937c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009380:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009384:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009388:	b29b      	uxth	r3, r3
 800938a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800938c:	683b      	ldr	r3, [r7, #0]
 800938e:	78db      	ldrb	r3, [r3, #3]
 8009390:	2b01      	cmp	r3, #1
 8009392:	d06c      	beq.n	800946e <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009394:	687a      	ldr	r2, [r7, #4]
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	781b      	ldrb	r3, [r3, #0]
 800939a:	009b      	lsls	r3, r3, #2
 800939c:	4413      	add	r3, r2
 800939e:	881b      	ldrh	r3, [r3, #0]
 80093a0:	b29b      	uxth	r3, r3
 80093a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80093a6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80093aa:	81bb      	strh	r3, [r7, #12]
 80093ac:	89bb      	ldrh	r3, [r7, #12]
 80093ae:	f083 0320 	eor.w	r3, r3, #32
 80093b2:	81bb      	strh	r3, [r7, #12]
 80093b4:	687a      	ldr	r2, [r7, #4]
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	781b      	ldrb	r3, [r3, #0]
 80093ba:	009b      	lsls	r3, r3, #2
 80093bc:	441a      	add	r2, r3
 80093be:	89bb      	ldrh	r3, [r7, #12]
 80093c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80093c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80093c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80093cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093d0:	b29b      	uxth	r3, r3
 80093d2:	8013      	strh	r3, [r2, #0]
 80093d4:	e04b      	b.n	800946e <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80093d6:	687a      	ldr	r2, [r7, #4]
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	781b      	ldrb	r3, [r3, #0]
 80093dc:	009b      	lsls	r3, r3, #2
 80093de:	4413      	add	r3, r2
 80093e0:	881b      	ldrh	r3, [r3, #0]
 80093e2:	82fb      	strh	r3, [r7, #22]
 80093e4:	8afb      	ldrh	r3, [r7, #22]
 80093e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d01b      	beq.n	8009426 <USB_EPClearStall+0x106>
 80093ee:	687a      	ldr	r2, [r7, #4]
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	781b      	ldrb	r3, [r3, #0]
 80093f4:	009b      	lsls	r3, r3, #2
 80093f6:	4413      	add	r3, r2
 80093f8:	881b      	ldrh	r3, [r3, #0]
 80093fa:	b29b      	uxth	r3, r3
 80093fc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009400:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009404:	82bb      	strh	r3, [r7, #20]
 8009406:	687a      	ldr	r2, [r7, #4]
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	781b      	ldrb	r3, [r3, #0]
 800940c:	009b      	lsls	r3, r3, #2
 800940e:	441a      	add	r2, r3
 8009410:	8abb      	ldrh	r3, [r7, #20]
 8009412:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8009416:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800941a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800941e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009422:	b29b      	uxth	r3, r3
 8009424:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009426:	687a      	ldr	r2, [r7, #4]
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	781b      	ldrb	r3, [r3, #0]
 800942c:	009b      	lsls	r3, r3, #2
 800942e:	4413      	add	r3, r2
 8009430:	881b      	ldrh	r3, [r3, #0]
 8009432:	b29b      	uxth	r3, r3
 8009434:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009438:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800943c:	827b      	strh	r3, [r7, #18]
 800943e:	8a7b      	ldrh	r3, [r7, #18]
 8009440:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009444:	827b      	strh	r3, [r7, #18]
 8009446:	8a7b      	ldrh	r3, [r7, #18]
 8009448:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800944c:	827b      	strh	r3, [r7, #18]
 800944e:	687a      	ldr	r2, [r7, #4]
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	781b      	ldrb	r3, [r3, #0]
 8009454:	009b      	lsls	r3, r3, #2
 8009456:	441a      	add	r2, r3
 8009458:	8a7b      	ldrh	r3, [r7, #18]
 800945a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800945e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8009462:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009466:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800946a:	b29b      	uxth	r3, r3
 800946c:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800946e:	2300      	movs	r3, #0
}
 8009470:	4618      	mov	r0, r3
 8009472:	371c      	adds	r7, #28
 8009474:	46bd      	mov	sp, r7
 8009476:	bc80      	pop	{r7}
 8009478:	4770      	bx	lr

0800947a <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800947a:	b480      	push	{r7}
 800947c:	b083      	sub	sp, #12
 800947e:	af00      	add	r7, sp, #0
 8009480:	6078      	str	r0, [r7, #4]
 8009482:	460b      	mov	r3, r1
 8009484:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8009486:	78fb      	ldrb	r3, [r7, #3]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d103      	bne.n	8009494 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	2280      	movs	r2, #128	; 0x80
 8009490:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8009494:	2300      	movs	r3, #0
}
 8009496:	4618      	mov	r0, r3
 8009498:	370c      	adds	r7, #12
 800949a:	46bd      	mov	sp, r7
 800949c:	bc80      	pop	{r7}
 800949e:	4770      	bx	lr

080094a0 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80094a0:	b480      	push	{r7}
 80094a2:	b083      	sub	sp, #12
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80094a8:	2300      	movs	r3, #0
}
 80094aa:	4618      	mov	r0, r3
 80094ac:	370c      	adds	r7, #12
 80094ae:	46bd      	mov	sp, r7
 80094b0:	bc80      	pop	{r7}
 80094b2:	4770      	bx	lr

080094b4 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 80094b4:	b480      	push	{r7}
 80094b6:	b083      	sub	sp, #12
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80094bc:	2300      	movs	r3, #0
}
 80094be:	4618      	mov	r0, r3
 80094c0:	370c      	adds	r7, #12
 80094c2:	46bd      	mov	sp, r7
 80094c4:	bc80      	pop	{r7}
 80094c6:	4770      	bx	lr

080094c8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 80094c8:	b480      	push	{r7}
 80094ca:	b085      	sub	sp, #20
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80094d6:	b29b      	uxth	r3, r3
 80094d8:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80094da:	68fb      	ldr	r3, [r7, #12]
}
 80094dc:	4618      	mov	r0, r3
 80094de:	3714      	adds	r7, #20
 80094e0:	46bd      	mov	sp, r7
 80094e2:	bc80      	pop	{r7}
 80094e4:	4770      	bx	lr

080094e6 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80094e6:	b480      	push	{r7}
 80094e8:	b083      	sub	sp, #12
 80094ea:	af00      	add	r7, sp, #0
 80094ec:	6078      	str	r0, [r7, #4]
 80094ee:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80094f0:	2300      	movs	r3, #0
}
 80094f2:	4618      	mov	r0, r3
 80094f4:	370c      	adds	r7, #12
 80094f6:	46bd      	mov	sp, r7
 80094f8:	bc80      	pop	{r7}
 80094fa:	4770      	bx	lr

080094fc <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80094fc:	b480      	push	{r7}
 80094fe:	b08d      	sub	sp, #52	; 0x34
 8009500:	af00      	add	r7, sp, #0
 8009502:	60f8      	str	r0, [r7, #12]
 8009504:	60b9      	str	r1, [r7, #8]
 8009506:	4611      	mov	r1, r2
 8009508:	461a      	mov	r2, r3
 800950a:	460b      	mov	r3, r1
 800950c:	80fb      	strh	r3, [r7, #6]
 800950e:	4613      	mov	r3, r2
 8009510:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009512:	88bb      	ldrh	r3, [r7, #4]
 8009514:	3301      	adds	r3, #1
 8009516:	085b      	lsrs	r3, r3, #1
 8009518:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800951e:	68bb      	ldr	r3, [r7, #8]
 8009520:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009522:	88fb      	ldrh	r3, [r7, #6]
 8009524:	005a      	lsls	r2, r3, #1
 8009526:	69fb      	ldr	r3, [r7, #28]
 8009528:	4413      	add	r3, r2
 800952a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800952e:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8009530:	6a3b      	ldr	r3, [r7, #32]
 8009532:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009534:	e01e      	b.n	8009574 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8009536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009538:	781b      	ldrb	r3, [r3, #0]
 800953a:	61bb      	str	r3, [r7, #24]
    pBuf++;
 800953c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800953e:	3301      	adds	r3, #1
 8009540:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8009542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009544:	781b      	ldrb	r3, [r3, #0]
 8009546:	b29b      	uxth	r3, r3
 8009548:	021b      	lsls	r3, r3, #8
 800954a:	b29b      	uxth	r3, r3
 800954c:	461a      	mov	r2, r3
 800954e:	69bb      	ldr	r3, [r7, #24]
 8009550:	4313      	orrs	r3, r2
 8009552:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8009554:	697b      	ldr	r3, [r7, #20]
 8009556:	b29a      	uxth	r2, r3
 8009558:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800955a:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800955c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800955e:	3302      	adds	r3, #2
 8009560:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8009562:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009564:	3302      	adds	r3, #2
 8009566:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8009568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800956a:	3301      	adds	r3, #1
 800956c:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800956e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009570:	3b01      	subs	r3, #1
 8009572:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009574:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009576:	2b00      	cmp	r3, #0
 8009578:	d1dd      	bne.n	8009536 <USB_WritePMA+0x3a>
  }
}
 800957a:	bf00      	nop
 800957c:	bf00      	nop
 800957e:	3734      	adds	r7, #52	; 0x34
 8009580:	46bd      	mov	sp, r7
 8009582:	bc80      	pop	{r7}
 8009584:	4770      	bx	lr

08009586 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009586:	b480      	push	{r7}
 8009588:	b08b      	sub	sp, #44	; 0x2c
 800958a:	af00      	add	r7, sp, #0
 800958c:	60f8      	str	r0, [r7, #12]
 800958e:	60b9      	str	r1, [r7, #8]
 8009590:	4611      	mov	r1, r2
 8009592:	461a      	mov	r2, r3
 8009594:	460b      	mov	r3, r1
 8009596:	80fb      	strh	r3, [r7, #6]
 8009598:	4613      	mov	r3, r2
 800959a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800959c:	88bb      	ldrh	r3, [r7, #4]
 800959e:	085b      	lsrs	r3, r3, #1
 80095a0:	b29b      	uxth	r3, r3
 80095a2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80095a8:	68bb      	ldr	r3, [r7, #8]
 80095aa:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80095ac:	88fb      	ldrh	r3, [r7, #6]
 80095ae:	005a      	lsls	r2, r3, #1
 80095b0:	697b      	ldr	r3, [r7, #20]
 80095b2:	4413      	add	r3, r2
 80095b4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80095b8:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 80095ba:	69bb      	ldr	r3, [r7, #24]
 80095bc:	627b      	str	r3, [r7, #36]	; 0x24
 80095be:	e01b      	b.n	80095f8 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 80095c0:	6a3b      	ldr	r3, [r7, #32]
 80095c2:	881b      	ldrh	r3, [r3, #0]
 80095c4:	b29b      	uxth	r3, r3
 80095c6:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80095c8:	6a3b      	ldr	r3, [r7, #32]
 80095ca:	3302      	adds	r3, #2
 80095cc:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	b2da      	uxtb	r2, r3
 80095d2:	69fb      	ldr	r3, [r7, #28]
 80095d4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80095d6:	69fb      	ldr	r3, [r7, #28]
 80095d8:	3301      	adds	r3, #1
 80095da:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80095dc:	693b      	ldr	r3, [r7, #16]
 80095de:	0a1b      	lsrs	r3, r3, #8
 80095e0:	b2da      	uxtb	r2, r3
 80095e2:	69fb      	ldr	r3, [r7, #28]
 80095e4:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80095e6:	69fb      	ldr	r3, [r7, #28]
 80095e8:	3301      	adds	r3, #1
 80095ea:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80095ec:	6a3b      	ldr	r3, [r7, #32]
 80095ee:	3302      	adds	r3, #2
 80095f0:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 80095f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095f4:	3b01      	subs	r3, #1
 80095f6:	627b      	str	r3, [r7, #36]	; 0x24
 80095f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d1e0      	bne.n	80095c0 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80095fe:	88bb      	ldrh	r3, [r7, #4]
 8009600:	f003 0301 	and.w	r3, r3, #1
 8009604:	b29b      	uxth	r3, r3
 8009606:	2b00      	cmp	r3, #0
 8009608:	d007      	beq.n	800961a <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800960a:	6a3b      	ldr	r3, [r7, #32]
 800960c:	881b      	ldrh	r3, [r3, #0]
 800960e:	b29b      	uxth	r3, r3
 8009610:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8009612:	693b      	ldr	r3, [r7, #16]
 8009614:	b2da      	uxtb	r2, r3
 8009616:	69fb      	ldr	r3, [r7, #28]
 8009618:	701a      	strb	r2, [r3, #0]
  }
}
 800961a:	bf00      	nop
 800961c:	372c      	adds	r7, #44	; 0x2c
 800961e:	46bd      	mov	sp, r7
 8009620:	bc80      	pop	{r7}
 8009622:	4770      	bx	lr

08009624 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009624:	b580      	push	{r7, lr}
 8009626:	b084      	sub	sp, #16
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
 800962c:	460b      	mov	r3, r1
 800962e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009630:	2300      	movs	r3, #0
 8009632:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	7c1b      	ldrb	r3, [r3, #16]
 8009638:	2b00      	cmp	r3, #0
 800963a:	d115      	bne.n	8009668 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800963c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009640:	2202      	movs	r2, #2
 8009642:	2181      	movs	r1, #129	; 0x81
 8009644:	6878      	ldr	r0, [r7, #4]
 8009646:	f001 fe8a 	bl	800b35e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	2201      	movs	r2, #1
 800964e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009650:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009654:	2202      	movs	r2, #2
 8009656:	2101      	movs	r1, #1
 8009658:	6878      	ldr	r0, [r7, #4]
 800965a:	f001 fe80 	bl	800b35e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2201      	movs	r2, #1
 8009662:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8009666:	e012      	b.n	800968e <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009668:	2340      	movs	r3, #64	; 0x40
 800966a:	2202      	movs	r2, #2
 800966c:	2181      	movs	r1, #129	; 0x81
 800966e:	6878      	ldr	r0, [r7, #4]
 8009670:	f001 fe75 	bl	800b35e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	2201      	movs	r2, #1
 8009678:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800967a:	2340      	movs	r3, #64	; 0x40
 800967c:	2202      	movs	r2, #2
 800967e:	2101      	movs	r1, #1
 8009680:	6878      	ldr	r0, [r7, #4]
 8009682:	f001 fe6c 	bl	800b35e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	2201      	movs	r2, #1
 800968a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800968e:	2308      	movs	r3, #8
 8009690:	2203      	movs	r2, #3
 8009692:	2182      	movs	r1, #130	; 0x82
 8009694:	6878      	ldr	r0, [r7, #4]
 8009696:	f001 fe62 	bl	800b35e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2201      	movs	r2, #1
 800969e:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80096a0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80096a4:	f001 ff82 	bl	800b5ac <USBD_static_malloc>
 80096a8:	4602      	mov	r2, r0
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d102      	bne.n	80096c0 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 80096ba:	2301      	movs	r3, #1
 80096bc:	73fb      	strb	r3, [r7, #15]
 80096be:	e026      	b.n	800970e <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80096c6:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	2200      	movs	r2, #0
 80096d6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 80096da:	68bb      	ldr	r3, [r7, #8]
 80096dc:	2200      	movs	r2, #0
 80096de:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	7c1b      	ldrb	r3, [r3, #16]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d109      	bne.n	80096fe <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80096f0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80096f4:	2101      	movs	r1, #1
 80096f6:	6878      	ldr	r0, [r7, #4]
 80096f8:	f001 ff22 	bl	800b540 <USBD_LL_PrepareReceive>
 80096fc:	e007      	b.n	800970e <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009704:	2340      	movs	r3, #64	; 0x40
 8009706:	2101      	movs	r1, #1
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	f001 ff19 	bl	800b540 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800970e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009710:	4618      	mov	r0, r3
 8009712:	3710      	adds	r7, #16
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}

08009718 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b084      	sub	sp, #16
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
 8009720:	460b      	mov	r3, r1
 8009722:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009724:	2300      	movs	r3, #0
 8009726:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009728:	2181      	movs	r1, #129	; 0x81
 800972a:	6878      	ldr	r0, [r7, #4]
 800972c:	f001 fe3d 	bl	800b3aa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2200      	movs	r2, #0
 8009734:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009736:	2101      	movs	r1, #1
 8009738:	6878      	ldr	r0, [r7, #4]
 800973a:	f001 fe36 	bl	800b3aa <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2200      	movs	r2, #0
 8009742:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009746:	2182      	movs	r1, #130	; 0x82
 8009748:	6878      	ldr	r0, [r7, #4]
 800974a:	f001 fe2e 	bl	800b3aa <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	2200      	movs	r2, #0
 8009752:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800975a:	2b00      	cmp	r3, #0
 800975c:	d00e      	beq.n	800977c <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009764:	685b      	ldr	r3, [r3, #4]
 8009766:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800976e:	4618      	mov	r0, r3
 8009770:	f001 ff28 	bl	800b5c4 <USBD_static_free>
    pdev->pClassData = NULL;
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	2200      	movs	r2, #0
 8009778:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800977c:	7bfb      	ldrb	r3, [r7, #15]
}
 800977e:	4618      	mov	r0, r3
 8009780:	3710      	adds	r7, #16
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}

08009786 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009786:	b580      	push	{r7, lr}
 8009788:	b086      	sub	sp, #24
 800978a:	af00      	add	r7, sp, #0
 800978c:	6078      	str	r0, [r7, #4]
 800978e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009796:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8009798:	2300      	movs	r3, #0
 800979a:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800979c:	2300      	movs	r3, #0
 800979e:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 80097a0:	2300      	movs	r3, #0
 80097a2:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	781b      	ldrb	r3, [r3, #0]
 80097a8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d039      	beq.n	8009824 <USBD_CDC_Setup+0x9e>
 80097b0:	2b20      	cmp	r3, #32
 80097b2:	d17f      	bne.n	80098b4 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 80097b4:	683b      	ldr	r3, [r7, #0]
 80097b6:	88db      	ldrh	r3, [r3, #6]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d029      	beq.n	8009810 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	781b      	ldrb	r3, [r3, #0]
 80097c0:	b25b      	sxtb	r3, r3
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	da11      	bge.n	80097ea <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80097cc:	689b      	ldr	r3, [r3, #8]
 80097ce:	683a      	ldr	r2, [r7, #0]
 80097d0:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 80097d2:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80097d4:	683a      	ldr	r2, [r7, #0]
 80097d6:	88d2      	ldrh	r2, [r2, #6]
 80097d8:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80097da:	6939      	ldr	r1, [r7, #16]
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	88db      	ldrh	r3, [r3, #6]
 80097e0:	461a      	mov	r2, r3
 80097e2:	6878      	ldr	r0, [r7, #4]
 80097e4:	f001 fa09 	bl	800abfa <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 80097e8:	e06b      	b.n	80098c2 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	785a      	ldrb	r2, [r3, #1]
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	88db      	ldrh	r3, [r3, #6]
 80097f8:	b2da      	uxtb	r2, r3
 80097fa:	693b      	ldr	r3, [r7, #16]
 80097fc:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009800:	6939      	ldr	r1, [r7, #16]
 8009802:	683b      	ldr	r3, [r7, #0]
 8009804:	88db      	ldrh	r3, [r3, #6]
 8009806:	461a      	mov	r2, r3
 8009808:	6878      	ldr	r0, [r7, #4]
 800980a:	f001 fa24 	bl	800ac56 <USBD_CtlPrepareRx>
      break;
 800980e:	e058      	b.n	80098c2 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009816:	689b      	ldr	r3, [r3, #8]
 8009818:	683a      	ldr	r2, [r7, #0]
 800981a:	7850      	ldrb	r0, [r2, #1]
 800981c:	2200      	movs	r2, #0
 800981e:	6839      	ldr	r1, [r7, #0]
 8009820:	4798      	blx	r3
      break;
 8009822:	e04e      	b.n	80098c2 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	785b      	ldrb	r3, [r3, #1]
 8009828:	2b0b      	cmp	r3, #11
 800982a:	d02e      	beq.n	800988a <USBD_CDC_Setup+0x104>
 800982c:	2b0b      	cmp	r3, #11
 800982e:	dc38      	bgt.n	80098a2 <USBD_CDC_Setup+0x11c>
 8009830:	2b00      	cmp	r3, #0
 8009832:	d002      	beq.n	800983a <USBD_CDC_Setup+0xb4>
 8009834:	2b0a      	cmp	r3, #10
 8009836:	d014      	beq.n	8009862 <USBD_CDC_Setup+0xdc>
 8009838:	e033      	b.n	80098a2 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009840:	2b03      	cmp	r3, #3
 8009842:	d107      	bne.n	8009854 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8009844:	f107 030c 	add.w	r3, r7, #12
 8009848:	2202      	movs	r2, #2
 800984a:	4619      	mov	r1, r3
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	f001 f9d4 	bl	800abfa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009852:	e02e      	b.n	80098b2 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8009854:	6839      	ldr	r1, [r7, #0]
 8009856:	6878      	ldr	r0, [r7, #4]
 8009858:	f001 f965 	bl	800ab26 <USBD_CtlError>
            ret = USBD_FAIL;
 800985c:	2302      	movs	r3, #2
 800985e:	75fb      	strb	r3, [r7, #23]
          break;
 8009860:	e027      	b.n	80098b2 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009868:	2b03      	cmp	r3, #3
 800986a:	d107      	bne.n	800987c <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800986c:	f107 030f 	add.w	r3, r7, #15
 8009870:	2201      	movs	r2, #1
 8009872:	4619      	mov	r1, r3
 8009874:	6878      	ldr	r0, [r7, #4]
 8009876:	f001 f9c0 	bl	800abfa <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800987a:	e01a      	b.n	80098b2 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 800987c:	6839      	ldr	r1, [r7, #0]
 800987e:	6878      	ldr	r0, [r7, #4]
 8009880:	f001 f951 	bl	800ab26 <USBD_CtlError>
            ret = USBD_FAIL;
 8009884:	2302      	movs	r3, #2
 8009886:	75fb      	strb	r3, [r7, #23]
          break;
 8009888:	e013      	b.n	80098b2 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009890:	2b03      	cmp	r3, #3
 8009892:	d00d      	beq.n	80098b0 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8009894:	6839      	ldr	r1, [r7, #0]
 8009896:	6878      	ldr	r0, [r7, #4]
 8009898:	f001 f945 	bl	800ab26 <USBD_CtlError>
            ret = USBD_FAIL;
 800989c:	2302      	movs	r3, #2
 800989e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80098a0:	e006      	b.n	80098b0 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 80098a2:	6839      	ldr	r1, [r7, #0]
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f001 f93e 	bl	800ab26 <USBD_CtlError>
          ret = USBD_FAIL;
 80098aa:	2302      	movs	r3, #2
 80098ac:	75fb      	strb	r3, [r7, #23]
          break;
 80098ae:	e000      	b.n	80098b2 <USBD_CDC_Setup+0x12c>
          break;
 80098b0:	bf00      	nop
      }
      break;
 80098b2:	e006      	b.n	80098c2 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80098b4:	6839      	ldr	r1, [r7, #0]
 80098b6:	6878      	ldr	r0, [r7, #4]
 80098b8:	f001 f935 	bl	800ab26 <USBD_CtlError>
      ret = USBD_FAIL;
 80098bc:	2302      	movs	r3, #2
 80098be:	75fb      	strb	r3, [r7, #23]
      break;
 80098c0:	bf00      	nop
  }

  return ret;
 80098c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80098c4:	4618      	mov	r0, r3
 80098c6:	3718      	adds	r7, #24
 80098c8:	46bd      	mov	sp, r7
 80098ca:	bd80      	pop	{r7, pc}

080098cc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b084      	sub	sp, #16
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
 80098d4:	460b      	mov	r3, r1
 80098d6:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098de:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80098e6:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d03a      	beq.n	8009968 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 80098f2:	78fa      	ldrb	r2, [r7, #3]
 80098f4:	6879      	ldr	r1, [r7, #4]
 80098f6:	4613      	mov	r3, r2
 80098f8:	009b      	lsls	r3, r3, #2
 80098fa:	4413      	add	r3, r2
 80098fc:	009b      	lsls	r3, r3, #2
 80098fe:	440b      	add	r3, r1
 8009900:	331c      	adds	r3, #28
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	2b00      	cmp	r3, #0
 8009906:	d029      	beq.n	800995c <USBD_CDC_DataIn+0x90>
 8009908:	78fa      	ldrb	r2, [r7, #3]
 800990a:	6879      	ldr	r1, [r7, #4]
 800990c:	4613      	mov	r3, r2
 800990e:	009b      	lsls	r3, r3, #2
 8009910:	4413      	add	r3, r2
 8009912:	009b      	lsls	r3, r3, #2
 8009914:	440b      	add	r3, r1
 8009916:	331c      	adds	r3, #28
 8009918:	681a      	ldr	r2, [r3, #0]
 800991a:	78f9      	ldrb	r1, [r7, #3]
 800991c:	68b8      	ldr	r0, [r7, #8]
 800991e:	460b      	mov	r3, r1
 8009920:	009b      	lsls	r3, r3, #2
 8009922:	440b      	add	r3, r1
 8009924:	00db      	lsls	r3, r3, #3
 8009926:	4403      	add	r3, r0
 8009928:	3338      	adds	r3, #56	; 0x38
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	fbb2 f1f3 	udiv	r1, r2, r3
 8009930:	fb03 f301 	mul.w	r3, r3, r1
 8009934:	1ad3      	subs	r3, r2, r3
 8009936:	2b00      	cmp	r3, #0
 8009938:	d110      	bne.n	800995c <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800993a:	78fa      	ldrb	r2, [r7, #3]
 800993c:	6879      	ldr	r1, [r7, #4]
 800993e:	4613      	mov	r3, r2
 8009940:	009b      	lsls	r3, r3, #2
 8009942:	4413      	add	r3, r2
 8009944:	009b      	lsls	r3, r3, #2
 8009946:	440b      	add	r3, r1
 8009948:	331c      	adds	r3, #28
 800994a:	2200      	movs	r2, #0
 800994c:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800994e:	78f9      	ldrb	r1, [r7, #3]
 8009950:	2300      	movs	r3, #0
 8009952:	2200      	movs	r2, #0
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f001 fdd0 	bl	800b4fa <USBD_LL_Transmit>
 800995a:	e003      	b.n	8009964 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	2200      	movs	r2, #0
 8009960:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8009964:	2300      	movs	r3, #0
 8009966:	e000      	b.n	800996a <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8009968:	2302      	movs	r3, #2
  }
}
 800996a:	4618      	mov	r0, r3
 800996c:	3710      	adds	r7, #16
 800996e:	46bd      	mov	sp, r7
 8009970:	bd80      	pop	{r7, pc}

08009972 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009972:	b580      	push	{r7, lr}
 8009974:	b084      	sub	sp, #16
 8009976:	af00      	add	r7, sp, #0
 8009978:	6078      	str	r0, [r7, #4]
 800997a:	460b      	mov	r3, r1
 800997c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009984:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009986:	78fb      	ldrb	r3, [r7, #3]
 8009988:	4619      	mov	r1, r3
 800998a:	6878      	ldr	r0, [r7, #4]
 800998c:	f001 fdfb 	bl	800b586 <USBD_LL_GetRxDataSize>
 8009990:	4602      	mov	r2, r0
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d00d      	beq.n	80099be <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80099a8:	68db      	ldr	r3, [r3, #12]
 80099aa:	68fa      	ldr	r2, [r7, #12]
 80099ac:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80099b0:	68fa      	ldr	r2, [r7, #12]
 80099b2:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80099b6:	4611      	mov	r1, r2
 80099b8:	4798      	blx	r3

    return USBD_OK;
 80099ba:	2300      	movs	r3, #0
 80099bc:	e000      	b.n	80099c0 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 80099be:	2302      	movs	r3, #2
  }
}
 80099c0:	4618      	mov	r0, r3
 80099c2:	3710      	adds	r7, #16
 80099c4:	46bd      	mov	sp, r7
 80099c6:	bd80      	pop	{r7, pc}

080099c8 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80099c8:	b580      	push	{r7, lr}
 80099ca:	b084      	sub	sp, #16
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80099d6:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d015      	beq.n	8009a0e <USBD_CDC_EP0_RxReady+0x46>
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 80099e8:	2bff      	cmp	r3, #255	; 0xff
 80099ea:	d010      	beq.n	8009a0e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80099f2:	689b      	ldr	r3, [r3, #8]
 80099f4:	68fa      	ldr	r2, [r7, #12]
 80099f6:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80099fa:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80099fc:	68fa      	ldr	r2, [r7, #12]
 80099fe:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009a02:	b292      	uxth	r2, r2
 8009a04:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	22ff      	movs	r2, #255	; 0xff
 8009a0a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8009a0e:	2300      	movs	r3, #0
}
 8009a10:	4618      	mov	r0, r3
 8009a12:	3710      	adds	r7, #16
 8009a14:	46bd      	mov	sp, r7
 8009a16:	bd80      	pop	{r7, pc}

08009a18 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009a18:	b480      	push	{r7}
 8009a1a:	b083      	sub	sp, #12
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2243      	movs	r2, #67	; 0x43
 8009a24:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8009a26:	4b03      	ldr	r3, [pc, #12]	; (8009a34 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	370c      	adds	r7, #12
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bc80      	pop	{r7}
 8009a30:	4770      	bx	lr
 8009a32:	bf00      	nop
 8009a34:	200000a8 	.word	0x200000a8

08009a38 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009a38:	b480      	push	{r7}
 8009a3a:	b083      	sub	sp, #12
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2243      	movs	r2, #67	; 0x43
 8009a44:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8009a46:	4b03      	ldr	r3, [pc, #12]	; (8009a54 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009a48:	4618      	mov	r0, r3
 8009a4a:	370c      	adds	r7, #12
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	bc80      	pop	{r7}
 8009a50:	4770      	bx	lr
 8009a52:	bf00      	nop
 8009a54:	20000064 	.word	0x20000064

08009a58 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009a58:	b480      	push	{r7}
 8009a5a:	b083      	sub	sp, #12
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2243      	movs	r2, #67	; 0x43
 8009a64:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8009a66:	4b03      	ldr	r3, [pc, #12]	; (8009a74 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009a68:	4618      	mov	r0, r3
 8009a6a:	370c      	adds	r7, #12
 8009a6c:	46bd      	mov	sp, r7
 8009a6e:	bc80      	pop	{r7}
 8009a70:	4770      	bx	lr
 8009a72:	bf00      	nop
 8009a74:	200000ec 	.word	0x200000ec

08009a78 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009a78:	b480      	push	{r7}
 8009a7a:	b083      	sub	sp, #12
 8009a7c:	af00      	add	r7, sp, #0
 8009a7e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	220a      	movs	r2, #10
 8009a84:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8009a86:	4b03      	ldr	r3, [pc, #12]	; (8009a94 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	370c      	adds	r7, #12
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bc80      	pop	{r7}
 8009a90:	4770      	bx	lr
 8009a92:	bf00      	nop
 8009a94:	20000020 	.word	0x20000020

08009a98 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8009a98:	b480      	push	{r7}
 8009a9a:	b085      	sub	sp, #20
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
 8009aa0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009aa2:	2302      	movs	r3, #2
 8009aa4:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d005      	beq.n	8009ab8 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	683a      	ldr	r2, [r7, #0]
 8009ab0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009ab8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009aba:	4618      	mov	r0, r3
 8009abc:	3714      	adds	r7, #20
 8009abe:	46bd      	mov	sp, r7
 8009ac0:	bc80      	pop	{r7}
 8009ac2:	4770      	bx	lr

08009ac4 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b087      	sub	sp, #28
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	60f8      	str	r0, [r7, #12]
 8009acc:	60b9      	str	r1, [r7, #8]
 8009ace:	4613      	mov	r3, r2
 8009ad0:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ad8:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8009ada:	697b      	ldr	r3, [r7, #20]
 8009adc:	68ba      	ldr	r2, [r7, #8]
 8009ade:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009ae2:	88fa      	ldrh	r2, [r7, #6]
 8009ae4:	697b      	ldr	r3, [r7, #20]
 8009ae6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8009aea:	2300      	movs	r3, #0
}
 8009aec:	4618      	mov	r0, r3
 8009aee:	371c      	adds	r7, #28
 8009af0:	46bd      	mov	sp, r7
 8009af2:	bc80      	pop	{r7}
 8009af4:	4770      	bx	lr

08009af6 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8009af6:	b480      	push	{r7}
 8009af8:	b085      	sub	sp, #20
 8009afa:	af00      	add	r7, sp, #0
 8009afc:	6078      	str	r0, [r7, #4]
 8009afe:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b06:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	683a      	ldr	r2, [r7, #0]
 8009b0c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8009b10:	2300      	movs	r3, #0
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3714      	adds	r7, #20
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bc80      	pop	{r7}
 8009b1a:	4770      	bx	lr

08009b1c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b084      	sub	sp, #16
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b2a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d01c      	beq.n	8009b70 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d115      	bne.n	8009b6c <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	2201      	movs	r2, #1
 8009b44:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009b5e:	b29b      	uxth	r3, r3
 8009b60:	2181      	movs	r1, #129	; 0x81
 8009b62:	6878      	ldr	r0, [r7, #4]
 8009b64:	f001 fcc9 	bl	800b4fa <USBD_LL_Transmit>

      return USBD_OK;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	e002      	b.n	8009b72 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8009b6c:	2301      	movs	r3, #1
 8009b6e:	e000      	b.n	8009b72 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8009b70:	2302      	movs	r3, #2
  }
}
 8009b72:	4618      	mov	r0, r3
 8009b74:	3710      	adds	r7, #16
 8009b76:	46bd      	mov	sp, r7
 8009b78:	bd80      	pop	{r7, pc}

08009b7a <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009b7a:	b580      	push	{r7, lr}
 8009b7c:	b084      	sub	sp, #16
 8009b7e:	af00      	add	r7, sp, #0
 8009b80:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b88:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d017      	beq.n	8009bc4 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	7c1b      	ldrb	r3, [r3, #16]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d109      	bne.n	8009bb0 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009ba2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009ba6:	2101      	movs	r1, #1
 8009ba8:	6878      	ldr	r0, [r7, #4]
 8009baa:	f001 fcc9 	bl	800b540 <USBD_LL_PrepareReceive>
 8009bae:	e007      	b.n	8009bc0 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009bb6:	2340      	movs	r3, #64	; 0x40
 8009bb8:	2101      	movs	r1, #1
 8009bba:	6878      	ldr	r0, [r7, #4]
 8009bbc:	f001 fcc0 	bl	800b540 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	e000      	b.n	8009bc6 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8009bc4:	2302      	movs	r3, #2
  }
}
 8009bc6:	4618      	mov	r0, r3
 8009bc8:	3710      	adds	r7, #16
 8009bca:	46bd      	mov	sp, r7
 8009bcc:	bd80      	pop	{r7, pc}

08009bce <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8009bce:	b580      	push	{r7, lr}
 8009bd0:	b084      	sub	sp, #16
 8009bd2:	af00      	add	r7, sp, #0
 8009bd4:	60f8      	str	r0, [r7, #12]
 8009bd6:	60b9      	str	r1, [r7, #8]
 8009bd8:	4613      	mov	r3, r2
 8009bda:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d101      	bne.n	8009be6 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8009be2:	2302      	movs	r3, #2
 8009be4:	e01a      	b.n	8009c1c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d003      	beq.n	8009bf8 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009bf8:	68bb      	ldr	r3, [r7, #8]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d003      	beq.n	8009c06 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	68ba      	ldr	r2, [r7, #8]
 8009c02:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009c06:	68fb      	ldr	r3, [r7, #12]
 8009c08:	2201      	movs	r2, #1
 8009c0a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	79fa      	ldrb	r2, [r7, #7]
 8009c12:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8009c14:	68f8      	ldr	r0, [r7, #12]
 8009c16:	f001 fb2d 	bl	800b274 <USBD_LL_Init>

  return USBD_OK;
 8009c1a:	2300      	movs	r3, #0
}
 8009c1c:	4618      	mov	r0, r3
 8009c1e:	3710      	adds	r7, #16
 8009c20:	46bd      	mov	sp, r7
 8009c22:	bd80      	pop	{r7, pc}

08009c24 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009c24:	b480      	push	{r7}
 8009c26:	b085      	sub	sp, #20
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
 8009c2c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8009c2e:	2300      	movs	r3, #0
 8009c30:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d006      	beq.n	8009c46 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	683a      	ldr	r2, [r7, #0]
 8009c3c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 8009c40:	2300      	movs	r3, #0
 8009c42:	73fb      	strb	r3, [r7, #15]
 8009c44:	e001      	b.n	8009c4a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009c46:	2302      	movs	r3, #2
 8009c48:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009c4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c4c:	4618      	mov	r0, r3
 8009c4e:	3714      	adds	r7, #20
 8009c50:	46bd      	mov	sp, r7
 8009c52:	bc80      	pop	{r7}
 8009c54:	4770      	bx	lr

08009c56 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009c56:	b580      	push	{r7, lr}
 8009c58:	b082      	sub	sp, #8
 8009c5a:	af00      	add	r7, sp, #0
 8009c5c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8009c5e:	6878      	ldr	r0, [r7, #4]
 8009c60:	f001 fb62 	bl	800b328 <USBD_LL_Start>

  return USBD_OK;
 8009c64:	2300      	movs	r3, #0
}
 8009c66:	4618      	mov	r0, r3
 8009c68:	3708      	adds	r7, #8
 8009c6a:	46bd      	mov	sp, r7
 8009c6c:	bd80      	pop	{r7, pc}

08009c6e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009c6e:	b480      	push	{r7}
 8009c70:	b083      	sub	sp, #12
 8009c72:	af00      	add	r7, sp, #0
 8009c74:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009c76:	2300      	movs	r3, #0
}
 8009c78:	4618      	mov	r0, r3
 8009c7a:	370c      	adds	r7, #12
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	bc80      	pop	{r7}
 8009c80:	4770      	bx	lr

08009c82 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009c82:	b580      	push	{r7, lr}
 8009c84:	b084      	sub	sp, #16
 8009c86:	af00      	add	r7, sp, #0
 8009c88:	6078      	str	r0, [r7, #4]
 8009c8a:	460b      	mov	r3, r1
 8009c8c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009c8e:	2302      	movs	r3, #2
 8009c90:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d00c      	beq.n	8009cb6 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	78fa      	ldrb	r2, [r7, #3]
 8009ca6:	4611      	mov	r1, r2
 8009ca8:	6878      	ldr	r0, [r7, #4]
 8009caa:	4798      	blx	r3
 8009cac:	4603      	mov	r3, r0
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d101      	bne.n	8009cb6 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009cb6:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cb8:	4618      	mov	r0, r3
 8009cba:	3710      	adds	r7, #16
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	bd80      	pop	{r7, pc}

08009cc0 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b082      	sub	sp, #8
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	6078      	str	r0, [r7, #4]
 8009cc8:	460b      	mov	r3, r1
 8009cca:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009cd2:	685b      	ldr	r3, [r3, #4]
 8009cd4:	78fa      	ldrb	r2, [r7, #3]
 8009cd6:	4611      	mov	r1, r2
 8009cd8:	6878      	ldr	r0, [r7, #4]
 8009cda:	4798      	blx	r3

  return USBD_OK;
 8009cdc:	2300      	movs	r3, #0
}
 8009cde:	4618      	mov	r0, r3
 8009ce0:	3708      	adds	r7, #8
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}

08009ce6 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009ce6:	b580      	push	{r7, lr}
 8009ce8:	b082      	sub	sp, #8
 8009cea:	af00      	add	r7, sp, #0
 8009cec:	6078      	str	r0, [r7, #4]
 8009cee:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009cf6:	6839      	ldr	r1, [r7, #0]
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	f000 fed8 	bl	800aaae <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	2201      	movs	r2, #1
 8009d02:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009d0c:	461a      	mov	r2, r3
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009d1a:	f003 031f 	and.w	r3, r3, #31
 8009d1e:	2b02      	cmp	r3, #2
 8009d20:	d016      	beq.n	8009d50 <USBD_LL_SetupStage+0x6a>
 8009d22:	2b02      	cmp	r3, #2
 8009d24:	d81c      	bhi.n	8009d60 <USBD_LL_SetupStage+0x7a>
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d002      	beq.n	8009d30 <USBD_LL_SetupStage+0x4a>
 8009d2a:	2b01      	cmp	r3, #1
 8009d2c:	d008      	beq.n	8009d40 <USBD_LL_SetupStage+0x5a>
 8009d2e:	e017      	b.n	8009d60 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009d36:	4619      	mov	r1, r3
 8009d38:	6878      	ldr	r0, [r7, #4]
 8009d3a:	f000 f9cb 	bl	800a0d4 <USBD_StdDevReq>
      break;
 8009d3e:	e01a      	b.n	8009d76 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009d46:	4619      	mov	r1, r3
 8009d48:	6878      	ldr	r0, [r7, #4]
 8009d4a:	f000 fa2d 	bl	800a1a8 <USBD_StdItfReq>
      break;
 8009d4e:	e012      	b.n	8009d76 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009d56:	4619      	mov	r1, r3
 8009d58:	6878      	ldr	r0, [r7, #4]
 8009d5a:	f000 fa6d 	bl	800a238 <USBD_StdEPReq>
      break;
 8009d5e:	e00a      	b.n	8009d76 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009d66:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009d6a:	b2db      	uxtb	r3, r3
 8009d6c:	4619      	mov	r1, r3
 8009d6e:	6878      	ldr	r0, [r7, #4]
 8009d70:	f001 fb3a 	bl	800b3e8 <USBD_LL_StallEP>
      break;
 8009d74:	bf00      	nop
  }

  return USBD_OK;
 8009d76:	2300      	movs	r3, #0
}
 8009d78:	4618      	mov	r0, r3
 8009d7a:	3708      	adds	r7, #8
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bd80      	pop	{r7, pc}

08009d80 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	b086      	sub	sp, #24
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	60f8      	str	r0, [r7, #12]
 8009d88:	460b      	mov	r3, r1
 8009d8a:	607a      	str	r2, [r7, #4]
 8009d8c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009d8e:	7afb      	ldrb	r3, [r7, #11]
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d14b      	bne.n	8009e2c <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009d9a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009da2:	2b03      	cmp	r3, #3
 8009da4:	d134      	bne.n	8009e10 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009da6:	697b      	ldr	r3, [r7, #20]
 8009da8:	68da      	ldr	r2, [r3, #12]
 8009daa:	697b      	ldr	r3, [r7, #20]
 8009dac:	691b      	ldr	r3, [r3, #16]
 8009dae:	429a      	cmp	r2, r3
 8009db0:	d919      	bls.n	8009de6 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009db2:	697b      	ldr	r3, [r7, #20]
 8009db4:	68da      	ldr	r2, [r3, #12]
 8009db6:	697b      	ldr	r3, [r7, #20]
 8009db8:	691b      	ldr	r3, [r3, #16]
 8009dba:	1ad2      	subs	r2, r2, r3
 8009dbc:	697b      	ldr	r3, [r7, #20]
 8009dbe:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009dc0:	697b      	ldr	r3, [r7, #20]
 8009dc2:	68da      	ldr	r2, [r3, #12]
 8009dc4:	697b      	ldr	r3, [r7, #20]
 8009dc6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009dc8:	429a      	cmp	r2, r3
 8009dca:	d203      	bcs.n	8009dd4 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009dcc:	697b      	ldr	r3, [r7, #20]
 8009dce:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009dd0:	b29b      	uxth	r3, r3
 8009dd2:	e002      	b.n	8009dda <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009dd4:	697b      	ldr	r3, [r7, #20]
 8009dd6:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009dd8:	b29b      	uxth	r3, r3
 8009dda:	461a      	mov	r2, r3
 8009ddc:	6879      	ldr	r1, [r7, #4]
 8009dde:	68f8      	ldr	r0, [r7, #12]
 8009de0:	f000 ff57 	bl	800ac92 <USBD_CtlContinueRx>
 8009de4:	e038      	b.n	8009e58 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009dec:	691b      	ldr	r3, [r3, #16]
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d00a      	beq.n	8009e08 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009df2:	68fb      	ldr	r3, [r7, #12]
 8009df4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009df8:	2b03      	cmp	r3, #3
 8009dfa:	d105      	bne.n	8009e08 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e02:	691b      	ldr	r3, [r3, #16]
 8009e04:	68f8      	ldr	r0, [r7, #12]
 8009e06:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009e08:	68f8      	ldr	r0, [r7, #12]
 8009e0a:	f000 ff54 	bl	800acb6 <USBD_CtlSendStatus>
 8009e0e:	e023      	b.n	8009e58 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009e16:	2b05      	cmp	r3, #5
 8009e18:	d11e      	bne.n	8009e58 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	2200      	movs	r2, #0
 8009e1e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009e22:	2100      	movs	r1, #0
 8009e24:	68f8      	ldr	r0, [r7, #12]
 8009e26:	f001 fadf 	bl	800b3e8 <USBD_LL_StallEP>
 8009e2a:	e015      	b.n	8009e58 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009e2c:	68fb      	ldr	r3, [r7, #12]
 8009e2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e32:	699b      	ldr	r3, [r3, #24]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d00d      	beq.n	8009e54 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009e3e:	2b03      	cmp	r3, #3
 8009e40:	d108      	bne.n	8009e54 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e48:	699b      	ldr	r3, [r3, #24]
 8009e4a:	7afa      	ldrb	r2, [r7, #11]
 8009e4c:	4611      	mov	r1, r2
 8009e4e:	68f8      	ldr	r0, [r7, #12]
 8009e50:	4798      	blx	r3
 8009e52:	e001      	b.n	8009e58 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009e54:	2302      	movs	r3, #2
 8009e56:	e000      	b.n	8009e5a <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009e58:	2300      	movs	r3, #0
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	3718      	adds	r7, #24
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}

08009e62 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009e62:	b580      	push	{r7, lr}
 8009e64:	b086      	sub	sp, #24
 8009e66:	af00      	add	r7, sp, #0
 8009e68:	60f8      	str	r0, [r7, #12]
 8009e6a:	460b      	mov	r3, r1
 8009e6c:	607a      	str	r2, [r7, #4]
 8009e6e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009e70:	7afb      	ldrb	r3, [r7, #11]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d17f      	bne.n	8009f76 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	3314      	adds	r3, #20
 8009e7a:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009e82:	2b02      	cmp	r3, #2
 8009e84:	d15c      	bne.n	8009f40 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009e86:	697b      	ldr	r3, [r7, #20]
 8009e88:	68da      	ldr	r2, [r3, #12]
 8009e8a:	697b      	ldr	r3, [r7, #20]
 8009e8c:	691b      	ldr	r3, [r3, #16]
 8009e8e:	429a      	cmp	r2, r3
 8009e90:	d915      	bls.n	8009ebe <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009e92:	697b      	ldr	r3, [r7, #20]
 8009e94:	68da      	ldr	r2, [r3, #12]
 8009e96:	697b      	ldr	r3, [r7, #20]
 8009e98:	691b      	ldr	r3, [r3, #16]
 8009e9a:	1ad2      	subs	r2, r2, r3
 8009e9c:	697b      	ldr	r3, [r7, #20]
 8009e9e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009ea0:	697b      	ldr	r3, [r7, #20]
 8009ea2:	68db      	ldr	r3, [r3, #12]
 8009ea4:	b29b      	uxth	r3, r3
 8009ea6:	461a      	mov	r2, r3
 8009ea8:	6879      	ldr	r1, [r7, #4]
 8009eaa:	68f8      	ldr	r0, [r7, #12]
 8009eac:	f000 fec1 	bl	800ac32 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009eb0:	2300      	movs	r3, #0
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	2100      	movs	r1, #0
 8009eb6:	68f8      	ldr	r0, [r7, #12]
 8009eb8:	f001 fb42 	bl	800b540 <USBD_LL_PrepareReceive>
 8009ebc:	e04e      	b.n	8009f5c <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009ebe:	697b      	ldr	r3, [r7, #20]
 8009ec0:	689b      	ldr	r3, [r3, #8]
 8009ec2:	697a      	ldr	r2, [r7, #20]
 8009ec4:	6912      	ldr	r2, [r2, #16]
 8009ec6:	fbb3 f1f2 	udiv	r1, r3, r2
 8009eca:	fb02 f201 	mul.w	r2, r2, r1
 8009ece:	1a9b      	subs	r3, r3, r2
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d11c      	bne.n	8009f0e <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	689a      	ldr	r2, [r3, #8]
 8009ed8:	697b      	ldr	r3, [r7, #20]
 8009eda:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009edc:	429a      	cmp	r2, r3
 8009ede:	d316      	bcc.n	8009f0e <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009ee0:	697b      	ldr	r3, [r7, #20]
 8009ee2:	689a      	ldr	r2, [r3, #8]
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009eea:	429a      	cmp	r2, r3
 8009eec:	d20f      	bcs.n	8009f0e <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009eee:	2200      	movs	r2, #0
 8009ef0:	2100      	movs	r1, #0
 8009ef2:	68f8      	ldr	r0, [r7, #12]
 8009ef4:	f000 fe9d 	bl	800ac32 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	2200      	movs	r2, #0
 8009efc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009f00:	2300      	movs	r3, #0
 8009f02:	2200      	movs	r2, #0
 8009f04:	2100      	movs	r1, #0
 8009f06:	68f8      	ldr	r0, [r7, #12]
 8009f08:	f001 fb1a 	bl	800b540 <USBD_LL_PrepareReceive>
 8009f0c:	e026      	b.n	8009f5c <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f14:	68db      	ldr	r3, [r3, #12]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d00a      	beq.n	8009f30 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009f20:	2b03      	cmp	r3, #3
 8009f22:	d105      	bne.n	8009f30 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009f24:	68fb      	ldr	r3, [r7, #12]
 8009f26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f2a:	68db      	ldr	r3, [r3, #12]
 8009f2c:	68f8      	ldr	r0, [r7, #12]
 8009f2e:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8009f30:	2180      	movs	r1, #128	; 0x80
 8009f32:	68f8      	ldr	r0, [r7, #12]
 8009f34:	f001 fa58 	bl	800b3e8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009f38:	68f8      	ldr	r0, [r7, #12]
 8009f3a:	f000 fecf 	bl	800acdc <USBD_CtlReceiveStatus>
 8009f3e:	e00d      	b.n	8009f5c <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009f46:	2b04      	cmp	r3, #4
 8009f48:	d004      	beq.n	8009f54 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d103      	bne.n	8009f5c <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009f54:	2180      	movs	r1, #128	; 0x80
 8009f56:	68f8      	ldr	r0, [r7, #12]
 8009f58:	f001 fa46 	bl	800b3e8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009f62:	2b01      	cmp	r3, #1
 8009f64:	d11d      	bne.n	8009fa2 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009f66:	68f8      	ldr	r0, [r7, #12]
 8009f68:	f7ff fe81 	bl	8009c6e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	2200      	movs	r2, #0
 8009f70:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009f74:	e015      	b.n	8009fa2 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f7c:	695b      	ldr	r3, [r3, #20]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d00d      	beq.n	8009f9e <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009f88:	2b03      	cmp	r3, #3
 8009f8a:	d108      	bne.n	8009f9e <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f92:	695b      	ldr	r3, [r3, #20]
 8009f94:	7afa      	ldrb	r2, [r7, #11]
 8009f96:	4611      	mov	r1, r2
 8009f98:	68f8      	ldr	r0, [r7, #12]
 8009f9a:	4798      	blx	r3
 8009f9c:	e001      	b.n	8009fa2 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009f9e:	2302      	movs	r3, #2
 8009fa0:	e000      	b.n	8009fa4 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009fa2:	2300      	movs	r3, #0
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	3718      	adds	r7, #24
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}

08009fac <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b082      	sub	sp, #8
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009fb4:	2340      	movs	r3, #64	; 0x40
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	2100      	movs	r1, #0
 8009fba:	6878      	ldr	r0, [r7, #4]
 8009fbc:	f001 f9cf 	bl	800b35e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2201      	movs	r2, #1
 8009fc4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2240      	movs	r2, #64	; 0x40
 8009fcc:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009fd0:	2340      	movs	r3, #64	; 0x40
 8009fd2:	2200      	movs	r2, #0
 8009fd4:	2180      	movs	r1, #128	; 0x80
 8009fd6:	6878      	ldr	r0, [r7, #4]
 8009fd8:	f001 f9c1 	bl	800b35e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	2201      	movs	r2, #1
 8009fe0:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2240      	movs	r2, #64	; 0x40
 8009fe6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	2201      	movs	r2, #1
 8009fec:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	2200      	movs	r2, #0
 8009ffc:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	2200      	movs	r2, #0
 800a002:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d009      	beq.n	800a024 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a016:	685b      	ldr	r3, [r3, #4]
 800a018:	687a      	ldr	r2, [r7, #4]
 800a01a:	6852      	ldr	r2, [r2, #4]
 800a01c:	b2d2      	uxtb	r2, r2
 800a01e:	4611      	mov	r1, r2
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	4798      	blx	r3
  }

  return USBD_OK;
 800a024:	2300      	movs	r3, #0
}
 800a026:	4618      	mov	r0, r3
 800a028:	3708      	adds	r7, #8
 800a02a:	46bd      	mov	sp, r7
 800a02c:	bd80      	pop	{r7, pc}

0800a02e <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a02e:	b480      	push	{r7}
 800a030:	b083      	sub	sp, #12
 800a032:	af00      	add	r7, sp, #0
 800a034:	6078      	str	r0, [r7, #4]
 800a036:	460b      	mov	r3, r1
 800a038:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	78fa      	ldrb	r2, [r7, #3]
 800a03e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a040:	2300      	movs	r3, #0
}
 800a042:	4618      	mov	r0, r3
 800a044:	370c      	adds	r7, #12
 800a046:	46bd      	mov	sp, r7
 800a048:	bc80      	pop	{r7}
 800a04a:	4770      	bx	lr

0800a04c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a04c:	b480      	push	{r7}
 800a04e:	b083      	sub	sp, #12
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	2204      	movs	r2, #4
 800a064:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a068:	2300      	movs	r3, #0
}
 800a06a:	4618      	mov	r0, r3
 800a06c:	370c      	adds	r7, #12
 800a06e:	46bd      	mov	sp, r7
 800a070:	bc80      	pop	{r7}
 800a072:	4770      	bx	lr

0800a074 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a074:	b480      	push	{r7}
 800a076:	b083      	sub	sp, #12
 800a078:	af00      	add	r7, sp, #0
 800a07a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a082:	2b04      	cmp	r3, #4
 800a084:	d105      	bne.n	800a092 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a092:	2300      	movs	r3, #0
}
 800a094:	4618      	mov	r0, r3
 800a096:	370c      	adds	r7, #12
 800a098:	46bd      	mov	sp, r7
 800a09a:	bc80      	pop	{r7}
 800a09c:	4770      	bx	lr

0800a09e <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a09e:	b580      	push	{r7, lr}
 800a0a0:	b082      	sub	sp, #8
 800a0a2:	af00      	add	r7, sp, #0
 800a0a4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0ac:	2b03      	cmp	r3, #3
 800a0ae:	d10b      	bne.n	800a0c8 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a0b6:	69db      	ldr	r3, [r3, #28]
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d005      	beq.n	800a0c8 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a0c2:	69db      	ldr	r3, [r3, #28]
 800a0c4:	6878      	ldr	r0, [r7, #4]
 800a0c6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a0c8:	2300      	movs	r3, #0
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3708      	adds	r7, #8
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}
	...

0800a0d4 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b084      	sub	sp, #16
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
 800a0dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a0de:	2300      	movs	r3, #0
 800a0e0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a0e2:	683b      	ldr	r3, [r7, #0]
 800a0e4:	781b      	ldrb	r3, [r3, #0]
 800a0e6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a0ea:	2b40      	cmp	r3, #64	; 0x40
 800a0ec:	d005      	beq.n	800a0fa <USBD_StdDevReq+0x26>
 800a0ee:	2b40      	cmp	r3, #64	; 0x40
 800a0f0:	d84f      	bhi.n	800a192 <USBD_StdDevReq+0xbe>
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d009      	beq.n	800a10a <USBD_StdDevReq+0x36>
 800a0f6:	2b20      	cmp	r3, #32
 800a0f8:	d14b      	bne.n	800a192 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a100:	689b      	ldr	r3, [r3, #8]
 800a102:	6839      	ldr	r1, [r7, #0]
 800a104:	6878      	ldr	r0, [r7, #4]
 800a106:	4798      	blx	r3
      break;
 800a108:	e048      	b.n	800a19c <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	785b      	ldrb	r3, [r3, #1]
 800a10e:	2b09      	cmp	r3, #9
 800a110:	d839      	bhi.n	800a186 <USBD_StdDevReq+0xb2>
 800a112:	a201      	add	r2, pc, #4	; (adr r2, 800a118 <USBD_StdDevReq+0x44>)
 800a114:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a118:	0800a169 	.word	0x0800a169
 800a11c:	0800a17d 	.word	0x0800a17d
 800a120:	0800a187 	.word	0x0800a187
 800a124:	0800a173 	.word	0x0800a173
 800a128:	0800a187 	.word	0x0800a187
 800a12c:	0800a14b 	.word	0x0800a14b
 800a130:	0800a141 	.word	0x0800a141
 800a134:	0800a187 	.word	0x0800a187
 800a138:	0800a15f 	.word	0x0800a15f
 800a13c:	0800a155 	.word	0x0800a155
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a140:	6839      	ldr	r1, [r7, #0]
 800a142:	6878      	ldr	r0, [r7, #4]
 800a144:	f000 f9dc 	bl	800a500 <USBD_GetDescriptor>
          break;
 800a148:	e022      	b.n	800a190 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a14a:	6839      	ldr	r1, [r7, #0]
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f000 fb3f 	bl	800a7d0 <USBD_SetAddress>
          break;
 800a152:	e01d      	b.n	800a190 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800a154:	6839      	ldr	r1, [r7, #0]
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f000 fb7e 	bl	800a858 <USBD_SetConfig>
          break;
 800a15c:	e018      	b.n	800a190 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a15e:	6839      	ldr	r1, [r7, #0]
 800a160:	6878      	ldr	r0, [r7, #4]
 800a162:	f000 fc07 	bl	800a974 <USBD_GetConfig>
          break;
 800a166:	e013      	b.n	800a190 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a168:	6839      	ldr	r1, [r7, #0]
 800a16a:	6878      	ldr	r0, [r7, #4]
 800a16c:	f000 fc37 	bl	800a9de <USBD_GetStatus>
          break;
 800a170:	e00e      	b.n	800a190 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a172:	6839      	ldr	r1, [r7, #0]
 800a174:	6878      	ldr	r0, [r7, #4]
 800a176:	f000 fc65 	bl	800aa44 <USBD_SetFeature>
          break;
 800a17a:	e009      	b.n	800a190 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a17c:	6839      	ldr	r1, [r7, #0]
 800a17e:	6878      	ldr	r0, [r7, #4]
 800a180:	f000 fc74 	bl	800aa6c <USBD_ClrFeature>
          break;
 800a184:	e004      	b.n	800a190 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800a186:	6839      	ldr	r1, [r7, #0]
 800a188:	6878      	ldr	r0, [r7, #4]
 800a18a:	f000 fccc 	bl	800ab26 <USBD_CtlError>
          break;
 800a18e:	bf00      	nop
      }
      break;
 800a190:	e004      	b.n	800a19c <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800a192:	6839      	ldr	r1, [r7, #0]
 800a194:	6878      	ldr	r0, [r7, #4]
 800a196:	f000 fcc6 	bl	800ab26 <USBD_CtlError>
      break;
 800a19a:	bf00      	nop
  }

  return ret;
 800a19c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a19e:	4618      	mov	r0, r3
 800a1a0:	3710      	adds	r7, #16
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	bd80      	pop	{r7, pc}
 800a1a6:	bf00      	nop

0800a1a8 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b084      	sub	sp, #16
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
 800a1b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a1b2:	2300      	movs	r3, #0
 800a1b4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	781b      	ldrb	r3, [r3, #0]
 800a1ba:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a1be:	2b40      	cmp	r3, #64	; 0x40
 800a1c0:	d005      	beq.n	800a1ce <USBD_StdItfReq+0x26>
 800a1c2:	2b40      	cmp	r3, #64	; 0x40
 800a1c4:	d82e      	bhi.n	800a224 <USBD_StdItfReq+0x7c>
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d001      	beq.n	800a1ce <USBD_StdItfReq+0x26>
 800a1ca:	2b20      	cmp	r3, #32
 800a1cc:	d12a      	bne.n	800a224 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a1d4:	3b01      	subs	r3, #1
 800a1d6:	2b02      	cmp	r3, #2
 800a1d8:	d81d      	bhi.n	800a216 <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a1da:	683b      	ldr	r3, [r7, #0]
 800a1dc:	889b      	ldrh	r3, [r3, #4]
 800a1de:	b2db      	uxtb	r3, r3
 800a1e0:	2b01      	cmp	r3, #1
 800a1e2:	d813      	bhi.n	800a20c <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a1ea:	689b      	ldr	r3, [r3, #8]
 800a1ec:	6839      	ldr	r1, [r7, #0]
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	4798      	blx	r3
 800a1f2:	4603      	mov	r3, r0
 800a1f4:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	88db      	ldrh	r3, [r3, #6]
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d110      	bne.n	800a220 <USBD_StdItfReq+0x78>
 800a1fe:	7bfb      	ldrb	r3, [r7, #15]
 800a200:	2b00      	cmp	r3, #0
 800a202:	d10d      	bne.n	800a220 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800a204:	6878      	ldr	r0, [r7, #4]
 800a206:	f000 fd56 	bl	800acb6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a20a:	e009      	b.n	800a220 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800a20c:	6839      	ldr	r1, [r7, #0]
 800a20e:	6878      	ldr	r0, [r7, #4]
 800a210:	f000 fc89 	bl	800ab26 <USBD_CtlError>
          break;
 800a214:	e004      	b.n	800a220 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800a216:	6839      	ldr	r1, [r7, #0]
 800a218:	6878      	ldr	r0, [r7, #4]
 800a21a:	f000 fc84 	bl	800ab26 <USBD_CtlError>
          break;
 800a21e:	e000      	b.n	800a222 <USBD_StdItfReq+0x7a>
          break;
 800a220:	bf00      	nop
      }
      break;
 800a222:	e004      	b.n	800a22e <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800a224:	6839      	ldr	r1, [r7, #0]
 800a226:	6878      	ldr	r0, [r7, #4]
 800a228:	f000 fc7d 	bl	800ab26 <USBD_CtlError>
      break;
 800a22c:	bf00      	nop
  }

  return USBD_OK;
 800a22e:	2300      	movs	r3, #0
}
 800a230:	4618      	mov	r0, r3
 800a232:	3710      	adds	r7, #16
 800a234:	46bd      	mov	sp, r7
 800a236:	bd80      	pop	{r7, pc}

0800a238 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b084      	sub	sp, #16
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
 800a240:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a242:	2300      	movs	r3, #0
 800a244:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	889b      	ldrh	r3, [r3, #4]
 800a24a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	781b      	ldrb	r3, [r3, #0]
 800a250:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a254:	2b40      	cmp	r3, #64	; 0x40
 800a256:	d007      	beq.n	800a268 <USBD_StdEPReq+0x30>
 800a258:	2b40      	cmp	r3, #64	; 0x40
 800a25a:	f200 8146 	bhi.w	800a4ea <USBD_StdEPReq+0x2b2>
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d00a      	beq.n	800a278 <USBD_StdEPReq+0x40>
 800a262:	2b20      	cmp	r3, #32
 800a264:	f040 8141 	bne.w	800a4ea <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a26e:	689b      	ldr	r3, [r3, #8]
 800a270:	6839      	ldr	r1, [r7, #0]
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	4798      	blx	r3
      break;
 800a276:	e13d      	b.n	800a4f4 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800a278:	683b      	ldr	r3, [r7, #0]
 800a27a:	781b      	ldrb	r3, [r3, #0]
 800a27c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a280:	2b20      	cmp	r3, #32
 800a282:	d10a      	bne.n	800a29a <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a28a:	689b      	ldr	r3, [r3, #8]
 800a28c:	6839      	ldr	r1, [r7, #0]
 800a28e:	6878      	ldr	r0, [r7, #4]
 800a290:	4798      	blx	r3
 800a292:	4603      	mov	r3, r0
 800a294:	73fb      	strb	r3, [r7, #15]

        return ret;
 800a296:	7bfb      	ldrb	r3, [r7, #15]
 800a298:	e12d      	b.n	800a4f6 <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	785b      	ldrb	r3, [r3, #1]
 800a29e:	2b03      	cmp	r3, #3
 800a2a0:	d007      	beq.n	800a2b2 <USBD_StdEPReq+0x7a>
 800a2a2:	2b03      	cmp	r3, #3
 800a2a4:	f300 811b 	bgt.w	800a4de <USBD_StdEPReq+0x2a6>
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d072      	beq.n	800a392 <USBD_StdEPReq+0x15a>
 800a2ac:	2b01      	cmp	r3, #1
 800a2ae:	d03a      	beq.n	800a326 <USBD_StdEPReq+0xee>
 800a2b0:	e115      	b.n	800a4de <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a2b8:	2b02      	cmp	r3, #2
 800a2ba:	d002      	beq.n	800a2c2 <USBD_StdEPReq+0x8a>
 800a2bc:	2b03      	cmp	r3, #3
 800a2be:	d015      	beq.n	800a2ec <USBD_StdEPReq+0xb4>
 800a2c0:	e02b      	b.n	800a31a <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a2c2:	7bbb      	ldrb	r3, [r7, #14]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d00c      	beq.n	800a2e2 <USBD_StdEPReq+0xaa>
 800a2c8:	7bbb      	ldrb	r3, [r7, #14]
 800a2ca:	2b80      	cmp	r3, #128	; 0x80
 800a2cc:	d009      	beq.n	800a2e2 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a2ce:	7bbb      	ldrb	r3, [r7, #14]
 800a2d0:	4619      	mov	r1, r3
 800a2d2:	6878      	ldr	r0, [r7, #4]
 800a2d4:	f001 f888 	bl	800b3e8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a2d8:	2180      	movs	r1, #128	; 0x80
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	f001 f884 	bl	800b3e8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a2e0:	e020      	b.n	800a324 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800a2e2:	6839      	ldr	r1, [r7, #0]
 800a2e4:	6878      	ldr	r0, [r7, #4]
 800a2e6:	f000 fc1e 	bl	800ab26 <USBD_CtlError>
              break;
 800a2ea:	e01b      	b.n	800a324 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a2ec:	683b      	ldr	r3, [r7, #0]
 800a2ee:	885b      	ldrh	r3, [r3, #2]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d10e      	bne.n	800a312 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800a2f4:	7bbb      	ldrb	r3, [r7, #14]
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d00b      	beq.n	800a312 <USBD_StdEPReq+0xda>
 800a2fa:	7bbb      	ldrb	r3, [r7, #14]
 800a2fc:	2b80      	cmp	r3, #128	; 0x80
 800a2fe:	d008      	beq.n	800a312 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a300:	683b      	ldr	r3, [r7, #0]
 800a302:	88db      	ldrh	r3, [r3, #6]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d104      	bne.n	800a312 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800a308:	7bbb      	ldrb	r3, [r7, #14]
 800a30a:	4619      	mov	r1, r3
 800a30c:	6878      	ldr	r0, [r7, #4]
 800a30e:	f001 f86b 	bl	800b3e8 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800a312:	6878      	ldr	r0, [r7, #4]
 800a314:	f000 fccf 	bl	800acb6 <USBD_CtlSendStatus>

              break;
 800a318:	e004      	b.n	800a324 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800a31a:	6839      	ldr	r1, [r7, #0]
 800a31c:	6878      	ldr	r0, [r7, #4]
 800a31e:	f000 fc02 	bl	800ab26 <USBD_CtlError>
              break;
 800a322:	bf00      	nop
          }
          break;
 800a324:	e0e0      	b.n	800a4e8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a32c:	2b02      	cmp	r3, #2
 800a32e:	d002      	beq.n	800a336 <USBD_StdEPReq+0xfe>
 800a330:	2b03      	cmp	r3, #3
 800a332:	d015      	beq.n	800a360 <USBD_StdEPReq+0x128>
 800a334:	e026      	b.n	800a384 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a336:	7bbb      	ldrb	r3, [r7, #14]
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d00c      	beq.n	800a356 <USBD_StdEPReq+0x11e>
 800a33c:	7bbb      	ldrb	r3, [r7, #14]
 800a33e:	2b80      	cmp	r3, #128	; 0x80
 800a340:	d009      	beq.n	800a356 <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a342:	7bbb      	ldrb	r3, [r7, #14]
 800a344:	4619      	mov	r1, r3
 800a346:	6878      	ldr	r0, [r7, #4]
 800a348:	f001 f84e 	bl	800b3e8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a34c:	2180      	movs	r1, #128	; 0x80
 800a34e:	6878      	ldr	r0, [r7, #4]
 800a350:	f001 f84a 	bl	800b3e8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a354:	e01c      	b.n	800a390 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800a356:	6839      	ldr	r1, [r7, #0]
 800a358:	6878      	ldr	r0, [r7, #4]
 800a35a:	f000 fbe4 	bl	800ab26 <USBD_CtlError>
              break;
 800a35e:	e017      	b.n	800a390 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a360:	683b      	ldr	r3, [r7, #0]
 800a362:	885b      	ldrh	r3, [r3, #2]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d112      	bne.n	800a38e <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a368:	7bbb      	ldrb	r3, [r7, #14]
 800a36a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d004      	beq.n	800a37c <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800a372:	7bbb      	ldrb	r3, [r7, #14]
 800a374:	4619      	mov	r1, r3
 800a376:	6878      	ldr	r0, [r7, #4]
 800a378:	f001 f855 	bl	800b426 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800a37c:	6878      	ldr	r0, [r7, #4]
 800a37e:	f000 fc9a 	bl	800acb6 <USBD_CtlSendStatus>
              }
              break;
 800a382:	e004      	b.n	800a38e <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800a384:	6839      	ldr	r1, [r7, #0]
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	f000 fbcd 	bl	800ab26 <USBD_CtlError>
              break;
 800a38c:	e000      	b.n	800a390 <USBD_StdEPReq+0x158>
              break;
 800a38e:	bf00      	nop
          }
          break;
 800a390:	e0aa      	b.n	800a4e8 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a398:	2b02      	cmp	r3, #2
 800a39a:	d002      	beq.n	800a3a2 <USBD_StdEPReq+0x16a>
 800a39c:	2b03      	cmp	r3, #3
 800a39e:	d032      	beq.n	800a406 <USBD_StdEPReq+0x1ce>
 800a3a0:	e097      	b.n	800a4d2 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a3a2:	7bbb      	ldrb	r3, [r7, #14]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d007      	beq.n	800a3b8 <USBD_StdEPReq+0x180>
 800a3a8:	7bbb      	ldrb	r3, [r7, #14]
 800a3aa:	2b80      	cmp	r3, #128	; 0x80
 800a3ac:	d004      	beq.n	800a3b8 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800a3ae:	6839      	ldr	r1, [r7, #0]
 800a3b0:	6878      	ldr	r0, [r7, #4]
 800a3b2:	f000 fbb8 	bl	800ab26 <USBD_CtlError>
                break;
 800a3b6:	e091      	b.n	800a4dc <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3b8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	da0b      	bge.n	800a3d8 <USBD_StdEPReq+0x1a0>
 800a3c0:	7bbb      	ldrb	r3, [r7, #14]
 800a3c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a3c6:	4613      	mov	r3, r2
 800a3c8:	009b      	lsls	r3, r3, #2
 800a3ca:	4413      	add	r3, r2
 800a3cc:	009b      	lsls	r3, r3, #2
 800a3ce:	3310      	adds	r3, #16
 800a3d0:	687a      	ldr	r2, [r7, #4]
 800a3d2:	4413      	add	r3, r2
 800a3d4:	3304      	adds	r3, #4
 800a3d6:	e00b      	b.n	800a3f0 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a3d8:	7bbb      	ldrb	r3, [r7, #14]
 800a3da:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a3de:	4613      	mov	r3, r2
 800a3e0:	009b      	lsls	r3, r3, #2
 800a3e2:	4413      	add	r3, r2
 800a3e4:	009b      	lsls	r3, r3, #2
 800a3e6:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a3ea:	687a      	ldr	r2, [r7, #4]
 800a3ec:	4413      	add	r3, r2
 800a3ee:	3304      	adds	r3, #4
 800a3f0:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a3f8:	68bb      	ldr	r3, [r7, #8]
 800a3fa:	2202      	movs	r2, #2
 800a3fc:	4619      	mov	r1, r3
 800a3fe:	6878      	ldr	r0, [r7, #4]
 800a400:	f000 fbfb 	bl	800abfa <USBD_CtlSendData>
              break;
 800a404:	e06a      	b.n	800a4dc <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a406:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	da11      	bge.n	800a432 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a40e:	7bbb      	ldrb	r3, [r7, #14]
 800a410:	f003 020f 	and.w	r2, r3, #15
 800a414:	6879      	ldr	r1, [r7, #4]
 800a416:	4613      	mov	r3, r2
 800a418:	009b      	lsls	r3, r3, #2
 800a41a:	4413      	add	r3, r2
 800a41c:	009b      	lsls	r3, r3, #2
 800a41e:	440b      	add	r3, r1
 800a420:	3318      	adds	r3, #24
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	2b00      	cmp	r3, #0
 800a426:	d117      	bne.n	800a458 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a428:	6839      	ldr	r1, [r7, #0]
 800a42a:	6878      	ldr	r0, [r7, #4]
 800a42c:	f000 fb7b 	bl	800ab26 <USBD_CtlError>
                  break;
 800a430:	e054      	b.n	800a4dc <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a432:	7bbb      	ldrb	r3, [r7, #14]
 800a434:	f003 020f 	and.w	r2, r3, #15
 800a438:	6879      	ldr	r1, [r7, #4]
 800a43a:	4613      	mov	r3, r2
 800a43c:	009b      	lsls	r3, r3, #2
 800a43e:	4413      	add	r3, r2
 800a440:	009b      	lsls	r3, r3, #2
 800a442:	440b      	add	r3, r1
 800a444:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d104      	bne.n	800a458 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800a44e:	6839      	ldr	r1, [r7, #0]
 800a450:	6878      	ldr	r0, [r7, #4]
 800a452:	f000 fb68 	bl	800ab26 <USBD_CtlError>
                  break;
 800a456:	e041      	b.n	800a4dc <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a458:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	da0b      	bge.n	800a478 <USBD_StdEPReq+0x240>
 800a460:	7bbb      	ldrb	r3, [r7, #14]
 800a462:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a466:	4613      	mov	r3, r2
 800a468:	009b      	lsls	r3, r3, #2
 800a46a:	4413      	add	r3, r2
 800a46c:	009b      	lsls	r3, r3, #2
 800a46e:	3310      	adds	r3, #16
 800a470:	687a      	ldr	r2, [r7, #4]
 800a472:	4413      	add	r3, r2
 800a474:	3304      	adds	r3, #4
 800a476:	e00b      	b.n	800a490 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a478:	7bbb      	ldrb	r3, [r7, #14]
 800a47a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a47e:	4613      	mov	r3, r2
 800a480:	009b      	lsls	r3, r3, #2
 800a482:	4413      	add	r3, r2
 800a484:	009b      	lsls	r3, r3, #2
 800a486:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a48a:	687a      	ldr	r2, [r7, #4]
 800a48c:	4413      	add	r3, r2
 800a48e:	3304      	adds	r3, #4
 800a490:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a492:	7bbb      	ldrb	r3, [r7, #14]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d002      	beq.n	800a49e <USBD_StdEPReq+0x266>
 800a498:	7bbb      	ldrb	r3, [r7, #14]
 800a49a:	2b80      	cmp	r3, #128	; 0x80
 800a49c:	d103      	bne.n	800a4a6 <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	601a      	str	r2, [r3, #0]
 800a4a4:	e00e      	b.n	800a4c4 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a4a6:	7bbb      	ldrb	r3, [r7, #14]
 800a4a8:	4619      	mov	r1, r3
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f000 ffda 	bl	800b464 <USBD_LL_IsStallEP>
 800a4b0:	4603      	mov	r3, r0
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	d003      	beq.n	800a4be <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800a4b6:	68bb      	ldr	r3, [r7, #8]
 800a4b8:	2201      	movs	r2, #1
 800a4ba:	601a      	str	r2, [r3, #0]
 800a4bc:	e002      	b.n	800a4c4 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800a4be:	68bb      	ldr	r3, [r7, #8]
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a4c4:	68bb      	ldr	r3, [r7, #8]
 800a4c6:	2202      	movs	r2, #2
 800a4c8:	4619      	mov	r1, r3
 800a4ca:	6878      	ldr	r0, [r7, #4]
 800a4cc:	f000 fb95 	bl	800abfa <USBD_CtlSendData>
              break;
 800a4d0:	e004      	b.n	800a4dc <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800a4d2:	6839      	ldr	r1, [r7, #0]
 800a4d4:	6878      	ldr	r0, [r7, #4]
 800a4d6:	f000 fb26 	bl	800ab26 <USBD_CtlError>
              break;
 800a4da:	bf00      	nop
          }
          break;
 800a4dc:	e004      	b.n	800a4e8 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800a4de:	6839      	ldr	r1, [r7, #0]
 800a4e0:	6878      	ldr	r0, [r7, #4]
 800a4e2:	f000 fb20 	bl	800ab26 <USBD_CtlError>
          break;
 800a4e6:	bf00      	nop
      }
      break;
 800a4e8:	e004      	b.n	800a4f4 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800a4ea:	6839      	ldr	r1, [r7, #0]
 800a4ec:	6878      	ldr	r0, [r7, #4]
 800a4ee:	f000 fb1a 	bl	800ab26 <USBD_CtlError>
      break;
 800a4f2:	bf00      	nop
  }

  return ret;
 800a4f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4f6:	4618      	mov	r0, r3
 800a4f8:	3710      	adds	r7, #16
 800a4fa:	46bd      	mov	sp, r7
 800a4fc:	bd80      	pop	{r7, pc}
	...

0800a500 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b084      	sub	sp, #16
 800a504:	af00      	add	r7, sp, #0
 800a506:	6078      	str	r0, [r7, #4]
 800a508:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a50a:	2300      	movs	r3, #0
 800a50c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a50e:	2300      	movs	r3, #0
 800a510:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a512:	2300      	movs	r3, #0
 800a514:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a516:	683b      	ldr	r3, [r7, #0]
 800a518:	885b      	ldrh	r3, [r3, #2]
 800a51a:	0a1b      	lsrs	r3, r3, #8
 800a51c:	b29b      	uxth	r3, r3
 800a51e:	3b01      	subs	r3, #1
 800a520:	2b06      	cmp	r3, #6
 800a522:	f200 8128 	bhi.w	800a776 <USBD_GetDescriptor+0x276>
 800a526:	a201      	add	r2, pc, #4	; (adr r2, 800a52c <USBD_GetDescriptor+0x2c>)
 800a528:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a52c:	0800a549 	.word	0x0800a549
 800a530:	0800a561 	.word	0x0800a561
 800a534:	0800a5a1 	.word	0x0800a5a1
 800a538:	0800a777 	.word	0x0800a777
 800a53c:	0800a777 	.word	0x0800a777
 800a540:	0800a717 	.word	0x0800a717
 800a544:	0800a743 	.word	0x0800a743
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	687a      	ldr	r2, [r7, #4]
 800a552:	7c12      	ldrb	r2, [r2, #16]
 800a554:	f107 0108 	add.w	r1, r7, #8
 800a558:	4610      	mov	r0, r2
 800a55a:	4798      	blx	r3
 800a55c:	60f8      	str	r0, [r7, #12]
      break;
 800a55e:	e112      	b.n	800a786 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	7c1b      	ldrb	r3, [r3, #16]
 800a564:	2b00      	cmp	r3, #0
 800a566:	d10d      	bne.n	800a584 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a56e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a570:	f107 0208 	add.w	r2, r7, #8
 800a574:	4610      	mov	r0, r2
 800a576:	4798      	blx	r3
 800a578:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	3301      	adds	r3, #1
 800a57e:	2202      	movs	r2, #2
 800a580:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a582:	e100      	b.n	800a786 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a58a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a58c:	f107 0208 	add.w	r2, r7, #8
 800a590:	4610      	mov	r0, r2
 800a592:	4798      	blx	r3
 800a594:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	3301      	adds	r3, #1
 800a59a:	2202      	movs	r2, #2
 800a59c:	701a      	strb	r2, [r3, #0]
      break;
 800a59e:	e0f2      	b.n	800a786 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a5a0:	683b      	ldr	r3, [r7, #0]
 800a5a2:	885b      	ldrh	r3, [r3, #2]
 800a5a4:	b2db      	uxtb	r3, r3
 800a5a6:	2b05      	cmp	r3, #5
 800a5a8:	f200 80ac 	bhi.w	800a704 <USBD_GetDescriptor+0x204>
 800a5ac:	a201      	add	r2, pc, #4	; (adr r2, 800a5b4 <USBD_GetDescriptor+0xb4>)
 800a5ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5b2:	bf00      	nop
 800a5b4:	0800a5cd 	.word	0x0800a5cd
 800a5b8:	0800a601 	.word	0x0800a601
 800a5bc:	0800a635 	.word	0x0800a635
 800a5c0:	0800a669 	.word	0x0800a669
 800a5c4:	0800a69d 	.word	0x0800a69d
 800a5c8:	0800a6d1 	.word	0x0800a6d1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a5d2:	685b      	ldr	r3, [r3, #4]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d00b      	beq.n	800a5f0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a5de:	685b      	ldr	r3, [r3, #4]
 800a5e0:	687a      	ldr	r2, [r7, #4]
 800a5e2:	7c12      	ldrb	r2, [r2, #16]
 800a5e4:	f107 0108 	add.w	r1, r7, #8
 800a5e8:	4610      	mov	r0, r2
 800a5ea:	4798      	blx	r3
 800a5ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a5ee:	e091      	b.n	800a714 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a5f0:	6839      	ldr	r1, [r7, #0]
 800a5f2:	6878      	ldr	r0, [r7, #4]
 800a5f4:	f000 fa97 	bl	800ab26 <USBD_CtlError>
            err++;
 800a5f8:	7afb      	ldrb	r3, [r7, #11]
 800a5fa:	3301      	adds	r3, #1
 800a5fc:	72fb      	strb	r3, [r7, #11]
          break;
 800a5fe:	e089      	b.n	800a714 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a606:	689b      	ldr	r3, [r3, #8]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d00b      	beq.n	800a624 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a612:	689b      	ldr	r3, [r3, #8]
 800a614:	687a      	ldr	r2, [r7, #4]
 800a616:	7c12      	ldrb	r2, [r2, #16]
 800a618:	f107 0108 	add.w	r1, r7, #8
 800a61c:	4610      	mov	r0, r2
 800a61e:	4798      	blx	r3
 800a620:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a622:	e077      	b.n	800a714 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a624:	6839      	ldr	r1, [r7, #0]
 800a626:	6878      	ldr	r0, [r7, #4]
 800a628:	f000 fa7d 	bl	800ab26 <USBD_CtlError>
            err++;
 800a62c:	7afb      	ldrb	r3, [r7, #11]
 800a62e:	3301      	adds	r3, #1
 800a630:	72fb      	strb	r3, [r7, #11]
          break;
 800a632:	e06f      	b.n	800a714 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a63a:	68db      	ldr	r3, [r3, #12]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d00b      	beq.n	800a658 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a646:	68db      	ldr	r3, [r3, #12]
 800a648:	687a      	ldr	r2, [r7, #4]
 800a64a:	7c12      	ldrb	r2, [r2, #16]
 800a64c:	f107 0108 	add.w	r1, r7, #8
 800a650:	4610      	mov	r0, r2
 800a652:	4798      	blx	r3
 800a654:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a656:	e05d      	b.n	800a714 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a658:	6839      	ldr	r1, [r7, #0]
 800a65a:	6878      	ldr	r0, [r7, #4]
 800a65c:	f000 fa63 	bl	800ab26 <USBD_CtlError>
            err++;
 800a660:	7afb      	ldrb	r3, [r7, #11]
 800a662:	3301      	adds	r3, #1
 800a664:	72fb      	strb	r3, [r7, #11]
          break;
 800a666:	e055      	b.n	800a714 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a66e:	691b      	ldr	r3, [r3, #16]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d00b      	beq.n	800a68c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a67a:	691b      	ldr	r3, [r3, #16]
 800a67c:	687a      	ldr	r2, [r7, #4]
 800a67e:	7c12      	ldrb	r2, [r2, #16]
 800a680:	f107 0108 	add.w	r1, r7, #8
 800a684:	4610      	mov	r0, r2
 800a686:	4798      	blx	r3
 800a688:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a68a:	e043      	b.n	800a714 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a68c:	6839      	ldr	r1, [r7, #0]
 800a68e:	6878      	ldr	r0, [r7, #4]
 800a690:	f000 fa49 	bl	800ab26 <USBD_CtlError>
            err++;
 800a694:	7afb      	ldrb	r3, [r7, #11]
 800a696:	3301      	adds	r3, #1
 800a698:	72fb      	strb	r3, [r7, #11]
          break;
 800a69a:	e03b      	b.n	800a714 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a6a2:	695b      	ldr	r3, [r3, #20]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d00b      	beq.n	800a6c0 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a6ae:	695b      	ldr	r3, [r3, #20]
 800a6b0:	687a      	ldr	r2, [r7, #4]
 800a6b2:	7c12      	ldrb	r2, [r2, #16]
 800a6b4:	f107 0108 	add.w	r1, r7, #8
 800a6b8:	4610      	mov	r0, r2
 800a6ba:	4798      	blx	r3
 800a6bc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6be:	e029      	b.n	800a714 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a6c0:	6839      	ldr	r1, [r7, #0]
 800a6c2:	6878      	ldr	r0, [r7, #4]
 800a6c4:	f000 fa2f 	bl	800ab26 <USBD_CtlError>
            err++;
 800a6c8:	7afb      	ldrb	r3, [r7, #11]
 800a6ca:	3301      	adds	r3, #1
 800a6cc:	72fb      	strb	r3, [r7, #11]
          break;
 800a6ce:	e021      	b.n	800a714 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a6d6:	699b      	ldr	r3, [r3, #24]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d00b      	beq.n	800a6f4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a6e2:	699b      	ldr	r3, [r3, #24]
 800a6e4:	687a      	ldr	r2, [r7, #4]
 800a6e6:	7c12      	ldrb	r2, [r2, #16]
 800a6e8:	f107 0108 	add.w	r1, r7, #8
 800a6ec:	4610      	mov	r0, r2
 800a6ee:	4798      	blx	r3
 800a6f0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a6f2:	e00f      	b.n	800a714 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a6f4:	6839      	ldr	r1, [r7, #0]
 800a6f6:	6878      	ldr	r0, [r7, #4]
 800a6f8:	f000 fa15 	bl	800ab26 <USBD_CtlError>
            err++;
 800a6fc:	7afb      	ldrb	r3, [r7, #11]
 800a6fe:	3301      	adds	r3, #1
 800a700:	72fb      	strb	r3, [r7, #11]
          break;
 800a702:	e007      	b.n	800a714 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a704:	6839      	ldr	r1, [r7, #0]
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f000 fa0d 	bl	800ab26 <USBD_CtlError>
          err++;
 800a70c:	7afb      	ldrb	r3, [r7, #11]
 800a70e:	3301      	adds	r3, #1
 800a710:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a712:	e038      	b.n	800a786 <USBD_GetDescriptor+0x286>
 800a714:	e037      	b.n	800a786 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	7c1b      	ldrb	r3, [r3, #16]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d109      	bne.n	800a732 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a724:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a726:	f107 0208 	add.w	r2, r7, #8
 800a72a:	4610      	mov	r0, r2
 800a72c:	4798      	blx	r3
 800a72e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a730:	e029      	b.n	800a786 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a732:	6839      	ldr	r1, [r7, #0]
 800a734:	6878      	ldr	r0, [r7, #4]
 800a736:	f000 f9f6 	bl	800ab26 <USBD_CtlError>
        err++;
 800a73a:	7afb      	ldrb	r3, [r7, #11]
 800a73c:	3301      	adds	r3, #1
 800a73e:	72fb      	strb	r3, [r7, #11]
      break;
 800a740:	e021      	b.n	800a786 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	7c1b      	ldrb	r3, [r3, #16]
 800a746:	2b00      	cmp	r3, #0
 800a748:	d10d      	bne.n	800a766 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a752:	f107 0208 	add.w	r2, r7, #8
 800a756:	4610      	mov	r0, r2
 800a758:	4798      	blx	r3
 800a75a:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a75c:	68fb      	ldr	r3, [r7, #12]
 800a75e:	3301      	adds	r3, #1
 800a760:	2207      	movs	r2, #7
 800a762:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a764:	e00f      	b.n	800a786 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a766:	6839      	ldr	r1, [r7, #0]
 800a768:	6878      	ldr	r0, [r7, #4]
 800a76a:	f000 f9dc 	bl	800ab26 <USBD_CtlError>
        err++;
 800a76e:	7afb      	ldrb	r3, [r7, #11]
 800a770:	3301      	adds	r3, #1
 800a772:	72fb      	strb	r3, [r7, #11]
      break;
 800a774:	e007      	b.n	800a786 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a776:	6839      	ldr	r1, [r7, #0]
 800a778:	6878      	ldr	r0, [r7, #4]
 800a77a:	f000 f9d4 	bl	800ab26 <USBD_CtlError>
      err++;
 800a77e:	7afb      	ldrb	r3, [r7, #11]
 800a780:	3301      	adds	r3, #1
 800a782:	72fb      	strb	r3, [r7, #11]
      break;
 800a784:	bf00      	nop
  }

  if (err != 0U)
 800a786:	7afb      	ldrb	r3, [r7, #11]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d11c      	bne.n	800a7c6 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a78c:	893b      	ldrh	r3, [r7, #8]
 800a78e:	2b00      	cmp	r3, #0
 800a790:	d011      	beq.n	800a7b6 <USBD_GetDescriptor+0x2b6>
 800a792:	683b      	ldr	r3, [r7, #0]
 800a794:	88db      	ldrh	r3, [r3, #6]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d00d      	beq.n	800a7b6 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a79a:	683b      	ldr	r3, [r7, #0]
 800a79c:	88da      	ldrh	r2, [r3, #6]
 800a79e:	893b      	ldrh	r3, [r7, #8]
 800a7a0:	4293      	cmp	r3, r2
 800a7a2:	bf28      	it	cs
 800a7a4:	4613      	movcs	r3, r2
 800a7a6:	b29b      	uxth	r3, r3
 800a7a8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a7aa:	893b      	ldrh	r3, [r7, #8]
 800a7ac:	461a      	mov	r2, r3
 800a7ae:	68f9      	ldr	r1, [r7, #12]
 800a7b0:	6878      	ldr	r0, [r7, #4]
 800a7b2:	f000 fa22 	bl	800abfa <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	88db      	ldrh	r3, [r3, #6]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d104      	bne.n	800a7c8 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a7be:	6878      	ldr	r0, [r7, #4]
 800a7c0:	f000 fa79 	bl	800acb6 <USBD_CtlSendStatus>
 800a7c4:	e000      	b.n	800a7c8 <USBD_GetDescriptor+0x2c8>
    return;
 800a7c6:	bf00      	nop
    }
  }
}
 800a7c8:	3710      	adds	r7, #16
 800a7ca:	46bd      	mov	sp, r7
 800a7cc:	bd80      	pop	{r7, pc}
 800a7ce:	bf00      	nop

0800a7d0 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b084      	sub	sp, #16
 800a7d4:	af00      	add	r7, sp, #0
 800a7d6:	6078      	str	r0, [r7, #4]
 800a7d8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	889b      	ldrh	r3, [r3, #4]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d130      	bne.n	800a844 <USBD_SetAddress+0x74>
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	88db      	ldrh	r3, [r3, #6]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d12c      	bne.n	800a844 <USBD_SetAddress+0x74>
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	885b      	ldrh	r3, [r3, #2]
 800a7ee:	2b7f      	cmp	r3, #127	; 0x7f
 800a7f0:	d828      	bhi.n	800a844 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a7f2:	683b      	ldr	r3, [r7, #0]
 800a7f4:	885b      	ldrh	r3, [r3, #2]
 800a7f6:	b2db      	uxtb	r3, r3
 800a7f8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a7fc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a804:	2b03      	cmp	r3, #3
 800a806:	d104      	bne.n	800a812 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a808:	6839      	ldr	r1, [r7, #0]
 800a80a:	6878      	ldr	r0, [r7, #4]
 800a80c:	f000 f98b 	bl	800ab26 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a810:	e01d      	b.n	800a84e <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	7bfa      	ldrb	r2, [r7, #15]
 800a816:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a81a:	7bfb      	ldrb	r3, [r7, #15]
 800a81c:	4619      	mov	r1, r3
 800a81e:	6878      	ldr	r0, [r7, #4]
 800a820:	f000 fe4c 	bl	800b4bc <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800a824:	6878      	ldr	r0, [r7, #4]
 800a826:	f000 fa46 	bl	800acb6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a82a:	7bfb      	ldrb	r3, [r7, #15]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d004      	beq.n	800a83a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2202      	movs	r2, #2
 800a834:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a838:	e009      	b.n	800a84e <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	2201      	movs	r2, #1
 800a83e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a842:	e004      	b.n	800a84e <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a844:	6839      	ldr	r1, [r7, #0]
 800a846:	6878      	ldr	r0, [r7, #4]
 800a848:	f000 f96d 	bl	800ab26 <USBD_CtlError>
  }
}
 800a84c:	bf00      	nop
 800a84e:	bf00      	nop
 800a850:	3710      	adds	r7, #16
 800a852:	46bd      	mov	sp, r7
 800a854:	bd80      	pop	{r7, pc}
	...

0800a858 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b082      	sub	sp, #8
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
 800a860:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	885b      	ldrh	r3, [r3, #2]
 800a866:	b2da      	uxtb	r2, r3
 800a868:	4b41      	ldr	r3, [pc, #260]	; (800a970 <USBD_SetConfig+0x118>)
 800a86a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a86c:	4b40      	ldr	r3, [pc, #256]	; (800a970 <USBD_SetConfig+0x118>)
 800a86e:	781b      	ldrb	r3, [r3, #0]
 800a870:	2b01      	cmp	r3, #1
 800a872:	d904      	bls.n	800a87e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800a874:	6839      	ldr	r1, [r7, #0]
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	f000 f955 	bl	800ab26 <USBD_CtlError>
 800a87c:	e075      	b.n	800a96a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a884:	2b02      	cmp	r3, #2
 800a886:	d002      	beq.n	800a88e <USBD_SetConfig+0x36>
 800a888:	2b03      	cmp	r3, #3
 800a88a:	d023      	beq.n	800a8d4 <USBD_SetConfig+0x7c>
 800a88c:	e062      	b.n	800a954 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800a88e:	4b38      	ldr	r3, [pc, #224]	; (800a970 <USBD_SetConfig+0x118>)
 800a890:	781b      	ldrb	r3, [r3, #0]
 800a892:	2b00      	cmp	r3, #0
 800a894:	d01a      	beq.n	800a8cc <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800a896:	4b36      	ldr	r3, [pc, #216]	; (800a970 <USBD_SetConfig+0x118>)
 800a898:	781b      	ldrb	r3, [r3, #0]
 800a89a:	461a      	mov	r2, r3
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	2203      	movs	r2, #3
 800a8a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a8a8:	4b31      	ldr	r3, [pc, #196]	; (800a970 <USBD_SetConfig+0x118>)
 800a8aa:	781b      	ldrb	r3, [r3, #0]
 800a8ac:	4619      	mov	r1, r3
 800a8ae:	6878      	ldr	r0, [r7, #4]
 800a8b0:	f7ff f9e7 	bl	8009c82 <USBD_SetClassConfig>
 800a8b4:	4603      	mov	r3, r0
 800a8b6:	2b02      	cmp	r3, #2
 800a8b8:	d104      	bne.n	800a8c4 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a8ba:	6839      	ldr	r1, [r7, #0]
 800a8bc:	6878      	ldr	r0, [r7, #4]
 800a8be:	f000 f932 	bl	800ab26 <USBD_CtlError>
            return;
 800a8c2:	e052      	b.n	800a96a <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a8c4:	6878      	ldr	r0, [r7, #4]
 800a8c6:	f000 f9f6 	bl	800acb6 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a8ca:	e04e      	b.n	800a96a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a8cc:	6878      	ldr	r0, [r7, #4]
 800a8ce:	f000 f9f2 	bl	800acb6 <USBD_CtlSendStatus>
        break;
 800a8d2:	e04a      	b.n	800a96a <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a8d4:	4b26      	ldr	r3, [pc, #152]	; (800a970 <USBD_SetConfig+0x118>)
 800a8d6:	781b      	ldrb	r3, [r3, #0]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d112      	bne.n	800a902 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	2202      	movs	r2, #2
 800a8e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800a8e4:	4b22      	ldr	r3, [pc, #136]	; (800a970 <USBD_SetConfig+0x118>)
 800a8e6:	781b      	ldrb	r3, [r3, #0]
 800a8e8:	461a      	mov	r2, r3
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a8ee:	4b20      	ldr	r3, [pc, #128]	; (800a970 <USBD_SetConfig+0x118>)
 800a8f0:	781b      	ldrb	r3, [r3, #0]
 800a8f2:	4619      	mov	r1, r3
 800a8f4:	6878      	ldr	r0, [r7, #4]
 800a8f6:	f7ff f9e3 	bl	8009cc0 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a8fa:	6878      	ldr	r0, [r7, #4]
 800a8fc:	f000 f9db 	bl	800acb6 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a900:	e033      	b.n	800a96a <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a902:	4b1b      	ldr	r3, [pc, #108]	; (800a970 <USBD_SetConfig+0x118>)
 800a904:	781b      	ldrb	r3, [r3, #0]
 800a906:	461a      	mov	r2, r3
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	685b      	ldr	r3, [r3, #4]
 800a90c:	429a      	cmp	r2, r3
 800a90e:	d01d      	beq.n	800a94c <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a910:	687b      	ldr	r3, [r7, #4]
 800a912:	685b      	ldr	r3, [r3, #4]
 800a914:	b2db      	uxtb	r3, r3
 800a916:	4619      	mov	r1, r3
 800a918:	6878      	ldr	r0, [r7, #4]
 800a91a:	f7ff f9d1 	bl	8009cc0 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800a91e:	4b14      	ldr	r3, [pc, #80]	; (800a970 <USBD_SetConfig+0x118>)
 800a920:	781b      	ldrb	r3, [r3, #0]
 800a922:	461a      	mov	r2, r3
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a928:	4b11      	ldr	r3, [pc, #68]	; (800a970 <USBD_SetConfig+0x118>)
 800a92a:	781b      	ldrb	r3, [r3, #0]
 800a92c:	4619      	mov	r1, r3
 800a92e:	6878      	ldr	r0, [r7, #4]
 800a930:	f7ff f9a7 	bl	8009c82 <USBD_SetClassConfig>
 800a934:	4603      	mov	r3, r0
 800a936:	2b02      	cmp	r3, #2
 800a938:	d104      	bne.n	800a944 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a93a:	6839      	ldr	r1, [r7, #0]
 800a93c:	6878      	ldr	r0, [r7, #4]
 800a93e:	f000 f8f2 	bl	800ab26 <USBD_CtlError>
            return;
 800a942:	e012      	b.n	800a96a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a944:	6878      	ldr	r0, [r7, #4]
 800a946:	f000 f9b6 	bl	800acb6 <USBD_CtlSendStatus>
        break;
 800a94a:	e00e      	b.n	800a96a <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a94c:	6878      	ldr	r0, [r7, #4]
 800a94e:	f000 f9b2 	bl	800acb6 <USBD_CtlSendStatus>
        break;
 800a952:	e00a      	b.n	800a96a <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a954:	6839      	ldr	r1, [r7, #0]
 800a956:	6878      	ldr	r0, [r7, #4]
 800a958:	f000 f8e5 	bl	800ab26 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a95c:	4b04      	ldr	r3, [pc, #16]	; (800a970 <USBD_SetConfig+0x118>)
 800a95e:	781b      	ldrb	r3, [r3, #0]
 800a960:	4619      	mov	r1, r3
 800a962:	6878      	ldr	r0, [r7, #4]
 800a964:	f7ff f9ac 	bl	8009cc0 <USBD_ClrClassConfig>
        break;
 800a968:	bf00      	nop
    }
  }
}
 800a96a:	3708      	adds	r7, #8
 800a96c:	46bd      	mov	sp, r7
 800a96e:	bd80      	pop	{r7, pc}
 800a970:	20000280 	.word	0x20000280

0800a974 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a974:	b580      	push	{r7, lr}
 800a976:	b082      	sub	sp, #8
 800a978:	af00      	add	r7, sp, #0
 800a97a:	6078      	str	r0, [r7, #4]
 800a97c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	88db      	ldrh	r3, [r3, #6]
 800a982:	2b01      	cmp	r3, #1
 800a984:	d004      	beq.n	800a990 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a986:	6839      	ldr	r1, [r7, #0]
 800a988:	6878      	ldr	r0, [r7, #4]
 800a98a:	f000 f8cc 	bl	800ab26 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a98e:	e022      	b.n	800a9d6 <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a996:	2b02      	cmp	r3, #2
 800a998:	dc02      	bgt.n	800a9a0 <USBD_GetConfig+0x2c>
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	dc03      	bgt.n	800a9a6 <USBD_GetConfig+0x32>
 800a99e:	e015      	b.n	800a9cc <USBD_GetConfig+0x58>
 800a9a0:	2b03      	cmp	r3, #3
 800a9a2:	d00b      	beq.n	800a9bc <USBD_GetConfig+0x48>
 800a9a4:	e012      	b.n	800a9cc <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	3308      	adds	r3, #8
 800a9b0:	2201      	movs	r2, #1
 800a9b2:	4619      	mov	r1, r3
 800a9b4:	6878      	ldr	r0, [r7, #4]
 800a9b6:	f000 f920 	bl	800abfa <USBD_CtlSendData>
        break;
 800a9ba:	e00c      	b.n	800a9d6 <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	3304      	adds	r3, #4
 800a9c0:	2201      	movs	r2, #1
 800a9c2:	4619      	mov	r1, r3
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	f000 f918 	bl	800abfa <USBD_CtlSendData>
        break;
 800a9ca:	e004      	b.n	800a9d6 <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800a9cc:	6839      	ldr	r1, [r7, #0]
 800a9ce:	6878      	ldr	r0, [r7, #4]
 800a9d0:	f000 f8a9 	bl	800ab26 <USBD_CtlError>
        break;
 800a9d4:	bf00      	nop
}
 800a9d6:	bf00      	nop
 800a9d8:	3708      	adds	r7, #8
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	bd80      	pop	{r7, pc}

0800a9de <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9de:	b580      	push	{r7, lr}
 800a9e0:	b082      	sub	sp, #8
 800a9e2:	af00      	add	r7, sp, #0
 800a9e4:	6078      	str	r0, [r7, #4]
 800a9e6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a9ee:	3b01      	subs	r3, #1
 800a9f0:	2b02      	cmp	r3, #2
 800a9f2:	d81e      	bhi.n	800aa32 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	88db      	ldrh	r3, [r3, #6]
 800a9f8:	2b02      	cmp	r3, #2
 800a9fa:	d004      	beq.n	800aa06 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a9fc:	6839      	ldr	r1, [r7, #0]
 800a9fe:	6878      	ldr	r0, [r7, #4]
 800aa00:	f000 f891 	bl	800ab26 <USBD_CtlError>
        break;
 800aa04:	e01a      	b.n	800aa3c <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	2201      	movs	r2, #1
 800aa0a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d005      	beq.n	800aa22 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	68db      	ldr	r3, [r3, #12]
 800aa1a:	f043 0202 	orr.w	r2, r3, #2
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	330c      	adds	r3, #12
 800aa26:	2202      	movs	r2, #2
 800aa28:	4619      	mov	r1, r3
 800aa2a:	6878      	ldr	r0, [r7, #4]
 800aa2c:	f000 f8e5 	bl	800abfa <USBD_CtlSendData>
      break;
 800aa30:	e004      	b.n	800aa3c <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800aa32:	6839      	ldr	r1, [r7, #0]
 800aa34:	6878      	ldr	r0, [r7, #4]
 800aa36:	f000 f876 	bl	800ab26 <USBD_CtlError>
      break;
 800aa3a:	bf00      	nop
  }
}
 800aa3c:	bf00      	nop
 800aa3e:	3708      	adds	r7, #8
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}

0800aa44 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b082      	sub	sp, #8
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
 800aa4c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	885b      	ldrh	r3, [r3, #2]
 800aa52:	2b01      	cmp	r3, #1
 800aa54:	d106      	bne.n	800aa64 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	2201      	movs	r2, #1
 800aa5a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f000 f929 	bl	800acb6 <USBD_CtlSendStatus>
  }
}
 800aa64:	bf00      	nop
 800aa66:	3708      	adds	r7, #8
 800aa68:	46bd      	mov	sp, r7
 800aa6a:	bd80      	pop	{r7, pc}

0800aa6c <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800aa6c:	b580      	push	{r7, lr}
 800aa6e:	b082      	sub	sp, #8
 800aa70:	af00      	add	r7, sp, #0
 800aa72:	6078      	str	r0, [r7, #4]
 800aa74:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa7c:	3b01      	subs	r3, #1
 800aa7e:	2b02      	cmp	r3, #2
 800aa80:	d80b      	bhi.n	800aa9a <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	885b      	ldrh	r3, [r3, #2]
 800aa86:	2b01      	cmp	r3, #1
 800aa88:	d10c      	bne.n	800aaa4 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800aa92:	6878      	ldr	r0, [r7, #4]
 800aa94:	f000 f90f 	bl	800acb6 <USBD_CtlSendStatus>
      }
      break;
 800aa98:	e004      	b.n	800aaa4 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800aa9a:	6839      	ldr	r1, [r7, #0]
 800aa9c:	6878      	ldr	r0, [r7, #4]
 800aa9e:	f000 f842 	bl	800ab26 <USBD_CtlError>
      break;
 800aaa2:	e000      	b.n	800aaa6 <USBD_ClrFeature+0x3a>
      break;
 800aaa4:	bf00      	nop
  }
}
 800aaa6:	bf00      	nop
 800aaa8:	3708      	adds	r7, #8
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	bd80      	pop	{r7, pc}

0800aaae <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800aaae:	b480      	push	{r7}
 800aab0:	b083      	sub	sp, #12
 800aab2:	af00      	add	r7, sp, #0
 800aab4:	6078      	str	r0, [r7, #4]
 800aab6:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800aab8:	683b      	ldr	r3, [r7, #0]
 800aaba:	781a      	ldrb	r2, [r3, #0]
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800aac0:	683b      	ldr	r3, [r7, #0]
 800aac2:	785a      	ldrb	r2, [r3, #1]
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800aac8:	683b      	ldr	r3, [r7, #0]
 800aaca:	3302      	adds	r3, #2
 800aacc:	781b      	ldrb	r3, [r3, #0]
 800aace:	b29a      	uxth	r2, r3
 800aad0:	683b      	ldr	r3, [r7, #0]
 800aad2:	3303      	adds	r3, #3
 800aad4:	781b      	ldrb	r3, [r3, #0]
 800aad6:	b29b      	uxth	r3, r3
 800aad8:	021b      	lsls	r3, r3, #8
 800aada:	b29b      	uxth	r3, r3
 800aadc:	4413      	add	r3, r2
 800aade:	b29a      	uxth	r2, r3
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	3304      	adds	r3, #4
 800aae8:	781b      	ldrb	r3, [r3, #0]
 800aaea:	b29a      	uxth	r2, r3
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	3305      	adds	r3, #5
 800aaf0:	781b      	ldrb	r3, [r3, #0]
 800aaf2:	b29b      	uxth	r3, r3
 800aaf4:	021b      	lsls	r3, r3, #8
 800aaf6:	b29b      	uxth	r3, r3
 800aaf8:	4413      	add	r3, r2
 800aafa:	b29a      	uxth	r2, r3
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	3306      	adds	r3, #6
 800ab04:	781b      	ldrb	r3, [r3, #0]
 800ab06:	b29a      	uxth	r2, r3
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	3307      	adds	r3, #7
 800ab0c:	781b      	ldrb	r3, [r3, #0]
 800ab0e:	b29b      	uxth	r3, r3
 800ab10:	021b      	lsls	r3, r3, #8
 800ab12:	b29b      	uxth	r3, r3
 800ab14:	4413      	add	r3, r2
 800ab16:	b29a      	uxth	r2, r3
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	80da      	strh	r2, [r3, #6]

}
 800ab1c:	bf00      	nop
 800ab1e:	370c      	adds	r7, #12
 800ab20:	46bd      	mov	sp, r7
 800ab22:	bc80      	pop	{r7}
 800ab24:	4770      	bx	lr

0800ab26 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800ab26:	b580      	push	{r7, lr}
 800ab28:	b082      	sub	sp, #8
 800ab2a:	af00      	add	r7, sp, #0
 800ab2c:	6078      	str	r0, [r7, #4]
 800ab2e:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800ab30:	2180      	movs	r1, #128	; 0x80
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	f000 fc58 	bl	800b3e8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800ab38:	2100      	movs	r1, #0
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f000 fc54 	bl	800b3e8 <USBD_LL_StallEP>
}
 800ab40:	bf00      	nop
 800ab42:	3708      	adds	r7, #8
 800ab44:	46bd      	mov	sp, r7
 800ab46:	bd80      	pop	{r7, pc}

0800ab48 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800ab48:	b580      	push	{r7, lr}
 800ab4a:	b086      	sub	sp, #24
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	60f8      	str	r0, [r7, #12]
 800ab50:	60b9      	str	r1, [r7, #8]
 800ab52:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800ab54:	2300      	movs	r3, #0
 800ab56:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d032      	beq.n	800abc4 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800ab5e:	68f8      	ldr	r0, [r7, #12]
 800ab60:	f000 f834 	bl	800abcc <USBD_GetLen>
 800ab64:	4603      	mov	r3, r0
 800ab66:	3301      	adds	r3, #1
 800ab68:	b29b      	uxth	r3, r3
 800ab6a:	005b      	lsls	r3, r3, #1
 800ab6c:	b29a      	uxth	r2, r3
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800ab72:	7dfb      	ldrb	r3, [r7, #23]
 800ab74:	1c5a      	adds	r2, r3, #1
 800ab76:	75fa      	strb	r2, [r7, #23]
 800ab78:	461a      	mov	r2, r3
 800ab7a:	68bb      	ldr	r3, [r7, #8]
 800ab7c:	4413      	add	r3, r2
 800ab7e:	687a      	ldr	r2, [r7, #4]
 800ab80:	7812      	ldrb	r2, [r2, #0]
 800ab82:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800ab84:	7dfb      	ldrb	r3, [r7, #23]
 800ab86:	1c5a      	adds	r2, r3, #1
 800ab88:	75fa      	strb	r2, [r7, #23]
 800ab8a:	461a      	mov	r2, r3
 800ab8c:	68bb      	ldr	r3, [r7, #8]
 800ab8e:	4413      	add	r3, r2
 800ab90:	2203      	movs	r2, #3
 800ab92:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800ab94:	e012      	b.n	800abbc <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	1c5a      	adds	r2, r3, #1
 800ab9a:	60fa      	str	r2, [r7, #12]
 800ab9c:	7dfa      	ldrb	r2, [r7, #23]
 800ab9e:	1c51      	adds	r1, r2, #1
 800aba0:	75f9      	strb	r1, [r7, #23]
 800aba2:	4611      	mov	r1, r2
 800aba4:	68ba      	ldr	r2, [r7, #8]
 800aba6:	440a      	add	r2, r1
 800aba8:	781b      	ldrb	r3, [r3, #0]
 800abaa:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800abac:	7dfb      	ldrb	r3, [r7, #23]
 800abae:	1c5a      	adds	r2, r3, #1
 800abb0:	75fa      	strb	r2, [r7, #23]
 800abb2:	461a      	mov	r2, r3
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	4413      	add	r3, r2
 800abb8:	2200      	movs	r2, #0
 800abba:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	781b      	ldrb	r3, [r3, #0]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d1e8      	bne.n	800ab96 <USBD_GetString+0x4e>
    }
  }
}
 800abc4:	bf00      	nop
 800abc6:	3718      	adds	r7, #24
 800abc8:	46bd      	mov	sp, r7
 800abca:	bd80      	pop	{r7, pc}

0800abcc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800abcc:	b480      	push	{r7}
 800abce:	b085      	sub	sp, #20
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800abd4:	2300      	movs	r3, #0
 800abd6:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800abd8:	e005      	b.n	800abe6 <USBD_GetLen+0x1a>
  {
    len++;
 800abda:	7bfb      	ldrb	r3, [r7, #15]
 800abdc:	3301      	adds	r3, #1
 800abde:	73fb      	strb	r3, [r7, #15]
    buf++;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	3301      	adds	r3, #1
 800abe4:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	781b      	ldrb	r3, [r3, #0]
 800abea:	2b00      	cmp	r3, #0
 800abec:	d1f5      	bne.n	800abda <USBD_GetLen+0xe>
  }

  return len;
 800abee:	7bfb      	ldrb	r3, [r7, #15]
}
 800abf0:	4618      	mov	r0, r3
 800abf2:	3714      	adds	r7, #20
 800abf4:	46bd      	mov	sp, r7
 800abf6:	bc80      	pop	{r7}
 800abf8:	4770      	bx	lr

0800abfa <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800abfa:	b580      	push	{r7, lr}
 800abfc:	b084      	sub	sp, #16
 800abfe:	af00      	add	r7, sp, #0
 800ac00:	60f8      	str	r0, [r7, #12]
 800ac02:	60b9      	str	r1, [r7, #8]
 800ac04:	4613      	mov	r3, r2
 800ac06:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	2202      	movs	r2, #2
 800ac0c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800ac10:	88fa      	ldrh	r2, [r7, #6]
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800ac16:	88fa      	ldrh	r2, [r7, #6]
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ac1c:	88fb      	ldrh	r3, [r7, #6]
 800ac1e:	68ba      	ldr	r2, [r7, #8]
 800ac20:	2100      	movs	r1, #0
 800ac22:	68f8      	ldr	r0, [r7, #12]
 800ac24:	f000 fc69 	bl	800b4fa <USBD_LL_Transmit>

  return USBD_OK;
 800ac28:	2300      	movs	r3, #0
}
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	3710      	adds	r7, #16
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	bd80      	pop	{r7, pc}

0800ac32 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800ac32:	b580      	push	{r7, lr}
 800ac34:	b084      	sub	sp, #16
 800ac36:	af00      	add	r7, sp, #0
 800ac38:	60f8      	str	r0, [r7, #12]
 800ac3a:	60b9      	str	r1, [r7, #8]
 800ac3c:	4613      	mov	r3, r2
 800ac3e:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ac40:	88fb      	ldrh	r3, [r7, #6]
 800ac42:	68ba      	ldr	r2, [r7, #8]
 800ac44:	2100      	movs	r1, #0
 800ac46:	68f8      	ldr	r0, [r7, #12]
 800ac48:	f000 fc57 	bl	800b4fa <USBD_LL_Transmit>

  return USBD_OK;
 800ac4c:	2300      	movs	r3, #0
}
 800ac4e:	4618      	mov	r0, r3
 800ac50:	3710      	adds	r7, #16
 800ac52:	46bd      	mov	sp, r7
 800ac54:	bd80      	pop	{r7, pc}

0800ac56 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800ac56:	b580      	push	{r7, lr}
 800ac58:	b084      	sub	sp, #16
 800ac5a:	af00      	add	r7, sp, #0
 800ac5c:	60f8      	str	r0, [r7, #12]
 800ac5e:	60b9      	str	r1, [r7, #8]
 800ac60:	4613      	mov	r3, r2
 800ac62:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	2203      	movs	r2, #3
 800ac68:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800ac6c:	88fa      	ldrh	r2, [r7, #6]
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800ac74:	88fa      	ldrh	r2, [r7, #6]
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ac7c:	88fb      	ldrh	r3, [r7, #6]
 800ac7e:	68ba      	ldr	r2, [r7, #8]
 800ac80:	2100      	movs	r1, #0
 800ac82:	68f8      	ldr	r0, [r7, #12]
 800ac84:	f000 fc5c 	bl	800b540 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ac88:	2300      	movs	r3, #0
}
 800ac8a:	4618      	mov	r0, r3
 800ac8c:	3710      	adds	r7, #16
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	bd80      	pop	{r7, pc}

0800ac92 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800ac92:	b580      	push	{r7, lr}
 800ac94:	b084      	sub	sp, #16
 800ac96:	af00      	add	r7, sp, #0
 800ac98:	60f8      	str	r0, [r7, #12]
 800ac9a:	60b9      	str	r1, [r7, #8]
 800ac9c:	4613      	mov	r3, r2
 800ac9e:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800aca0:	88fb      	ldrh	r3, [r7, #6]
 800aca2:	68ba      	ldr	r2, [r7, #8]
 800aca4:	2100      	movs	r1, #0
 800aca6:	68f8      	ldr	r0, [r7, #12]
 800aca8:	f000 fc4a 	bl	800b540 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800acac:	2300      	movs	r3, #0
}
 800acae:	4618      	mov	r0, r3
 800acb0:	3710      	adds	r7, #16
 800acb2:	46bd      	mov	sp, r7
 800acb4:	bd80      	pop	{r7, pc}

0800acb6 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800acb6:	b580      	push	{r7, lr}
 800acb8:	b082      	sub	sp, #8
 800acba:	af00      	add	r7, sp, #0
 800acbc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	2204      	movs	r2, #4
 800acc2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800acc6:	2300      	movs	r3, #0
 800acc8:	2200      	movs	r2, #0
 800acca:	2100      	movs	r1, #0
 800accc:	6878      	ldr	r0, [r7, #4]
 800acce:	f000 fc14 	bl	800b4fa <USBD_LL_Transmit>

  return USBD_OK;
 800acd2:	2300      	movs	r3, #0
}
 800acd4:	4618      	mov	r0, r3
 800acd6:	3708      	adds	r7, #8
 800acd8:	46bd      	mov	sp, r7
 800acda:	bd80      	pop	{r7, pc}

0800acdc <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800acdc:	b580      	push	{r7, lr}
 800acde:	b082      	sub	sp, #8
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2205      	movs	r2, #5
 800ace8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800acec:	2300      	movs	r3, #0
 800acee:	2200      	movs	r2, #0
 800acf0:	2100      	movs	r1, #0
 800acf2:	6878      	ldr	r0, [r7, #4]
 800acf4:	f000 fc24 	bl	800b540 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800acf8:	2300      	movs	r3, #0
}
 800acfa:	4618      	mov	r0, r3
 800acfc:	3708      	adds	r7, #8
 800acfe:	46bd      	mov	sp, r7
 800ad00:	bd80      	pop	{r7, pc}
	...

0800ad04 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ad04:	b580      	push	{r7, lr}
 800ad06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ad08:	2200      	movs	r2, #0
 800ad0a:	4912      	ldr	r1, [pc, #72]	; (800ad54 <MX_USB_DEVICE_Init+0x50>)
 800ad0c:	4812      	ldr	r0, [pc, #72]	; (800ad58 <MX_USB_DEVICE_Init+0x54>)
 800ad0e:	f7fe ff5e 	bl	8009bce <USBD_Init>
 800ad12:	4603      	mov	r3, r0
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d001      	beq.n	800ad1c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ad18:	f7f7 fe5c 	bl	80029d4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ad1c:	490f      	ldr	r1, [pc, #60]	; (800ad5c <MX_USB_DEVICE_Init+0x58>)
 800ad1e:	480e      	ldr	r0, [pc, #56]	; (800ad58 <MX_USB_DEVICE_Init+0x54>)
 800ad20:	f7fe ff80 	bl	8009c24 <USBD_RegisterClass>
 800ad24:	4603      	mov	r3, r0
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d001      	beq.n	800ad2e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ad2a:	f7f7 fe53 	bl	80029d4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ad2e:	490c      	ldr	r1, [pc, #48]	; (800ad60 <MX_USB_DEVICE_Init+0x5c>)
 800ad30:	4809      	ldr	r0, [pc, #36]	; (800ad58 <MX_USB_DEVICE_Init+0x54>)
 800ad32:	f7fe feb1 	bl	8009a98 <USBD_CDC_RegisterInterface>
 800ad36:	4603      	mov	r3, r0
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d001      	beq.n	800ad40 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ad3c:	f7f7 fe4a 	bl	80029d4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ad40:	4805      	ldr	r0, [pc, #20]	; (800ad58 <MX_USB_DEVICE_Init+0x54>)
 800ad42:	f7fe ff88 	bl	8009c56 <USBD_Start>
 800ad46:	4603      	mov	r3, r0
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d001      	beq.n	800ad50 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ad4c:	f7f7 fe42 	bl	80029d4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ad50:	bf00      	nop
 800ad52:	bd80      	pop	{r7, pc}
 800ad54:	20000140 	.word	0x20000140
 800ad58:	200009f0 	.word	0x200009f0
 800ad5c:	2000002c 	.word	0x2000002c
 800ad60:	20000130 	.word	0x20000130

0800ad64 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ad68:	2200      	movs	r2, #0
 800ad6a:	4905      	ldr	r1, [pc, #20]	; (800ad80 <CDC_Init_FS+0x1c>)
 800ad6c:	4805      	ldr	r0, [pc, #20]	; (800ad84 <CDC_Init_FS+0x20>)
 800ad6e:	f7fe fea9 	bl	8009ac4 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ad72:	4905      	ldr	r1, [pc, #20]	; (800ad88 <CDC_Init_FS+0x24>)
 800ad74:	4803      	ldr	r0, [pc, #12]	; (800ad84 <CDC_Init_FS+0x20>)
 800ad76:	f7fe febe 	bl	8009af6 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 800ad7a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	bd80      	pop	{r7, pc}
 800ad80:	20000eb4 	.word	0x20000eb4
 800ad84:	200009f0 	.word	0x200009f0
 800ad88:	20000cb4 	.word	0x20000cb4

0800ad8c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800ad8c:	b480      	push	{r7}
 800ad8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
 800ad90:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800ad92:	4618      	mov	r0, r3
 800ad94:	46bd      	mov	sp, r7
 800ad96:	bc80      	pop	{r7}
 800ad98:	4770      	bx	lr
	...

0800ad9c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800ad9c:	b480      	push	{r7}
 800ad9e:	b083      	sub	sp, #12
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	4603      	mov	r3, r0
 800ada4:	6039      	str	r1, [r7, #0]
 800ada6:	71fb      	strb	r3, [r7, #7]
 800ada8:	4613      	mov	r3, r2
 800adaa:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
	switch (cmd)
 800adac:	79fb      	ldrb	r3, [r7, #7]
 800adae:	2b23      	cmp	r3, #35	; 0x23
 800adb0:	d84a      	bhi.n	800ae48 <CDC_Control_FS+0xac>
 800adb2:	a201      	add	r2, pc, #4	; (adr r2, 800adb8 <CDC_Control_FS+0x1c>)
 800adb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adb8:	0800ae49 	.word	0x0800ae49
 800adbc:	0800ae49 	.word	0x0800ae49
 800adc0:	0800ae49 	.word	0x0800ae49
 800adc4:	0800ae49 	.word	0x0800ae49
 800adc8:	0800ae49 	.word	0x0800ae49
 800adcc:	0800ae49 	.word	0x0800ae49
 800add0:	0800ae49 	.word	0x0800ae49
 800add4:	0800ae49 	.word	0x0800ae49
 800add8:	0800ae49 	.word	0x0800ae49
 800addc:	0800ae49 	.word	0x0800ae49
 800ade0:	0800ae49 	.word	0x0800ae49
 800ade4:	0800ae49 	.word	0x0800ae49
 800ade8:	0800ae49 	.word	0x0800ae49
 800adec:	0800ae49 	.word	0x0800ae49
 800adf0:	0800ae49 	.word	0x0800ae49
 800adf4:	0800ae49 	.word	0x0800ae49
 800adf8:	0800ae49 	.word	0x0800ae49
 800adfc:	0800ae49 	.word	0x0800ae49
 800ae00:	0800ae49 	.word	0x0800ae49
 800ae04:	0800ae49 	.word	0x0800ae49
 800ae08:	0800ae49 	.word	0x0800ae49
 800ae0c:	0800ae49 	.word	0x0800ae49
 800ae10:	0800ae49 	.word	0x0800ae49
 800ae14:	0800ae49 	.word	0x0800ae49
 800ae18:	0800ae49 	.word	0x0800ae49
 800ae1c:	0800ae49 	.word	0x0800ae49
 800ae20:	0800ae49 	.word	0x0800ae49
 800ae24:	0800ae49 	.word	0x0800ae49
 800ae28:	0800ae49 	.word	0x0800ae49
 800ae2c:	0800ae49 	.word	0x0800ae49
 800ae30:	0800ae49 	.word	0x0800ae49
 800ae34:	0800ae49 	.word	0x0800ae49
 800ae38:	0800ae49 	.word	0x0800ae49
 800ae3c:	0800ae49 	.word	0x0800ae49
 800ae40:	0800ae49 	.word	0x0800ae49
 800ae44:	0800ae49 	.word	0x0800ae49
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 800ae48:	bf00      	nop
	}

	return (USBD_OK);
 800ae4a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ae4c:	4618      	mov	r0, r3
 800ae4e:	370c      	adds	r7, #12
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bc80      	pop	{r7}
 800ae54:	4770      	bx	lr
 800ae56:	bf00      	nop

0800ae58 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b082      	sub	sp, #8
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
 800ae60:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ae62:	6879      	ldr	r1, [r7, #4]
 800ae64:	4807      	ldr	r0, [pc, #28]	; (800ae84 <CDC_Receive_FS+0x2c>)
 800ae66:	f7fe fe46 	bl	8009af6 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ae6a:	4806      	ldr	r0, [pc, #24]	; (800ae84 <CDC_Receive_FS+0x2c>)
 800ae6c:	f7fe fe85 	bl	8009b7a <USBD_CDC_ReceivePacket>

	runCommands(Buf, Len);
 800ae70:	6839      	ldr	r1, [r7, #0]
 800ae72:	6878      	ldr	r0, [r7, #4]
 800ae74:	f7f6 fd7c 	bl	8001970 <runCommands>
	return (USBD_OK);
 800ae78:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ae7a:	4618      	mov	r0, r3
 800ae7c:	3708      	adds	r7, #8
 800ae7e:	46bd      	mov	sp, r7
 800ae80:	bd80      	pop	{r7, pc}
 800ae82:	bf00      	nop
 800ae84:	200009f0 	.word	0x200009f0

0800ae88 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b084      	sub	sp, #16
 800ae8c:	af00      	add	r7, sp, #0
 800ae8e:	6078      	str	r0, [r7, #4]
 800ae90:	460b      	mov	r3, r1
 800ae92:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ae94:	2300      	movs	r3, #0
 800ae96:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)hUsbDeviceFS.pClassData;
 800ae98:	4b0d      	ldr	r3, [pc, #52]	; (800aed0 <CDC_Transmit_FS+0x48>)
 800ae9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ae9e:	60bb      	str	r3, [r7, #8]
	if (hcdc->TxState != 0)
 800aea0:	68bb      	ldr	r3, [r7, #8]
 800aea2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800aea6:	2b00      	cmp	r3, #0
 800aea8:	d001      	beq.n	800aeae <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 800aeaa:	2301      	movs	r3, #1
 800aeac:	e00b      	b.n	800aec6 <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800aeae:	887b      	ldrh	r3, [r7, #2]
 800aeb0:	461a      	mov	r2, r3
 800aeb2:	6879      	ldr	r1, [r7, #4]
 800aeb4:	4806      	ldr	r0, [pc, #24]	; (800aed0 <CDC_Transmit_FS+0x48>)
 800aeb6:	f7fe fe05 	bl	8009ac4 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800aeba:	4805      	ldr	r0, [pc, #20]	; (800aed0 <CDC_Transmit_FS+0x48>)
 800aebc:	f7fe fe2e 	bl	8009b1c <USBD_CDC_TransmitPacket>
 800aec0:	4603      	mov	r3, r0
 800aec2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800aec4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aec6:	4618      	mov	r0, r3
 800aec8:	3710      	adds	r7, #16
 800aeca:	46bd      	mov	sp, r7
 800aecc:	bd80      	pop	{r7, pc}
 800aece:	bf00      	nop
 800aed0:	200009f0 	.word	0x200009f0

0800aed4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aed4:	b480      	push	{r7}
 800aed6:	b083      	sub	sp, #12
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	4603      	mov	r3, r0
 800aedc:	6039      	str	r1, [r7, #0]
 800aede:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	2212      	movs	r2, #18
 800aee4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800aee6:	4b03      	ldr	r3, [pc, #12]	; (800aef4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800aee8:	4618      	mov	r0, r3
 800aeea:	370c      	adds	r7, #12
 800aeec:	46bd      	mov	sp, r7
 800aeee:	bc80      	pop	{r7}
 800aef0:	4770      	bx	lr
 800aef2:	bf00      	nop
 800aef4:	2000015c 	.word	0x2000015c

0800aef8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800aef8:	b480      	push	{r7}
 800aefa:	b083      	sub	sp, #12
 800aefc:	af00      	add	r7, sp, #0
 800aefe:	4603      	mov	r3, r0
 800af00:	6039      	str	r1, [r7, #0]
 800af02:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	2204      	movs	r2, #4
 800af08:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800af0a:	4b03      	ldr	r3, [pc, #12]	; (800af18 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800af0c:	4618      	mov	r0, r3
 800af0e:	370c      	adds	r7, #12
 800af10:	46bd      	mov	sp, r7
 800af12:	bc80      	pop	{r7}
 800af14:	4770      	bx	lr
 800af16:	bf00      	nop
 800af18:	20000170 	.word	0x20000170

0800af1c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b082      	sub	sp, #8
 800af20:	af00      	add	r7, sp, #0
 800af22:	4603      	mov	r3, r0
 800af24:	6039      	str	r1, [r7, #0]
 800af26:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800af28:	79fb      	ldrb	r3, [r7, #7]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d105      	bne.n	800af3a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800af2e:	683a      	ldr	r2, [r7, #0]
 800af30:	4907      	ldr	r1, [pc, #28]	; (800af50 <USBD_FS_ProductStrDescriptor+0x34>)
 800af32:	4808      	ldr	r0, [pc, #32]	; (800af54 <USBD_FS_ProductStrDescriptor+0x38>)
 800af34:	f7ff fe08 	bl	800ab48 <USBD_GetString>
 800af38:	e004      	b.n	800af44 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800af3a:	683a      	ldr	r2, [r7, #0]
 800af3c:	4904      	ldr	r1, [pc, #16]	; (800af50 <USBD_FS_ProductStrDescriptor+0x34>)
 800af3e:	4805      	ldr	r0, [pc, #20]	; (800af54 <USBD_FS_ProductStrDescriptor+0x38>)
 800af40:	f7ff fe02 	bl	800ab48 <USBD_GetString>
  }
  return USBD_StrDesc;
 800af44:	4b02      	ldr	r3, [pc, #8]	; (800af50 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800af46:	4618      	mov	r0, r3
 800af48:	3708      	adds	r7, #8
 800af4a:	46bd      	mov	sp, r7
 800af4c:	bd80      	pop	{r7, pc}
 800af4e:	bf00      	nop
 800af50:	200010b4 	.word	0x200010b4
 800af54:	0800cad8 	.word	0x0800cad8

0800af58 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af58:	b580      	push	{r7, lr}
 800af5a:	b082      	sub	sp, #8
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	4603      	mov	r3, r0
 800af60:	6039      	str	r1, [r7, #0]
 800af62:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800af64:	683a      	ldr	r2, [r7, #0]
 800af66:	4904      	ldr	r1, [pc, #16]	; (800af78 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800af68:	4804      	ldr	r0, [pc, #16]	; (800af7c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800af6a:	f7ff fded 	bl	800ab48 <USBD_GetString>
  return USBD_StrDesc;
 800af6e:	4b02      	ldr	r3, [pc, #8]	; (800af78 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800af70:	4618      	mov	r0, r3
 800af72:	3708      	adds	r7, #8
 800af74:	46bd      	mov	sp, r7
 800af76:	bd80      	pop	{r7, pc}
 800af78:	200010b4 	.word	0x200010b4
 800af7c:	0800caf0 	.word	0x0800caf0

0800af80 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800af80:	b580      	push	{r7, lr}
 800af82:	b082      	sub	sp, #8
 800af84:	af00      	add	r7, sp, #0
 800af86:	4603      	mov	r3, r0
 800af88:	6039      	str	r1, [r7, #0]
 800af8a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800af8c:	683b      	ldr	r3, [r7, #0]
 800af8e:	221a      	movs	r2, #26
 800af90:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800af92:	f000 f843 	bl	800b01c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800af96:	4b02      	ldr	r3, [pc, #8]	; (800afa0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800af98:	4618      	mov	r0, r3
 800af9a:	3708      	adds	r7, #8
 800af9c:	46bd      	mov	sp, r7
 800af9e:	bd80      	pop	{r7, pc}
 800afa0:	20000174 	.word	0x20000174

0800afa4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800afa4:	b580      	push	{r7, lr}
 800afa6:	b082      	sub	sp, #8
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	4603      	mov	r3, r0
 800afac:	6039      	str	r1, [r7, #0]
 800afae:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800afb0:	79fb      	ldrb	r3, [r7, #7]
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d105      	bne.n	800afc2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800afb6:	683a      	ldr	r2, [r7, #0]
 800afb8:	4907      	ldr	r1, [pc, #28]	; (800afd8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800afba:	4808      	ldr	r0, [pc, #32]	; (800afdc <USBD_FS_ConfigStrDescriptor+0x38>)
 800afbc:	f7ff fdc4 	bl	800ab48 <USBD_GetString>
 800afc0:	e004      	b.n	800afcc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800afc2:	683a      	ldr	r2, [r7, #0]
 800afc4:	4904      	ldr	r1, [pc, #16]	; (800afd8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800afc6:	4805      	ldr	r0, [pc, #20]	; (800afdc <USBD_FS_ConfigStrDescriptor+0x38>)
 800afc8:	f7ff fdbe 	bl	800ab48 <USBD_GetString>
  }
  return USBD_StrDesc;
 800afcc:	4b02      	ldr	r3, [pc, #8]	; (800afd8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800afce:	4618      	mov	r0, r3
 800afd0:	3708      	adds	r7, #8
 800afd2:	46bd      	mov	sp, r7
 800afd4:	bd80      	pop	{r7, pc}
 800afd6:	bf00      	nop
 800afd8:	200010b4 	.word	0x200010b4
 800afdc:	0800cb04 	.word	0x0800cb04

0800afe0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	b082      	sub	sp, #8
 800afe4:	af00      	add	r7, sp, #0
 800afe6:	4603      	mov	r3, r0
 800afe8:	6039      	str	r1, [r7, #0]
 800afea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800afec:	79fb      	ldrb	r3, [r7, #7]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d105      	bne.n	800affe <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800aff2:	683a      	ldr	r2, [r7, #0]
 800aff4:	4907      	ldr	r1, [pc, #28]	; (800b014 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800aff6:	4808      	ldr	r0, [pc, #32]	; (800b018 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800aff8:	f7ff fda6 	bl	800ab48 <USBD_GetString>
 800affc:	e004      	b.n	800b008 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800affe:	683a      	ldr	r2, [r7, #0]
 800b000:	4904      	ldr	r1, [pc, #16]	; (800b014 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b002:	4805      	ldr	r0, [pc, #20]	; (800b018 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b004:	f7ff fda0 	bl	800ab48 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b008:	4b02      	ldr	r3, [pc, #8]	; (800b014 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b00a:	4618      	mov	r0, r3
 800b00c:	3708      	adds	r7, #8
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}
 800b012:	bf00      	nop
 800b014:	200010b4 	.word	0x200010b4
 800b018:	0800cb10 	.word	0x0800cb10

0800b01c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b084      	sub	sp, #16
 800b020:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b022:	4b0f      	ldr	r3, [pc, #60]	; (800b060 <Get_SerialNum+0x44>)
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b028:	4b0e      	ldr	r3, [pc, #56]	; (800b064 <Get_SerialNum+0x48>)
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b02e:	4b0e      	ldr	r3, [pc, #56]	; (800b068 <Get_SerialNum+0x4c>)
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b034:	68fa      	ldr	r2, [r7, #12]
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	4413      	add	r3, r2
 800b03a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d009      	beq.n	800b056 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b042:	2208      	movs	r2, #8
 800b044:	4909      	ldr	r1, [pc, #36]	; (800b06c <Get_SerialNum+0x50>)
 800b046:	68f8      	ldr	r0, [r7, #12]
 800b048:	f000 f814 	bl	800b074 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b04c:	2204      	movs	r2, #4
 800b04e:	4908      	ldr	r1, [pc, #32]	; (800b070 <Get_SerialNum+0x54>)
 800b050:	68b8      	ldr	r0, [r7, #8]
 800b052:	f000 f80f 	bl	800b074 <IntToUnicode>
  }
}
 800b056:	bf00      	nop
 800b058:	3710      	adds	r7, #16
 800b05a:	46bd      	mov	sp, r7
 800b05c:	bd80      	pop	{r7, pc}
 800b05e:	bf00      	nop
 800b060:	1ffff7e8 	.word	0x1ffff7e8
 800b064:	1ffff7ec 	.word	0x1ffff7ec
 800b068:	1ffff7f0 	.word	0x1ffff7f0
 800b06c:	20000176 	.word	0x20000176
 800b070:	20000186 	.word	0x20000186

0800b074 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b074:	b480      	push	{r7}
 800b076:	b087      	sub	sp, #28
 800b078:	af00      	add	r7, sp, #0
 800b07a:	60f8      	str	r0, [r7, #12]
 800b07c:	60b9      	str	r1, [r7, #8]
 800b07e:	4613      	mov	r3, r2
 800b080:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b082:	2300      	movs	r3, #0
 800b084:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b086:	2300      	movs	r3, #0
 800b088:	75fb      	strb	r3, [r7, #23]
 800b08a:	e027      	b.n	800b0dc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	0f1b      	lsrs	r3, r3, #28
 800b090:	2b09      	cmp	r3, #9
 800b092:	d80b      	bhi.n	800b0ac <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	0f1b      	lsrs	r3, r3, #28
 800b098:	b2da      	uxtb	r2, r3
 800b09a:	7dfb      	ldrb	r3, [r7, #23]
 800b09c:	005b      	lsls	r3, r3, #1
 800b09e:	4619      	mov	r1, r3
 800b0a0:	68bb      	ldr	r3, [r7, #8]
 800b0a2:	440b      	add	r3, r1
 800b0a4:	3230      	adds	r2, #48	; 0x30
 800b0a6:	b2d2      	uxtb	r2, r2
 800b0a8:	701a      	strb	r2, [r3, #0]
 800b0aa:	e00a      	b.n	800b0c2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	0f1b      	lsrs	r3, r3, #28
 800b0b0:	b2da      	uxtb	r2, r3
 800b0b2:	7dfb      	ldrb	r3, [r7, #23]
 800b0b4:	005b      	lsls	r3, r3, #1
 800b0b6:	4619      	mov	r1, r3
 800b0b8:	68bb      	ldr	r3, [r7, #8]
 800b0ba:	440b      	add	r3, r1
 800b0bc:	3237      	adds	r2, #55	; 0x37
 800b0be:	b2d2      	uxtb	r2, r2
 800b0c0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	011b      	lsls	r3, r3, #4
 800b0c6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b0c8:	7dfb      	ldrb	r3, [r7, #23]
 800b0ca:	005b      	lsls	r3, r3, #1
 800b0cc:	3301      	adds	r3, #1
 800b0ce:	68ba      	ldr	r2, [r7, #8]
 800b0d0:	4413      	add	r3, r2
 800b0d2:	2200      	movs	r2, #0
 800b0d4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b0d6:	7dfb      	ldrb	r3, [r7, #23]
 800b0d8:	3301      	adds	r3, #1
 800b0da:	75fb      	strb	r3, [r7, #23]
 800b0dc:	7dfa      	ldrb	r2, [r7, #23]
 800b0de:	79fb      	ldrb	r3, [r7, #7]
 800b0e0:	429a      	cmp	r2, r3
 800b0e2:	d3d3      	bcc.n	800b08c <IntToUnicode+0x18>
  }
}
 800b0e4:	bf00      	nop
 800b0e6:	bf00      	nop
 800b0e8:	371c      	adds	r7, #28
 800b0ea:	46bd      	mov	sp, r7
 800b0ec:	bc80      	pop	{r7}
 800b0ee:	4770      	bx	lr

0800b0f0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b0f0:	b580      	push	{r7, lr}
 800b0f2:	b084      	sub	sp, #16
 800b0f4:	af00      	add	r7, sp, #0
 800b0f6:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	4a0d      	ldr	r2, [pc, #52]	; (800b134 <HAL_PCD_MspInit+0x44>)
 800b0fe:	4293      	cmp	r3, r2
 800b100:	d113      	bne.n	800b12a <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b102:	4b0d      	ldr	r3, [pc, #52]	; (800b138 <HAL_PCD_MspInit+0x48>)
 800b104:	69db      	ldr	r3, [r3, #28]
 800b106:	4a0c      	ldr	r2, [pc, #48]	; (800b138 <HAL_PCD_MspInit+0x48>)
 800b108:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b10c:	61d3      	str	r3, [r2, #28]
 800b10e:	4b0a      	ldr	r3, [pc, #40]	; (800b138 <HAL_PCD_MspInit+0x48>)
 800b110:	69db      	ldr	r3, [r3, #28]
 800b112:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b116:	60fb      	str	r3, [r7, #12]
 800b118:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800b11a:	2200      	movs	r2, #0
 800b11c:	2100      	movs	r1, #0
 800b11e:	2014      	movs	r0, #20
 800b120:	f7f8 fcbf 	bl	8003aa2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800b124:	2014      	movs	r0, #20
 800b126:	f7f8 fcd8 	bl	8003ada <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b12a:	bf00      	nop
 800b12c:	3710      	adds	r7, #16
 800b12e:	46bd      	mov	sp, r7
 800b130:	bd80      	pop	{r7, pc}
 800b132:	bf00      	nop
 800b134:	40005c00 	.word	0x40005c00
 800b138:	40021000 	.word	0x40021000

0800b13c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b082      	sub	sp, #8
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 800b150:	4619      	mov	r1, r3
 800b152:	4610      	mov	r0, r2
 800b154:	f7fe fdc7 	bl	8009ce6 <USBD_LL_SetupStage>
}
 800b158:	bf00      	nop
 800b15a:	3708      	adds	r7, #8
 800b15c:	46bd      	mov	sp, r7
 800b15e:	bd80      	pop	{r7, pc}

0800b160 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b160:	b580      	push	{r7, lr}
 800b162:	b082      	sub	sp, #8
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
 800b168:	460b      	mov	r3, r1
 800b16a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800b172:	78fa      	ldrb	r2, [r7, #3]
 800b174:	6879      	ldr	r1, [r7, #4]
 800b176:	4613      	mov	r3, r2
 800b178:	009b      	lsls	r3, r3, #2
 800b17a:	4413      	add	r3, r2
 800b17c:	00db      	lsls	r3, r3, #3
 800b17e:	440b      	add	r3, r1
 800b180:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800b184:	681a      	ldr	r2, [r3, #0]
 800b186:	78fb      	ldrb	r3, [r7, #3]
 800b188:	4619      	mov	r1, r3
 800b18a:	f7fe fdf9 	bl	8009d80 <USBD_LL_DataOutStage>
}
 800b18e:	bf00      	nop
 800b190:	3708      	adds	r7, #8
 800b192:	46bd      	mov	sp, r7
 800b194:	bd80      	pop	{r7, pc}

0800b196 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b196:	b580      	push	{r7, lr}
 800b198:	b082      	sub	sp, #8
 800b19a:	af00      	add	r7, sp, #0
 800b19c:	6078      	str	r0, [r7, #4]
 800b19e:	460b      	mov	r3, r1
 800b1a0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 800b1a8:	78fa      	ldrb	r2, [r7, #3]
 800b1aa:	6879      	ldr	r1, [r7, #4]
 800b1ac:	4613      	mov	r3, r2
 800b1ae:	009b      	lsls	r3, r3, #2
 800b1b0:	4413      	add	r3, r2
 800b1b2:	00db      	lsls	r3, r3, #3
 800b1b4:	440b      	add	r3, r1
 800b1b6:	333c      	adds	r3, #60	; 0x3c
 800b1b8:	681a      	ldr	r2, [r3, #0]
 800b1ba:	78fb      	ldrb	r3, [r7, #3]
 800b1bc:	4619      	mov	r1, r3
 800b1be:	f7fe fe50 	bl	8009e62 <USBD_LL_DataInStage>
}
 800b1c2:	bf00      	nop
 800b1c4:	3708      	adds	r7, #8
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	bd80      	pop	{r7, pc}

0800b1ca <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1ca:	b580      	push	{r7, lr}
 800b1cc:	b082      	sub	sp, #8
 800b1ce:	af00      	add	r7, sp, #0
 800b1d0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b1d8:	4618      	mov	r0, r3
 800b1da:	f7fe ff60 	bl	800a09e <USBD_LL_SOF>
}
 800b1de:	bf00      	nop
 800b1e0:	3708      	adds	r7, #8
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bd80      	pop	{r7, pc}

0800b1e6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b1e6:	b580      	push	{r7, lr}
 800b1e8:	b084      	sub	sp, #16
 800b1ea:	af00      	add	r7, sp, #0
 800b1ec:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b1ee:	2301      	movs	r3, #1
 800b1f0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	689b      	ldr	r3, [r3, #8]
 800b1f6:	2b02      	cmp	r3, #2
 800b1f8:	d001      	beq.n	800b1fe <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b1fa:	f7f7 fbeb 	bl	80029d4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b204:	7bfa      	ldrb	r2, [r7, #15]
 800b206:	4611      	mov	r1, r2
 800b208:	4618      	mov	r0, r3
 800b20a:	f7fe ff10 	bl	800a02e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b214:	4618      	mov	r0, r3
 800b216:	f7fe fec9 	bl	8009fac <USBD_LL_Reset>
}
 800b21a:	bf00      	nop
 800b21c:	3710      	adds	r7, #16
 800b21e:	46bd      	mov	sp, r7
 800b220:	bd80      	pop	{r7, pc}
	...

0800b224 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b224:	b580      	push	{r7, lr}
 800b226:	b082      	sub	sp, #8
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b22c:	687b      	ldr	r3, [r7, #4]
 800b22e:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b232:	4618      	mov	r0, r3
 800b234:	f7fe ff0a 	bl	800a04c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	699b      	ldr	r3, [r3, #24]
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d005      	beq.n	800b24c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b240:	4b04      	ldr	r3, [pc, #16]	; (800b254 <HAL_PCD_SuspendCallback+0x30>)
 800b242:	691b      	ldr	r3, [r3, #16]
 800b244:	4a03      	ldr	r2, [pc, #12]	; (800b254 <HAL_PCD_SuspendCallback+0x30>)
 800b246:	f043 0306 	orr.w	r3, r3, #6
 800b24a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b24c:	bf00      	nop
 800b24e:	3708      	adds	r7, #8
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}
 800b254:	e000ed00 	.word	0xe000ed00

0800b258 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b258:	b580      	push	{r7, lr}
 800b25a:	b082      	sub	sp, #8
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 800b266:	4618      	mov	r0, r3
 800b268:	f7fe ff04 	bl	800a074 <USBD_LL_Resume>
}
 800b26c:	bf00      	nop
 800b26e:	3708      	adds	r7, #8
 800b270:	46bd      	mov	sp, r7
 800b272:	bd80      	pop	{r7, pc}

0800b274 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b082      	sub	sp, #8
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800b27c:	4a28      	ldr	r2, [pc, #160]	; (800b320 <USBD_LL_Init+0xac>)
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	4a26      	ldr	r2, [pc, #152]	; (800b320 <USBD_LL_Init+0xac>)
 800b288:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800b28c:	4b24      	ldr	r3, [pc, #144]	; (800b320 <USBD_LL_Init+0xac>)
 800b28e:	4a25      	ldr	r2, [pc, #148]	; (800b324 <USBD_LL_Init+0xb0>)
 800b290:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800b292:	4b23      	ldr	r3, [pc, #140]	; (800b320 <USBD_LL_Init+0xac>)
 800b294:	2208      	movs	r2, #8
 800b296:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800b298:	4b21      	ldr	r3, [pc, #132]	; (800b320 <USBD_LL_Init+0xac>)
 800b29a:	2202      	movs	r2, #2
 800b29c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800b29e:	4b20      	ldr	r3, [pc, #128]	; (800b320 <USBD_LL_Init+0xac>)
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800b2a4:	4b1e      	ldr	r3, [pc, #120]	; (800b320 <USBD_LL_Init+0xac>)
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800b2aa:	4b1d      	ldr	r3, [pc, #116]	; (800b320 <USBD_LL_Init+0xac>)
 800b2ac:	2200      	movs	r2, #0
 800b2ae:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800b2b0:	481b      	ldr	r0, [pc, #108]	; (800b320 <USBD_LL_Init+0xac>)
 800b2b2:	f7f9 f82e 	bl	8004312 <HAL_PCD_Init>
 800b2b6:	4603      	mov	r3, r0
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d001      	beq.n	800b2c0 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800b2bc:	f7f7 fb8a 	bl	80029d4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b2c6:	2318      	movs	r3, #24
 800b2c8:	2200      	movs	r2, #0
 800b2ca:	2100      	movs	r1, #0
 800b2cc:	f7fa fb70 	bl	80059b0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b2d6:	2358      	movs	r3, #88	; 0x58
 800b2d8:	2200      	movs	r2, #0
 800b2da:	2180      	movs	r1, #128	; 0x80
 800b2dc:	f7fa fb68 	bl	80059b0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b2e6:	23c0      	movs	r3, #192	; 0xc0
 800b2e8:	2200      	movs	r2, #0
 800b2ea:	2181      	movs	r1, #129	; 0x81
 800b2ec:	f7fa fb60 	bl	80059b0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b2f6:	f44f 7388 	mov.w	r3, #272	; 0x110
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	2101      	movs	r1, #1
 800b2fe:	f7fa fb57 	bl	80059b0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b308:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b30c:	2200      	movs	r2, #0
 800b30e:	2182      	movs	r1, #130	; 0x82
 800b310:	f7fa fb4e 	bl	80059b0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800b314:	2300      	movs	r3, #0
}
 800b316:	4618      	mov	r0, r3
 800b318:	3708      	adds	r7, #8
 800b31a:	46bd      	mov	sp, r7
 800b31c:	bd80      	pop	{r7, pc}
 800b31e:	bf00      	nop
 800b320:	200012b4 	.word	0x200012b4
 800b324:	40005c00 	.word	0x40005c00

0800b328 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b328:	b580      	push	{r7, lr}
 800b32a:	b084      	sub	sp, #16
 800b32c:	af00      	add	r7, sp, #0
 800b32e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b330:	2300      	movs	r3, #0
 800b332:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b334:	2300      	movs	r3, #0
 800b336:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b33e:	4618      	mov	r0, r3
 800b340:	f7f9 f8f2 	bl	8004528 <HAL_PCD_Start>
 800b344:	4603      	mov	r3, r0
 800b346:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b348:	7bfb      	ldrb	r3, [r7, #15]
 800b34a:	4618      	mov	r0, r3
 800b34c:	f000 f94e 	bl	800b5ec <USBD_Get_USB_Status>
 800b350:	4603      	mov	r3, r0
 800b352:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b354:	7bbb      	ldrb	r3, [r7, #14]
}
 800b356:	4618      	mov	r0, r3
 800b358:	3710      	adds	r7, #16
 800b35a:	46bd      	mov	sp, r7
 800b35c:	bd80      	pop	{r7, pc}

0800b35e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b35e:	b580      	push	{r7, lr}
 800b360:	b084      	sub	sp, #16
 800b362:	af00      	add	r7, sp, #0
 800b364:	6078      	str	r0, [r7, #4]
 800b366:	4608      	mov	r0, r1
 800b368:	4611      	mov	r1, r2
 800b36a:	461a      	mov	r2, r3
 800b36c:	4603      	mov	r3, r0
 800b36e:	70fb      	strb	r3, [r7, #3]
 800b370:	460b      	mov	r3, r1
 800b372:	70bb      	strb	r3, [r7, #2]
 800b374:	4613      	mov	r3, r2
 800b376:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b378:	2300      	movs	r3, #0
 800b37a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b37c:	2300      	movs	r3, #0
 800b37e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b386:	78bb      	ldrb	r3, [r7, #2]
 800b388:	883a      	ldrh	r2, [r7, #0]
 800b38a:	78f9      	ldrb	r1, [r7, #3]
 800b38c:	f7f9 fa6c 	bl	8004868 <HAL_PCD_EP_Open>
 800b390:	4603      	mov	r3, r0
 800b392:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b394:	7bfb      	ldrb	r3, [r7, #15]
 800b396:	4618      	mov	r0, r3
 800b398:	f000 f928 	bl	800b5ec <USBD_Get_USB_Status>
 800b39c:	4603      	mov	r3, r0
 800b39e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b3a0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b3a2:	4618      	mov	r0, r3
 800b3a4:	3710      	adds	r7, #16
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	bd80      	pop	{r7, pc}

0800b3aa <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b3aa:	b580      	push	{r7, lr}
 800b3ac:	b084      	sub	sp, #16
 800b3ae:	af00      	add	r7, sp, #0
 800b3b0:	6078      	str	r0, [r7, #4]
 800b3b2:	460b      	mov	r3, r1
 800b3b4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3b6:	2300      	movs	r3, #0
 800b3b8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b3c4:	78fa      	ldrb	r2, [r7, #3]
 800b3c6:	4611      	mov	r1, r2
 800b3c8:	4618      	mov	r0, r3
 800b3ca:	f7f9 fab3 	bl	8004934 <HAL_PCD_EP_Close>
 800b3ce:	4603      	mov	r3, r0
 800b3d0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b3d2:	7bfb      	ldrb	r3, [r7, #15]
 800b3d4:	4618      	mov	r0, r3
 800b3d6:	f000 f909 	bl	800b5ec <USBD_Get_USB_Status>
 800b3da:	4603      	mov	r3, r0
 800b3dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b3de:	7bbb      	ldrb	r3, [r7, #14]
}
 800b3e0:	4618      	mov	r0, r3
 800b3e2:	3710      	adds	r7, #16
 800b3e4:	46bd      	mov	sp, r7
 800b3e6:	bd80      	pop	{r7, pc}

0800b3e8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b084      	sub	sp, #16
 800b3ec:	af00      	add	r7, sp, #0
 800b3ee:	6078      	str	r0, [r7, #4]
 800b3f0:	460b      	mov	r3, r1
 800b3f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b3f4:	2300      	movs	r3, #0
 800b3f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b3f8:	2300      	movs	r3, #0
 800b3fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b402:	78fa      	ldrb	r2, [r7, #3]
 800b404:	4611      	mov	r1, r2
 800b406:	4618      	mov	r0, r3
 800b408:	f7f9 fb73 	bl	8004af2 <HAL_PCD_EP_SetStall>
 800b40c:	4603      	mov	r3, r0
 800b40e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b410:	7bfb      	ldrb	r3, [r7, #15]
 800b412:	4618      	mov	r0, r3
 800b414:	f000 f8ea 	bl	800b5ec <USBD_Get_USB_Status>
 800b418:	4603      	mov	r3, r0
 800b41a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b41c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b41e:	4618      	mov	r0, r3
 800b420:	3710      	adds	r7, #16
 800b422:	46bd      	mov	sp, r7
 800b424:	bd80      	pop	{r7, pc}

0800b426 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b426:	b580      	push	{r7, lr}
 800b428:	b084      	sub	sp, #16
 800b42a:	af00      	add	r7, sp, #0
 800b42c:	6078      	str	r0, [r7, #4]
 800b42e:	460b      	mov	r3, r1
 800b430:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b432:	2300      	movs	r3, #0
 800b434:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b436:	2300      	movs	r3, #0
 800b438:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b440:	78fa      	ldrb	r2, [r7, #3]
 800b442:	4611      	mov	r1, r2
 800b444:	4618      	mov	r0, r3
 800b446:	f7f9 fbb4 	bl	8004bb2 <HAL_PCD_EP_ClrStall>
 800b44a:	4603      	mov	r3, r0
 800b44c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b44e:	7bfb      	ldrb	r3, [r7, #15]
 800b450:	4618      	mov	r0, r3
 800b452:	f000 f8cb 	bl	800b5ec <USBD_Get_USB_Status>
 800b456:	4603      	mov	r3, r0
 800b458:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b45a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b45c:	4618      	mov	r0, r3
 800b45e:	3710      	adds	r7, #16
 800b460:	46bd      	mov	sp, r7
 800b462:	bd80      	pop	{r7, pc}

0800b464 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b464:	b480      	push	{r7}
 800b466:	b085      	sub	sp, #20
 800b468:	af00      	add	r7, sp, #0
 800b46a:	6078      	str	r0, [r7, #4]
 800b46c:	460b      	mov	r3, r1
 800b46e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b476:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b478:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b47c:	2b00      	cmp	r3, #0
 800b47e:	da0c      	bge.n	800b49a <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b480:	78fb      	ldrb	r3, [r7, #3]
 800b482:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b486:	68f9      	ldr	r1, [r7, #12]
 800b488:	1c5a      	adds	r2, r3, #1
 800b48a:	4613      	mov	r3, r2
 800b48c:	009b      	lsls	r3, r3, #2
 800b48e:	4413      	add	r3, r2
 800b490:	00db      	lsls	r3, r3, #3
 800b492:	440b      	add	r3, r1
 800b494:	3302      	adds	r3, #2
 800b496:	781b      	ldrb	r3, [r3, #0]
 800b498:	e00b      	b.n	800b4b2 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b49a:	78fb      	ldrb	r3, [r7, #3]
 800b49c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b4a0:	68f9      	ldr	r1, [r7, #12]
 800b4a2:	4613      	mov	r3, r2
 800b4a4:	009b      	lsls	r3, r3, #2
 800b4a6:	4413      	add	r3, r2
 800b4a8:	00db      	lsls	r3, r3, #3
 800b4aa:	440b      	add	r3, r1
 800b4ac:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 800b4b0:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	3714      	adds	r7, #20
 800b4b6:	46bd      	mov	sp, r7
 800b4b8:	bc80      	pop	{r7}
 800b4ba:	4770      	bx	lr

0800b4bc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b4bc:	b580      	push	{r7, lr}
 800b4be:	b084      	sub	sp, #16
 800b4c0:	af00      	add	r7, sp, #0
 800b4c2:	6078      	str	r0, [r7, #4]
 800b4c4:	460b      	mov	r3, r1
 800b4c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4cc:	2300      	movs	r3, #0
 800b4ce:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b4d0:	687b      	ldr	r3, [r7, #4]
 800b4d2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b4d6:	78fa      	ldrb	r2, [r7, #3]
 800b4d8:	4611      	mov	r1, r2
 800b4da:	4618      	mov	r0, r3
 800b4dc:	f7f9 f99f 	bl	800481e <HAL_PCD_SetAddress>
 800b4e0:	4603      	mov	r3, r0
 800b4e2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b4e4:	7bfb      	ldrb	r3, [r7, #15]
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	f000 f880 	bl	800b5ec <USBD_Get_USB_Status>
 800b4ec:	4603      	mov	r3, r0
 800b4ee:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b4f0:	7bbb      	ldrb	r3, [r7, #14]
}
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	3710      	adds	r7, #16
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bd80      	pop	{r7, pc}

0800b4fa <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b4fa:	b580      	push	{r7, lr}
 800b4fc:	b086      	sub	sp, #24
 800b4fe:	af00      	add	r7, sp, #0
 800b500:	60f8      	str	r0, [r7, #12]
 800b502:	607a      	str	r2, [r7, #4]
 800b504:	461a      	mov	r2, r3
 800b506:	460b      	mov	r3, r1
 800b508:	72fb      	strb	r3, [r7, #11]
 800b50a:	4613      	mov	r3, r2
 800b50c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b50e:	2300      	movs	r3, #0
 800b510:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b512:	2300      	movs	r3, #0
 800b514:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b51c:	893b      	ldrh	r3, [r7, #8]
 800b51e:	7af9      	ldrb	r1, [r7, #11]
 800b520:	687a      	ldr	r2, [r7, #4]
 800b522:	f7f9 faa3 	bl	8004a6c <HAL_PCD_EP_Transmit>
 800b526:	4603      	mov	r3, r0
 800b528:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b52a:	7dfb      	ldrb	r3, [r7, #23]
 800b52c:	4618      	mov	r0, r3
 800b52e:	f000 f85d 	bl	800b5ec <USBD_Get_USB_Status>
 800b532:	4603      	mov	r3, r0
 800b534:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b536:	7dbb      	ldrb	r3, [r7, #22]
}
 800b538:	4618      	mov	r0, r3
 800b53a:	3718      	adds	r7, #24
 800b53c:	46bd      	mov	sp, r7
 800b53e:	bd80      	pop	{r7, pc}

0800b540 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b540:	b580      	push	{r7, lr}
 800b542:	b086      	sub	sp, #24
 800b544:	af00      	add	r7, sp, #0
 800b546:	60f8      	str	r0, [r7, #12]
 800b548:	607a      	str	r2, [r7, #4]
 800b54a:	461a      	mov	r2, r3
 800b54c:	460b      	mov	r3, r1
 800b54e:	72fb      	strb	r3, [r7, #11]
 800b550:	4613      	mov	r3, r2
 800b552:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b554:	2300      	movs	r3, #0
 800b556:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b558:	2300      	movs	r3, #0
 800b55a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b562:	893b      	ldrh	r3, [r7, #8]
 800b564:	7af9      	ldrb	r1, [r7, #11]
 800b566:	687a      	ldr	r2, [r7, #4]
 800b568:	f7f9 fa2c 	bl	80049c4 <HAL_PCD_EP_Receive>
 800b56c:	4603      	mov	r3, r0
 800b56e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b570:	7dfb      	ldrb	r3, [r7, #23]
 800b572:	4618      	mov	r0, r3
 800b574:	f000 f83a 	bl	800b5ec <USBD_Get_USB_Status>
 800b578:	4603      	mov	r3, r0
 800b57a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b57c:	7dbb      	ldrb	r3, [r7, #22]
}
 800b57e:	4618      	mov	r0, r3
 800b580:	3718      	adds	r7, #24
 800b582:	46bd      	mov	sp, r7
 800b584:	bd80      	pop	{r7, pc}

0800b586 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b586:	b580      	push	{r7, lr}
 800b588:	b082      	sub	sp, #8
 800b58a:	af00      	add	r7, sp, #0
 800b58c:	6078      	str	r0, [r7, #4]
 800b58e:	460b      	mov	r3, r1
 800b590:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b598:	78fa      	ldrb	r2, [r7, #3]
 800b59a:	4611      	mov	r1, r2
 800b59c:	4618      	mov	r0, r3
 800b59e:	f7f9 fa4e 	bl	8004a3e <HAL_PCD_EP_GetRxCount>
 800b5a2:	4603      	mov	r3, r0
}
 800b5a4:	4618      	mov	r0, r3
 800b5a6:	3708      	adds	r7, #8
 800b5a8:	46bd      	mov	sp, r7
 800b5aa:	bd80      	pop	{r7, pc}

0800b5ac <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b5ac:	b480      	push	{r7}
 800b5ae:	b083      	sub	sp, #12
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b5b4:	4b02      	ldr	r3, [pc, #8]	; (800b5c0 <USBD_static_malloc+0x14>)
}
 800b5b6:	4618      	mov	r0, r3
 800b5b8:	370c      	adds	r7, #12
 800b5ba:	46bd      	mov	sp, r7
 800b5bc:	bc80      	pop	{r7}
 800b5be:	4770      	bx	lr
 800b5c0:	20000284 	.word	0x20000284

0800b5c4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b5c4:	b480      	push	{r7}
 800b5c6:	b083      	sub	sp, #12
 800b5c8:	af00      	add	r7, sp, #0
 800b5ca:	6078      	str	r0, [r7, #4]

}
 800b5cc:	bf00      	nop
 800b5ce:	370c      	adds	r7, #12
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	bc80      	pop	{r7}
 800b5d4:	4770      	bx	lr

0800b5d6 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b5d6:	b480      	push	{r7}
 800b5d8:	b083      	sub	sp, #12
 800b5da:	af00      	add	r7, sp, #0
 800b5dc:	6078      	str	r0, [r7, #4]
 800b5de:	460b      	mov	r3, r1
 800b5e0:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800b5e2:	bf00      	nop
 800b5e4:	370c      	adds	r7, #12
 800b5e6:	46bd      	mov	sp, r7
 800b5e8:	bc80      	pop	{r7}
 800b5ea:	4770      	bx	lr

0800b5ec <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b5ec:	b480      	push	{r7}
 800b5ee:	b085      	sub	sp, #20
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	4603      	mov	r3, r0
 800b5f4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b5f6:	2300      	movs	r3, #0
 800b5f8:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b5fa:	79fb      	ldrb	r3, [r7, #7]
 800b5fc:	2b03      	cmp	r3, #3
 800b5fe:	d817      	bhi.n	800b630 <USBD_Get_USB_Status+0x44>
 800b600:	a201      	add	r2, pc, #4	; (adr r2, 800b608 <USBD_Get_USB_Status+0x1c>)
 800b602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b606:	bf00      	nop
 800b608:	0800b619 	.word	0x0800b619
 800b60c:	0800b61f 	.word	0x0800b61f
 800b610:	0800b625 	.word	0x0800b625
 800b614:	0800b62b 	.word	0x0800b62b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b618:	2300      	movs	r3, #0
 800b61a:	73fb      	strb	r3, [r7, #15]
    break;
 800b61c:	e00b      	b.n	800b636 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b61e:	2302      	movs	r3, #2
 800b620:	73fb      	strb	r3, [r7, #15]
    break;
 800b622:	e008      	b.n	800b636 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b624:	2301      	movs	r3, #1
 800b626:	73fb      	strb	r3, [r7, #15]
    break;
 800b628:	e005      	b.n	800b636 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b62a:	2302      	movs	r3, #2
 800b62c:	73fb      	strb	r3, [r7, #15]
    break;
 800b62e:	e002      	b.n	800b636 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b630:	2302      	movs	r3, #2
 800b632:	73fb      	strb	r3, [r7, #15]
    break;
 800b634:	bf00      	nop
  }
  return usb_status;
 800b636:	7bfb      	ldrb	r3, [r7, #15]
}
 800b638:	4618      	mov	r0, r3
 800b63a:	3714      	adds	r7, #20
 800b63c:	46bd      	mov	sp, r7
 800b63e:	bc80      	pop	{r7}
 800b640:	4770      	bx	lr
 800b642:	bf00      	nop

0800b644 <__errno>:
 800b644:	4b01      	ldr	r3, [pc, #4]	; (800b64c <__errno+0x8>)
 800b646:	6818      	ldr	r0, [r3, #0]
 800b648:	4770      	bx	lr
 800b64a:	bf00      	nop
 800b64c:	20000190 	.word	0x20000190

0800b650 <__libc_init_array>:
 800b650:	b570      	push	{r4, r5, r6, lr}
 800b652:	2600      	movs	r6, #0
 800b654:	4d0c      	ldr	r5, [pc, #48]	; (800b688 <__libc_init_array+0x38>)
 800b656:	4c0d      	ldr	r4, [pc, #52]	; (800b68c <__libc_init_array+0x3c>)
 800b658:	1b64      	subs	r4, r4, r5
 800b65a:	10a4      	asrs	r4, r4, #2
 800b65c:	42a6      	cmp	r6, r4
 800b65e:	d109      	bne.n	800b674 <__libc_init_array+0x24>
 800b660:	f001 f9d6 	bl	800ca10 <_init>
 800b664:	2600      	movs	r6, #0
 800b666:	4d0a      	ldr	r5, [pc, #40]	; (800b690 <__libc_init_array+0x40>)
 800b668:	4c0a      	ldr	r4, [pc, #40]	; (800b694 <__libc_init_array+0x44>)
 800b66a:	1b64      	subs	r4, r4, r5
 800b66c:	10a4      	asrs	r4, r4, #2
 800b66e:	42a6      	cmp	r6, r4
 800b670:	d105      	bne.n	800b67e <__libc_init_array+0x2e>
 800b672:	bd70      	pop	{r4, r5, r6, pc}
 800b674:	f855 3b04 	ldr.w	r3, [r5], #4
 800b678:	4798      	blx	r3
 800b67a:	3601      	adds	r6, #1
 800b67c:	e7ee      	b.n	800b65c <__libc_init_array+0xc>
 800b67e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b682:	4798      	blx	r3
 800b684:	3601      	adds	r6, #1
 800b686:	e7f2      	b.n	800b66e <__libc_init_array+0x1e>
 800b688:	0800cbd0 	.word	0x0800cbd0
 800b68c:	0800cbd0 	.word	0x0800cbd0
 800b690:	0800cbd0 	.word	0x0800cbd0
 800b694:	0800cbd4 	.word	0x0800cbd4

0800b698 <memcpy>:
 800b698:	440a      	add	r2, r1
 800b69a:	4291      	cmp	r1, r2
 800b69c:	f100 33ff 	add.w	r3, r0, #4294967295
 800b6a0:	d100      	bne.n	800b6a4 <memcpy+0xc>
 800b6a2:	4770      	bx	lr
 800b6a4:	b510      	push	{r4, lr}
 800b6a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b6aa:	4291      	cmp	r1, r2
 800b6ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b6b0:	d1f9      	bne.n	800b6a6 <memcpy+0xe>
 800b6b2:	bd10      	pop	{r4, pc}

0800b6b4 <memset>:
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	4402      	add	r2, r0
 800b6b8:	4293      	cmp	r3, r2
 800b6ba:	d100      	bne.n	800b6be <memset+0xa>
 800b6bc:	4770      	bx	lr
 800b6be:	f803 1b01 	strb.w	r1, [r3], #1
 800b6c2:	e7f9      	b.n	800b6b8 <memset+0x4>

0800b6c4 <iprintf>:
 800b6c4:	b40f      	push	{r0, r1, r2, r3}
 800b6c6:	4b0a      	ldr	r3, [pc, #40]	; (800b6f0 <iprintf+0x2c>)
 800b6c8:	b513      	push	{r0, r1, r4, lr}
 800b6ca:	681c      	ldr	r4, [r3, #0]
 800b6cc:	b124      	cbz	r4, 800b6d8 <iprintf+0x14>
 800b6ce:	69a3      	ldr	r3, [r4, #24]
 800b6d0:	b913      	cbnz	r3, 800b6d8 <iprintf+0x14>
 800b6d2:	4620      	mov	r0, r4
 800b6d4:	f000 f886 	bl	800b7e4 <__sinit>
 800b6d8:	ab05      	add	r3, sp, #20
 800b6da:	4620      	mov	r0, r4
 800b6dc:	9a04      	ldr	r2, [sp, #16]
 800b6de:	68a1      	ldr	r1, [r4, #8]
 800b6e0:	9301      	str	r3, [sp, #4]
 800b6e2:	f000 fafd 	bl	800bce0 <_vfiprintf_r>
 800b6e6:	b002      	add	sp, #8
 800b6e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b6ec:	b004      	add	sp, #16
 800b6ee:	4770      	bx	lr
 800b6f0:	20000190 	.word	0x20000190

0800b6f4 <siprintf>:
 800b6f4:	b40e      	push	{r1, r2, r3}
 800b6f6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b6fa:	b500      	push	{lr}
 800b6fc:	b09c      	sub	sp, #112	; 0x70
 800b6fe:	ab1d      	add	r3, sp, #116	; 0x74
 800b700:	9002      	str	r0, [sp, #8]
 800b702:	9006      	str	r0, [sp, #24]
 800b704:	9107      	str	r1, [sp, #28]
 800b706:	9104      	str	r1, [sp, #16]
 800b708:	4808      	ldr	r0, [pc, #32]	; (800b72c <siprintf+0x38>)
 800b70a:	4909      	ldr	r1, [pc, #36]	; (800b730 <siprintf+0x3c>)
 800b70c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b710:	9105      	str	r1, [sp, #20]
 800b712:	6800      	ldr	r0, [r0, #0]
 800b714:	a902      	add	r1, sp, #8
 800b716:	9301      	str	r3, [sp, #4]
 800b718:	f000 f9ba 	bl	800ba90 <_svfiprintf_r>
 800b71c:	2200      	movs	r2, #0
 800b71e:	9b02      	ldr	r3, [sp, #8]
 800b720:	701a      	strb	r2, [r3, #0]
 800b722:	b01c      	add	sp, #112	; 0x70
 800b724:	f85d eb04 	ldr.w	lr, [sp], #4
 800b728:	b003      	add	sp, #12
 800b72a:	4770      	bx	lr
 800b72c:	20000190 	.word	0x20000190
 800b730:	ffff0208 	.word	0xffff0208

0800b734 <std>:
 800b734:	2300      	movs	r3, #0
 800b736:	b510      	push	{r4, lr}
 800b738:	4604      	mov	r4, r0
 800b73a:	e9c0 3300 	strd	r3, r3, [r0]
 800b73e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b742:	6083      	str	r3, [r0, #8]
 800b744:	8181      	strh	r1, [r0, #12]
 800b746:	6643      	str	r3, [r0, #100]	; 0x64
 800b748:	81c2      	strh	r2, [r0, #14]
 800b74a:	6183      	str	r3, [r0, #24]
 800b74c:	4619      	mov	r1, r3
 800b74e:	2208      	movs	r2, #8
 800b750:	305c      	adds	r0, #92	; 0x5c
 800b752:	f7ff ffaf 	bl	800b6b4 <memset>
 800b756:	4b05      	ldr	r3, [pc, #20]	; (800b76c <std+0x38>)
 800b758:	6224      	str	r4, [r4, #32]
 800b75a:	6263      	str	r3, [r4, #36]	; 0x24
 800b75c:	4b04      	ldr	r3, [pc, #16]	; (800b770 <std+0x3c>)
 800b75e:	62a3      	str	r3, [r4, #40]	; 0x28
 800b760:	4b04      	ldr	r3, [pc, #16]	; (800b774 <std+0x40>)
 800b762:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b764:	4b04      	ldr	r3, [pc, #16]	; (800b778 <std+0x44>)
 800b766:	6323      	str	r3, [r4, #48]	; 0x30
 800b768:	bd10      	pop	{r4, pc}
 800b76a:	bf00      	nop
 800b76c:	0800c28d 	.word	0x0800c28d
 800b770:	0800c2af 	.word	0x0800c2af
 800b774:	0800c2e7 	.word	0x0800c2e7
 800b778:	0800c30b 	.word	0x0800c30b

0800b77c <_cleanup_r>:
 800b77c:	4901      	ldr	r1, [pc, #4]	; (800b784 <_cleanup_r+0x8>)
 800b77e:	f000 b8af 	b.w	800b8e0 <_fwalk_reent>
 800b782:	bf00      	nop
 800b784:	0800c5e5 	.word	0x0800c5e5

0800b788 <__sfmoreglue>:
 800b788:	b570      	push	{r4, r5, r6, lr}
 800b78a:	2568      	movs	r5, #104	; 0x68
 800b78c:	1e4a      	subs	r2, r1, #1
 800b78e:	4355      	muls	r5, r2
 800b790:	460e      	mov	r6, r1
 800b792:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b796:	f000 f8c5 	bl	800b924 <_malloc_r>
 800b79a:	4604      	mov	r4, r0
 800b79c:	b140      	cbz	r0, 800b7b0 <__sfmoreglue+0x28>
 800b79e:	2100      	movs	r1, #0
 800b7a0:	e9c0 1600 	strd	r1, r6, [r0]
 800b7a4:	300c      	adds	r0, #12
 800b7a6:	60a0      	str	r0, [r4, #8]
 800b7a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b7ac:	f7ff ff82 	bl	800b6b4 <memset>
 800b7b0:	4620      	mov	r0, r4
 800b7b2:	bd70      	pop	{r4, r5, r6, pc}

0800b7b4 <__sfp_lock_acquire>:
 800b7b4:	4801      	ldr	r0, [pc, #4]	; (800b7bc <__sfp_lock_acquire+0x8>)
 800b7b6:	f000 b8b3 	b.w	800b920 <__retarget_lock_acquire_recursive>
 800b7ba:	bf00      	nop
 800b7bc:	200015a8 	.word	0x200015a8

0800b7c0 <__sfp_lock_release>:
 800b7c0:	4801      	ldr	r0, [pc, #4]	; (800b7c8 <__sfp_lock_release+0x8>)
 800b7c2:	f000 b8ae 	b.w	800b922 <__retarget_lock_release_recursive>
 800b7c6:	bf00      	nop
 800b7c8:	200015a8 	.word	0x200015a8

0800b7cc <__sinit_lock_acquire>:
 800b7cc:	4801      	ldr	r0, [pc, #4]	; (800b7d4 <__sinit_lock_acquire+0x8>)
 800b7ce:	f000 b8a7 	b.w	800b920 <__retarget_lock_acquire_recursive>
 800b7d2:	bf00      	nop
 800b7d4:	200015a3 	.word	0x200015a3

0800b7d8 <__sinit_lock_release>:
 800b7d8:	4801      	ldr	r0, [pc, #4]	; (800b7e0 <__sinit_lock_release+0x8>)
 800b7da:	f000 b8a2 	b.w	800b922 <__retarget_lock_release_recursive>
 800b7de:	bf00      	nop
 800b7e0:	200015a3 	.word	0x200015a3

0800b7e4 <__sinit>:
 800b7e4:	b510      	push	{r4, lr}
 800b7e6:	4604      	mov	r4, r0
 800b7e8:	f7ff fff0 	bl	800b7cc <__sinit_lock_acquire>
 800b7ec:	69a3      	ldr	r3, [r4, #24]
 800b7ee:	b11b      	cbz	r3, 800b7f8 <__sinit+0x14>
 800b7f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7f4:	f7ff bff0 	b.w	800b7d8 <__sinit_lock_release>
 800b7f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b7fc:	6523      	str	r3, [r4, #80]	; 0x50
 800b7fe:	4b13      	ldr	r3, [pc, #76]	; (800b84c <__sinit+0x68>)
 800b800:	4a13      	ldr	r2, [pc, #76]	; (800b850 <__sinit+0x6c>)
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	62a2      	str	r2, [r4, #40]	; 0x28
 800b806:	42a3      	cmp	r3, r4
 800b808:	bf08      	it	eq
 800b80a:	2301      	moveq	r3, #1
 800b80c:	4620      	mov	r0, r4
 800b80e:	bf08      	it	eq
 800b810:	61a3      	streq	r3, [r4, #24]
 800b812:	f000 f81f 	bl	800b854 <__sfp>
 800b816:	6060      	str	r0, [r4, #4]
 800b818:	4620      	mov	r0, r4
 800b81a:	f000 f81b 	bl	800b854 <__sfp>
 800b81e:	60a0      	str	r0, [r4, #8]
 800b820:	4620      	mov	r0, r4
 800b822:	f000 f817 	bl	800b854 <__sfp>
 800b826:	2200      	movs	r2, #0
 800b828:	2104      	movs	r1, #4
 800b82a:	60e0      	str	r0, [r4, #12]
 800b82c:	6860      	ldr	r0, [r4, #4]
 800b82e:	f7ff ff81 	bl	800b734 <std>
 800b832:	2201      	movs	r2, #1
 800b834:	2109      	movs	r1, #9
 800b836:	68a0      	ldr	r0, [r4, #8]
 800b838:	f7ff ff7c 	bl	800b734 <std>
 800b83c:	2202      	movs	r2, #2
 800b83e:	2112      	movs	r1, #18
 800b840:	68e0      	ldr	r0, [r4, #12]
 800b842:	f7ff ff77 	bl	800b734 <std>
 800b846:	2301      	movs	r3, #1
 800b848:	61a3      	str	r3, [r4, #24]
 800b84a:	e7d1      	b.n	800b7f0 <__sinit+0xc>
 800b84c:	0800cb38 	.word	0x0800cb38
 800b850:	0800b77d 	.word	0x0800b77d

0800b854 <__sfp>:
 800b854:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b856:	4607      	mov	r7, r0
 800b858:	f7ff ffac 	bl	800b7b4 <__sfp_lock_acquire>
 800b85c:	4b1e      	ldr	r3, [pc, #120]	; (800b8d8 <__sfp+0x84>)
 800b85e:	681e      	ldr	r6, [r3, #0]
 800b860:	69b3      	ldr	r3, [r6, #24]
 800b862:	b913      	cbnz	r3, 800b86a <__sfp+0x16>
 800b864:	4630      	mov	r0, r6
 800b866:	f7ff ffbd 	bl	800b7e4 <__sinit>
 800b86a:	3648      	adds	r6, #72	; 0x48
 800b86c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b870:	3b01      	subs	r3, #1
 800b872:	d503      	bpl.n	800b87c <__sfp+0x28>
 800b874:	6833      	ldr	r3, [r6, #0]
 800b876:	b30b      	cbz	r3, 800b8bc <__sfp+0x68>
 800b878:	6836      	ldr	r6, [r6, #0]
 800b87a:	e7f7      	b.n	800b86c <__sfp+0x18>
 800b87c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b880:	b9d5      	cbnz	r5, 800b8b8 <__sfp+0x64>
 800b882:	4b16      	ldr	r3, [pc, #88]	; (800b8dc <__sfp+0x88>)
 800b884:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b888:	60e3      	str	r3, [r4, #12]
 800b88a:	6665      	str	r5, [r4, #100]	; 0x64
 800b88c:	f000 f847 	bl	800b91e <__retarget_lock_init_recursive>
 800b890:	f7ff ff96 	bl	800b7c0 <__sfp_lock_release>
 800b894:	2208      	movs	r2, #8
 800b896:	4629      	mov	r1, r5
 800b898:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b89c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b8a0:	6025      	str	r5, [r4, #0]
 800b8a2:	61a5      	str	r5, [r4, #24]
 800b8a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b8a8:	f7ff ff04 	bl	800b6b4 <memset>
 800b8ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b8b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b8b4:	4620      	mov	r0, r4
 800b8b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8b8:	3468      	adds	r4, #104	; 0x68
 800b8ba:	e7d9      	b.n	800b870 <__sfp+0x1c>
 800b8bc:	2104      	movs	r1, #4
 800b8be:	4638      	mov	r0, r7
 800b8c0:	f7ff ff62 	bl	800b788 <__sfmoreglue>
 800b8c4:	4604      	mov	r4, r0
 800b8c6:	6030      	str	r0, [r6, #0]
 800b8c8:	2800      	cmp	r0, #0
 800b8ca:	d1d5      	bne.n	800b878 <__sfp+0x24>
 800b8cc:	f7ff ff78 	bl	800b7c0 <__sfp_lock_release>
 800b8d0:	230c      	movs	r3, #12
 800b8d2:	603b      	str	r3, [r7, #0]
 800b8d4:	e7ee      	b.n	800b8b4 <__sfp+0x60>
 800b8d6:	bf00      	nop
 800b8d8:	0800cb38 	.word	0x0800cb38
 800b8dc:	ffff0001 	.word	0xffff0001

0800b8e0 <_fwalk_reent>:
 800b8e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b8e4:	4606      	mov	r6, r0
 800b8e6:	4688      	mov	r8, r1
 800b8e8:	2700      	movs	r7, #0
 800b8ea:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b8ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b8f2:	f1b9 0901 	subs.w	r9, r9, #1
 800b8f6:	d505      	bpl.n	800b904 <_fwalk_reent+0x24>
 800b8f8:	6824      	ldr	r4, [r4, #0]
 800b8fa:	2c00      	cmp	r4, #0
 800b8fc:	d1f7      	bne.n	800b8ee <_fwalk_reent+0xe>
 800b8fe:	4638      	mov	r0, r7
 800b900:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b904:	89ab      	ldrh	r3, [r5, #12]
 800b906:	2b01      	cmp	r3, #1
 800b908:	d907      	bls.n	800b91a <_fwalk_reent+0x3a>
 800b90a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b90e:	3301      	adds	r3, #1
 800b910:	d003      	beq.n	800b91a <_fwalk_reent+0x3a>
 800b912:	4629      	mov	r1, r5
 800b914:	4630      	mov	r0, r6
 800b916:	47c0      	blx	r8
 800b918:	4307      	orrs	r7, r0
 800b91a:	3568      	adds	r5, #104	; 0x68
 800b91c:	e7e9      	b.n	800b8f2 <_fwalk_reent+0x12>

0800b91e <__retarget_lock_init_recursive>:
 800b91e:	4770      	bx	lr

0800b920 <__retarget_lock_acquire_recursive>:
 800b920:	4770      	bx	lr

0800b922 <__retarget_lock_release_recursive>:
 800b922:	4770      	bx	lr

0800b924 <_malloc_r>:
 800b924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b926:	1ccd      	adds	r5, r1, #3
 800b928:	f025 0503 	bic.w	r5, r5, #3
 800b92c:	3508      	adds	r5, #8
 800b92e:	2d0c      	cmp	r5, #12
 800b930:	bf38      	it	cc
 800b932:	250c      	movcc	r5, #12
 800b934:	2d00      	cmp	r5, #0
 800b936:	4606      	mov	r6, r0
 800b938:	db01      	blt.n	800b93e <_malloc_r+0x1a>
 800b93a:	42a9      	cmp	r1, r5
 800b93c:	d903      	bls.n	800b946 <_malloc_r+0x22>
 800b93e:	230c      	movs	r3, #12
 800b940:	6033      	str	r3, [r6, #0]
 800b942:	2000      	movs	r0, #0
 800b944:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b946:	f000 ff27 	bl	800c798 <__malloc_lock>
 800b94a:	4921      	ldr	r1, [pc, #132]	; (800b9d0 <_malloc_r+0xac>)
 800b94c:	680a      	ldr	r2, [r1, #0]
 800b94e:	4614      	mov	r4, r2
 800b950:	b99c      	cbnz	r4, 800b97a <_malloc_r+0x56>
 800b952:	4f20      	ldr	r7, [pc, #128]	; (800b9d4 <_malloc_r+0xb0>)
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	b923      	cbnz	r3, 800b962 <_malloc_r+0x3e>
 800b958:	4621      	mov	r1, r4
 800b95a:	4630      	mov	r0, r6
 800b95c:	f000 fc86 	bl	800c26c <_sbrk_r>
 800b960:	6038      	str	r0, [r7, #0]
 800b962:	4629      	mov	r1, r5
 800b964:	4630      	mov	r0, r6
 800b966:	f000 fc81 	bl	800c26c <_sbrk_r>
 800b96a:	1c43      	adds	r3, r0, #1
 800b96c:	d123      	bne.n	800b9b6 <_malloc_r+0x92>
 800b96e:	230c      	movs	r3, #12
 800b970:	4630      	mov	r0, r6
 800b972:	6033      	str	r3, [r6, #0]
 800b974:	f000 ff16 	bl	800c7a4 <__malloc_unlock>
 800b978:	e7e3      	b.n	800b942 <_malloc_r+0x1e>
 800b97a:	6823      	ldr	r3, [r4, #0]
 800b97c:	1b5b      	subs	r3, r3, r5
 800b97e:	d417      	bmi.n	800b9b0 <_malloc_r+0x8c>
 800b980:	2b0b      	cmp	r3, #11
 800b982:	d903      	bls.n	800b98c <_malloc_r+0x68>
 800b984:	6023      	str	r3, [r4, #0]
 800b986:	441c      	add	r4, r3
 800b988:	6025      	str	r5, [r4, #0]
 800b98a:	e004      	b.n	800b996 <_malloc_r+0x72>
 800b98c:	6863      	ldr	r3, [r4, #4]
 800b98e:	42a2      	cmp	r2, r4
 800b990:	bf0c      	ite	eq
 800b992:	600b      	streq	r3, [r1, #0]
 800b994:	6053      	strne	r3, [r2, #4]
 800b996:	4630      	mov	r0, r6
 800b998:	f000 ff04 	bl	800c7a4 <__malloc_unlock>
 800b99c:	f104 000b 	add.w	r0, r4, #11
 800b9a0:	1d23      	adds	r3, r4, #4
 800b9a2:	f020 0007 	bic.w	r0, r0, #7
 800b9a6:	1ac2      	subs	r2, r0, r3
 800b9a8:	d0cc      	beq.n	800b944 <_malloc_r+0x20>
 800b9aa:	1a1b      	subs	r3, r3, r0
 800b9ac:	50a3      	str	r3, [r4, r2]
 800b9ae:	e7c9      	b.n	800b944 <_malloc_r+0x20>
 800b9b0:	4622      	mov	r2, r4
 800b9b2:	6864      	ldr	r4, [r4, #4]
 800b9b4:	e7cc      	b.n	800b950 <_malloc_r+0x2c>
 800b9b6:	1cc4      	adds	r4, r0, #3
 800b9b8:	f024 0403 	bic.w	r4, r4, #3
 800b9bc:	42a0      	cmp	r0, r4
 800b9be:	d0e3      	beq.n	800b988 <_malloc_r+0x64>
 800b9c0:	1a21      	subs	r1, r4, r0
 800b9c2:	4630      	mov	r0, r6
 800b9c4:	f000 fc52 	bl	800c26c <_sbrk_r>
 800b9c8:	3001      	adds	r0, #1
 800b9ca:	d1dd      	bne.n	800b988 <_malloc_r+0x64>
 800b9cc:	e7cf      	b.n	800b96e <_malloc_r+0x4a>
 800b9ce:	bf00      	nop
 800b9d0:	200004a4 	.word	0x200004a4
 800b9d4:	200004a8 	.word	0x200004a8

0800b9d8 <__ssputs_r>:
 800b9d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b9dc:	688e      	ldr	r6, [r1, #8]
 800b9de:	4682      	mov	sl, r0
 800b9e0:	429e      	cmp	r6, r3
 800b9e2:	460c      	mov	r4, r1
 800b9e4:	4690      	mov	r8, r2
 800b9e6:	461f      	mov	r7, r3
 800b9e8:	d838      	bhi.n	800ba5c <__ssputs_r+0x84>
 800b9ea:	898a      	ldrh	r2, [r1, #12]
 800b9ec:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b9f0:	d032      	beq.n	800ba58 <__ssputs_r+0x80>
 800b9f2:	6825      	ldr	r5, [r4, #0]
 800b9f4:	6909      	ldr	r1, [r1, #16]
 800b9f6:	3301      	adds	r3, #1
 800b9f8:	eba5 0901 	sub.w	r9, r5, r1
 800b9fc:	6965      	ldr	r5, [r4, #20]
 800b9fe:	444b      	add	r3, r9
 800ba00:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ba04:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ba08:	106d      	asrs	r5, r5, #1
 800ba0a:	429d      	cmp	r5, r3
 800ba0c:	bf38      	it	cc
 800ba0e:	461d      	movcc	r5, r3
 800ba10:	0553      	lsls	r3, r2, #21
 800ba12:	d531      	bpl.n	800ba78 <__ssputs_r+0xa0>
 800ba14:	4629      	mov	r1, r5
 800ba16:	f7ff ff85 	bl	800b924 <_malloc_r>
 800ba1a:	4606      	mov	r6, r0
 800ba1c:	b950      	cbnz	r0, 800ba34 <__ssputs_r+0x5c>
 800ba1e:	230c      	movs	r3, #12
 800ba20:	f04f 30ff 	mov.w	r0, #4294967295
 800ba24:	f8ca 3000 	str.w	r3, [sl]
 800ba28:	89a3      	ldrh	r3, [r4, #12]
 800ba2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba2e:	81a3      	strh	r3, [r4, #12]
 800ba30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba34:	464a      	mov	r2, r9
 800ba36:	6921      	ldr	r1, [r4, #16]
 800ba38:	f7ff fe2e 	bl	800b698 <memcpy>
 800ba3c:	89a3      	ldrh	r3, [r4, #12]
 800ba3e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ba42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ba46:	81a3      	strh	r3, [r4, #12]
 800ba48:	6126      	str	r6, [r4, #16]
 800ba4a:	444e      	add	r6, r9
 800ba4c:	6026      	str	r6, [r4, #0]
 800ba4e:	463e      	mov	r6, r7
 800ba50:	6165      	str	r5, [r4, #20]
 800ba52:	eba5 0509 	sub.w	r5, r5, r9
 800ba56:	60a5      	str	r5, [r4, #8]
 800ba58:	42be      	cmp	r6, r7
 800ba5a:	d900      	bls.n	800ba5e <__ssputs_r+0x86>
 800ba5c:	463e      	mov	r6, r7
 800ba5e:	4632      	mov	r2, r6
 800ba60:	4641      	mov	r1, r8
 800ba62:	6820      	ldr	r0, [r4, #0]
 800ba64:	f000 fe7e 	bl	800c764 <memmove>
 800ba68:	68a3      	ldr	r3, [r4, #8]
 800ba6a:	6822      	ldr	r2, [r4, #0]
 800ba6c:	1b9b      	subs	r3, r3, r6
 800ba6e:	4432      	add	r2, r6
 800ba70:	2000      	movs	r0, #0
 800ba72:	60a3      	str	r3, [r4, #8]
 800ba74:	6022      	str	r2, [r4, #0]
 800ba76:	e7db      	b.n	800ba30 <__ssputs_r+0x58>
 800ba78:	462a      	mov	r2, r5
 800ba7a:	f000 fee5 	bl	800c848 <_realloc_r>
 800ba7e:	4606      	mov	r6, r0
 800ba80:	2800      	cmp	r0, #0
 800ba82:	d1e1      	bne.n	800ba48 <__ssputs_r+0x70>
 800ba84:	4650      	mov	r0, sl
 800ba86:	6921      	ldr	r1, [r4, #16]
 800ba88:	f000 fe92 	bl	800c7b0 <_free_r>
 800ba8c:	e7c7      	b.n	800ba1e <__ssputs_r+0x46>
	...

0800ba90 <_svfiprintf_r>:
 800ba90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba94:	4698      	mov	r8, r3
 800ba96:	898b      	ldrh	r3, [r1, #12]
 800ba98:	4607      	mov	r7, r0
 800ba9a:	061b      	lsls	r3, r3, #24
 800ba9c:	460d      	mov	r5, r1
 800ba9e:	4614      	mov	r4, r2
 800baa0:	b09d      	sub	sp, #116	; 0x74
 800baa2:	d50e      	bpl.n	800bac2 <_svfiprintf_r+0x32>
 800baa4:	690b      	ldr	r3, [r1, #16]
 800baa6:	b963      	cbnz	r3, 800bac2 <_svfiprintf_r+0x32>
 800baa8:	2140      	movs	r1, #64	; 0x40
 800baaa:	f7ff ff3b 	bl	800b924 <_malloc_r>
 800baae:	6028      	str	r0, [r5, #0]
 800bab0:	6128      	str	r0, [r5, #16]
 800bab2:	b920      	cbnz	r0, 800babe <_svfiprintf_r+0x2e>
 800bab4:	230c      	movs	r3, #12
 800bab6:	603b      	str	r3, [r7, #0]
 800bab8:	f04f 30ff 	mov.w	r0, #4294967295
 800babc:	e0d1      	b.n	800bc62 <_svfiprintf_r+0x1d2>
 800babe:	2340      	movs	r3, #64	; 0x40
 800bac0:	616b      	str	r3, [r5, #20]
 800bac2:	2300      	movs	r3, #0
 800bac4:	9309      	str	r3, [sp, #36]	; 0x24
 800bac6:	2320      	movs	r3, #32
 800bac8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bacc:	2330      	movs	r3, #48	; 0x30
 800bace:	f04f 0901 	mov.w	r9, #1
 800bad2:	f8cd 800c 	str.w	r8, [sp, #12]
 800bad6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800bc7c <_svfiprintf_r+0x1ec>
 800bada:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bade:	4623      	mov	r3, r4
 800bae0:	469a      	mov	sl, r3
 800bae2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bae6:	b10a      	cbz	r2, 800baec <_svfiprintf_r+0x5c>
 800bae8:	2a25      	cmp	r2, #37	; 0x25
 800baea:	d1f9      	bne.n	800bae0 <_svfiprintf_r+0x50>
 800baec:	ebba 0b04 	subs.w	fp, sl, r4
 800baf0:	d00b      	beq.n	800bb0a <_svfiprintf_r+0x7a>
 800baf2:	465b      	mov	r3, fp
 800baf4:	4622      	mov	r2, r4
 800baf6:	4629      	mov	r1, r5
 800baf8:	4638      	mov	r0, r7
 800bafa:	f7ff ff6d 	bl	800b9d8 <__ssputs_r>
 800bafe:	3001      	adds	r0, #1
 800bb00:	f000 80aa 	beq.w	800bc58 <_svfiprintf_r+0x1c8>
 800bb04:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb06:	445a      	add	r2, fp
 800bb08:	9209      	str	r2, [sp, #36]	; 0x24
 800bb0a:	f89a 3000 	ldrb.w	r3, [sl]
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	f000 80a2 	beq.w	800bc58 <_svfiprintf_r+0x1c8>
 800bb14:	2300      	movs	r3, #0
 800bb16:	f04f 32ff 	mov.w	r2, #4294967295
 800bb1a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb1e:	f10a 0a01 	add.w	sl, sl, #1
 800bb22:	9304      	str	r3, [sp, #16]
 800bb24:	9307      	str	r3, [sp, #28]
 800bb26:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb2a:	931a      	str	r3, [sp, #104]	; 0x68
 800bb2c:	4654      	mov	r4, sl
 800bb2e:	2205      	movs	r2, #5
 800bb30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb34:	4851      	ldr	r0, [pc, #324]	; (800bc7c <_svfiprintf_r+0x1ec>)
 800bb36:	f000 fe07 	bl	800c748 <memchr>
 800bb3a:	9a04      	ldr	r2, [sp, #16]
 800bb3c:	b9d8      	cbnz	r0, 800bb76 <_svfiprintf_r+0xe6>
 800bb3e:	06d0      	lsls	r0, r2, #27
 800bb40:	bf44      	itt	mi
 800bb42:	2320      	movmi	r3, #32
 800bb44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb48:	0711      	lsls	r1, r2, #28
 800bb4a:	bf44      	itt	mi
 800bb4c:	232b      	movmi	r3, #43	; 0x2b
 800bb4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb52:	f89a 3000 	ldrb.w	r3, [sl]
 800bb56:	2b2a      	cmp	r3, #42	; 0x2a
 800bb58:	d015      	beq.n	800bb86 <_svfiprintf_r+0xf6>
 800bb5a:	4654      	mov	r4, sl
 800bb5c:	2000      	movs	r0, #0
 800bb5e:	f04f 0c0a 	mov.w	ip, #10
 800bb62:	9a07      	ldr	r2, [sp, #28]
 800bb64:	4621      	mov	r1, r4
 800bb66:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bb6a:	3b30      	subs	r3, #48	; 0x30
 800bb6c:	2b09      	cmp	r3, #9
 800bb6e:	d94e      	bls.n	800bc0e <_svfiprintf_r+0x17e>
 800bb70:	b1b0      	cbz	r0, 800bba0 <_svfiprintf_r+0x110>
 800bb72:	9207      	str	r2, [sp, #28]
 800bb74:	e014      	b.n	800bba0 <_svfiprintf_r+0x110>
 800bb76:	eba0 0308 	sub.w	r3, r0, r8
 800bb7a:	fa09 f303 	lsl.w	r3, r9, r3
 800bb7e:	4313      	orrs	r3, r2
 800bb80:	46a2      	mov	sl, r4
 800bb82:	9304      	str	r3, [sp, #16]
 800bb84:	e7d2      	b.n	800bb2c <_svfiprintf_r+0x9c>
 800bb86:	9b03      	ldr	r3, [sp, #12]
 800bb88:	1d19      	adds	r1, r3, #4
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	9103      	str	r1, [sp, #12]
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	bfbb      	ittet	lt
 800bb92:	425b      	neglt	r3, r3
 800bb94:	f042 0202 	orrlt.w	r2, r2, #2
 800bb98:	9307      	strge	r3, [sp, #28]
 800bb9a:	9307      	strlt	r3, [sp, #28]
 800bb9c:	bfb8      	it	lt
 800bb9e:	9204      	strlt	r2, [sp, #16]
 800bba0:	7823      	ldrb	r3, [r4, #0]
 800bba2:	2b2e      	cmp	r3, #46	; 0x2e
 800bba4:	d10c      	bne.n	800bbc0 <_svfiprintf_r+0x130>
 800bba6:	7863      	ldrb	r3, [r4, #1]
 800bba8:	2b2a      	cmp	r3, #42	; 0x2a
 800bbaa:	d135      	bne.n	800bc18 <_svfiprintf_r+0x188>
 800bbac:	9b03      	ldr	r3, [sp, #12]
 800bbae:	3402      	adds	r4, #2
 800bbb0:	1d1a      	adds	r2, r3, #4
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	9203      	str	r2, [sp, #12]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	bfb8      	it	lt
 800bbba:	f04f 33ff 	movlt.w	r3, #4294967295
 800bbbe:	9305      	str	r3, [sp, #20]
 800bbc0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bc8c <_svfiprintf_r+0x1fc>
 800bbc4:	2203      	movs	r2, #3
 800bbc6:	4650      	mov	r0, sl
 800bbc8:	7821      	ldrb	r1, [r4, #0]
 800bbca:	f000 fdbd 	bl	800c748 <memchr>
 800bbce:	b140      	cbz	r0, 800bbe2 <_svfiprintf_r+0x152>
 800bbd0:	2340      	movs	r3, #64	; 0x40
 800bbd2:	eba0 000a 	sub.w	r0, r0, sl
 800bbd6:	fa03 f000 	lsl.w	r0, r3, r0
 800bbda:	9b04      	ldr	r3, [sp, #16]
 800bbdc:	3401      	adds	r4, #1
 800bbde:	4303      	orrs	r3, r0
 800bbe0:	9304      	str	r3, [sp, #16]
 800bbe2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbe6:	2206      	movs	r2, #6
 800bbe8:	4825      	ldr	r0, [pc, #148]	; (800bc80 <_svfiprintf_r+0x1f0>)
 800bbea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bbee:	f000 fdab 	bl	800c748 <memchr>
 800bbf2:	2800      	cmp	r0, #0
 800bbf4:	d038      	beq.n	800bc68 <_svfiprintf_r+0x1d8>
 800bbf6:	4b23      	ldr	r3, [pc, #140]	; (800bc84 <_svfiprintf_r+0x1f4>)
 800bbf8:	bb1b      	cbnz	r3, 800bc42 <_svfiprintf_r+0x1b2>
 800bbfa:	9b03      	ldr	r3, [sp, #12]
 800bbfc:	3307      	adds	r3, #7
 800bbfe:	f023 0307 	bic.w	r3, r3, #7
 800bc02:	3308      	adds	r3, #8
 800bc04:	9303      	str	r3, [sp, #12]
 800bc06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc08:	4433      	add	r3, r6
 800bc0a:	9309      	str	r3, [sp, #36]	; 0x24
 800bc0c:	e767      	b.n	800bade <_svfiprintf_r+0x4e>
 800bc0e:	460c      	mov	r4, r1
 800bc10:	2001      	movs	r0, #1
 800bc12:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc16:	e7a5      	b.n	800bb64 <_svfiprintf_r+0xd4>
 800bc18:	2300      	movs	r3, #0
 800bc1a:	f04f 0c0a 	mov.w	ip, #10
 800bc1e:	4619      	mov	r1, r3
 800bc20:	3401      	adds	r4, #1
 800bc22:	9305      	str	r3, [sp, #20]
 800bc24:	4620      	mov	r0, r4
 800bc26:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc2a:	3a30      	subs	r2, #48	; 0x30
 800bc2c:	2a09      	cmp	r2, #9
 800bc2e:	d903      	bls.n	800bc38 <_svfiprintf_r+0x1a8>
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d0c5      	beq.n	800bbc0 <_svfiprintf_r+0x130>
 800bc34:	9105      	str	r1, [sp, #20]
 800bc36:	e7c3      	b.n	800bbc0 <_svfiprintf_r+0x130>
 800bc38:	4604      	mov	r4, r0
 800bc3a:	2301      	movs	r3, #1
 800bc3c:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc40:	e7f0      	b.n	800bc24 <_svfiprintf_r+0x194>
 800bc42:	ab03      	add	r3, sp, #12
 800bc44:	9300      	str	r3, [sp, #0]
 800bc46:	462a      	mov	r2, r5
 800bc48:	4638      	mov	r0, r7
 800bc4a:	4b0f      	ldr	r3, [pc, #60]	; (800bc88 <_svfiprintf_r+0x1f8>)
 800bc4c:	a904      	add	r1, sp, #16
 800bc4e:	f3af 8000 	nop.w
 800bc52:	1c42      	adds	r2, r0, #1
 800bc54:	4606      	mov	r6, r0
 800bc56:	d1d6      	bne.n	800bc06 <_svfiprintf_r+0x176>
 800bc58:	89ab      	ldrh	r3, [r5, #12]
 800bc5a:	065b      	lsls	r3, r3, #25
 800bc5c:	f53f af2c 	bmi.w	800bab8 <_svfiprintf_r+0x28>
 800bc60:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bc62:	b01d      	add	sp, #116	; 0x74
 800bc64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bc68:	ab03      	add	r3, sp, #12
 800bc6a:	9300      	str	r3, [sp, #0]
 800bc6c:	462a      	mov	r2, r5
 800bc6e:	4638      	mov	r0, r7
 800bc70:	4b05      	ldr	r3, [pc, #20]	; (800bc88 <_svfiprintf_r+0x1f8>)
 800bc72:	a904      	add	r1, sp, #16
 800bc74:	f000 f9d4 	bl	800c020 <_printf_i>
 800bc78:	e7eb      	b.n	800bc52 <_svfiprintf_r+0x1c2>
 800bc7a:	bf00      	nop
 800bc7c:	0800cb9c 	.word	0x0800cb9c
 800bc80:	0800cba6 	.word	0x0800cba6
 800bc84:	00000000 	.word	0x00000000
 800bc88:	0800b9d9 	.word	0x0800b9d9
 800bc8c:	0800cba2 	.word	0x0800cba2

0800bc90 <__sfputc_r>:
 800bc90:	6893      	ldr	r3, [r2, #8]
 800bc92:	b410      	push	{r4}
 800bc94:	3b01      	subs	r3, #1
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	6093      	str	r3, [r2, #8]
 800bc9a:	da07      	bge.n	800bcac <__sfputc_r+0x1c>
 800bc9c:	6994      	ldr	r4, [r2, #24]
 800bc9e:	42a3      	cmp	r3, r4
 800bca0:	db01      	blt.n	800bca6 <__sfputc_r+0x16>
 800bca2:	290a      	cmp	r1, #10
 800bca4:	d102      	bne.n	800bcac <__sfputc_r+0x1c>
 800bca6:	bc10      	pop	{r4}
 800bca8:	f000 bb34 	b.w	800c314 <__swbuf_r>
 800bcac:	6813      	ldr	r3, [r2, #0]
 800bcae:	1c58      	adds	r0, r3, #1
 800bcb0:	6010      	str	r0, [r2, #0]
 800bcb2:	7019      	strb	r1, [r3, #0]
 800bcb4:	4608      	mov	r0, r1
 800bcb6:	bc10      	pop	{r4}
 800bcb8:	4770      	bx	lr

0800bcba <__sfputs_r>:
 800bcba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcbc:	4606      	mov	r6, r0
 800bcbe:	460f      	mov	r7, r1
 800bcc0:	4614      	mov	r4, r2
 800bcc2:	18d5      	adds	r5, r2, r3
 800bcc4:	42ac      	cmp	r4, r5
 800bcc6:	d101      	bne.n	800bccc <__sfputs_r+0x12>
 800bcc8:	2000      	movs	r0, #0
 800bcca:	e007      	b.n	800bcdc <__sfputs_r+0x22>
 800bccc:	463a      	mov	r2, r7
 800bcce:	4630      	mov	r0, r6
 800bcd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bcd4:	f7ff ffdc 	bl	800bc90 <__sfputc_r>
 800bcd8:	1c43      	adds	r3, r0, #1
 800bcda:	d1f3      	bne.n	800bcc4 <__sfputs_r+0xa>
 800bcdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bce0 <_vfiprintf_r>:
 800bce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bce4:	460d      	mov	r5, r1
 800bce6:	4614      	mov	r4, r2
 800bce8:	4698      	mov	r8, r3
 800bcea:	4606      	mov	r6, r0
 800bcec:	b09d      	sub	sp, #116	; 0x74
 800bcee:	b118      	cbz	r0, 800bcf8 <_vfiprintf_r+0x18>
 800bcf0:	6983      	ldr	r3, [r0, #24]
 800bcf2:	b90b      	cbnz	r3, 800bcf8 <_vfiprintf_r+0x18>
 800bcf4:	f7ff fd76 	bl	800b7e4 <__sinit>
 800bcf8:	4b89      	ldr	r3, [pc, #548]	; (800bf20 <_vfiprintf_r+0x240>)
 800bcfa:	429d      	cmp	r5, r3
 800bcfc:	d11b      	bne.n	800bd36 <_vfiprintf_r+0x56>
 800bcfe:	6875      	ldr	r5, [r6, #4]
 800bd00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd02:	07d9      	lsls	r1, r3, #31
 800bd04:	d405      	bmi.n	800bd12 <_vfiprintf_r+0x32>
 800bd06:	89ab      	ldrh	r3, [r5, #12]
 800bd08:	059a      	lsls	r2, r3, #22
 800bd0a:	d402      	bmi.n	800bd12 <_vfiprintf_r+0x32>
 800bd0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd0e:	f7ff fe07 	bl	800b920 <__retarget_lock_acquire_recursive>
 800bd12:	89ab      	ldrh	r3, [r5, #12]
 800bd14:	071b      	lsls	r3, r3, #28
 800bd16:	d501      	bpl.n	800bd1c <_vfiprintf_r+0x3c>
 800bd18:	692b      	ldr	r3, [r5, #16]
 800bd1a:	b9eb      	cbnz	r3, 800bd58 <_vfiprintf_r+0x78>
 800bd1c:	4629      	mov	r1, r5
 800bd1e:	4630      	mov	r0, r6
 800bd20:	f000 fb5c 	bl	800c3dc <__swsetup_r>
 800bd24:	b1c0      	cbz	r0, 800bd58 <_vfiprintf_r+0x78>
 800bd26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bd28:	07dc      	lsls	r4, r3, #31
 800bd2a:	d50e      	bpl.n	800bd4a <_vfiprintf_r+0x6a>
 800bd2c:	f04f 30ff 	mov.w	r0, #4294967295
 800bd30:	b01d      	add	sp, #116	; 0x74
 800bd32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd36:	4b7b      	ldr	r3, [pc, #492]	; (800bf24 <_vfiprintf_r+0x244>)
 800bd38:	429d      	cmp	r5, r3
 800bd3a:	d101      	bne.n	800bd40 <_vfiprintf_r+0x60>
 800bd3c:	68b5      	ldr	r5, [r6, #8]
 800bd3e:	e7df      	b.n	800bd00 <_vfiprintf_r+0x20>
 800bd40:	4b79      	ldr	r3, [pc, #484]	; (800bf28 <_vfiprintf_r+0x248>)
 800bd42:	429d      	cmp	r5, r3
 800bd44:	bf08      	it	eq
 800bd46:	68f5      	ldreq	r5, [r6, #12]
 800bd48:	e7da      	b.n	800bd00 <_vfiprintf_r+0x20>
 800bd4a:	89ab      	ldrh	r3, [r5, #12]
 800bd4c:	0598      	lsls	r0, r3, #22
 800bd4e:	d4ed      	bmi.n	800bd2c <_vfiprintf_r+0x4c>
 800bd50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bd52:	f7ff fde6 	bl	800b922 <__retarget_lock_release_recursive>
 800bd56:	e7e9      	b.n	800bd2c <_vfiprintf_r+0x4c>
 800bd58:	2300      	movs	r3, #0
 800bd5a:	9309      	str	r3, [sp, #36]	; 0x24
 800bd5c:	2320      	movs	r3, #32
 800bd5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bd62:	2330      	movs	r3, #48	; 0x30
 800bd64:	f04f 0901 	mov.w	r9, #1
 800bd68:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd6c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800bf2c <_vfiprintf_r+0x24c>
 800bd70:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bd74:	4623      	mov	r3, r4
 800bd76:	469a      	mov	sl, r3
 800bd78:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd7c:	b10a      	cbz	r2, 800bd82 <_vfiprintf_r+0xa2>
 800bd7e:	2a25      	cmp	r2, #37	; 0x25
 800bd80:	d1f9      	bne.n	800bd76 <_vfiprintf_r+0x96>
 800bd82:	ebba 0b04 	subs.w	fp, sl, r4
 800bd86:	d00b      	beq.n	800bda0 <_vfiprintf_r+0xc0>
 800bd88:	465b      	mov	r3, fp
 800bd8a:	4622      	mov	r2, r4
 800bd8c:	4629      	mov	r1, r5
 800bd8e:	4630      	mov	r0, r6
 800bd90:	f7ff ff93 	bl	800bcba <__sfputs_r>
 800bd94:	3001      	adds	r0, #1
 800bd96:	f000 80aa 	beq.w	800beee <_vfiprintf_r+0x20e>
 800bd9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd9c:	445a      	add	r2, fp
 800bd9e:	9209      	str	r2, [sp, #36]	; 0x24
 800bda0:	f89a 3000 	ldrb.w	r3, [sl]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	f000 80a2 	beq.w	800beee <_vfiprintf_r+0x20e>
 800bdaa:	2300      	movs	r3, #0
 800bdac:	f04f 32ff 	mov.w	r2, #4294967295
 800bdb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bdb4:	f10a 0a01 	add.w	sl, sl, #1
 800bdb8:	9304      	str	r3, [sp, #16]
 800bdba:	9307      	str	r3, [sp, #28]
 800bdbc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bdc0:	931a      	str	r3, [sp, #104]	; 0x68
 800bdc2:	4654      	mov	r4, sl
 800bdc4:	2205      	movs	r2, #5
 800bdc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdca:	4858      	ldr	r0, [pc, #352]	; (800bf2c <_vfiprintf_r+0x24c>)
 800bdcc:	f000 fcbc 	bl	800c748 <memchr>
 800bdd0:	9a04      	ldr	r2, [sp, #16]
 800bdd2:	b9d8      	cbnz	r0, 800be0c <_vfiprintf_r+0x12c>
 800bdd4:	06d1      	lsls	r1, r2, #27
 800bdd6:	bf44      	itt	mi
 800bdd8:	2320      	movmi	r3, #32
 800bdda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bdde:	0713      	lsls	r3, r2, #28
 800bde0:	bf44      	itt	mi
 800bde2:	232b      	movmi	r3, #43	; 0x2b
 800bde4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bde8:	f89a 3000 	ldrb.w	r3, [sl]
 800bdec:	2b2a      	cmp	r3, #42	; 0x2a
 800bdee:	d015      	beq.n	800be1c <_vfiprintf_r+0x13c>
 800bdf0:	4654      	mov	r4, sl
 800bdf2:	2000      	movs	r0, #0
 800bdf4:	f04f 0c0a 	mov.w	ip, #10
 800bdf8:	9a07      	ldr	r2, [sp, #28]
 800bdfa:	4621      	mov	r1, r4
 800bdfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800be00:	3b30      	subs	r3, #48	; 0x30
 800be02:	2b09      	cmp	r3, #9
 800be04:	d94e      	bls.n	800bea4 <_vfiprintf_r+0x1c4>
 800be06:	b1b0      	cbz	r0, 800be36 <_vfiprintf_r+0x156>
 800be08:	9207      	str	r2, [sp, #28]
 800be0a:	e014      	b.n	800be36 <_vfiprintf_r+0x156>
 800be0c:	eba0 0308 	sub.w	r3, r0, r8
 800be10:	fa09 f303 	lsl.w	r3, r9, r3
 800be14:	4313      	orrs	r3, r2
 800be16:	46a2      	mov	sl, r4
 800be18:	9304      	str	r3, [sp, #16]
 800be1a:	e7d2      	b.n	800bdc2 <_vfiprintf_r+0xe2>
 800be1c:	9b03      	ldr	r3, [sp, #12]
 800be1e:	1d19      	adds	r1, r3, #4
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	9103      	str	r1, [sp, #12]
 800be24:	2b00      	cmp	r3, #0
 800be26:	bfbb      	ittet	lt
 800be28:	425b      	neglt	r3, r3
 800be2a:	f042 0202 	orrlt.w	r2, r2, #2
 800be2e:	9307      	strge	r3, [sp, #28]
 800be30:	9307      	strlt	r3, [sp, #28]
 800be32:	bfb8      	it	lt
 800be34:	9204      	strlt	r2, [sp, #16]
 800be36:	7823      	ldrb	r3, [r4, #0]
 800be38:	2b2e      	cmp	r3, #46	; 0x2e
 800be3a:	d10c      	bne.n	800be56 <_vfiprintf_r+0x176>
 800be3c:	7863      	ldrb	r3, [r4, #1]
 800be3e:	2b2a      	cmp	r3, #42	; 0x2a
 800be40:	d135      	bne.n	800beae <_vfiprintf_r+0x1ce>
 800be42:	9b03      	ldr	r3, [sp, #12]
 800be44:	3402      	adds	r4, #2
 800be46:	1d1a      	adds	r2, r3, #4
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	9203      	str	r2, [sp, #12]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	bfb8      	it	lt
 800be50:	f04f 33ff 	movlt.w	r3, #4294967295
 800be54:	9305      	str	r3, [sp, #20]
 800be56:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bf3c <_vfiprintf_r+0x25c>
 800be5a:	2203      	movs	r2, #3
 800be5c:	4650      	mov	r0, sl
 800be5e:	7821      	ldrb	r1, [r4, #0]
 800be60:	f000 fc72 	bl	800c748 <memchr>
 800be64:	b140      	cbz	r0, 800be78 <_vfiprintf_r+0x198>
 800be66:	2340      	movs	r3, #64	; 0x40
 800be68:	eba0 000a 	sub.w	r0, r0, sl
 800be6c:	fa03 f000 	lsl.w	r0, r3, r0
 800be70:	9b04      	ldr	r3, [sp, #16]
 800be72:	3401      	adds	r4, #1
 800be74:	4303      	orrs	r3, r0
 800be76:	9304      	str	r3, [sp, #16]
 800be78:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be7c:	2206      	movs	r2, #6
 800be7e:	482c      	ldr	r0, [pc, #176]	; (800bf30 <_vfiprintf_r+0x250>)
 800be80:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800be84:	f000 fc60 	bl	800c748 <memchr>
 800be88:	2800      	cmp	r0, #0
 800be8a:	d03f      	beq.n	800bf0c <_vfiprintf_r+0x22c>
 800be8c:	4b29      	ldr	r3, [pc, #164]	; (800bf34 <_vfiprintf_r+0x254>)
 800be8e:	bb1b      	cbnz	r3, 800bed8 <_vfiprintf_r+0x1f8>
 800be90:	9b03      	ldr	r3, [sp, #12]
 800be92:	3307      	adds	r3, #7
 800be94:	f023 0307 	bic.w	r3, r3, #7
 800be98:	3308      	adds	r3, #8
 800be9a:	9303      	str	r3, [sp, #12]
 800be9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be9e:	443b      	add	r3, r7
 800bea0:	9309      	str	r3, [sp, #36]	; 0x24
 800bea2:	e767      	b.n	800bd74 <_vfiprintf_r+0x94>
 800bea4:	460c      	mov	r4, r1
 800bea6:	2001      	movs	r0, #1
 800bea8:	fb0c 3202 	mla	r2, ip, r2, r3
 800beac:	e7a5      	b.n	800bdfa <_vfiprintf_r+0x11a>
 800beae:	2300      	movs	r3, #0
 800beb0:	f04f 0c0a 	mov.w	ip, #10
 800beb4:	4619      	mov	r1, r3
 800beb6:	3401      	adds	r4, #1
 800beb8:	9305      	str	r3, [sp, #20]
 800beba:	4620      	mov	r0, r4
 800bebc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bec0:	3a30      	subs	r2, #48	; 0x30
 800bec2:	2a09      	cmp	r2, #9
 800bec4:	d903      	bls.n	800bece <_vfiprintf_r+0x1ee>
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d0c5      	beq.n	800be56 <_vfiprintf_r+0x176>
 800beca:	9105      	str	r1, [sp, #20]
 800becc:	e7c3      	b.n	800be56 <_vfiprintf_r+0x176>
 800bece:	4604      	mov	r4, r0
 800bed0:	2301      	movs	r3, #1
 800bed2:	fb0c 2101 	mla	r1, ip, r1, r2
 800bed6:	e7f0      	b.n	800beba <_vfiprintf_r+0x1da>
 800bed8:	ab03      	add	r3, sp, #12
 800beda:	9300      	str	r3, [sp, #0]
 800bedc:	462a      	mov	r2, r5
 800bede:	4630      	mov	r0, r6
 800bee0:	4b15      	ldr	r3, [pc, #84]	; (800bf38 <_vfiprintf_r+0x258>)
 800bee2:	a904      	add	r1, sp, #16
 800bee4:	f3af 8000 	nop.w
 800bee8:	4607      	mov	r7, r0
 800beea:	1c78      	adds	r0, r7, #1
 800beec:	d1d6      	bne.n	800be9c <_vfiprintf_r+0x1bc>
 800beee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bef0:	07d9      	lsls	r1, r3, #31
 800bef2:	d405      	bmi.n	800bf00 <_vfiprintf_r+0x220>
 800bef4:	89ab      	ldrh	r3, [r5, #12]
 800bef6:	059a      	lsls	r2, r3, #22
 800bef8:	d402      	bmi.n	800bf00 <_vfiprintf_r+0x220>
 800befa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800befc:	f7ff fd11 	bl	800b922 <__retarget_lock_release_recursive>
 800bf00:	89ab      	ldrh	r3, [r5, #12]
 800bf02:	065b      	lsls	r3, r3, #25
 800bf04:	f53f af12 	bmi.w	800bd2c <_vfiprintf_r+0x4c>
 800bf08:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bf0a:	e711      	b.n	800bd30 <_vfiprintf_r+0x50>
 800bf0c:	ab03      	add	r3, sp, #12
 800bf0e:	9300      	str	r3, [sp, #0]
 800bf10:	462a      	mov	r2, r5
 800bf12:	4630      	mov	r0, r6
 800bf14:	4b08      	ldr	r3, [pc, #32]	; (800bf38 <_vfiprintf_r+0x258>)
 800bf16:	a904      	add	r1, sp, #16
 800bf18:	f000 f882 	bl	800c020 <_printf_i>
 800bf1c:	e7e4      	b.n	800bee8 <_vfiprintf_r+0x208>
 800bf1e:	bf00      	nop
 800bf20:	0800cb5c 	.word	0x0800cb5c
 800bf24:	0800cb7c 	.word	0x0800cb7c
 800bf28:	0800cb3c 	.word	0x0800cb3c
 800bf2c:	0800cb9c 	.word	0x0800cb9c
 800bf30:	0800cba6 	.word	0x0800cba6
 800bf34:	00000000 	.word	0x00000000
 800bf38:	0800bcbb 	.word	0x0800bcbb
 800bf3c:	0800cba2 	.word	0x0800cba2

0800bf40 <_printf_common>:
 800bf40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf44:	4616      	mov	r6, r2
 800bf46:	4699      	mov	r9, r3
 800bf48:	688a      	ldr	r2, [r1, #8]
 800bf4a:	690b      	ldr	r3, [r1, #16]
 800bf4c:	4607      	mov	r7, r0
 800bf4e:	4293      	cmp	r3, r2
 800bf50:	bfb8      	it	lt
 800bf52:	4613      	movlt	r3, r2
 800bf54:	6033      	str	r3, [r6, #0]
 800bf56:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bf5a:	460c      	mov	r4, r1
 800bf5c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bf60:	b10a      	cbz	r2, 800bf66 <_printf_common+0x26>
 800bf62:	3301      	adds	r3, #1
 800bf64:	6033      	str	r3, [r6, #0]
 800bf66:	6823      	ldr	r3, [r4, #0]
 800bf68:	0699      	lsls	r1, r3, #26
 800bf6a:	bf42      	ittt	mi
 800bf6c:	6833      	ldrmi	r3, [r6, #0]
 800bf6e:	3302      	addmi	r3, #2
 800bf70:	6033      	strmi	r3, [r6, #0]
 800bf72:	6825      	ldr	r5, [r4, #0]
 800bf74:	f015 0506 	ands.w	r5, r5, #6
 800bf78:	d106      	bne.n	800bf88 <_printf_common+0x48>
 800bf7a:	f104 0a19 	add.w	sl, r4, #25
 800bf7e:	68e3      	ldr	r3, [r4, #12]
 800bf80:	6832      	ldr	r2, [r6, #0]
 800bf82:	1a9b      	subs	r3, r3, r2
 800bf84:	42ab      	cmp	r3, r5
 800bf86:	dc28      	bgt.n	800bfda <_printf_common+0x9a>
 800bf88:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800bf8c:	1e13      	subs	r3, r2, #0
 800bf8e:	6822      	ldr	r2, [r4, #0]
 800bf90:	bf18      	it	ne
 800bf92:	2301      	movne	r3, #1
 800bf94:	0692      	lsls	r2, r2, #26
 800bf96:	d42d      	bmi.n	800bff4 <_printf_common+0xb4>
 800bf98:	4649      	mov	r1, r9
 800bf9a:	4638      	mov	r0, r7
 800bf9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800bfa0:	47c0      	blx	r8
 800bfa2:	3001      	adds	r0, #1
 800bfa4:	d020      	beq.n	800bfe8 <_printf_common+0xa8>
 800bfa6:	6823      	ldr	r3, [r4, #0]
 800bfa8:	68e5      	ldr	r5, [r4, #12]
 800bfaa:	f003 0306 	and.w	r3, r3, #6
 800bfae:	2b04      	cmp	r3, #4
 800bfb0:	bf18      	it	ne
 800bfb2:	2500      	movne	r5, #0
 800bfb4:	6832      	ldr	r2, [r6, #0]
 800bfb6:	f04f 0600 	mov.w	r6, #0
 800bfba:	68a3      	ldr	r3, [r4, #8]
 800bfbc:	bf08      	it	eq
 800bfbe:	1aad      	subeq	r5, r5, r2
 800bfc0:	6922      	ldr	r2, [r4, #16]
 800bfc2:	bf08      	it	eq
 800bfc4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bfc8:	4293      	cmp	r3, r2
 800bfca:	bfc4      	itt	gt
 800bfcc:	1a9b      	subgt	r3, r3, r2
 800bfce:	18ed      	addgt	r5, r5, r3
 800bfd0:	341a      	adds	r4, #26
 800bfd2:	42b5      	cmp	r5, r6
 800bfd4:	d11a      	bne.n	800c00c <_printf_common+0xcc>
 800bfd6:	2000      	movs	r0, #0
 800bfd8:	e008      	b.n	800bfec <_printf_common+0xac>
 800bfda:	2301      	movs	r3, #1
 800bfdc:	4652      	mov	r2, sl
 800bfde:	4649      	mov	r1, r9
 800bfe0:	4638      	mov	r0, r7
 800bfe2:	47c0      	blx	r8
 800bfe4:	3001      	adds	r0, #1
 800bfe6:	d103      	bne.n	800bff0 <_printf_common+0xb0>
 800bfe8:	f04f 30ff 	mov.w	r0, #4294967295
 800bfec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bff0:	3501      	adds	r5, #1
 800bff2:	e7c4      	b.n	800bf7e <_printf_common+0x3e>
 800bff4:	2030      	movs	r0, #48	; 0x30
 800bff6:	18e1      	adds	r1, r4, r3
 800bff8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800bffc:	1c5a      	adds	r2, r3, #1
 800bffe:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c002:	4422      	add	r2, r4
 800c004:	3302      	adds	r3, #2
 800c006:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c00a:	e7c5      	b.n	800bf98 <_printf_common+0x58>
 800c00c:	2301      	movs	r3, #1
 800c00e:	4622      	mov	r2, r4
 800c010:	4649      	mov	r1, r9
 800c012:	4638      	mov	r0, r7
 800c014:	47c0      	blx	r8
 800c016:	3001      	adds	r0, #1
 800c018:	d0e6      	beq.n	800bfe8 <_printf_common+0xa8>
 800c01a:	3601      	adds	r6, #1
 800c01c:	e7d9      	b.n	800bfd2 <_printf_common+0x92>
	...

0800c020 <_printf_i>:
 800c020:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c024:	460c      	mov	r4, r1
 800c026:	7e27      	ldrb	r7, [r4, #24]
 800c028:	4691      	mov	r9, r2
 800c02a:	2f78      	cmp	r7, #120	; 0x78
 800c02c:	4680      	mov	r8, r0
 800c02e:	469a      	mov	sl, r3
 800c030:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c032:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c036:	d807      	bhi.n	800c048 <_printf_i+0x28>
 800c038:	2f62      	cmp	r7, #98	; 0x62
 800c03a:	d80a      	bhi.n	800c052 <_printf_i+0x32>
 800c03c:	2f00      	cmp	r7, #0
 800c03e:	f000 80d9 	beq.w	800c1f4 <_printf_i+0x1d4>
 800c042:	2f58      	cmp	r7, #88	; 0x58
 800c044:	f000 80a4 	beq.w	800c190 <_printf_i+0x170>
 800c048:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c04c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c050:	e03a      	b.n	800c0c8 <_printf_i+0xa8>
 800c052:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c056:	2b15      	cmp	r3, #21
 800c058:	d8f6      	bhi.n	800c048 <_printf_i+0x28>
 800c05a:	a001      	add	r0, pc, #4	; (adr r0, 800c060 <_printf_i+0x40>)
 800c05c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800c060:	0800c0b9 	.word	0x0800c0b9
 800c064:	0800c0cd 	.word	0x0800c0cd
 800c068:	0800c049 	.word	0x0800c049
 800c06c:	0800c049 	.word	0x0800c049
 800c070:	0800c049 	.word	0x0800c049
 800c074:	0800c049 	.word	0x0800c049
 800c078:	0800c0cd 	.word	0x0800c0cd
 800c07c:	0800c049 	.word	0x0800c049
 800c080:	0800c049 	.word	0x0800c049
 800c084:	0800c049 	.word	0x0800c049
 800c088:	0800c049 	.word	0x0800c049
 800c08c:	0800c1db 	.word	0x0800c1db
 800c090:	0800c0fd 	.word	0x0800c0fd
 800c094:	0800c1bd 	.word	0x0800c1bd
 800c098:	0800c049 	.word	0x0800c049
 800c09c:	0800c049 	.word	0x0800c049
 800c0a0:	0800c1fd 	.word	0x0800c1fd
 800c0a4:	0800c049 	.word	0x0800c049
 800c0a8:	0800c0fd 	.word	0x0800c0fd
 800c0ac:	0800c049 	.word	0x0800c049
 800c0b0:	0800c049 	.word	0x0800c049
 800c0b4:	0800c1c5 	.word	0x0800c1c5
 800c0b8:	680b      	ldr	r3, [r1, #0]
 800c0ba:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c0be:	1d1a      	adds	r2, r3, #4
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	600a      	str	r2, [r1, #0]
 800c0c4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c0c8:	2301      	movs	r3, #1
 800c0ca:	e0a4      	b.n	800c216 <_printf_i+0x1f6>
 800c0cc:	6825      	ldr	r5, [r4, #0]
 800c0ce:	6808      	ldr	r0, [r1, #0]
 800c0d0:	062e      	lsls	r6, r5, #24
 800c0d2:	f100 0304 	add.w	r3, r0, #4
 800c0d6:	d50a      	bpl.n	800c0ee <_printf_i+0xce>
 800c0d8:	6805      	ldr	r5, [r0, #0]
 800c0da:	600b      	str	r3, [r1, #0]
 800c0dc:	2d00      	cmp	r5, #0
 800c0de:	da03      	bge.n	800c0e8 <_printf_i+0xc8>
 800c0e0:	232d      	movs	r3, #45	; 0x2d
 800c0e2:	426d      	negs	r5, r5
 800c0e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c0e8:	230a      	movs	r3, #10
 800c0ea:	485e      	ldr	r0, [pc, #376]	; (800c264 <_printf_i+0x244>)
 800c0ec:	e019      	b.n	800c122 <_printf_i+0x102>
 800c0ee:	f015 0f40 	tst.w	r5, #64	; 0x40
 800c0f2:	6805      	ldr	r5, [r0, #0]
 800c0f4:	600b      	str	r3, [r1, #0]
 800c0f6:	bf18      	it	ne
 800c0f8:	b22d      	sxthne	r5, r5
 800c0fa:	e7ef      	b.n	800c0dc <_printf_i+0xbc>
 800c0fc:	680b      	ldr	r3, [r1, #0]
 800c0fe:	6825      	ldr	r5, [r4, #0]
 800c100:	1d18      	adds	r0, r3, #4
 800c102:	6008      	str	r0, [r1, #0]
 800c104:	0628      	lsls	r0, r5, #24
 800c106:	d501      	bpl.n	800c10c <_printf_i+0xec>
 800c108:	681d      	ldr	r5, [r3, #0]
 800c10a:	e002      	b.n	800c112 <_printf_i+0xf2>
 800c10c:	0669      	lsls	r1, r5, #25
 800c10e:	d5fb      	bpl.n	800c108 <_printf_i+0xe8>
 800c110:	881d      	ldrh	r5, [r3, #0]
 800c112:	2f6f      	cmp	r7, #111	; 0x6f
 800c114:	bf0c      	ite	eq
 800c116:	2308      	moveq	r3, #8
 800c118:	230a      	movne	r3, #10
 800c11a:	4852      	ldr	r0, [pc, #328]	; (800c264 <_printf_i+0x244>)
 800c11c:	2100      	movs	r1, #0
 800c11e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c122:	6866      	ldr	r6, [r4, #4]
 800c124:	2e00      	cmp	r6, #0
 800c126:	bfa8      	it	ge
 800c128:	6821      	ldrge	r1, [r4, #0]
 800c12a:	60a6      	str	r6, [r4, #8]
 800c12c:	bfa4      	itt	ge
 800c12e:	f021 0104 	bicge.w	r1, r1, #4
 800c132:	6021      	strge	r1, [r4, #0]
 800c134:	b90d      	cbnz	r5, 800c13a <_printf_i+0x11a>
 800c136:	2e00      	cmp	r6, #0
 800c138:	d04d      	beq.n	800c1d6 <_printf_i+0x1b6>
 800c13a:	4616      	mov	r6, r2
 800c13c:	fbb5 f1f3 	udiv	r1, r5, r3
 800c140:	fb03 5711 	mls	r7, r3, r1, r5
 800c144:	5dc7      	ldrb	r7, [r0, r7]
 800c146:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c14a:	462f      	mov	r7, r5
 800c14c:	42bb      	cmp	r3, r7
 800c14e:	460d      	mov	r5, r1
 800c150:	d9f4      	bls.n	800c13c <_printf_i+0x11c>
 800c152:	2b08      	cmp	r3, #8
 800c154:	d10b      	bne.n	800c16e <_printf_i+0x14e>
 800c156:	6823      	ldr	r3, [r4, #0]
 800c158:	07df      	lsls	r7, r3, #31
 800c15a:	d508      	bpl.n	800c16e <_printf_i+0x14e>
 800c15c:	6923      	ldr	r3, [r4, #16]
 800c15e:	6861      	ldr	r1, [r4, #4]
 800c160:	4299      	cmp	r1, r3
 800c162:	bfde      	ittt	le
 800c164:	2330      	movle	r3, #48	; 0x30
 800c166:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c16a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c16e:	1b92      	subs	r2, r2, r6
 800c170:	6122      	str	r2, [r4, #16]
 800c172:	464b      	mov	r3, r9
 800c174:	4621      	mov	r1, r4
 800c176:	4640      	mov	r0, r8
 800c178:	f8cd a000 	str.w	sl, [sp]
 800c17c:	aa03      	add	r2, sp, #12
 800c17e:	f7ff fedf 	bl	800bf40 <_printf_common>
 800c182:	3001      	adds	r0, #1
 800c184:	d14c      	bne.n	800c220 <_printf_i+0x200>
 800c186:	f04f 30ff 	mov.w	r0, #4294967295
 800c18a:	b004      	add	sp, #16
 800c18c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c190:	4834      	ldr	r0, [pc, #208]	; (800c264 <_printf_i+0x244>)
 800c192:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c196:	680e      	ldr	r6, [r1, #0]
 800c198:	6823      	ldr	r3, [r4, #0]
 800c19a:	f856 5b04 	ldr.w	r5, [r6], #4
 800c19e:	061f      	lsls	r7, r3, #24
 800c1a0:	600e      	str	r6, [r1, #0]
 800c1a2:	d514      	bpl.n	800c1ce <_printf_i+0x1ae>
 800c1a4:	07d9      	lsls	r1, r3, #31
 800c1a6:	bf44      	itt	mi
 800c1a8:	f043 0320 	orrmi.w	r3, r3, #32
 800c1ac:	6023      	strmi	r3, [r4, #0]
 800c1ae:	b91d      	cbnz	r5, 800c1b8 <_printf_i+0x198>
 800c1b0:	6823      	ldr	r3, [r4, #0]
 800c1b2:	f023 0320 	bic.w	r3, r3, #32
 800c1b6:	6023      	str	r3, [r4, #0]
 800c1b8:	2310      	movs	r3, #16
 800c1ba:	e7af      	b.n	800c11c <_printf_i+0xfc>
 800c1bc:	6823      	ldr	r3, [r4, #0]
 800c1be:	f043 0320 	orr.w	r3, r3, #32
 800c1c2:	6023      	str	r3, [r4, #0]
 800c1c4:	2378      	movs	r3, #120	; 0x78
 800c1c6:	4828      	ldr	r0, [pc, #160]	; (800c268 <_printf_i+0x248>)
 800c1c8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c1cc:	e7e3      	b.n	800c196 <_printf_i+0x176>
 800c1ce:	065e      	lsls	r6, r3, #25
 800c1d0:	bf48      	it	mi
 800c1d2:	b2ad      	uxthmi	r5, r5
 800c1d4:	e7e6      	b.n	800c1a4 <_printf_i+0x184>
 800c1d6:	4616      	mov	r6, r2
 800c1d8:	e7bb      	b.n	800c152 <_printf_i+0x132>
 800c1da:	680b      	ldr	r3, [r1, #0]
 800c1dc:	6826      	ldr	r6, [r4, #0]
 800c1de:	1d1d      	adds	r5, r3, #4
 800c1e0:	6960      	ldr	r0, [r4, #20]
 800c1e2:	600d      	str	r5, [r1, #0]
 800c1e4:	0635      	lsls	r5, r6, #24
 800c1e6:	681b      	ldr	r3, [r3, #0]
 800c1e8:	d501      	bpl.n	800c1ee <_printf_i+0x1ce>
 800c1ea:	6018      	str	r0, [r3, #0]
 800c1ec:	e002      	b.n	800c1f4 <_printf_i+0x1d4>
 800c1ee:	0671      	lsls	r1, r6, #25
 800c1f0:	d5fb      	bpl.n	800c1ea <_printf_i+0x1ca>
 800c1f2:	8018      	strh	r0, [r3, #0]
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	4616      	mov	r6, r2
 800c1f8:	6123      	str	r3, [r4, #16]
 800c1fa:	e7ba      	b.n	800c172 <_printf_i+0x152>
 800c1fc:	680b      	ldr	r3, [r1, #0]
 800c1fe:	1d1a      	adds	r2, r3, #4
 800c200:	600a      	str	r2, [r1, #0]
 800c202:	681e      	ldr	r6, [r3, #0]
 800c204:	2100      	movs	r1, #0
 800c206:	4630      	mov	r0, r6
 800c208:	6862      	ldr	r2, [r4, #4]
 800c20a:	f000 fa9d 	bl	800c748 <memchr>
 800c20e:	b108      	cbz	r0, 800c214 <_printf_i+0x1f4>
 800c210:	1b80      	subs	r0, r0, r6
 800c212:	6060      	str	r0, [r4, #4]
 800c214:	6863      	ldr	r3, [r4, #4]
 800c216:	6123      	str	r3, [r4, #16]
 800c218:	2300      	movs	r3, #0
 800c21a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c21e:	e7a8      	b.n	800c172 <_printf_i+0x152>
 800c220:	4632      	mov	r2, r6
 800c222:	4649      	mov	r1, r9
 800c224:	4640      	mov	r0, r8
 800c226:	6923      	ldr	r3, [r4, #16]
 800c228:	47d0      	blx	sl
 800c22a:	3001      	adds	r0, #1
 800c22c:	d0ab      	beq.n	800c186 <_printf_i+0x166>
 800c22e:	6823      	ldr	r3, [r4, #0]
 800c230:	079b      	lsls	r3, r3, #30
 800c232:	d413      	bmi.n	800c25c <_printf_i+0x23c>
 800c234:	68e0      	ldr	r0, [r4, #12]
 800c236:	9b03      	ldr	r3, [sp, #12]
 800c238:	4298      	cmp	r0, r3
 800c23a:	bfb8      	it	lt
 800c23c:	4618      	movlt	r0, r3
 800c23e:	e7a4      	b.n	800c18a <_printf_i+0x16a>
 800c240:	2301      	movs	r3, #1
 800c242:	4632      	mov	r2, r6
 800c244:	4649      	mov	r1, r9
 800c246:	4640      	mov	r0, r8
 800c248:	47d0      	blx	sl
 800c24a:	3001      	adds	r0, #1
 800c24c:	d09b      	beq.n	800c186 <_printf_i+0x166>
 800c24e:	3501      	adds	r5, #1
 800c250:	68e3      	ldr	r3, [r4, #12]
 800c252:	9903      	ldr	r1, [sp, #12]
 800c254:	1a5b      	subs	r3, r3, r1
 800c256:	42ab      	cmp	r3, r5
 800c258:	dcf2      	bgt.n	800c240 <_printf_i+0x220>
 800c25a:	e7eb      	b.n	800c234 <_printf_i+0x214>
 800c25c:	2500      	movs	r5, #0
 800c25e:	f104 0619 	add.w	r6, r4, #25
 800c262:	e7f5      	b.n	800c250 <_printf_i+0x230>
 800c264:	0800cbad 	.word	0x0800cbad
 800c268:	0800cbbe 	.word	0x0800cbbe

0800c26c <_sbrk_r>:
 800c26c:	b538      	push	{r3, r4, r5, lr}
 800c26e:	2300      	movs	r3, #0
 800c270:	4d05      	ldr	r5, [pc, #20]	; (800c288 <_sbrk_r+0x1c>)
 800c272:	4604      	mov	r4, r0
 800c274:	4608      	mov	r0, r1
 800c276:	602b      	str	r3, [r5, #0]
 800c278:	f7f6 fdc4 	bl	8002e04 <_sbrk>
 800c27c:	1c43      	adds	r3, r0, #1
 800c27e:	d102      	bne.n	800c286 <_sbrk_r+0x1a>
 800c280:	682b      	ldr	r3, [r5, #0]
 800c282:	b103      	cbz	r3, 800c286 <_sbrk_r+0x1a>
 800c284:	6023      	str	r3, [r4, #0]
 800c286:	bd38      	pop	{r3, r4, r5, pc}
 800c288:	200015ac 	.word	0x200015ac

0800c28c <__sread>:
 800c28c:	b510      	push	{r4, lr}
 800c28e:	460c      	mov	r4, r1
 800c290:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c294:	f000 fafe 	bl	800c894 <_read_r>
 800c298:	2800      	cmp	r0, #0
 800c29a:	bfab      	itete	ge
 800c29c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c29e:	89a3      	ldrhlt	r3, [r4, #12]
 800c2a0:	181b      	addge	r3, r3, r0
 800c2a2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c2a6:	bfac      	ite	ge
 800c2a8:	6563      	strge	r3, [r4, #84]	; 0x54
 800c2aa:	81a3      	strhlt	r3, [r4, #12]
 800c2ac:	bd10      	pop	{r4, pc}

0800c2ae <__swrite>:
 800c2ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2b2:	461f      	mov	r7, r3
 800c2b4:	898b      	ldrh	r3, [r1, #12]
 800c2b6:	4605      	mov	r5, r0
 800c2b8:	05db      	lsls	r3, r3, #23
 800c2ba:	460c      	mov	r4, r1
 800c2bc:	4616      	mov	r6, r2
 800c2be:	d505      	bpl.n	800c2cc <__swrite+0x1e>
 800c2c0:	2302      	movs	r3, #2
 800c2c2:	2200      	movs	r2, #0
 800c2c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2c8:	f000 f9c8 	bl	800c65c <_lseek_r>
 800c2cc:	89a3      	ldrh	r3, [r4, #12]
 800c2ce:	4632      	mov	r2, r6
 800c2d0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c2d4:	81a3      	strh	r3, [r4, #12]
 800c2d6:	4628      	mov	r0, r5
 800c2d8:	463b      	mov	r3, r7
 800c2da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c2de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c2e2:	f000 b869 	b.w	800c3b8 <_write_r>

0800c2e6 <__sseek>:
 800c2e6:	b510      	push	{r4, lr}
 800c2e8:	460c      	mov	r4, r1
 800c2ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2ee:	f000 f9b5 	bl	800c65c <_lseek_r>
 800c2f2:	1c43      	adds	r3, r0, #1
 800c2f4:	89a3      	ldrh	r3, [r4, #12]
 800c2f6:	bf15      	itete	ne
 800c2f8:	6560      	strne	r0, [r4, #84]	; 0x54
 800c2fa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c2fe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c302:	81a3      	strheq	r3, [r4, #12]
 800c304:	bf18      	it	ne
 800c306:	81a3      	strhne	r3, [r4, #12]
 800c308:	bd10      	pop	{r4, pc}

0800c30a <__sclose>:
 800c30a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c30e:	f000 b8d3 	b.w	800c4b8 <_close_r>
	...

0800c314 <__swbuf_r>:
 800c314:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c316:	460e      	mov	r6, r1
 800c318:	4614      	mov	r4, r2
 800c31a:	4605      	mov	r5, r0
 800c31c:	b118      	cbz	r0, 800c326 <__swbuf_r+0x12>
 800c31e:	6983      	ldr	r3, [r0, #24]
 800c320:	b90b      	cbnz	r3, 800c326 <__swbuf_r+0x12>
 800c322:	f7ff fa5f 	bl	800b7e4 <__sinit>
 800c326:	4b21      	ldr	r3, [pc, #132]	; (800c3ac <__swbuf_r+0x98>)
 800c328:	429c      	cmp	r4, r3
 800c32a:	d12b      	bne.n	800c384 <__swbuf_r+0x70>
 800c32c:	686c      	ldr	r4, [r5, #4]
 800c32e:	69a3      	ldr	r3, [r4, #24]
 800c330:	60a3      	str	r3, [r4, #8]
 800c332:	89a3      	ldrh	r3, [r4, #12]
 800c334:	071a      	lsls	r2, r3, #28
 800c336:	d52f      	bpl.n	800c398 <__swbuf_r+0x84>
 800c338:	6923      	ldr	r3, [r4, #16]
 800c33a:	b36b      	cbz	r3, 800c398 <__swbuf_r+0x84>
 800c33c:	6923      	ldr	r3, [r4, #16]
 800c33e:	6820      	ldr	r0, [r4, #0]
 800c340:	b2f6      	uxtb	r6, r6
 800c342:	1ac0      	subs	r0, r0, r3
 800c344:	6963      	ldr	r3, [r4, #20]
 800c346:	4637      	mov	r7, r6
 800c348:	4283      	cmp	r3, r0
 800c34a:	dc04      	bgt.n	800c356 <__swbuf_r+0x42>
 800c34c:	4621      	mov	r1, r4
 800c34e:	4628      	mov	r0, r5
 800c350:	f000 f948 	bl	800c5e4 <_fflush_r>
 800c354:	bb30      	cbnz	r0, 800c3a4 <__swbuf_r+0x90>
 800c356:	68a3      	ldr	r3, [r4, #8]
 800c358:	3001      	adds	r0, #1
 800c35a:	3b01      	subs	r3, #1
 800c35c:	60a3      	str	r3, [r4, #8]
 800c35e:	6823      	ldr	r3, [r4, #0]
 800c360:	1c5a      	adds	r2, r3, #1
 800c362:	6022      	str	r2, [r4, #0]
 800c364:	701e      	strb	r6, [r3, #0]
 800c366:	6963      	ldr	r3, [r4, #20]
 800c368:	4283      	cmp	r3, r0
 800c36a:	d004      	beq.n	800c376 <__swbuf_r+0x62>
 800c36c:	89a3      	ldrh	r3, [r4, #12]
 800c36e:	07db      	lsls	r3, r3, #31
 800c370:	d506      	bpl.n	800c380 <__swbuf_r+0x6c>
 800c372:	2e0a      	cmp	r6, #10
 800c374:	d104      	bne.n	800c380 <__swbuf_r+0x6c>
 800c376:	4621      	mov	r1, r4
 800c378:	4628      	mov	r0, r5
 800c37a:	f000 f933 	bl	800c5e4 <_fflush_r>
 800c37e:	b988      	cbnz	r0, 800c3a4 <__swbuf_r+0x90>
 800c380:	4638      	mov	r0, r7
 800c382:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c384:	4b0a      	ldr	r3, [pc, #40]	; (800c3b0 <__swbuf_r+0x9c>)
 800c386:	429c      	cmp	r4, r3
 800c388:	d101      	bne.n	800c38e <__swbuf_r+0x7a>
 800c38a:	68ac      	ldr	r4, [r5, #8]
 800c38c:	e7cf      	b.n	800c32e <__swbuf_r+0x1a>
 800c38e:	4b09      	ldr	r3, [pc, #36]	; (800c3b4 <__swbuf_r+0xa0>)
 800c390:	429c      	cmp	r4, r3
 800c392:	bf08      	it	eq
 800c394:	68ec      	ldreq	r4, [r5, #12]
 800c396:	e7ca      	b.n	800c32e <__swbuf_r+0x1a>
 800c398:	4621      	mov	r1, r4
 800c39a:	4628      	mov	r0, r5
 800c39c:	f000 f81e 	bl	800c3dc <__swsetup_r>
 800c3a0:	2800      	cmp	r0, #0
 800c3a2:	d0cb      	beq.n	800c33c <__swbuf_r+0x28>
 800c3a4:	f04f 37ff 	mov.w	r7, #4294967295
 800c3a8:	e7ea      	b.n	800c380 <__swbuf_r+0x6c>
 800c3aa:	bf00      	nop
 800c3ac:	0800cb5c 	.word	0x0800cb5c
 800c3b0:	0800cb7c 	.word	0x0800cb7c
 800c3b4:	0800cb3c 	.word	0x0800cb3c

0800c3b8 <_write_r>:
 800c3b8:	b538      	push	{r3, r4, r5, lr}
 800c3ba:	4604      	mov	r4, r0
 800c3bc:	4608      	mov	r0, r1
 800c3be:	4611      	mov	r1, r2
 800c3c0:	2200      	movs	r2, #0
 800c3c2:	4d05      	ldr	r5, [pc, #20]	; (800c3d8 <_write_r+0x20>)
 800c3c4:	602a      	str	r2, [r5, #0]
 800c3c6:	461a      	mov	r2, r3
 800c3c8:	f7f5 f8aa 	bl	8001520 <_write>
 800c3cc:	1c43      	adds	r3, r0, #1
 800c3ce:	d102      	bne.n	800c3d6 <_write_r+0x1e>
 800c3d0:	682b      	ldr	r3, [r5, #0]
 800c3d2:	b103      	cbz	r3, 800c3d6 <_write_r+0x1e>
 800c3d4:	6023      	str	r3, [r4, #0]
 800c3d6:	bd38      	pop	{r3, r4, r5, pc}
 800c3d8:	200015ac 	.word	0x200015ac

0800c3dc <__swsetup_r>:
 800c3dc:	4b32      	ldr	r3, [pc, #200]	; (800c4a8 <__swsetup_r+0xcc>)
 800c3de:	b570      	push	{r4, r5, r6, lr}
 800c3e0:	681d      	ldr	r5, [r3, #0]
 800c3e2:	4606      	mov	r6, r0
 800c3e4:	460c      	mov	r4, r1
 800c3e6:	b125      	cbz	r5, 800c3f2 <__swsetup_r+0x16>
 800c3e8:	69ab      	ldr	r3, [r5, #24]
 800c3ea:	b913      	cbnz	r3, 800c3f2 <__swsetup_r+0x16>
 800c3ec:	4628      	mov	r0, r5
 800c3ee:	f7ff f9f9 	bl	800b7e4 <__sinit>
 800c3f2:	4b2e      	ldr	r3, [pc, #184]	; (800c4ac <__swsetup_r+0xd0>)
 800c3f4:	429c      	cmp	r4, r3
 800c3f6:	d10f      	bne.n	800c418 <__swsetup_r+0x3c>
 800c3f8:	686c      	ldr	r4, [r5, #4]
 800c3fa:	89a3      	ldrh	r3, [r4, #12]
 800c3fc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c400:	0719      	lsls	r1, r3, #28
 800c402:	d42c      	bmi.n	800c45e <__swsetup_r+0x82>
 800c404:	06dd      	lsls	r5, r3, #27
 800c406:	d411      	bmi.n	800c42c <__swsetup_r+0x50>
 800c408:	2309      	movs	r3, #9
 800c40a:	6033      	str	r3, [r6, #0]
 800c40c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c410:	f04f 30ff 	mov.w	r0, #4294967295
 800c414:	81a3      	strh	r3, [r4, #12]
 800c416:	e03e      	b.n	800c496 <__swsetup_r+0xba>
 800c418:	4b25      	ldr	r3, [pc, #148]	; (800c4b0 <__swsetup_r+0xd4>)
 800c41a:	429c      	cmp	r4, r3
 800c41c:	d101      	bne.n	800c422 <__swsetup_r+0x46>
 800c41e:	68ac      	ldr	r4, [r5, #8]
 800c420:	e7eb      	b.n	800c3fa <__swsetup_r+0x1e>
 800c422:	4b24      	ldr	r3, [pc, #144]	; (800c4b4 <__swsetup_r+0xd8>)
 800c424:	429c      	cmp	r4, r3
 800c426:	bf08      	it	eq
 800c428:	68ec      	ldreq	r4, [r5, #12]
 800c42a:	e7e6      	b.n	800c3fa <__swsetup_r+0x1e>
 800c42c:	0758      	lsls	r0, r3, #29
 800c42e:	d512      	bpl.n	800c456 <__swsetup_r+0x7a>
 800c430:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c432:	b141      	cbz	r1, 800c446 <__swsetup_r+0x6a>
 800c434:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c438:	4299      	cmp	r1, r3
 800c43a:	d002      	beq.n	800c442 <__swsetup_r+0x66>
 800c43c:	4630      	mov	r0, r6
 800c43e:	f000 f9b7 	bl	800c7b0 <_free_r>
 800c442:	2300      	movs	r3, #0
 800c444:	6363      	str	r3, [r4, #52]	; 0x34
 800c446:	89a3      	ldrh	r3, [r4, #12]
 800c448:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c44c:	81a3      	strh	r3, [r4, #12]
 800c44e:	2300      	movs	r3, #0
 800c450:	6063      	str	r3, [r4, #4]
 800c452:	6923      	ldr	r3, [r4, #16]
 800c454:	6023      	str	r3, [r4, #0]
 800c456:	89a3      	ldrh	r3, [r4, #12]
 800c458:	f043 0308 	orr.w	r3, r3, #8
 800c45c:	81a3      	strh	r3, [r4, #12]
 800c45e:	6923      	ldr	r3, [r4, #16]
 800c460:	b94b      	cbnz	r3, 800c476 <__swsetup_r+0x9a>
 800c462:	89a3      	ldrh	r3, [r4, #12]
 800c464:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c468:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c46c:	d003      	beq.n	800c476 <__swsetup_r+0x9a>
 800c46e:	4621      	mov	r1, r4
 800c470:	4630      	mov	r0, r6
 800c472:	f000 f929 	bl	800c6c8 <__smakebuf_r>
 800c476:	89a0      	ldrh	r0, [r4, #12]
 800c478:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c47c:	f010 0301 	ands.w	r3, r0, #1
 800c480:	d00a      	beq.n	800c498 <__swsetup_r+0xbc>
 800c482:	2300      	movs	r3, #0
 800c484:	60a3      	str	r3, [r4, #8]
 800c486:	6963      	ldr	r3, [r4, #20]
 800c488:	425b      	negs	r3, r3
 800c48a:	61a3      	str	r3, [r4, #24]
 800c48c:	6923      	ldr	r3, [r4, #16]
 800c48e:	b943      	cbnz	r3, 800c4a2 <__swsetup_r+0xc6>
 800c490:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c494:	d1ba      	bne.n	800c40c <__swsetup_r+0x30>
 800c496:	bd70      	pop	{r4, r5, r6, pc}
 800c498:	0781      	lsls	r1, r0, #30
 800c49a:	bf58      	it	pl
 800c49c:	6963      	ldrpl	r3, [r4, #20]
 800c49e:	60a3      	str	r3, [r4, #8]
 800c4a0:	e7f4      	b.n	800c48c <__swsetup_r+0xb0>
 800c4a2:	2000      	movs	r0, #0
 800c4a4:	e7f7      	b.n	800c496 <__swsetup_r+0xba>
 800c4a6:	bf00      	nop
 800c4a8:	20000190 	.word	0x20000190
 800c4ac:	0800cb5c 	.word	0x0800cb5c
 800c4b0:	0800cb7c 	.word	0x0800cb7c
 800c4b4:	0800cb3c 	.word	0x0800cb3c

0800c4b8 <_close_r>:
 800c4b8:	b538      	push	{r3, r4, r5, lr}
 800c4ba:	2300      	movs	r3, #0
 800c4bc:	4d05      	ldr	r5, [pc, #20]	; (800c4d4 <_close_r+0x1c>)
 800c4be:	4604      	mov	r4, r0
 800c4c0:	4608      	mov	r0, r1
 800c4c2:	602b      	str	r3, [r5, #0]
 800c4c4:	f7f6 fc6d 	bl	8002da2 <_close>
 800c4c8:	1c43      	adds	r3, r0, #1
 800c4ca:	d102      	bne.n	800c4d2 <_close_r+0x1a>
 800c4cc:	682b      	ldr	r3, [r5, #0]
 800c4ce:	b103      	cbz	r3, 800c4d2 <_close_r+0x1a>
 800c4d0:	6023      	str	r3, [r4, #0]
 800c4d2:	bd38      	pop	{r3, r4, r5, pc}
 800c4d4:	200015ac 	.word	0x200015ac

0800c4d8 <__sflush_r>:
 800c4d8:	898a      	ldrh	r2, [r1, #12]
 800c4da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4de:	4605      	mov	r5, r0
 800c4e0:	0710      	lsls	r0, r2, #28
 800c4e2:	460c      	mov	r4, r1
 800c4e4:	d458      	bmi.n	800c598 <__sflush_r+0xc0>
 800c4e6:	684b      	ldr	r3, [r1, #4]
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	dc05      	bgt.n	800c4f8 <__sflush_r+0x20>
 800c4ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	dc02      	bgt.n	800c4f8 <__sflush_r+0x20>
 800c4f2:	2000      	movs	r0, #0
 800c4f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c4f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c4fa:	2e00      	cmp	r6, #0
 800c4fc:	d0f9      	beq.n	800c4f2 <__sflush_r+0x1a>
 800c4fe:	2300      	movs	r3, #0
 800c500:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c504:	682f      	ldr	r7, [r5, #0]
 800c506:	602b      	str	r3, [r5, #0]
 800c508:	d032      	beq.n	800c570 <__sflush_r+0x98>
 800c50a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c50c:	89a3      	ldrh	r3, [r4, #12]
 800c50e:	075a      	lsls	r2, r3, #29
 800c510:	d505      	bpl.n	800c51e <__sflush_r+0x46>
 800c512:	6863      	ldr	r3, [r4, #4]
 800c514:	1ac0      	subs	r0, r0, r3
 800c516:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c518:	b10b      	cbz	r3, 800c51e <__sflush_r+0x46>
 800c51a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c51c:	1ac0      	subs	r0, r0, r3
 800c51e:	2300      	movs	r3, #0
 800c520:	4602      	mov	r2, r0
 800c522:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c524:	4628      	mov	r0, r5
 800c526:	6a21      	ldr	r1, [r4, #32]
 800c528:	47b0      	blx	r6
 800c52a:	1c43      	adds	r3, r0, #1
 800c52c:	89a3      	ldrh	r3, [r4, #12]
 800c52e:	d106      	bne.n	800c53e <__sflush_r+0x66>
 800c530:	6829      	ldr	r1, [r5, #0]
 800c532:	291d      	cmp	r1, #29
 800c534:	d82c      	bhi.n	800c590 <__sflush_r+0xb8>
 800c536:	4a2a      	ldr	r2, [pc, #168]	; (800c5e0 <__sflush_r+0x108>)
 800c538:	40ca      	lsrs	r2, r1
 800c53a:	07d6      	lsls	r6, r2, #31
 800c53c:	d528      	bpl.n	800c590 <__sflush_r+0xb8>
 800c53e:	2200      	movs	r2, #0
 800c540:	6062      	str	r2, [r4, #4]
 800c542:	6922      	ldr	r2, [r4, #16]
 800c544:	04d9      	lsls	r1, r3, #19
 800c546:	6022      	str	r2, [r4, #0]
 800c548:	d504      	bpl.n	800c554 <__sflush_r+0x7c>
 800c54a:	1c42      	adds	r2, r0, #1
 800c54c:	d101      	bne.n	800c552 <__sflush_r+0x7a>
 800c54e:	682b      	ldr	r3, [r5, #0]
 800c550:	b903      	cbnz	r3, 800c554 <__sflush_r+0x7c>
 800c552:	6560      	str	r0, [r4, #84]	; 0x54
 800c554:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c556:	602f      	str	r7, [r5, #0]
 800c558:	2900      	cmp	r1, #0
 800c55a:	d0ca      	beq.n	800c4f2 <__sflush_r+0x1a>
 800c55c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c560:	4299      	cmp	r1, r3
 800c562:	d002      	beq.n	800c56a <__sflush_r+0x92>
 800c564:	4628      	mov	r0, r5
 800c566:	f000 f923 	bl	800c7b0 <_free_r>
 800c56a:	2000      	movs	r0, #0
 800c56c:	6360      	str	r0, [r4, #52]	; 0x34
 800c56e:	e7c1      	b.n	800c4f4 <__sflush_r+0x1c>
 800c570:	6a21      	ldr	r1, [r4, #32]
 800c572:	2301      	movs	r3, #1
 800c574:	4628      	mov	r0, r5
 800c576:	47b0      	blx	r6
 800c578:	1c41      	adds	r1, r0, #1
 800c57a:	d1c7      	bne.n	800c50c <__sflush_r+0x34>
 800c57c:	682b      	ldr	r3, [r5, #0]
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d0c4      	beq.n	800c50c <__sflush_r+0x34>
 800c582:	2b1d      	cmp	r3, #29
 800c584:	d001      	beq.n	800c58a <__sflush_r+0xb2>
 800c586:	2b16      	cmp	r3, #22
 800c588:	d101      	bne.n	800c58e <__sflush_r+0xb6>
 800c58a:	602f      	str	r7, [r5, #0]
 800c58c:	e7b1      	b.n	800c4f2 <__sflush_r+0x1a>
 800c58e:	89a3      	ldrh	r3, [r4, #12]
 800c590:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c594:	81a3      	strh	r3, [r4, #12]
 800c596:	e7ad      	b.n	800c4f4 <__sflush_r+0x1c>
 800c598:	690f      	ldr	r7, [r1, #16]
 800c59a:	2f00      	cmp	r7, #0
 800c59c:	d0a9      	beq.n	800c4f2 <__sflush_r+0x1a>
 800c59e:	0793      	lsls	r3, r2, #30
 800c5a0:	bf18      	it	ne
 800c5a2:	2300      	movne	r3, #0
 800c5a4:	680e      	ldr	r6, [r1, #0]
 800c5a6:	bf08      	it	eq
 800c5a8:	694b      	ldreq	r3, [r1, #20]
 800c5aa:	eba6 0807 	sub.w	r8, r6, r7
 800c5ae:	600f      	str	r7, [r1, #0]
 800c5b0:	608b      	str	r3, [r1, #8]
 800c5b2:	f1b8 0f00 	cmp.w	r8, #0
 800c5b6:	dd9c      	ble.n	800c4f2 <__sflush_r+0x1a>
 800c5b8:	4643      	mov	r3, r8
 800c5ba:	463a      	mov	r2, r7
 800c5bc:	4628      	mov	r0, r5
 800c5be:	6a21      	ldr	r1, [r4, #32]
 800c5c0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c5c2:	47b0      	blx	r6
 800c5c4:	2800      	cmp	r0, #0
 800c5c6:	dc06      	bgt.n	800c5d6 <__sflush_r+0xfe>
 800c5c8:	89a3      	ldrh	r3, [r4, #12]
 800c5ca:	f04f 30ff 	mov.w	r0, #4294967295
 800c5ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c5d2:	81a3      	strh	r3, [r4, #12]
 800c5d4:	e78e      	b.n	800c4f4 <__sflush_r+0x1c>
 800c5d6:	4407      	add	r7, r0
 800c5d8:	eba8 0800 	sub.w	r8, r8, r0
 800c5dc:	e7e9      	b.n	800c5b2 <__sflush_r+0xda>
 800c5de:	bf00      	nop
 800c5e0:	20400001 	.word	0x20400001

0800c5e4 <_fflush_r>:
 800c5e4:	b538      	push	{r3, r4, r5, lr}
 800c5e6:	690b      	ldr	r3, [r1, #16]
 800c5e8:	4605      	mov	r5, r0
 800c5ea:	460c      	mov	r4, r1
 800c5ec:	b913      	cbnz	r3, 800c5f4 <_fflush_r+0x10>
 800c5ee:	2500      	movs	r5, #0
 800c5f0:	4628      	mov	r0, r5
 800c5f2:	bd38      	pop	{r3, r4, r5, pc}
 800c5f4:	b118      	cbz	r0, 800c5fe <_fflush_r+0x1a>
 800c5f6:	6983      	ldr	r3, [r0, #24]
 800c5f8:	b90b      	cbnz	r3, 800c5fe <_fflush_r+0x1a>
 800c5fa:	f7ff f8f3 	bl	800b7e4 <__sinit>
 800c5fe:	4b14      	ldr	r3, [pc, #80]	; (800c650 <_fflush_r+0x6c>)
 800c600:	429c      	cmp	r4, r3
 800c602:	d11b      	bne.n	800c63c <_fflush_r+0x58>
 800c604:	686c      	ldr	r4, [r5, #4]
 800c606:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c60a:	2b00      	cmp	r3, #0
 800c60c:	d0ef      	beq.n	800c5ee <_fflush_r+0xa>
 800c60e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c610:	07d0      	lsls	r0, r2, #31
 800c612:	d404      	bmi.n	800c61e <_fflush_r+0x3a>
 800c614:	0599      	lsls	r1, r3, #22
 800c616:	d402      	bmi.n	800c61e <_fflush_r+0x3a>
 800c618:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c61a:	f7ff f981 	bl	800b920 <__retarget_lock_acquire_recursive>
 800c61e:	4628      	mov	r0, r5
 800c620:	4621      	mov	r1, r4
 800c622:	f7ff ff59 	bl	800c4d8 <__sflush_r>
 800c626:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c628:	4605      	mov	r5, r0
 800c62a:	07da      	lsls	r2, r3, #31
 800c62c:	d4e0      	bmi.n	800c5f0 <_fflush_r+0xc>
 800c62e:	89a3      	ldrh	r3, [r4, #12]
 800c630:	059b      	lsls	r3, r3, #22
 800c632:	d4dd      	bmi.n	800c5f0 <_fflush_r+0xc>
 800c634:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c636:	f7ff f974 	bl	800b922 <__retarget_lock_release_recursive>
 800c63a:	e7d9      	b.n	800c5f0 <_fflush_r+0xc>
 800c63c:	4b05      	ldr	r3, [pc, #20]	; (800c654 <_fflush_r+0x70>)
 800c63e:	429c      	cmp	r4, r3
 800c640:	d101      	bne.n	800c646 <_fflush_r+0x62>
 800c642:	68ac      	ldr	r4, [r5, #8]
 800c644:	e7df      	b.n	800c606 <_fflush_r+0x22>
 800c646:	4b04      	ldr	r3, [pc, #16]	; (800c658 <_fflush_r+0x74>)
 800c648:	429c      	cmp	r4, r3
 800c64a:	bf08      	it	eq
 800c64c:	68ec      	ldreq	r4, [r5, #12]
 800c64e:	e7da      	b.n	800c606 <_fflush_r+0x22>
 800c650:	0800cb5c 	.word	0x0800cb5c
 800c654:	0800cb7c 	.word	0x0800cb7c
 800c658:	0800cb3c 	.word	0x0800cb3c

0800c65c <_lseek_r>:
 800c65c:	b538      	push	{r3, r4, r5, lr}
 800c65e:	4604      	mov	r4, r0
 800c660:	4608      	mov	r0, r1
 800c662:	4611      	mov	r1, r2
 800c664:	2200      	movs	r2, #0
 800c666:	4d05      	ldr	r5, [pc, #20]	; (800c67c <_lseek_r+0x20>)
 800c668:	602a      	str	r2, [r5, #0]
 800c66a:	461a      	mov	r2, r3
 800c66c:	f7f6 fbbd 	bl	8002dea <_lseek>
 800c670:	1c43      	adds	r3, r0, #1
 800c672:	d102      	bne.n	800c67a <_lseek_r+0x1e>
 800c674:	682b      	ldr	r3, [r5, #0]
 800c676:	b103      	cbz	r3, 800c67a <_lseek_r+0x1e>
 800c678:	6023      	str	r3, [r4, #0]
 800c67a:	bd38      	pop	{r3, r4, r5, pc}
 800c67c:	200015ac 	.word	0x200015ac

0800c680 <__swhatbuf_r>:
 800c680:	b570      	push	{r4, r5, r6, lr}
 800c682:	460e      	mov	r6, r1
 800c684:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c688:	4614      	mov	r4, r2
 800c68a:	2900      	cmp	r1, #0
 800c68c:	461d      	mov	r5, r3
 800c68e:	b096      	sub	sp, #88	; 0x58
 800c690:	da07      	bge.n	800c6a2 <__swhatbuf_r+0x22>
 800c692:	2300      	movs	r3, #0
 800c694:	602b      	str	r3, [r5, #0]
 800c696:	89b3      	ldrh	r3, [r6, #12]
 800c698:	061a      	lsls	r2, r3, #24
 800c69a:	d410      	bmi.n	800c6be <__swhatbuf_r+0x3e>
 800c69c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c6a0:	e00e      	b.n	800c6c0 <__swhatbuf_r+0x40>
 800c6a2:	466a      	mov	r2, sp
 800c6a4:	f000 f908 	bl	800c8b8 <_fstat_r>
 800c6a8:	2800      	cmp	r0, #0
 800c6aa:	dbf2      	blt.n	800c692 <__swhatbuf_r+0x12>
 800c6ac:	9a01      	ldr	r2, [sp, #4]
 800c6ae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800c6b2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800c6b6:	425a      	negs	r2, r3
 800c6b8:	415a      	adcs	r2, r3
 800c6ba:	602a      	str	r2, [r5, #0]
 800c6bc:	e7ee      	b.n	800c69c <__swhatbuf_r+0x1c>
 800c6be:	2340      	movs	r3, #64	; 0x40
 800c6c0:	2000      	movs	r0, #0
 800c6c2:	6023      	str	r3, [r4, #0]
 800c6c4:	b016      	add	sp, #88	; 0x58
 800c6c6:	bd70      	pop	{r4, r5, r6, pc}

0800c6c8 <__smakebuf_r>:
 800c6c8:	898b      	ldrh	r3, [r1, #12]
 800c6ca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c6cc:	079d      	lsls	r5, r3, #30
 800c6ce:	4606      	mov	r6, r0
 800c6d0:	460c      	mov	r4, r1
 800c6d2:	d507      	bpl.n	800c6e4 <__smakebuf_r+0x1c>
 800c6d4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c6d8:	6023      	str	r3, [r4, #0]
 800c6da:	6123      	str	r3, [r4, #16]
 800c6dc:	2301      	movs	r3, #1
 800c6de:	6163      	str	r3, [r4, #20]
 800c6e0:	b002      	add	sp, #8
 800c6e2:	bd70      	pop	{r4, r5, r6, pc}
 800c6e4:	466a      	mov	r2, sp
 800c6e6:	ab01      	add	r3, sp, #4
 800c6e8:	f7ff ffca 	bl	800c680 <__swhatbuf_r>
 800c6ec:	9900      	ldr	r1, [sp, #0]
 800c6ee:	4605      	mov	r5, r0
 800c6f0:	4630      	mov	r0, r6
 800c6f2:	f7ff f917 	bl	800b924 <_malloc_r>
 800c6f6:	b948      	cbnz	r0, 800c70c <__smakebuf_r+0x44>
 800c6f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c6fc:	059a      	lsls	r2, r3, #22
 800c6fe:	d4ef      	bmi.n	800c6e0 <__smakebuf_r+0x18>
 800c700:	f023 0303 	bic.w	r3, r3, #3
 800c704:	f043 0302 	orr.w	r3, r3, #2
 800c708:	81a3      	strh	r3, [r4, #12]
 800c70a:	e7e3      	b.n	800c6d4 <__smakebuf_r+0xc>
 800c70c:	4b0d      	ldr	r3, [pc, #52]	; (800c744 <__smakebuf_r+0x7c>)
 800c70e:	62b3      	str	r3, [r6, #40]	; 0x28
 800c710:	89a3      	ldrh	r3, [r4, #12]
 800c712:	6020      	str	r0, [r4, #0]
 800c714:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c718:	81a3      	strh	r3, [r4, #12]
 800c71a:	9b00      	ldr	r3, [sp, #0]
 800c71c:	6120      	str	r0, [r4, #16]
 800c71e:	6163      	str	r3, [r4, #20]
 800c720:	9b01      	ldr	r3, [sp, #4]
 800c722:	b15b      	cbz	r3, 800c73c <__smakebuf_r+0x74>
 800c724:	4630      	mov	r0, r6
 800c726:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c72a:	f000 f8d7 	bl	800c8dc <_isatty_r>
 800c72e:	b128      	cbz	r0, 800c73c <__smakebuf_r+0x74>
 800c730:	89a3      	ldrh	r3, [r4, #12]
 800c732:	f023 0303 	bic.w	r3, r3, #3
 800c736:	f043 0301 	orr.w	r3, r3, #1
 800c73a:	81a3      	strh	r3, [r4, #12]
 800c73c:	89a0      	ldrh	r0, [r4, #12]
 800c73e:	4305      	orrs	r5, r0
 800c740:	81a5      	strh	r5, [r4, #12]
 800c742:	e7cd      	b.n	800c6e0 <__smakebuf_r+0x18>
 800c744:	0800b77d 	.word	0x0800b77d

0800c748 <memchr>:
 800c748:	4603      	mov	r3, r0
 800c74a:	b510      	push	{r4, lr}
 800c74c:	b2c9      	uxtb	r1, r1
 800c74e:	4402      	add	r2, r0
 800c750:	4293      	cmp	r3, r2
 800c752:	4618      	mov	r0, r3
 800c754:	d101      	bne.n	800c75a <memchr+0x12>
 800c756:	2000      	movs	r0, #0
 800c758:	e003      	b.n	800c762 <memchr+0x1a>
 800c75a:	7804      	ldrb	r4, [r0, #0]
 800c75c:	3301      	adds	r3, #1
 800c75e:	428c      	cmp	r4, r1
 800c760:	d1f6      	bne.n	800c750 <memchr+0x8>
 800c762:	bd10      	pop	{r4, pc}

0800c764 <memmove>:
 800c764:	4288      	cmp	r0, r1
 800c766:	b510      	push	{r4, lr}
 800c768:	eb01 0402 	add.w	r4, r1, r2
 800c76c:	d902      	bls.n	800c774 <memmove+0x10>
 800c76e:	4284      	cmp	r4, r0
 800c770:	4623      	mov	r3, r4
 800c772:	d807      	bhi.n	800c784 <memmove+0x20>
 800c774:	1e43      	subs	r3, r0, #1
 800c776:	42a1      	cmp	r1, r4
 800c778:	d008      	beq.n	800c78c <memmove+0x28>
 800c77a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c77e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c782:	e7f8      	b.n	800c776 <memmove+0x12>
 800c784:	4601      	mov	r1, r0
 800c786:	4402      	add	r2, r0
 800c788:	428a      	cmp	r2, r1
 800c78a:	d100      	bne.n	800c78e <memmove+0x2a>
 800c78c:	bd10      	pop	{r4, pc}
 800c78e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c792:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c796:	e7f7      	b.n	800c788 <memmove+0x24>

0800c798 <__malloc_lock>:
 800c798:	4801      	ldr	r0, [pc, #4]	; (800c7a0 <__malloc_lock+0x8>)
 800c79a:	f7ff b8c1 	b.w	800b920 <__retarget_lock_acquire_recursive>
 800c79e:	bf00      	nop
 800c7a0:	200015a4 	.word	0x200015a4

0800c7a4 <__malloc_unlock>:
 800c7a4:	4801      	ldr	r0, [pc, #4]	; (800c7ac <__malloc_unlock+0x8>)
 800c7a6:	f7ff b8bc 	b.w	800b922 <__retarget_lock_release_recursive>
 800c7aa:	bf00      	nop
 800c7ac:	200015a4 	.word	0x200015a4

0800c7b0 <_free_r>:
 800c7b0:	b538      	push	{r3, r4, r5, lr}
 800c7b2:	4605      	mov	r5, r0
 800c7b4:	2900      	cmp	r1, #0
 800c7b6:	d043      	beq.n	800c840 <_free_r+0x90>
 800c7b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c7bc:	1f0c      	subs	r4, r1, #4
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	bfb8      	it	lt
 800c7c2:	18e4      	addlt	r4, r4, r3
 800c7c4:	f7ff ffe8 	bl	800c798 <__malloc_lock>
 800c7c8:	4a1e      	ldr	r2, [pc, #120]	; (800c844 <_free_r+0x94>)
 800c7ca:	6813      	ldr	r3, [r2, #0]
 800c7cc:	4610      	mov	r0, r2
 800c7ce:	b933      	cbnz	r3, 800c7de <_free_r+0x2e>
 800c7d0:	6063      	str	r3, [r4, #4]
 800c7d2:	6014      	str	r4, [r2, #0]
 800c7d4:	4628      	mov	r0, r5
 800c7d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c7da:	f7ff bfe3 	b.w	800c7a4 <__malloc_unlock>
 800c7de:	42a3      	cmp	r3, r4
 800c7e0:	d90a      	bls.n	800c7f8 <_free_r+0x48>
 800c7e2:	6821      	ldr	r1, [r4, #0]
 800c7e4:	1862      	adds	r2, r4, r1
 800c7e6:	4293      	cmp	r3, r2
 800c7e8:	bf01      	itttt	eq
 800c7ea:	681a      	ldreq	r2, [r3, #0]
 800c7ec:	685b      	ldreq	r3, [r3, #4]
 800c7ee:	1852      	addeq	r2, r2, r1
 800c7f0:	6022      	streq	r2, [r4, #0]
 800c7f2:	6063      	str	r3, [r4, #4]
 800c7f4:	6004      	str	r4, [r0, #0]
 800c7f6:	e7ed      	b.n	800c7d4 <_free_r+0x24>
 800c7f8:	461a      	mov	r2, r3
 800c7fa:	685b      	ldr	r3, [r3, #4]
 800c7fc:	b10b      	cbz	r3, 800c802 <_free_r+0x52>
 800c7fe:	42a3      	cmp	r3, r4
 800c800:	d9fa      	bls.n	800c7f8 <_free_r+0x48>
 800c802:	6811      	ldr	r1, [r2, #0]
 800c804:	1850      	adds	r0, r2, r1
 800c806:	42a0      	cmp	r0, r4
 800c808:	d10b      	bne.n	800c822 <_free_r+0x72>
 800c80a:	6820      	ldr	r0, [r4, #0]
 800c80c:	4401      	add	r1, r0
 800c80e:	1850      	adds	r0, r2, r1
 800c810:	4283      	cmp	r3, r0
 800c812:	6011      	str	r1, [r2, #0]
 800c814:	d1de      	bne.n	800c7d4 <_free_r+0x24>
 800c816:	6818      	ldr	r0, [r3, #0]
 800c818:	685b      	ldr	r3, [r3, #4]
 800c81a:	4401      	add	r1, r0
 800c81c:	6011      	str	r1, [r2, #0]
 800c81e:	6053      	str	r3, [r2, #4]
 800c820:	e7d8      	b.n	800c7d4 <_free_r+0x24>
 800c822:	d902      	bls.n	800c82a <_free_r+0x7a>
 800c824:	230c      	movs	r3, #12
 800c826:	602b      	str	r3, [r5, #0]
 800c828:	e7d4      	b.n	800c7d4 <_free_r+0x24>
 800c82a:	6820      	ldr	r0, [r4, #0]
 800c82c:	1821      	adds	r1, r4, r0
 800c82e:	428b      	cmp	r3, r1
 800c830:	bf01      	itttt	eq
 800c832:	6819      	ldreq	r1, [r3, #0]
 800c834:	685b      	ldreq	r3, [r3, #4]
 800c836:	1809      	addeq	r1, r1, r0
 800c838:	6021      	streq	r1, [r4, #0]
 800c83a:	6063      	str	r3, [r4, #4]
 800c83c:	6054      	str	r4, [r2, #4]
 800c83e:	e7c9      	b.n	800c7d4 <_free_r+0x24>
 800c840:	bd38      	pop	{r3, r4, r5, pc}
 800c842:	bf00      	nop
 800c844:	200004a4 	.word	0x200004a4

0800c848 <_realloc_r>:
 800c848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c84a:	4607      	mov	r7, r0
 800c84c:	4614      	mov	r4, r2
 800c84e:	460e      	mov	r6, r1
 800c850:	b921      	cbnz	r1, 800c85c <_realloc_r+0x14>
 800c852:	4611      	mov	r1, r2
 800c854:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c858:	f7ff b864 	b.w	800b924 <_malloc_r>
 800c85c:	b922      	cbnz	r2, 800c868 <_realloc_r+0x20>
 800c85e:	f7ff ffa7 	bl	800c7b0 <_free_r>
 800c862:	4625      	mov	r5, r4
 800c864:	4628      	mov	r0, r5
 800c866:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c868:	f000 f848 	bl	800c8fc <_malloc_usable_size_r>
 800c86c:	42a0      	cmp	r0, r4
 800c86e:	d20f      	bcs.n	800c890 <_realloc_r+0x48>
 800c870:	4621      	mov	r1, r4
 800c872:	4638      	mov	r0, r7
 800c874:	f7ff f856 	bl	800b924 <_malloc_r>
 800c878:	4605      	mov	r5, r0
 800c87a:	2800      	cmp	r0, #0
 800c87c:	d0f2      	beq.n	800c864 <_realloc_r+0x1c>
 800c87e:	4631      	mov	r1, r6
 800c880:	4622      	mov	r2, r4
 800c882:	f7fe ff09 	bl	800b698 <memcpy>
 800c886:	4631      	mov	r1, r6
 800c888:	4638      	mov	r0, r7
 800c88a:	f7ff ff91 	bl	800c7b0 <_free_r>
 800c88e:	e7e9      	b.n	800c864 <_realloc_r+0x1c>
 800c890:	4635      	mov	r5, r6
 800c892:	e7e7      	b.n	800c864 <_realloc_r+0x1c>

0800c894 <_read_r>:
 800c894:	b538      	push	{r3, r4, r5, lr}
 800c896:	4604      	mov	r4, r0
 800c898:	4608      	mov	r0, r1
 800c89a:	4611      	mov	r1, r2
 800c89c:	2200      	movs	r2, #0
 800c89e:	4d05      	ldr	r5, [pc, #20]	; (800c8b4 <_read_r+0x20>)
 800c8a0:	602a      	str	r2, [r5, #0]
 800c8a2:	461a      	mov	r2, r3
 800c8a4:	f7f6 fa60 	bl	8002d68 <_read>
 800c8a8:	1c43      	adds	r3, r0, #1
 800c8aa:	d102      	bne.n	800c8b2 <_read_r+0x1e>
 800c8ac:	682b      	ldr	r3, [r5, #0]
 800c8ae:	b103      	cbz	r3, 800c8b2 <_read_r+0x1e>
 800c8b0:	6023      	str	r3, [r4, #0]
 800c8b2:	bd38      	pop	{r3, r4, r5, pc}
 800c8b4:	200015ac 	.word	0x200015ac

0800c8b8 <_fstat_r>:
 800c8b8:	b538      	push	{r3, r4, r5, lr}
 800c8ba:	2300      	movs	r3, #0
 800c8bc:	4d06      	ldr	r5, [pc, #24]	; (800c8d8 <_fstat_r+0x20>)
 800c8be:	4604      	mov	r4, r0
 800c8c0:	4608      	mov	r0, r1
 800c8c2:	4611      	mov	r1, r2
 800c8c4:	602b      	str	r3, [r5, #0]
 800c8c6:	f7f6 fa77 	bl	8002db8 <_fstat>
 800c8ca:	1c43      	adds	r3, r0, #1
 800c8cc:	d102      	bne.n	800c8d4 <_fstat_r+0x1c>
 800c8ce:	682b      	ldr	r3, [r5, #0]
 800c8d0:	b103      	cbz	r3, 800c8d4 <_fstat_r+0x1c>
 800c8d2:	6023      	str	r3, [r4, #0]
 800c8d4:	bd38      	pop	{r3, r4, r5, pc}
 800c8d6:	bf00      	nop
 800c8d8:	200015ac 	.word	0x200015ac

0800c8dc <_isatty_r>:
 800c8dc:	b538      	push	{r3, r4, r5, lr}
 800c8de:	2300      	movs	r3, #0
 800c8e0:	4d05      	ldr	r5, [pc, #20]	; (800c8f8 <_isatty_r+0x1c>)
 800c8e2:	4604      	mov	r4, r0
 800c8e4:	4608      	mov	r0, r1
 800c8e6:	602b      	str	r3, [r5, #0]
 800c8e8:	f7f6 fa75 	bl	8002dd6 <_isatty>
 800c8ec:	1c43      	adds	r3, r0, #1
 800c8ee:	d102      	bne.n	800c8f6 <_isatty_r+0x1a>
 800c8f0:	682b      	ldr	r3, [r5, #0]
 800c8f2:	b103      	cbz	r3, 800c8f6 <_isatty_r+0x1a>
 800c8f4:	6023      	str	r3, [r4, #0]
 800c8f6:	bd38      	pop	{r3, r4, r5, pc}
 800c8f8:	200015ac 	.word	0x200015ac

0800c8fc <_malloc_usable_size_r>:
 800c8fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c900:	1f18      	subs	r0, r3, #4
 800c902:	2b00      	cmp	r3, #0
 800c904:	bfbc      	itt	lt
 800c906:	580b      	ldrlt	r3, [r1, r0]
 800c908:	18c0      	addlt	r0, r0, r3
 800c90a:	4770      	bx	lr
 800c90c:	0000      	movs	r0, r0
	...

0800c910 <floor>:
 800c910:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c914:	f3c1 580a 	ubfx	r8, r1, #20, #11
 800c918:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 800c91c:	2e13      	cmp	r6, #19
 800c91e:	4602      	mov	r2, r0
 800c920:	460b      	mov	r3, r1
 800c922:	4607      	mov	r7, r0
 800c924:	460c      	mov	r4, r1
 800c926:	4605      	mov	r5, r0
 800c928:	dc34      	bgt.n	800c994 <floor+0x84>
 800c92a:	2e00      	cmp	r6, #0
 800c92c:	da15      	bge.n	800c95a <floor+0x4a>
 800c92e:	a334      	add	r3, pc, #208	; (adr r3, 800ca00 <floor+0xf0>)
 800c930:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c934:	f7f3 fc1a 	bl	800016c <__adddf3>
 800c938:	2200      	movs	r2, #0
 800c93a:	2300      	movs	r3, #0
 800c93c:	f7f3 fe4a 	bl	80005d4 <__aeabi_dcmpgt>
 800c940:	b140      	cbz	r0, 800c954 <floor+0x44>
 800c942:	2c00      	cmp	r4, #0
 800c944:	da59      	bge.n	800c9fa <floor+0xea>
 800c946:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800c94a:	ea57 0503 	orrs.w	r5, r7, r3
 800c94e:	d001      	beq.n	800c954 <floor+0x44>
 800c950:	2500      	movs	r5, #0
 800c952:	4c2d      	ldr	r4, [pc, #180]	; (800ca08 <floor+0xf8>)
 800c954:	4623      	mov	r3, r4
 800c956:	462f      	mov	r7, r5
 800c958:	e025      	b.n	800c9a6 <floor+0x96>
 800c95a:	4a2c      	ldr	r2, [pc, #176]	; (800ca0c <floor+0xfc>)
 800c95c:	fa42 f806 	asr.w	r8, r2, r6
 800c960:	ea01 0208 	and.w	r2, r1, r8
 800c964:	4302      	orrs	r2, r0
 800c966:	d01e      	beq.n	800c9a6 <floor+0x96>
 800c968:	a325      	add	r3, pc, #148	; (adr r3, 800ca00 <floor+0xf0>)
 800c96a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c96e:	f7f3 fbfd 	bl	800016c <__adddf3>
 800c972:	2200      	movs	r2, #0
 800c974:	2300      	movs	r3, #0
 800c976:	f7f3 fe2d 	bl	80005d4 <__aeabi_dcmpgt>
 800c97a:	2800      	cmp	r0, #0
 800c97c:	d0ea      	beq.n	800c954 <floor+0x44>
 800c97e:	2c00      	cmp	r4, #0
 800c980:	bfbe      	ittt	lt
 800c982:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800c986:	fa43 f606 	asrlt.w	r6, r3, r6
 800c98a:	19a4      	addlt	r4, r4, r6
 800c98c:	2500      	movs	r5, #0
 800c98e:	ea24 0408 	bic.w	r4, r4, r8
 800c992:	e7df      	b.n	800c954 <floor+0x44>
 800c994:	2e33      	cmp	r6, #51	; 0x33
 800c996:	dd0a      	ble.n	800c9ae <floor+0x9e>
 800c998:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800c99c:	d103      	bne.n	800c9a6 <floor+0x96>
 800c99e:	f7f3 fbe5 	bl	800016c <__adddf3>
 800c9a2:	4607      	mov	r7, r0
 800c9a4:	460b      	mov	r3, r1
 800c9a6:	4638      	mov	r0, r7
 800c9a8:	4619      	mov	r1, r3
 800c9aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9ae:	f04f 32ff 	mov.w	r2, #4294967295
 800c9b2:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 800c9b6:	fa22 f808 	lsr.w	r8, r2, r8
 800c9ba:	ea18 0f00 	tst.w	r8, r0
 800c9be:	d0f2      	beq.n	800c9a6 <floor+0x96>
 800c9c0:	a30f      	add	r3, pc, #60	; (adr r3, 800ca00 <floor+0xf0>)
 800c9c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c6:	f7f3 fbd1 	bl	800016c <__adddf3>
 800c9ca:	2200      	movs	r2, #0
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	f7f3 fe01 	bl	80005d4 <__aeabi_dcmpgt>
 800c9d2:	2800      	cmp	r0, #0
 800c9d4:	d0be      	beq.n	800c954 <floor+0x44>
 800c9d6:	2c00      	cmp	r4, #0
 800c9d8:	da02      	bge.n	800c9e0 <floor+0xd0>
 800c9da:	2e14      	cmp	r6, #20
 800c9dc:	d103      	bne.n	800c9e6 <floor+0xd6>
 800c9de:	3401      	adds	r4, #1
 800c9e0:	ea25 0508 	bic.w	r5, r5, r8
 800c9e4:	e7b6      	b.n	800c954 <floor+0x44>
 800c9e6:	2301      	movs	r3, #1
 800c9e8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800c9ec:	fa03 f606 	lsl.w	r6, r3, r6
 800c9f0:	4435      	add	r5, r6
 800c9f2:	42bd      	cmp	r5, r7
 800c9f4:	bf38      	it	cc
 800c9f6:	18e4      	addcc	r4, r4, r3
 800c9f8:	e7f2      	b.n	800c9e0 <floor+0xd0>
 800c9fa:	2500      	movs	r5, #0
 800c9fc:	462c      	mov	r4, r5
 800c9fe:	e7a9      	b.n	800c954 <floor+0x44>
 800ca00:	8800759c 	.word	0x8800759c
 800ca04:	7e37e43c 	.word	0x7e37e43c
 800ca08:	bff00000 	.word	0xbff00000
 800ca0c:	000fffff 	.word	0x000fffff

0800ca10 <_init>:
 800ca10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca12:	bf00      	nop
 800ca14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca16:	bc08      	pop	{r3}
 800ca18:	469e      	mov	lr, r3
 800ca1a:	4770      	bx	lr

0800ca1c <_fini>:
 800ca1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca1e:	bf00      	nop
 800ca20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ca22:	bc08      	pop	{r3}
 800ca24:	469e      	mov	lr, r3
 800ca26:	4770      	bx	lr
