//! Legacy AH/CH/DH/BH register replay classification.

use super::X86InstructionBytes;
use crate::smir::ir::flags::FlagUpdate;
use crate::smir::ir::ops::{OpKind, SmirOp};
use crate::smir::ir::types::{ArchReg, Condition, OpWidth, SrcOperand, VReg, X86Reg};

/// Legacy Group 2 operation selected by a byte-validated AH/CH/DH/BH register
/// encoding, including the `/6` SAL alias implemented by the direct decoder.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub(crate) enum X86LegacyHighByteGroup2Kind {
    Rol,
    Ror,
    Rcl,
    Rcr,
    Shl,
    Sal,
    Shr,
    Sar,
}

/// Replay metadata for one documented register-only legacy Group 2 operation.
/// `raw_count == None` denotes the CL-count form; otherwise it is the complete
/// encoded count before the architectural 5-bit mask is applied.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub(crate) struct X86LegacyHighByteGroup2Replay {
    pub(crate) kind: X86LegacyHighByteGroup2Kind,
    /// Architectural parent GPR index: RAX=0, RCX=1, RDX=2, RBX=3.
    pub(crate) parent: u8,
    pub(crate) raw_count: Option<u8>,
    /// Prefix-free encoding used for native replay. Every admitted legacy
    /// prefix is semantically inert for a register-only byte Group 2 form.
    pub(crate) canonical_instruction: X86InstructionBytes,
}

/// Replay metadata for one register-only byte Group 3 `TEST` using AH, CH,
/// DH, or BH. Intel SDM Vol. 3B, Section 24.15 defines `/1` as behaviorally
/// identical to `/0`; native replay always uses the documented `/0` image so
/// the result does not depend on how the host treats a reserved encoding.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub(crate) struct X86LegacyHighByteGroup3TestReplay {
    /// Architectural source-parent GPR index: RAX=0, RCX=1, RDX=2, RBX=3.
    pub(crate) parent: u8,
    pub(crate) immediate: u8,
    pub(crate) canonical_instruction: X86InstructionBytes,
}

/// Signedness selected by a byte-validated legacy Group 3 multiply encoding.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub(crate) enum X86LegacyHighByteMultiplyKind {
    Unsigned,
    Signed,
}

/// Replay metadata for one register-only `MUL`/`IMUL` whose source is
/// AH/CH/DH/BH.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub(crate) struct X86LegacyHighByteMultiplyReplay {
    pub(crate) kind: X86LegacyHighByteMultiplyKind,
    /// Architectural source-parent GPR index: RAX=0, RCX=1, RDX=2, RBX=3.
    pub(crate) parent: u8,
    /// Prefix-free encoding used for native replay. Every admitted legacy
    /// prefix is semantically inert for a register-only byte multiply.
    pub(crate) canonical_instruction: X86InstructionBytes,
}

/// Replay metadata for one `CRC32 r32,r/m8` whose source is AH/CH/DH/BH.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub(crate) struct X86LegacyHighByteCrc32Replay {
    /// Architectural 32-bit destination GPR index.
    pub(crate) destination: u8,
    /// Architectural source-parent GPR index: RAX=0, RCX=1, RDX=2, RBX=3.
    pub(crate) parent: u8,
    /// Equivalent instruction rewritten to use ESI as its accumulator. Guest
    /// ESP/EBP destinations use this form inside a state-backed wrapper so the
    /// native host stack and frame pointers are never exposed.
    pub(crate) state_backed_instruction: X86InstructionBytes,
}

/// Semantic identity of one register-only legacy `SETcc` whose destination is
/// AH, CH, DH, or BH. Intel specifies the ModR/M.reg field as unused and
/// ignored, so it is deliberately absent from the semantic metadata.
#[derive(Clone, Copy, Debug, PartialEq, Eq)]
pub(crate) struct X86LegacyHighByteSetccReplay {
    pub(crate) condition: Condition,
    /// Architectural destination-parent GPR index: RAX=0, RCX=1, RDX=2,
    /// RBX=3.
    pub(crate) parent: u8,
    /// Semantically equivalent prefix-free source image with the ignored
    /// ModR/M.reg field canonicalized to zero. Some translated x86-64 hosts
    /// raise #UD for architecturally valid redundant-prefix or nonzero-reg
    /// images.
    pub(crate) canonical_instruction: X86InstructionBytes,
}

fn legacy_prefix_len(bytes: &[u8]) -> Option<usize> {
    let mut prefix_groups = 0u8;
    let mut start = 0usize;
    while let Some(byte) = bytes.get(start) {
        let group = match byte {
            0xF2 | 0xF3 => 1,
            0x26 | 0x2E | 0x36 | 0x3E | 0x64 | 0x65 => 2,
            0x66 => 4,
            0x67 => 8,
            _ => break,
        };
        if prefix_groups & group != 0 {
            return None;
        }
        prefix_groups |= group;
        start += 1;
    }
    Some(start)
}

/// Validate the exact extract-plus-implicit-MUL/IMUL graph emitted for an
/// AH/CH/DH/BH source and return its virtual extract temporary. The caller
/// must additionally prove that the temporary has exactly this definition and
/// use across the complete block.
pub(crate) fn x86_legacy_high_byte_multiply_shape_temporary(
    ops: &[SmirOp],
    replay: X86LegacyHighByteMultiplyReplay,
) -> Option<VReg> {
    let [extract, multiply] = ops else {
        return None;
    };
    let temporary = match &extract.kind {
        OpKind::Shr {
            dst: temporary @ VReg::Virtual(_),
            src: VReg::Arch(ArchReg::X86(source)),
            amount: SrcOperand::Imm(8),
            width: OpWidth::W64,
            flags: FlagUpdate::None,
        } if extract.x86_hint.is_none() && source.gpr_index() == Some(replay.parent) => *temporary,
        _ => return None,
    };
    let shape_matches = match replay.kind {
        X86LegacyHighByteMultiplyKind::Unsigned => matches!(
            &multiply.kind,
            OpKind::MulU {
                dst_lo: VReg::Arch(ArchReg::X86(X86Reg::Rax)),
                dst_hi: None,
                src1: VReg::Arch(ArchReg::X86(X86Reg::Rax)),
                src2: SrcOperand::Reg(source),
                width: OpWidth::W8,
                flags: FlagUpdate::All,
            } if *source == temporary
        ),
        X86LegacyHighByteMultiplyKind::Signed => matches!(
            &multiply.kind,
            OpKind::MulS {
                dst_lo: VReg::Arch(ArchReg::X86(X86Reg::Rax)),
                dst_hi: None,
                src1: VReg::Arch(ArchReg::X86(X86Reg::Rax)),
                src2: SrcOperand::Reg(source),
                width: OpWidth::W8,
                flags: FlagUpdate::All,
            } if *source == temporary
        ),
    };
    (multiply.x86_hint.is_none() && shape_matches).then_some(temporary)
}

/// Validate the exact extract-plus-`TEST` graph emitted for `F6 /0` and its
/// compatibility `/1` alias with an AH/CH/DH/BH source. The caller must also
/// prove that the extract temporary has exactly one definition and one use in
/// the complete block before replacing the graph with canonical source replay.
pub(crate) fn x86_legacy_high_byte_group3_test_shape_temporary(
    ops: &[SmirOp],
    replay: X86LegacyHighByteGroup3TestReplay,
) -> Option<VReg> {
    let [extract, test] = ops else {
        return None;
    };
    if extract.x86_hint.is_some() || test.x86_hint.is_some() {
        return None;
    }
    let temporary = match &extract.kind {
        OpKind::Shr {
            dst: temporary @ VReg::Virtual(_),
            src: VReg::Arch(ArchReg::X86(source)),
            amount: SrcOperand::Imm(8),
            width: OpWidth::W64,
            flags: FlagUpdate::None,
        } if source.gpr_index() == Some(replay.parent) => *temporary,
        _ => return None,
    };
    matches!(
        &test.kind,
        OpKind::Test {
            src1,
            src2: SrcOperand::Imm(immediate),
            width: OpWidth::W8,
        } if *src1 == temporary && *immediate == i64::from(replay.immediate as i8)
    )
    .then_some(temporary)
}

/// Validate the exact extract-plus-CRC32C graph emitted for an AH/CH/DH/BH
/// source and return its virtual extract temporary. The caller must
/// additionally prove that the temporary has exactly this definition and use
/// across the complete block.
pub(crate) fn x86_legacy_high_byte_crc32_shape_temporary(
    ops: &[SmirOp],
    replay: X86LegacyHighByteCrc32Replay,
) -> Option<VReg> {
    let [extract, crc32] = ops else {
        return None;
    };
    let temporary = match &extract.kind {
        OpKind::Shr {
            dst: temporary @ VReg::Virtual(_),
            src: VReg::Arch(ArchReg::X86(source)),
            amount: SrcOperand::Imm(8),
            width: OpWidth::W64,
            flags: FlagUpdate::None,
        } if extract.x86_hint.is_none() && source.gpr_index() == Some(replay.parent) => *temporary,
        _ => return None,
    };
    let shape_matches = matches!(
        &crc32.kind,
        OpKind::Crc32C {
            dst: VReg::Arch(ArchReg::X86(destination)),
            crc: VReg::Arch(ArchReg::X86(accumulator)),
            data,
            data_width: OpWidth::W8,
        } if destination.gpr_index() == Some(replay.destination)
            && accumulator.gpr_index() == Some(replay.destination)
            && *data == temporary
    );
    (crc32.x86_hint.is_none() && shape_matches).then_some(temporary)
}

/// Validate the exact SETcc-plus-high-byte-merge graph emitted for an
/// AH/CH/DH/BH destination. The returned virtuals must each have one
/// definition and one use across the complete block before exact source replay
/// is safe.
pub(crate) fn x86_legacy_high_byte_setcc_shape_virtual_requirements(
    ops: &[SmirOp],
    replay: X86LegacyHighByteSetccReplay,
) -> Option<[(VReg, usize); 4]> {
    let [setcc, mask_byte, shift_byte, preserve_parent, merge] = ops else {
        return None;
    };
    if ops.iter().any(|op| op.x86_hint.is_some()) {
        return None;
    }

    let condition_value = match &setcc.kind {
        OpKind::SetCC {
            dst: temporary @ VReg::Virtual(_),
            cond,
            width: OpWidth::W8,
        } if *cond == replay.condition => *temporary,
        _ => return None,
    };
    let byte = match &mask_byte.kind {
        OpKind::And {
            dst: temporary @ VReg::Virtual(_),
            src1,
            src2: SrcOperand::Imm(0xFF),
            width: OpWidth::W64,
            flags: FlagUpdate::None,
        } if *src1 == condition_value => *temporary,
        _ => return None,
    };
    let shifted = match &shift_byte.kind {
        OpKind::Shl {
            dst: temporary @ VReg::Virtual(_),
            src,
            amount: SrcOperand::Imm(8),
            width: OpWidth::W64,
            flags: FlagUpdate::None,
        } if *src == byte => *temporary,
        _ => return None,
    };
    let preserved = match &preserve_parent.kind {
        OpKind::And {
            dst: temporary @ VReg::Virtual(_),
            src1: VReg::Arch(ArchReg::X86(parent)),
            src2: SrcOperand::Imm(mask),
            width: OpWidth::W64,
            flags: FlagUpdate::None,
        } if parent.gpr_index() == Some(replay.parent) && *mask == !0xFF00u64 as i64 => *temporary,
        _ => return None,
    };
    let shape_matches = matches!(
        &merge.kind,
        OpKind::Or {
            dst: VReg::Arch(ArchReg::X86(destination)),
            src1,
            src2: SrcOperand::Reg(source),
            width: OpWidth::W64,
            flags: FlagUpdate::None,
        } if destination.gpr_index() == Some(replay.parent)
            && *src1 == preserved
            && *source == shifted
    );
    shape_matches.then_some([
        (condition_value, 1),
        (byte, 1),
        (shifted, 1),
        (preserved, 1),
    ])
}

fn setcc_condition(opcode: u8) -> Option<Condition> {
    Some(match opcode {
        0x90 => Condition::Overflow,
        0x91 => Condition::NoOverflow,
        0x92 => Condition::Ult,
        0x93 => Condition::Uge,
        0x94 => Condition::Eq,
        0x95 => Condition::Ne,
        0x96 => Condition::Ule,
        0x97 => Condition::Ugt,
        0x98 => Condition::Negative,
        0x99 => Condition::Positive,
        0x9A => Condition::Parity,
        0x9B => Condition::NoParity,
        0x9C => Condition::Slt,
        0x9D => Condition::Sge,
        0x9E => Condition::Sle,
        0x9F => Condition::Sgt,
        _ => return None,
    })
}

impl X86InstructionBytes {
    /// Validate one baseline scalar instruction whose register-only byte
    /// encoding names AH, CH, DH, or BH.
    ///
    /// Native replay is required because the semantic lifter represents a
    /// high-byte operand as an extract/merge graph with virtual registers. The
    /// x86 identity-map JIT has no unoccupied GPR in which to materialize that
    /// graph, while replaying the exact source instruction preserves aliasing
    /// between each high byte and its full-width parent.
    ///
    /// The admitted set contains MOV (including the B4-B7 immediate forms),
    /// binary ALU, TEST, XCHG, Group 1 immediate, NOT, NEG, INC, DEC, SETcc,
    /// CMPXCHG, XADD, implicit MUL/IMUL, CRC32 r32,r/m8, Group 3 `/0` TEST and
    /// its `/1` compatibility alias, and Group 2 rotate/shift register forms
    /// including `/6` SAL. LOCK, REX, memory, and divide forms fail closed.
    /// Group 2 replay uses a deterministic status wrapper because RAX
    /// preserves architecturally undefined AF/OF while the host instruction
    /// may change them. At most one legacy prefix from each prefix group is
    /// accepted; none changes an 8-bit register operand.
    pub fn is_legacy_high_byte_register_replay(&self) -> bool {
        if self.legacy_high_byte_group3_test_replay().is_some()
            || self.legacy_high_byte_group2_replay().is_some()
            || self.legacy_high_byte_multiply_replay().is_some()
            || self.legacy_high_byte_crc32_replay().is_some()
            || self.legacy_high_byte_setcc_replay().is_some()
        {
            return true;
        }
        let bytes = self.as_slice();
        let Some(start) = legacy_prefix_len(bytes) else {
            return false;
        };

        let register_fields =
            |modrm: u8| (modrm >> 6 == 3).then_some(((modrm >> 3) & 7, modrm & 7));
        let is_high = |register: u8| register >= 4;

        match &bytes[start..] {
            [opcode, modrm]
                if matches!(
                    opcode,
                    0x00 | 0x02
                        | 0x08
                        | 0x0A
                        | 0x10
                        | 0x12
                        | 0x18
                        | 0x1A
                        | 0x20
                        | 0x22
                        | 0x28
                        | 0x2A
                        | 0x30
                        | 0x32
                        | 0x38
                        | 0x3A
                        | 0x84
                        | 0x86
                        | 0x88
                        | 0x8A
                ) =>
            {
                register_fields(*modrm).is_some_and(|(reg, rm)| is_high(reg) || is_high(rm))
            }
            [0xFE, modrm] => {
                register_fields(*modrm).is_some_and(|(extension, rm)| extension <= 1 && is_high(rm))
            }
            [0x80, modrm, _] => register_fields(*modrm).is_some_and(|(_, rm)| is_high(rm)),
            [0xB4..=0xB7, _] => true,
            [0xC6, modrm, _] => {
                register_fields(*modrm).is_some_and(|(extension, rm)| extension == 0 && is_high(rm))
            }
            [0xF6, modrm] => register_fields(*modrm)
                .is_some_and(|(extension, rm)| matches!(extension, 2 | 3) && is_high(rm)),
            [0x0F, opcode @ (0xB0 | 0xC0), modrm] => {
                let _ = opcode;
                register_fields(*modrm).is_some_and(|(reg, rm)| is_high(reg) || is_high(rm))
            }
            _ => false,
        }
    }

    /// Decode register-only byte Group 3 `TEST` using AH/CH/DH/BH. Both the
    /// documented `/0` form and Intel's compatibility `/1` alias are returned
    /// as the same prefix-free `/0` instruction for portable native replay.
    pub(crate) fn legacy_high_byte_group3_test_replay(
        &self,
    ) -> Option<X86LegacyHighByteGroup3TestReplay> {
        let bytes = self.as_slice();
        let start = legacy_prefix_len(bytes)?;
        let [0xF6, modrm, immediate] = &bytes[start..] else {
            return None;
        };
        let extension = (modrm >> 3) & 7;
        if modrm >> 6 != 3 || modrm & 7 < 4 || !matches!(extension, 0 | 1) {
            return None;
        }
        let canonical_modrm = 0xC0 | (modrm & 7);
        Some(X86LegacyHighByteGroup3TestReplay {
            parent: (modrm & 7) - 4,
            immediate: *immediate,
            canonical_instruction: X86InstructionBytes::new(&[0xF6, canonical_modrm, *immediate])?,
        })
    }

    /// Decode one register-only legacy `SETcc` whose destination is AH, CH,
    /// DH, or BH. The ModR/M.reg bits are intentionally not constrained: Intel
    /// defines them as unused and ignored for all 16 condition opcodes.
    pub(crate) fn legacy_high_byte_setcc_replay(&self) -> Option<X86LegacyHighByteSetccReplay> {
        let bytes = self.as_slice();
        let start = legacy_prefix_len(bytes)?;
        let [0x0F, opcode, modrm] = &bytes[start..] else {
            return None;
        };
        if modrm >> 6 != 3 || modrm & 7 < 4 {
            return None;
        }
        Some(X86LegacyHighByteSetccReplay {
            condition: setcc_condition(*opcode)?,
            parent: (modrm & 7) - 4,
            canonical_instruction: X86InstructionBytes::new(&[0x0F, *opcode, 0xC0 | (modrm & 7)])?,
        })
    }

    /// Decode one byte-validated implicit unsigned or signed multiply (`F6 /4`
    /// or `F6 /5`) whose source is AH/CH/DH/BH.
    pub(crate) fn legacy_high_byte_multiply_replay(
        &self,
    ) -> Option<X86LegacyHighByteMultiplyReplay> {
        let bytes = self.as_slice();
        let start = legacy_prefix_len(bytes)?;
        let [0xF6, modrm] = &bytes[start..] else {
            return None;
        };
        if modrm >> 6 != 3 || modrm & 7 < 4 {
            return None;
        }
        let kind = match (modrm >> 3) & 7 {
            4 => X86LegacyHighByteMultiplyKind::Unsigned,
            5 => X86LegacyHighByteMultiplyKind::Signed,
            _ => return None,
        };
        Some(X86LegacyHighByteMultiplyReplay {
            kind,
            parent: (modrm & 7) - 4,
            canonical_instruction: X86InstructionBytes::new(&bytes[start..])?,
        })
    }

    /// Decode the canonical `F2 0F 38 F0 /r` register encoding of
    /// `CRC32 r32,r/m8` when the source is AH/CH/DH/BH. A REX prefix changes
    /// byte-register codes 4..7 to SPL/BPL/SIL/DIL, so no REX form is admitted.
    pub(crate) fn legacy_high_byte_crc32_replay(&self) -> Option<X86LegacyHighByteCrc32Replay> {
        let [0xF2, 0x0F, 0x38, 0xF0, modrm] = self.as_slice() else {
            return None;
        };
        if modrm >> 6 != 3 || modrm & 7 < 4 {
            return None;
        }
        let state_backed_modrm = 0xC0 | (6 << 3) | (modrm & 7);
        Some(X86LegacyHighByteCrc32Replay {
            destination: (modrm >> 3) & 7,
            parent: (modrm & 7) - 4,
            state_backed_instruction: X86InstructionBytes::new(&[
                0xF2,
                0x0F,
                0x38,
                0xF0,
                state_backed_modrm,
            ])?,
        })
    }

    /// Decode one register-only legacy Group 2 operation whose destination is
    /// AH, CH, DH, or BH. `/6` is replayed as canonical `/4` SHL while the
    /// lowering wrapper supplies its distinct deterministic undefined-AF policy.
    pub(crate) fn legacy_high_byte_group2_replay(&self) -> Option<X86LegacyHighByteGroup2Replay> {
        let bytes = self.as_slice();
        let start = legacy_prefix_len(bytes)?;
        let (modrm, raw_count) = match &bytes[start..] {
            [0xC0, modrm, immediate] => (*modrm, Some(*immediate)),
            [0xD0, modrm] => (*modrm, Some(1)),
            [0xD2, modrm] => (*modrm, None),
            _ => return None,
        };
        if modrm >> 6 != 3 || modrm & 7 < 4 {
            return None;
        }
        let kind = match (modrm >> 3) & 7 {
            0 => X86LegacyHighByteGroup2Kind::Rol,
            1 => X86LegacyHighByteGroup2Kind::Ror,
            2 => X86LegacyHighByteGroup2Kind::Rcl,
            3 => X86LegacyHighByteGroup2Kind::Rcr,
            4 => X86LegacyHighByteGroup2Kind::Shl,
            5 => X86LegacyHighByteGroup2Kind::Shr,
            6 => X86LegacyHighByteGroup2Kind::Sal,
            7 => X86LegacyHighByteGroup2Kind::Sar,
            _ => unreachable!(),
        };
        let suffix = &bytes[start..];
        let mut canonical = [0u8; 3];
        canonical[..suffix.len()].copy_from_slice(suffix);
        if kind == X86LegacyHighByteGroup2Kind::Sal {
            canonical[1] = (canonical[1] & !0x38) | (4 << 3);
        }
        Some(X86LegacyHighByteGroup2Replay {
            kind,
            parent: (modrm & 7) - 4,
            raw_count,
            canonical_instruction: X86InstructionBytes::new(&canonical[..suffix.len()])?,
        })
    }

    /// Return the ModR/M destination index for an admitted high-byte
    /// `CMPXCHG r8, r8`. The accumulator comparison uses AL regardless of
    /// whether the destination or source is the high-byte operand.
    pub fn legacy_high_byte_cmpxchg_destination_index(&self) -> Option<u8> {
        if !self.is_legacy_high_byte_register_replay() {
            return None;
        }
        let bytes = self.as_slice();
        let start = legacy_prefix_len(bytes)?;
        match &bytes[start..] {
            [0x0F, 0xB0, modrm] => Some(modrm & 7),
            _ => None,
        }
    }
}

#[cfg(test)]
mod tests {
    use super::*;

    #[test]
    fn classifier_exhaustively_accepts_supported_register_cells() {
        let mut accepted = 0usize;
        for prefix in [
            &[][..],
            &[0x66][..],
            &[0x67][..],
            &[0x64][..],
            &[0xF2][..],
            &[0x65, 0x66, 0x67, 0xF3][..],
        ] {
            for opcode in [
                0x00, 0x02, 0x08, 0x0A, 0x10, 0x12, 0x18, 0x1A, 0x20, 0x22, 0x28, 0x2A, 0x30, 0x32,
                0x38, 0x3A, 0x84, 0x86, 0x88, 0x8A,
            ] {
                for fields in 0u8..=0x3F {
                    let mut bytes = prefix.to_vec();
                    bytes.extend([opcode, 0xC0 | fields]);
                    let expected = fields & 7 >= 4 || (fields >> 3) & 7 >= 4;
                    assert_eq!(
                        X86InstructionBytes::new(&bytes)
                            .unwrap()
                            .is_legacy_high_byte_register_replay(),
                        expected,
                        "{bytes:02X?}"
                    );
                    accepted += usize::from(expected);
                }
            }

            for (opcode, valid_extensions, has_immediate) in
                [(0xFE, 0b0000_0011u8, false), (0x80, 0b1111_1111, true)]
            {
                for extension in 0u8..8 {
                    for rm in 0u8..8 {
                        let mut bytes = prefix.to_vec();
                        bytes.extend([opcode, 0xC0 | (extension << 3) | rm]);
                        if has_immediate {
                            bytes.push(0xA5);
                        }
                        let expected = valid_extensions & (1 << extension) != 0 && rm >= 4;
                        assert_eq!(
                            X86InstructionBytes::new(&bytes)
                                .unwrap()
                                .is_legacy_high_byte_register_replay(),
                            expected,
                            "{bytes:02X?}"
                        );
                        accepted += usize::from(expected);
                    }
                }
            }

            for opcode in 0xB0u8..=0xB7 {
                for immediate in u8::MIN..=u8::MAX {
                    let mut bytes = prefix.to_vec();
                    bytes.extend([opcode, immediate]);
                    let expected = opcode >= 0xB4;
                    assert_eq!(
                        X86InstructionBytes::new(&bytes)
                            .unwrap()
                            .is_legacy_high_byte_register_replay(),
                        expected,
                        "{bytes:02X?}"
                    );
                    accepted += usize::from(expected);
                }
            }

            for (opcode, valid_extensions, has_immediate) in [
                (0xC6, 0b0000_0001u8, true),
                (0xF6, 0b0000_0011u8, true),
                (0xF6, 0b0011_1100u8, false),
            ] {
                for extension in 0u8..8 {
                    for rm in 0u8..8 {
                        let mut bytes = prefix.to_vec();
                        bytes.extend([opcode, 0xC0 | (extension << 3) | rm]);
                        if has_immediate {
                            bytes.push(0xA5);
                        }
                        let expected = valid_extensions & (1 << extension) != 0 && rm >= 4;
                        assert_eq!(
                            X86InstructionBytes::new(&bytes)
                                .unwrap()
                                .is_legacy_high_byte_register_replay(),
                            expected,
                            "{bytes:02X?}"
                        );
                        accepted += usize::from(expected);
                    }
                }
            }

            for opcode in 0x90u8..=0x9F {
                for extension in 0u8..8 {
                    for rm in 0u8..8 {
                        let mut bytes = prefix.to_vec();
                        bytes.extend([0x0F, opcode, 0xC0 | (extension << 3) | rm]);
                        let expected = rm >= 4;
                        assert_eq!(
                            X86InstructionBytes::new(&bytes)
                                .unwrap()
                                .is_legacy_high_byte_register_replay(),
                            expected,
                            "{bytes:02X?}"
                        );
                        accepted += usize::from(expected);
                    }
                }
            }

            for opcode in [0xB0, 0xC0] {
                for fields in 0u8..=0x3F {
                    let mut bytes = prefix.to_vec();
                    bytes.extend([0x0F, opcode, 0xC0 | fields]);
                    let expected = fields & 7 >= 4 || (fields >> 3) & 7 >= 4;
                    let instruction = X86InstructionBytes::new(&bytes).unwrap();
                    assert_eq!(
                        instruction.is_legacy_high_byte_register_replay(),
                        expected,
                        "{bytes:02X?}"
                    );
                    assert_eq!(
                        instruction.legacy_high_byte_cmpxchg_destination_index(),
                        (opcode == 0xB0 && expected).then_some(fields & 7),
                        "{bytes:02X?}"
                    );
                    accepted += usize::from(expected);
                }
            }

            for opcode in [0xC0, 0xD0, 0xD2] {
                for extension in 0u8..8 {
                    for rm in 0u8..8 {
                        let mut bytes = prefix.to_vec();
                        bytes.extend([opcode, 0xC0 | (extension << 3) | rm]);
                        if opcode == 0xC0 {
                            bytes.push(0xA5);
                        }
                        let expected = rm >= 4;
                        let instruction = X86InstructionBytes::new(&bytes).unwrap();
                        assert_eq!(
                            instruction.is_legacy_high_byte_register_replay(),
                            expected,
                            "{bytes:02X?}"
                        );
                        assert_eq!(
                            instruction.legacy_high_byte_group2_replay().is_some(),
                            expected,
                            "{bytes:02X?}"
                        );
                        accepted += usize::from(expected);
                    }
                }
            }
        }
        assert_eq!(accepted, 16_536);
    }

    #[test]
    fn group3_test_classifier_exhausts_prefixes_extensions_high_bytes_and_immediates() {
        const PREFIXES: &[&[u8]] = &[&[], &[0x66], &[0xF2], &[0xF3], &[0x67], &[0x64], &[0x65]];

        let mut accepted = 0usize;
        for prefix in PREFIXES {
            for extension in 0u8..8 {
                for rm in 0u8..8 {
                    for immediate in u8::MIN..=u8::MAX {
                        let mut bytes = prefix.to_vec();
                        bytes.extend([0xF6, 0xC0 | (extension << 3) | rm, immediate]);
                        let instruction = X86InstructionBytes::new(&bytes).unwrap();
                        let expected = (matches!(extension, 0 | 1) && rm >= 4).then(|| {
                            X86LegacyHighByteGroup3TestReplay {
                                parent: rm - 4,
                                immediate,
                                canonical_instruction: X86InstructionBytes::new(&[
                                    0xF6,
                                    0xC0 | rm,
                                    immediate,
                                ])
                                .unwrap(),
                            }
                        });
                        assert_eq!(
                            instruction.legacy_high_byte_group3_test_replay(),
                            expected,
                            "{bytes:02X?}"
                        );
                        assert_eq!(
                            instruction.is_legacy_high_byte_register_replay(),
                            expected.is_some(),
                            "{bytes:02X?}"
                        );
                        accepted += usize::from(expected.is_some());
                    }
                }
            }
        }
        assert_eq!(accepted, 7 * 2 * 4 * 256);
    }

    #[test]
    fn setcc_classifier_exhausts_conditions_ignored_reg_bits_prefixes_and_high_bytes() {
        const PREFIXES: &[&[u8]] = &[&[], &[0x66], &[0xF2], &[0xF3], &[0x67], &[0x64], &[0x65]];
        const CONDITIONS: [Condition; 16] = [
            Condition::Overflow,
            Condition::NoOverflow,
            Condition::Ult,
            Condition::Uge,
            Condition::Eq,
            Condition::Ne,
            Condition::Ule,
            Condition::Ugt,
            Condition::Negative,
            Condition::Positive,
            Condition::Parity,
            Condition::NoParity,
            Condition::Slt,
            Condition::Sge,
            Condition::Sle,
            Condition::Sgt,
        ];

        let mut admitted = 0usize;
        for prefix in PREFIXES {
            for (condition_code, condition) in CONDITIONS.into_iter().enumerate() {
                for ignored_reg in 0u8..8 {
                    for rm in 0u8..8 {
                        let mut bytes = prefix.to_vec();
                        bytes.extend([
                            0x0F,
                            0x90 | condition_code as u8,
                            0xC0 | (ignored_reg << 3) | rm,
                        ]);
                        let instruction = X86InstructionBytes::new(&bytes).unwrap();
                        let expected = (rm >= 4).then(|| X86LegacyHighByteSetccReplay {
                            condition,
                            parent: rm - 4,
                            canonical_instruction: X86InstructionBytes::new(&[
                                0x0F,
                                0x90 | condition_code as u8,
                                0xC0 | rm,
                            ])
                            .unwrap(),
                        });
                        assert_eq!(
                            instruction.legacy_high_byte_setcc_replay(),
                            expected,
                            "{bytes:02X?}"
                        );
                        assert_eq!(
                            instruction.is_legacy_high_byte_register_replay(),
                            expected.is_some(),
                            "{bytes:02X?}"
                        );
                        admitted += usize::from(expected.is_some());
                    }
                }
            }
        }
        assert_eq!(admitted, 7 * 16 * 8 * 4);
    }

    #[test]
    fn classifier_covers_immediate_unary_and_map0f_families() {
        for bytes in [
            &[0x80, 0xC4, 0x81][..],                   // add ah,0x81
            &[0xC6, 0xC7, 0x5A][..],                   // mov bh,0x5a
            &[0xB4, 0xA5][..],                         // mov ah,0xa5
            &[0x65, 0x66, 0x67, 0xF3, 0xB7, 0x5A][..], // mov bh,0x5a
            &[0xF6, 0xC5, 0xA5][..],                   // test ch,0xa5
            &[0xF6, 0xD6][..],                         // not dh
            &[0xF6, 0xDF][..],                         // neg bh
            &[0xF6, 0xE4][..],                         // mul ah
            &[0xF6, 0xEC][..],                         // imul ah
            &[0x0F, 0x96, 0xC4][..],                   // setbe ah
            &[0x0F, 0xB0, 0xF5][..],                   // cmpxchg ch,dh
            &[0x0F, 0xC0, 0xFC][..],                   // xadd ah,bh
            &[0xF2, 0x0F, 0x38, 0xF0, 0xC4][..],       // crc32 eax,ah
            &[0xC0, 0xC4, 0x00][..],                   // rol ah,0
            &[0xD0, 0xD5][..],                         // rcl ch,1
            &[0xD2, 0xDF][..],                         // rcr bh,cl
            &[0xC0, 0xE6, 0x08][..],                   // shl dh,8
            &[0xD2, 0xEF][..],                         // shr bh,cl
            &[0xC0, 0xFC, 0x1F][..],                   // sar ah,31
            &[0x65, 0x66, 0x67, 0xF3, 0x00, 0xEC][..], // add ah,ch
        ] {
            assert!(
                X86InstructionBytes::new(bytes)
                    .unwrap()
                    .is_legacy_high_byte_register_replay(),
                "{bytes:02X?}"
            );
        }
    }

    #[test]
    fn classifier_reports_exact_group2_operation_parent_and_count_source() {
        for (bytes, kind, parent, raw_count, canonical_instruction) in [
            (
                &[0xC0, 0xC4, 0xA5][..],
                X86LegacyHighByteGroup2Kind::Rol,
                0,
                Some(0xA5),
                &[0xC0, 0xC4, 0xA5][..],
            ),
            (
                &[0xD0, 0xCD][..],
                X86LegacyHighByteGroup2Kind::Ror,
                1,
                Some(1),
                &[0xD0, 0xCD][..],
            ),
            (
                &[0xD2, 0xD6][..],
                X86LegacyHighByteGroup2Kind::Rcl,
                2,
                None,
                &[0xD2, 0xD6][..],
            ),
            (
                &[0xD2, 0xDF][..],
                X86LegacyHighByteGroup2Kind::Rcr,
                3,
                None,
                &[0xD2, 0xDF][..],
            ),
            (
                &[0x65, 0x66, 0x67, 0xF3, 0xC0, 0xE4, 0x08][..],
                X86LegacyHighByteGroup2Kind::Shl,
                0,
                Some(8),
                &[0xC0, 0xE4, 0x08][..],
            ),
            (
                &[0xC0, 0xED, 0x09][..],
                X86LegacyHighByteGroup2Kind::Shr,
                1,
                Some(9),
                &[0xC0, 0xED, 0x09][..],
            ),
            (
                &[0x65, 0xC0, 0xF5, 0xA5][..],
                X86LegacyHighByteGroup2Kind::Sal,
                1,
                Some(0xA5),
                &[0xC0, 0xE5, 0xA5][..],
            ),
            (
                &[0xC0, 0xFE, 0x1F][..],
                X86LegacyHighByteGroup2Kind::Sar,
                2,
                Some(31),
                &[0xC0, 0xFE, 0x1F][..],
            ),
        ] {
            assert_eq!(
                X86InstructionBytes::new(bytes)
                    .unwrap()
                    .legacy_high_byte_group2_replay(),
                Some(X86LegacyHighByteGroup2Replay {
                    kind,
                    parent,
                    raw_count,
                    canonical_instruction: X86InstructionBytes::new(canonical_instruction).unwrap(),
                }),
                "{bytes:02X?}"
            );
        }
    }

    #[test]
    fn classifier_reports_exact_high_byte_multiply_metadata() {
        for (bytes, kind, parent, canonical) in [
            (
                &[0xF6, 0xE4][..],
                X86LegacyHighByteMultiplyKind::Unsigned,
                0,
                &[0xF6, 0xE4][..],
            ),
            (
                &[0x66, 0xF6, 0xE5][..],
                X86LegacyHighByteMultiplyKind::Unsigned,
                1,
                &[0xF6, 0xE5][..],
            ),
            (
                &[0xF2, 0xF6, 0xEE][..],
                X86LegacyHighByteMultiplyKind::Signed,
                2,
                &[0xF6, 0xEE][..],
            ),
            (
                &[0x65, 0x67, 0xF3, 0xF6, 0xEF][..],
                X86LegacyHighByteMultiplyKind::Signed,
                3,
                &[0xF6, 0xEF][..],
            ),
        ] {
            let instruction = X86InstructionBytes::new(bytes).unwrap();
            assert_eq!(
                instruction.legacy_high_byte_multiply_replay(),
                Some(X86LegacyHighByteMultiplyReplay {
                    kind,
                    parent,
                    canonical_instruction: X86InstructionBytes::new(canonical).unwrap(),
                }),
                "{bytes:02X?}"
            );
            assert!(instruction.is_legacy_high_byte_register_replay());
        }
    }

    #[test]
    fn classifier_exhausts_all_32_high_byte_crc32_register_cells() {
        let mut accepted = 0usize;
        for fields in 0u8..=0x3F {
            let modrm = 0xC0 | fields;
            let bytes = [0xF2, 0x0F, 0x38, 0xF0, modrm];
            let instruction = X86InstructionBytes::new(&bytes).unwrap();
            let expected = fields & 7 >= 4;
            assert_eq!(
                instruction.is_legacy_high_byte_register_replay(),
                expected,
                "{bytes:02X?}"
            );
            assert_eq!(
                instruction.legacy_high_byte_crc32_replay(),
                expected.then(|| X86LegacyHighByteCrc32Replay {
                    destination: (fields >> 3) & 7,
                    parent: (fields & 7) - 4,
                    state_backed_instruction: X86InstructionBytes::new(&[
                        0xF2,
                        0x0F,
                        0x38,
                        0xF0,
                        0xF0 | (fields & 7),
                    ])
                    .unwrap(),
                }),
                "{bytes:02X?}"
            );
            accepted += usize::from(expected);
        }
        assert_eq!(accepted, 32);
    }

    #[test]
    fn classifier_rejects_every_unsafe_or_unsupported_frontier() {
        for bytes in [
            &[0x00, 0xC3][..],                         // add bl,al: no high byte
            &[0x00, 0x04][..],                         // memory destination
            &[0x40, 0x00, 0xC4][..],                   // REX selects SPL, not AH
            &[0xF0, 0x00, 0xC4][..],                   // LOCK register form is #UD
            &[0xF2, 0xF3, 0x00, 0xC4][..],             // duplicate prefix group
            &[0x66, 0x66, 0x00, 0xC4][..],             // duplicate prefix group
            &[0xC0, 0x04, 0x03][..],                   // Group 2 memory form
            &[0x40, 0xC0, 0xC4, 0x03][..],             // REX selects SPL, not AH
            &[0xF6, 0xD4, 0x01][..],                   // Group 3 /2 has no immediate
            &[0xF6, 0xF4][..],                         // div ah can raise #DE
            &[0xF6, 0xFC][..],                         // idiv ah can raise #DE
            &[0xC6, 0xCC, 0x01][..],                   // MOV requires /0
            &[0xB0, 0x01][..],                         // MOV AL,imm8 needs no replay
            &[0x40, 0xB4, 0x01][..],                   // REX selects SPL, not AH
            &[0xF0, 0xB4, 0x01][..],                   // LOCK is #UD
            &[0xB4, 0x01, 0x00][..],                   // trailing byte
            &[0x0F, 0x96][..],                         // truncated SETcc
            &[0x0F, 0x96, 0x04][..],                   // SETcc memory form
            &[0x40, 0x0F, 0x96, 0xC4][..],             // REX selects SPL
            &[0xF0, 0x0F, 0x96, 0xC4][..],             // LOCK is #UD
            &[0x0F, 0x96, 0xC4, 0x00][..],             // trailing byte
            &[0x0F, 0xB0, 0x35][..],                   // CMPXCHG memory form
            &[0x0F, 0xC0, 0xFC, 0x00][..],             // trailing byte
            &[0x0F, 0x38, 0xF0, 0xC4][..],             // CRC32 mandatory F2 absent
            &[0xF3, 0x0F, 0x38, 0xF0, 0xC4][..],       // wrong mandatory prefix
            &[0xF2, 0x0F, 0x38, 0xF0, 0x04][..],       // CRC32 memory form
            &[0xF2, 0x40, 0x0F, 0x38, 0xF0, 0xC4][..], // REX selects SPL
            &[0xF2, 0x0F, 0x38, 0xF1, 0xC4][..],       // different source-width opcode
            &[0xF2, 0x0F, 0x38, 0xF0, 0xC4, 0x00][..], // trailing byte
        ] {
            assert!(
                !X86InstructionBytes::new(bytes)
                    .unwrap()
                    .is_legacy_high_byte_register_replay(),
                "{bytes:02X?}"
            );
        }
    }
}
