Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon May 11 21:56:08 2020
| Host         : Corsacfox running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topmodule_timing_summary_routed.rpt -pb topmodule_timing_summary_routed.pb -rpx topmodule_timing_summary_routed.rpx -warn_on_violation
| Design       : topmodule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.286        0.000                      0                59673        0.016        0.000                      0                59673        3.000        0.000                       0                 34987  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.286        0.000                      0                59673        0.016        0.000                      0                59673        4.500        0.000                       0                 34983  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 input_instance/pro_control_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[325][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.733ns  (logic 0.580ns (5.959%)  route 9.153ns (94.041%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.617    -0.923    input_instance/clk_out1
    SLICE_X64Y105        FDRE                                         r  input_instance/pro_control_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  input_instance/pro_control_reg[2]_rep__1/Q
                         net (fo=1097, routed)        9.153     8.686    coprocessor/preg_reg[258][6]
    SLICE_X16Y170        LUT5 (Prop_lut5_I2_O)        0.124     8.810 r  coprocessor/preg[325][4]_i_1/O
                         net (fo=1, routed)           0.000     8.810    vectC_piso/preg_reg[325][7]_1[4]
    SLICE_X16Y170        FDRE                                         r  vectC_piso/preg_reg[325][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.671     8.651    vectC_piso/clk_out1
    SLICE_X16Y170        FDRE                                         r  vectC_piso/preg_reg[325][4]/C
                         clock pessimism              0.488     9.139    
                         clock uncertainty           -0.074     9.065    
    SLICE_X16Y170        FDRE (Setup_fdre_C_D)        0.031     9.096    vectC_piso/preg_reg[325][4]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 input_instance/pro_control_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[331][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.731ns  (logic 0.580ns (5.960%)  route 9.151ns (94.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.617    -0.923    input_instance/clk_out1
    SLICE_X64Y105        FDRE                                         r  input_instance/pro_control_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  input_instance/pro_control_reg[2]_rep__1/Q
                         net (fo=1097, routed)        9.151     8.684    coprocessor/preg_reg[258][6]
    SLICE_X17Y170        LUT5 (Prop_lut5_I2_O)        0.124     8.808 r  coprocessor/preg[331][6]_i_1/O
                         net (fo=1, routed)           0.000     8.808    vectC_piso/preg_reg[331][7]_1[6]
    SLICE_X17Y170        FDRE                                         r  vectC_piso/preg_reg[331][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.671     8.651    vectC_piso/clk_out1
    SLICE_X17Y170        FDRE                                         r  vectC_piso/preg_reg[331][6]/C
                         clock pessimism              0.488     9.139    
                         clock uncertainty           -0.074     9.065    
    SLICE_X17Y170        FDRE (Setup_fdre_C_D)        0.031     9.096    vectC_piso/preg_reg[331][6]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 input_instance/pro_control_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[384][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.728ns  (logic 0.580ns (5.962%)  route 9.148ns (94.038%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.617    -0.923    input_instance/clk_out1
    SLICE_X64Y105        FDRE                                         r  input_instance/pro_control_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  input_instance/pro_control_reg[2]_rep__1/Q
                         net (fo=1097, routed)        9.148     8.681    coprocessor/preg_reg[258][6]
    SLICE_X22Y169        LUT5 (Prop_lut5_I2_O)        0.124     8.805 r  coprocessor/preg[384][5]_i_1/O
                         net (fo=1, routed)           0.000     8.805    vectC_piso/preg_reg[384][7]_1[5]
    SLICE_X22Y169        FDRE                                         r  vectC_piso/preg_reg[384][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.671     8.651    vectC_piso/clk_out1
    SLICE_X22Y169        FDRE                                         r  vectC_piso/preg_reg[384][5]/C
                         clock pessimism              0.488     9.139    
                         clock uncertainty           -0.074     9.065    
    SLICE_X22Y169        FDRE (Setup_fdre_C_D)        0.031     9.096    vectC_piso/preg_reg[384][5]
  -------------------------------------------------------------------
                         required time                          9.096    
                         arrival time                          -8.805    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 input_instance/pro_control_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[326][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.726ns  (logic 0.580ns (5.963%)  route 9.146ns (94.037%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.617    -0.923    input_instance/clk_out1
    SLICE_X64Y105        FDRE                                         r  input_instance/pro_control_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  input_instance/pro_control_reg[2]_rep__1/Q
                         net (fo=1097, routed)        9.146     8.679    coprocessor/preg_reg[258][6]
    SLICE_X16Y170        LUT5 (Prop_lut5_I2_O)        0.124     8.803 r  coprocessor/preg[326][4]_i_1/O
                         net (fo=1, routed)           0.000     8.803    vectC_piso/preg_reg[326][7]_1[4]
    SLICE_X16Y170        FDRE                                         r  vectC_piso/preg_reg[326][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.671     8.651    vectC_piso/clk_out1
    SLICE_X16Y170        FDRE                                         r  vectC_piso/preg_reg[326][4]/C
                         clock pessimism              0.488     9.139    
                         clock uncertainty           -0.074     9.065    
    SLICE_X16Y170        FDRE (Setup_fdre_C_D)        0.032     9.097    vectC_piso/preg_reg[326][4]
  -------------------------------------------------------------------
                         required time                          9.097    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 input_instance/pro_control_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[291][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.694ns  (logic 0.580ns (5.983%)  route 9.114ns (94.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 8.647 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.617    -0.923    input_instance/clk_out1
    SLICE_X64Y105        FDRE                                         r  input_instance/pro_control_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  input_instance/pro_control_reg[2]_rep__1/Q
                         net (fo=1097, routed)        9.114     8.647    coprocessor/preg_reg[258][6]
    SLICE_X24Y172        LUT5 (Prop_lut5_I2_O)        0.124     8.771 r  coprocessor/preg[291][2]_i_1/O
                         net (fo=1, routed)           0.000     8.771    vectC_piso/preg_reg[291][7]_1[2]
    SLICE_X24Y172        FDRE                                         r  vectC_piso/preg_reg[291][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.667     8.647    vectC_piso/clk_out1
    SLICE_X24Y172        FDRE                                         r  vectC_piso/preg_reg[291][2]/C
                         clock pessimism              0.488     9.135    
                         clock uncertainty           -0.074     9.061    
    SLICE_X24Y172        FDRE (Setup_fdre_C_D)        0.029     9.090    vectC_piso/preg_reg[291][2]
  -------------------------------------------------------------------
                         required time                          9.090    
                         arrival time                          -8.771    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 input_instance/pro_control_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[906][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 0.642ns (6.595%)  route 9.092ns (93.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 8.652 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.617    -0.923    input_instance/clk_out1
    SLICE_X70Y103        FDRE                                         r  input_instance/pro_control_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  input_instance/pro_control_reg[2]_rep__0/Q
                         net (fo=1097, routed)        9.092     8.687    coprocessor/preg_reg[0][0]
    SLICE_X46Y14         LUT5 (Prop_lut5_I2_O)        0.124     8.811 r  coprocessor/preg[906][6]_i_1/O
                         net (fo=1, routed)           0.000     8.811    vectC_piso/preg_reg[906][7]_1[6]
    SLICE_X46Y14         FDRE                                         r  vectC_piso/preg_reg[906][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.673     8.652    vectC_piso/clk_out1
    SLICE_X46Y14         FDRE                                         r  vectC_piso/preg_reg[906][6]/C
                         clock pessimism              0.480     9.133    
                         clock uncertainty           -0.074     9.058    
    SLICE_X46Y14         FDRE (Setup_fdre_C_D)        0.079     9.137    vectC_piso/preg_reg[906][6]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 input_instance/pro_control_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[619][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.680ns  (logic 0.642ns (6.632%)  route 9.038ns (93.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 8.652 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.617    -0.923    input_instance/clk_out1
    SLICE_X70Y103        FDRE                                         r  input_instance/pro_control_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  input_instance/pro_control_reg[2]_rep__0/Q
                         net (fo=1097, routed)        9.038     8.633    coprocessor/preg_reg[0][0]
    SLICE_X28Y27         LUT5 (Prop_lut5_I2_O)        0.124     8.757 r  coprocessor/preg[619][0]_i_1/O
                         net (fo=1, routed)           0.000     8.757    vectC_piso/preg_reg[619][7]_1[0]
    SLICE_X28Y27         FDRE                                         r  vectC_piso/preg_reg[619][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.673     8.652    vectC_piso/clk_out1
    SLICE_X28Y27         FDRE                                         r  vectC_piso/preg_reg[619][0]/C
                         clock pessimism              0.480     9.133    
                         clock uncertainty           -0.074     9.058    
    SLICE_X28Y27         FDRE (Setup_fdre_C_D)        0.029     9.087    vectC_piso/preg_reg[619][0]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -8.757    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 input_instance/pro_control_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[386][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.689ns  (logic 0.580ns (5.986%)  route 9.109ns (94.014%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.617    -0.923    input_instance/clk_out1
    SLICE_X64Y105        FDRE                                         r  input_instance/pro_control_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  input_instance/pro_control_reg[2]_rep__1/Q
                         net (fo=1097, routed)        9.109     8.642    coprocessor/preg_reg[258][6]
    SLICE_X23Y166        LUT5 (Prop_lut5_I2_O)        0.124     8.766 r  coprocessor/preg[386][1]_i_1/O
                         net (fo=1, routed)           0.000     8.766    vectC_piso/preg_reg[386][7]_1[1]
    SLICE_X23Y166        FDRE                                         r  vectC_piso/preg_reg[386][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.675     8.655    vectC_piso/clk_out1
    SLICE_X23Y166        FDRE                                         r  vectC_piso/preg_reg[386][1]/C
                         clock pessimism              0.488     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X23Y166        FDRE (Setup_fdre_C_D)        0.031     9.100    vectC_piso/preg_reg[386][1]
  -------------------------------------------------------------------
                         required time                          9.100    
                         arrival time                          -8.766    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.335ns  (required time - arrival time)
  Source:                 input_instance/pro_control_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[306][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.736ns  (logic 0.580ns (5.957%)  route 9.156ns (94.043%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 8.655 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.617    -0.923    input_instance/clk_out1
    SLICE_X64Y105        FDRE                                         r  input_instance/pro_control_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.456    -0.467 r  input_instance/pro_control_reg[2]_rep__1/Q
                         net (fo=1097, routed)        9.156     8.689    coprocessor/preg_reg[258][6]
    SLICE_X12Y168        LUT5 (Prop_lut5_I2_O)        0.124     8.813 r  coprocessor/preg[306][0]_i_1/O
                         net (fo=1, routed)           0.000     8.813    vectC_piso/preg_reg[306][7]_1[0]
    SLICE_X12Y168        FDRE                                         r  vectC_piso/preg_reg[306][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.675     8.655    vectC_piso/clk_out1
    SLICE_X12Y168        FDRE                                         r  vectC_piso/preg_reg[306][0]/C
                         clock pessimism              0.488     9.143    
                         clock uncertainty           -0.074     9.069    
    SLICE_X12Y168        FDRE (Setup_fdre_C_D)        0.079     9.148    vectC_piso/preg_reg[306][0]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 input_instance/pro_control_reg[2]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[657][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.596ns  (logic 0.642ns (6.690%)  route 8.954ns (93.310%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.923ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.617    -0.923    input_instance/clk_out1
    SLICE_X70Y103        FDRE                                         r  input_instance/pro_control_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y103        FDRE (Prop_fdre_C_Q)         0.518    -0.405 r  input_instance/pro_control_reg[2]_rep__0/Q
                         net (fo=1097, routed)        8.954     8.549    coprocessor/preg_reg[0][0]
    SLICE_X77Y51         LUT5 (Prop_lut5_I2_O)        0.124     8.673 r  coprocessor/preg[657][1]_i_1/O
                         net (fo=1, routed)           0.000     8.673    vectC_piso/preg_reg[657][7]_1[1]
    SLICE_X77Y51         FDRE                                         r  vectC_piso/preg_reg[657][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       1.598     8.578    vectC_piso/clk_out1
    SLICE_X77Y51         FDRE                                         r  vectC_piso/preg_reg[657][1]/C
                         clock pessimism              0.480     9.058    
                         clock uncertainty           -0.074     8.984    
    SLICE_X77Y51         FDRE (Setup_fdre_C_D)        0.031     9.015    vectC_piso/preg_reg[657][1]
  -------------------------------------------------------------------
                         required time                          9.015    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                  0.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 coprocessor/pipe_adder/tree[0].sums_reg[394][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coprocessor/pipe_adder/tree[1].sums_reg[197][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.287ns (72.345%)  route 0.110ns (27.655%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.563    -0.601    coprocessor/pipe_adder/clk_out1
    SLICE_X43Y100        FDRE                                         r  coprocessor/pipe_adder/tree[0].sums_reg[394][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  coprocessor/pipe_adder/tree[0].sums_reg[394][1]/Q
                         net (fo=2, routed)           0.110    -0.350    coprocessor/pipe_adder/tree[0].sums_reg[394]_556[1]
    SLICE_X44Y99         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.204 r  coprocessor/pipe_adder/tree[1].sums_reg[197][3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.204    coprocessor/pipe_adder/tree[1].next_sums[197]_1669[2]
    SLICE_X44Y99         FDRE                                         r  coprocessor/pipe_adder/tree[1].sums_reg[197][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.839    -0.834    coprocessor/pipe_adder/clk_out1
    SLICE_X44Y99         FDRE                                         r  coprocessor/pipe_adder/tree[1].sums_reg[197][2]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X44Y99         FDRE (Hold_fdre_C_D)         0.105    -0.220    coprocessor/pipe_adder/tree[1].sums_reg[197][2]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 coprocessor/pipe_adder/tree[0].sums_reg[68][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coprocessor/pipe_adder/tree[1].sums_reg[34][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.344ns (67.215%)  route 0.168ns (32.785%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.563    -0.601    coprocessor/pipe_adder/clk_out1
    SLICE_X44Y149        FDRE                                         r  coprocessor/pipe_adder/tree[0].sums_reg[68][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  coprocessor/pipe_adder/tree[0].sums_reg[68][1]/Q
                         net (fo=2, routed)           0.167    -0.293    coprocessor/pipe_adder/tree[0].sums_reg[68]_302[1]
    SLICE_X42Y149        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150    -0.143 r  coprocessor/pipe_adder/tree[1].sums_reg[34][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.142    coprocessor/pipe_adder/tree[1].sums_reg[34][3]_i_1_n_0
    SLICE_X42Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    -0.089 r  coprocessor/pipe_adder/tree[1].sums_reg[34][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.089    coprocessor/pipe_adder/tree[1].next_sums[34]_1544[4]
    SLICE_X42Y150        FDRE                                         r  coprocessor/pipe_adder/tree[1].sums_reg[34][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.920    -0.753    coprocessor/pipe_adder/clk_out1
    SLICE_X42Y150        FDRE                                         r  coprocessor/pipe_adder/tree[1].sums_reg[34][4]/C
                         clock pessimism              0.504    -0.249    
    SLICE_X42Y150        FDRE (Hold_fdre_C_D)         0.134    -0.115    coprocessor/pipe_adder/tree[1].sums_reg[34][4]
  -------------------------------------------------------------------
                         required time                          0.115    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 vectC_piso/preg_reg[666][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[665][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.439%)  route 0.149ns (41.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.656    -0.508    vectC_piso/clk_out1
    SLICE_X76Y49         FDRE                                         r  vectC_piso/preg_reg[666][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  vectC_piso/preg_reg[666][0]/Q
                         net (fo=1, routed)           0.149    -0.195    coprocessor/preg_reg[665][7][0]
    SLICE_X76Y51         LUT5 (Prop_lut5_I3_O)        0.045    -0.150 r  coprocessor/preg[665][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    vectC_piso/preg_reg[665][7]_1[0]
    SLICE_X76Y51         FDRE                                         r  vectC_piso/preg_reg[665][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.871    -0.802    vectC_piso/clk_out1
    SLICE_X76Y51         FDRE                                         r  vectC_piso/preg_reg[665][0]/C
                         clock pessimism              0.504    -0.298    
    SLICE_X76Y51         FDRE (Hold_fdre_C_D)         0.120    -0.178    vectC_piso/preg_reg[665][0]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 coprocessor/pipe_adder/tree[0].sums_reg[393][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coprocessor/pipe_adder/tree[1].sums_reg[196][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.279ns (63.678%)  route 0.159ns (36.322%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.563    -0.601    coprocessor/pipe_adder/clk_out1
    SLICE_X38Y100        FDRE                                         r  coprocessor/pipe_adder/tree[0].sums_reg[393][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  coprocessor/pipe_adder/tree[0].sums_reg[393][8]/Q
                         net (fo=1, routed)           0.159    -0.278    coprocessor/pipe_adder/tree[0].sums_reg[393]_558[8]
    SLICE_X42Y99         LUT2 (Prop_lut2_I1_O)        0.045    -0.233 r  coprocessor/pipe_adder/tree[1].sums[196][9]_i_2/O
                         net (fo=1, routed)           0.000    -0.233    coprocessor/pipe_adder/tree[1].sums[196][9]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.163 r  coprocessor/pipe_adder/tree[1].sums_reg[196][9]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.163    coprocessor/pipe_adder/tree[1].next_sums[196]_1670[8]
    SLICE_X42Y99         FDRE                                         r  coprocessor/pipe_adder/tree[1].sums_reg[196][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.839    -0.834    coprocessor/pipe_adder/clk_out1
    SLICE_X42Y99         FDRE                                         r  coprocessor/pipe_adder/tree[1].sums_reg[196][8]/C
                         clock pessimism              0.509    -0.325    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.134    -0.191    coprocessor/pipe_adder/tree[1].sums_reg[196][8]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 coprocessor/pipe_adder/tree[1].sums_reg[213][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coprocessor/pipe_adder/tree[2].sums_reg[106][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.800%)  route 0.149ns (37.200%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.563    -0.601    coprocessor/pipe_adder/clk_out1
    SLICE_X53Y59         FDRE                                         r  coprocessor/pipe_adder/tree[1].sums_reg[213][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  coprocessor/pipe_adder/tree[1].sums_reg[213][9]/Q
                         net (fo=1, routed)           0.149    -0.312    coprocessor/pipe_adder/tree[1].sums_reg[213]_494[9]
    SLICE_X51Y59         LUT2 (Prop_lut2_I1_O)        0.045    -0.267 r  coprocessor/pipe_adder/tree[2].sums[106][10]_i_2/O
                         net (fo=1, routed)           0.000    -0.267    coprocessor/pipe_adder/tree[2].sums[106][10]_i_2_n_0
    SLICE_X51Y59         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.202 r  coprocessor/pipe_adder/tree[2].sums_reg[106][10]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.202    coprocessor/pipe_adder/tree[2].next_sums[106]_1640[9]
    SLICE_X51Y59         FDRE                                         r  coprocessor/pipe_adder/tree[2].sums_reg[106][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.834    -0.839    coprocessor/pipe_adder/clk_out1
    SLICE_X51Y59         FDRE                                         r  coprocessor/pipe_adder/tree[2].sums_reg[106][9]/C
                         clock pessimism              0.504    -0.335    
    SLICE_X51Y59         FDRE (Hold_fdre_C_D)         0.105    -0.230    coprocessor/pipe_adder/tree[2].sums_reg[106][9]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 vectC_piso/preg_reg[852][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[851][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.777%)  route 0.203ns (52.223%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.562    -0.602    vectC_piso/clk_out1
    SLICE_X53Y60         FDRE                                         r  vectC_piso/preg_reg[852][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  vectC_piso/preg_reg[852][2]/Q
                         net (fo=1, routed)           0.203    -0.258    coprocessor/preg_reg[851][7][2]
    SLICE_X49Y60         LUT5 (Prop_lut5_I3_O)        0.045    -0.213 r  coprocessor/preg[851][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    vectC_piso/preg_reg[851][7]_1[2]
    SLICE_X49Y60         FDRE                                         r  vectC_piso/preg_reg[851][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.835    -0.838    vectC_piso/clk_out1
    SLICE_X49Y60         FDRE                                         r  vectC_piso/preg_reg[851][2]/C
                         clock pessimism              0.504    -0.334    
    SLICE_X49Y60         FDRE (Hold_fdre_C_D)         0.092    -0.242    vectC_piso/preg_reg[851][2]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 coprocessor/pipe_adder/tree[0].sums_reg[229][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coprocessor/pipe_adder/tree[1].sums_reg[114][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.251ns (62.800%)  route 0.149ns (37.200%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.545    -0.619    coprocessor/pipe_adder/clk_out1
    SLICE_X53Y124        FDRE                                         r  coprocessor/pipe_adder/tree[0].sums_reg[229][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  coprocessor/pipe_adder/tree[0].sums_reg[229][5]/Q
                         net (fo=1, routed)           0.149    -0.329    coprocessor/pipe_adder/tree[0].sums_reg[229]_1287[5]
    SLICE_X51Y124        LUT2 (Prop_lut2_I1_O)        0.045    -0.284 r  coprocessor/pipe_adder/tree[1].sums[114][7]_i_4/O
                         net (fo=1, routed)           0.000    -0.284    coprocessor/pipe_adder/tree[1].sums[114][7]_i_4_n_0
    SLICE_X51Y124        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.219 r  coprocessor/pipe_adder/tree[1].sums_reg[114][7]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.219    coprocessor/pipe_adder/tree[1].next_sums[114]_1134[5]
    SLICE_X51Y124        FDRE                                         r  coprocessor/pipe_adder/tree[1].sums_reg[114][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.813    -0.860    coprocessor/pipe_adder/clk_out1
    SLICE_X51Y124        FDRE                                         r  coprocessor/pipe_adder/tree[1].sums_reg[114][5]/C
                         clock pessimism              0.504    -0.356    
    SLICE_X51Y124        FDRE (Hold_fdre_C_D)         0.105    -0.251    coprocessor/pipe_adder/tree[1].sums_reg[114][5]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 coprocessor/pipe_adder/tree[0].sums_reg[429][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coprocessor/pipe_adder/tree[1].sums_reg[214][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.249ns (61.795%)  route 0.154ns (38.205%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.565    -0.599    coprocessor/pipe_adder/clk_out1
    SLICE_X52Y50         FDRE                                         r  coprocessor/pipe_adder/tree[0].sums_reg[429][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  coprocessor/pipe_adder/tree[0].sums_reg[429][3]/Q
                         net (fo=1, routed)           0.154    -0.304    coprocessor/pipe_adder/tree[0].sums_reg[429]_488[3]
    SLICE_X51Y51         LUT2 (Prop_lut2_I1_O)        0.045    -0.259 r  coprocessor/pipe_adder/tree[1].sums[214][3]_i_2/O
                         net (fo=1, routed)           0.000    -0.259    coprocessor/pipe_adder/tree[1].sums[214][3]_i_2_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.196 r  coprocessor/pipe_adder/tree[1].sums_reg[214][3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.196    coprocessor/pipe_adder/tree[1].next_sums[214]_1636[3]
    SLICE_X51Y51         FDRE                                         r  coprocessor/pipe_adder/tree[1].sums_reg[214][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.836    -0.837    coprocessor/pipe_adder/clk_out1
    SLICE_X51Y51         FDRE                                         r  coprocessor/pipe_adder/tree[1].sums_reg[214][3]/C
                         clock pessimism              0.504    -0.333    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.105    -0.228    coprocessor/pipe_adder/tree[1].sums_reg[214][3]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 coprocessor/pipe_adder/tree[0].sums_reg[74][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            coprocessor/pipe_adder/tree[1].sums_reg[37][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.392ns (79.917%)  route 0.099ns (20.083%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.563    -0.601    coprocessor/pipe_adder/clk_out1
    SLICE_X64Y149        FDRE                                         r  coprocessor/pipe_adder/tree[0].sums_reg[74][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  coprocessor/pipe_adder/tree[0].sums_reg[74][0]/Q
                         net (fo=2, routed)           0.098    -0.362    coprocessor/pipe_adder/tree[0].sums_reg[74]_291[0]
    SLICE_X65Y149        LUT2 (Prop_lut2_I0_O)        0.045    -0.317 r  coprocessor/pipe_adder/tree[1].sums[37][3]_i_5/O
                         net (fo=1, routed)           0.000    -0.317    coprocessor/pipe_adder/tree[1].sums[37][3]_i_5_n_0
    SLICE_X65Y149        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    -0.165 r  coprocessor/pipe_adder/tree[1].sums_reg[37][3]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.165    coprocessor/pipe_adder/tree[1].sums_reg[37][3]_i_1_n_0
    SLICE_X65Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.111 r  coprocessor/pipe_adder/tree[1].sums_reg[37][7]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.111    coprocessor/pipe_adder/tree[1].next_sums[37]_1539[4]
    SLICE_X65Y150        FDRE                                         r  coprocessor/pipe_adder/tree[1].sums_reg[37][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.921    -0.752    coprocessor/pipe_adder/clk_out1
    SLICE_X65Y150        FDRE                                         r  coprocessor/pipe_adder/tree[1].sums_reg[37][4]/C
                         clock pessimism              0.504    -0.248    
    SLICE_X65Y150        FDRE (Hold_fdre_C_D)         0.105    -0.143    coprocessor/pipe_adder/tree[1].sums_reg[37][4]
  -------------------------------------------------------------------
                         required time                          0.143    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 vectC_piso/preg_reg[840][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vectC_piso/preg_reg[839][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.206%)  route 0.200ns (51.794%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.558    -0.606    vectC_piso/clk_out1
    SLICE_X48Y69         FDRE                                         r  vectC_piso/preg_reg[840][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  vectC_piso/preg_reg[840][1]/Q
                         net (fo=1, routed)           0.200    -0.265    coprocessor/preg_reg[839][7][1]
    SLICE_X53Y68         LUT5 (Prop_lut5_I3_O)        0.045    -0.220 r  coprocessor/preg[839][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    vectC_piso/preg_reg[839][7]_1[1]
    SLICE_X53Y68         FDRE                                         r  vectC_piso/preg_reg[839][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    main_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  main_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    main_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  main_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    main_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  main_clk/inst/clkout1_buf/O
                         net (fo=34981, routed)       0.825    -0.848    vectC_piso/clk_out1
    SLICE_X53Y68         FDRE                                         r  vectC_piso/preg_reg[839][1]/C
                         clock pessimism              0.504    -0.344    
    SLICE_X53Y68         FDRE (Hold_fdre_C_D)         0.091    -0.253    vectC_piso/preg_reg[839][1]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   main_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y104    coprocessor/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y104    coprocessor/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y104    coprocessor/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y107    coprocessor/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y57     coprocessor/pipe_adder/tree[0].sums_reg[425][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y57     coprocessor/pipe_adder/tree[0].sums_reg[425][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y57     coprocessor/pipe_adder/tree[0].sums_reg[425][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y57     coprocessor/pipe_adder/tree[0].sums_reg[425][7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y156    coprocessor/pipe_adder/tree[3].sums_reg[10][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y156    coprocessor/pipe_adder/tree[3].sums_reg[10][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X73Y156    coprocessor/pipe_adder/tree[3].sums_reg[10][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y171    vectA_sipo/preg_reg[197][5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X29Y172    vectA_sipo/preg_reg[197][6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y172    vectA_sipo/preg_reg[198][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y172    vectA_sipo/preg_reg[198][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y171    vectA_sipo/preg_reg[198][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y172    vectA_sipo/preg_reg[198][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y171    vectA_sipo/preg_reg[198][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y104    coprocessor/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y104    coprocessor/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y104    coprocessor/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y107    coprocessor/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y57     coprocessor/pipe_adder/tree[0].sums_reg[425][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y57     coprocessor/pipe_adder/tree[0].sums_reg[425][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y57     coprocessor/pipe_adder/tree[0].sums_reg[425][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y57     coprocessor/pipe_adder/tree[0].sums_reg[425][7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y58     coprocessor/pipe_adder/tree[0].sums_reg[425][8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y58     coprocessor/pipe_adder/tree[0].sums_reg[427][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { main_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   main_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  main_clk/inst/mmcm_adv_inst/CLKFBOUT



